#-----------------------------------------------------------
# Vivado v2022.2.1 (64-bit)
# SW Build 3719031 on Thu Dec  8 18:35:04 MST 2022
# IP Build 3718410 on Thu Dec  8 22:11:41 MST 2022
# Start of session at: Mon Feb  6 23:12:48 2023
# Process ID: 220360
# Current directory: D:/K2_Project/UQ_DAS/RU_n77/RU_n77.runs/xCORE_CPRI_RUn77_RE_synth_1
# Command line: vivado.exe -log xCORE_CPRI_RUn77_RE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xCORE_CPRI_RUn77_RE.tcl
# Log file: D:/K2_Project/UQ_DAS/RU_n77/RU_n77.runs/xCORE_CPRI_RUn77_RE_synth_1/xCORE_CPRI_RUn77_RE.vds
# Journal file: D:/K2_Project/UQ_DAS/RU_n77/RU_n77.runs/xCORE_CPRI_RUn77_RE_synth_1\vivado.jou
# Running On: SUPERK2-PC, OS: Windows, CPU Frequency: 3096 MHz, CPU Physical cores: 14, Host memory: 68375 MB
#-----------------------------------------------------------
source xCORE_CPRI_RUn77_RE.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1088.426 ; gain = 118.664
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: xCORE_CPRI_RUn77_RE
Command: synth_design -top xCORE_CPRI_RUn77_RE -part xczu11eg-ffvc1760-2-i -incremental_mode off -mode out_of_context
Starting synth_design
INFO: [IP_Flow 19-5177] IP xCORE_CPRI_RUn77_RE will be generated with higher license level.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu11eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu11eg'
INFO: [Device 21-403] Loading part xczu11eg-ffvc1760-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 202236
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10929] literal value 'hF000 truncated to fit in 15 bits [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/cpri_v8_11_rfs.sv:492]
WARNING: [Synth 8-11014] non-net output port 'm_axis_tdata' cannot be initialized at declaration in SystemVerilog mode [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/cpri_v8_11_rfs.sv:1280]
WARNING: [Synth 8-11014] non-net output port 'm_axis_tuser' cannot be initialized at declaration in SystemVerilog mode [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/cpri_v8_11_rfs.sv:1281]
WARNING: [Synth 8-11014] non-net output port 'm_axis_tvalid' cannot be initialized at declaration in SystemVerilog mode [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/cpri_v8_11_rfs.sv:1282]
WARNING: [Synth 8-11014] non-net output port 'm_axis_tdata' cannot be initialized at declaration in SystemVerilog mode [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/cpri_v8_11_rfs.sv:2011]
WARNING: [Synth 8-11014] non-net output port 'm_axis_tuser' cannot be initialized at declaration in SystemVerilog mode [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/cpri_v8_11_rfs.sv:2012]
WARNING: [Synth 8-11014] non-net output port 'm_axis_tvalid' cannot be initialized at declaration in SystemVerilog mode [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/cpri_v8_11_rfs.sv:2013]
WARNING: [Synth 8-11014] non-net output port 'm_axis_tdata' cannot be initialized at declaration in SystemVerilog mode [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/cpri_v8_11_rfs.sv:3765]
WARNING: [Synth 8-11014] non-net output port 'm_axis_tvalid' cannot be initialized at declaration in SystemVerilog mode [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/cpri_v8_11_rfs.sv:3766]
WARNING: [Synth 8-11014] non-net output port 'm_axis_tuser' cannot be initialized at declaration in SystemVerilog mode [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/cpri_v8_11_rfs.sv:3767]
WARNING: [Synth 8-11014] non-net output port 'word_cnt_advance' cannot be initialized at declaration in SystemVerilog mode [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/cpri_v8_11_rfs.sv:3903]
WARNING: [Synth 8-11014] non-net output port 'slip' cannot be initialized at declaration in SystemVerilog mode [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/cpri_v8_11_rfs.sv:3905]
WARNING: [Synth 8-11014] non-net output port 'tcd_data_out_tvalid' cannot be initialized at declaration in SystemVerilog mode [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/cpri_v8_11_rfs.sv:4375]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2646.754 ; gain = 355.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xCORE_CPRI_RUn77_RE' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE.vhd:198]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_support' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_support.vhd:60' bound to instance 'U0' of component 'xCORE_CPRI_RUn77_RE_support' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE.vhd:337]
INFO: [Synth 8-638] synthesizing module 'xCORE_CPRI_RUn77_RE_support' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_support.vhd:191]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_reset_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_reset_synchronizer.vhd:66' bound to instance 'reset_sync_i' of component 'xCORE_CPRI_RUn77_RE_reset_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_support.vhd:460]
INFO: [Synth 8-638] synthesizing module 'xCORE_CPRI_RUn77_RE_reset_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_reset_synchronizer.vhd:77]
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_async_rst' declared at 'C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174' bound to instance 'cdc_async_rst_i' of component 'xpm_cdc_async_rst' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_reset_synchronizer.vhd:81]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-256] done synthesizing module 'xCORE_CPRI_RUn77_RE_reset_synchronizer' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_reset_synchronizer.vhd:77]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_block' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE_block.vhd:69' bound to instance 'cpri_block_i' of component 'xCORE_CPRI_RUn77_RE_block' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_support.vhd:466]
INFO: [Synth 8-638] synthesizing module 'xCORE_CPRI_RUn77_RE_block' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE_block.vhd:210]
	Parameter C_TRANSCEIVER_TYPE bound to: 6 - type: integer 
	Parameter C_IS_VERSAL bound to: 0 - type: bool 
	Parameter EGW_IS_PARENT_IP bound to: 0 - type: bool 
	Parameter C_DATAPATH_BYTES bound to: 8 - type: integer 
	Parameter C_USE_32BIT bound to: 0 - type: bool 
	Parameter C_USE_64BIT bound to: 1 - type: bool 
	Parameter C_AGNOSTIC_MODE bound to: 0 - type: bool 
	Parameter C_VENDOR_WIDTH bound to: 128 - type: integer 
	Parameter C_RT_VENDOR_WIDTH bound to: 256 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_SPEED_SEL_WIDTH bound to: 15 - type: integer 
	Parameter C_IQ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_ETH_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_CDC_IS_EXTENDED bound to: 0 - type: integer 
	Parameter C_IS_MASTER bound to: 0 - type: bool 
	Parameter C_LINE_RATE bound to: 6 - type: integer 
	Parameter C_REF_CLK_SPEED bound to: 2 - type: integer 
	Parameter C_USE_ETHERNET bound to: 1 - type: bool 
	Parameter C_USE_GMII bound to: 1 - type: bool 
	Parameter C_USE_ORI bound to: 0 - type: bool 
	Parameter C_R21_TIMER bound to: 1 - type: bool 
	Parameter C_AXI_IPIF bound to: 1 - type: bool 
	Parameter C_FREE_RUNNING_RX_REFERENCE bound to: 0 - type: bool 
	Parameter C_BYPASS_BUFFER bound to: 0 - type: bool 
	Parameter C_RT_VENDOR_SUPPORT bound to: 0 - type: bool 
	Parameter C_GT_TYPE bound to: 3 - type: integer 
	Parameter C_USE_FEC bound to: 1 - type: bool 
	Parameter C_USE_HARD_FEC bound to: 0 - type: bool 
	Parameter C_USE_0_6144G bound to: 0 - type: bool 
	Parameter C_USE_1_2288G bound to: 0 - type: bool 
	Parameter C_USE_2_4576G bound to: 0 - type: bool 
	Parameter C_USE_3_072G bound to: 0 - type: bool 
	Parameter C_USE_4_9152G bound to: 0 - type: bool 
	Parameter C_USE_6_144G bound to: 0 - type: bool 
	Parameter C_USE_8_11008G bound to: 0 - type: bool 
	Parameter C_USE_9_8304G bound to: 0 - type: bool 
	Parameter C_USE_10_1376G bound to: 1 - type: bool 
	Parameter C_USE_12_16512G bound to: 0 - type: bool 
	Parameter C_USE_24_33024G bound to: 1 - type: bool 
	Parameter C_MAJOR_VERSION bound to: 8 - type: integer 
	Parameter C_MINOR_VERSION bound to: 11 - type: integer 
	Parameter C_REVISION bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'cpri_v8_11_14' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/cpri_v8_11_rfs.vhd:34928' bound to instance 'cpri_i' of component 'cpri_v8_11_14' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE_block.vhd:704]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized2' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized3' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized3' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized4' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized4' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_fc32_rs_fec' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/synth/xCORE_CPRI_RUn77_RE_fc32_rs_fec.v:53' bound to instance 'cpri_fec_i' of component 'xCORE_CPRI_RUn77_RE_fc32_rs_fec' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE_block.vhd:910]
INFO: [Synth 8-6157] synthesizing module 'xCORE_CPRI_RUn77_RE_fc32_rs_fec' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/synth/xCORE_CPRI_RUn77_RE_fc32_rs_fec.v:53]
INFO: [Synth 8-6155] done synthesizing module 'xCORE_CPRI_RUn77_RE_fc32_rs_fec' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/synth/xCORE_CPRI_RUn77_RE_fc32_rs_fec.v:53]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_gt_and_clocks' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:72' bound to instance 'gt_and_clocks_i' of component 'xCORE_CPRI_RUn77_RE_gt_and_clocks' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE_block.vhd:942]
INFO: [Synth 8-638] synthesizing module 'xCORE_CPRI_RUn77_RE_gt_and_clocks' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:174]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_gt' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/synth/xCORE_CPRI_RUn77_RE_gt.v:53' bound to instance 'xCORE_CPRI_RUn77_RE_gt_i' of component 'xCORE_CPRI_RUn77_RE_gt' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1005]
INFO: [Synth 8-6157] synthesizing module 'xCORE_CPRI_RUn77_RE_gt' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/synth/xCORE_CPRI_RUn77_RE_gt.v:53]
INFO: [Synth 8-6157] synthesizing module 'xCORE_CPRI_RUn77_RE_gt_gtwizard_top' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/synth/xCORE_CPRI_RUn77_RE_gt_gtwizard_top.v:175]
INFO: [Synth 8-6157] synthesizing module 'xCORE_CPRI_RUn77_RE_gt_gtwizard_gtye4' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/synth/xCORE_CPRI_RUn77_RE_gt_gtwizard_gtye4.v:143]
INFO: [Synth 8-6157] synthesizing module 'xCORE_CPRI_RUn77_RE_gt_gtye4_channel_wrapper' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/synth/xCORE_CPRI_RUn77_RE_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_15_gtye4_channel' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_CHANNEL' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:51374]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_CHANNEL' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:51374]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_15_gtye4_channel' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'xCORE_CPRI_RUn77_RE_gt_gtye4_channel_wrapper' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/synth/xCORE_CPRI_RUn77_RE_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_15_reset_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_15_reset_synchronizer' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_15_bit_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_15_bit_synchronizer' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_tx' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1258]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1258]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_freq_counter' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_freq_counter' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_tx' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_15_gte4_drp_arb' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_15_gte4_drp_arb' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_15_gtye4_delay_powergood' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-226] default block is never used [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:138]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_15_gtye4_delay_powergood' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-6155] done synthesizing module 'xCORE_CPRI_RUn77_RE_gt_gtwizard_gtye4' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/synth/xCORE_CPRI_RUn77_RE_gt_gtwizard_gtye4.v:143]
INFO: [Synth 8-6155] done synthesizing module 'xCORE_CPRI_RUn77_RE_gt_gtwizard_top' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/synth/xCORE_CPRI_RUn77_RE_gt_gtwizard_top.v:175]
INFO: [Synth 8-6155] done synthesizing module 'xCORE_CPRI_RUn77_RE_gt' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/synth/xCORE_CPRI_RUn77_RE_gt.v:53]
	Parameter SH_CNT_MAX bound to: 64 - type: integer 
	Parameter SH_INVALID_CNT_MAX bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_block_sync_sm' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_block_sync_sm.vhd:64' bound to instance 'block_sync_sm_i' of component 'xCORE_CPRI_RUn77_RE_block_sync_sm' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1154]
INFO: [Synth 8-638] synthesizing module 'xCORE_CPRI_RUn77_RE_block_sync_sm' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_block_sync_sm.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'xCORE_CPRI_RUn77_RE_block_sync_sm' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_block_sync_sm.vhd:80]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'fec_alignment_en_sync_i' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1169]
INFO: [Synth 8-638] synthesizing module 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:71]
	Parameter DEST_SYNC_FF bound to: 5 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'cdc_single_i' of component 'xpm_cdc_single' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:75]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized2' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-256] done synthesizing module 'xCORE_CPRI_RUn77_RE_synchronizer' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:71]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'line_rate_64b66b_rx_sync_i' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1198]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'line_rate_64b66b_tx_sync_i' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1204]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_speed_change' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_speed_change.vhd:67' bound to instance 'speed_change_sm_i' of component 'xCORE_CPRI_RUn77_RE_speed_change' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1281]
INFO: [Synth 8-638] synthesizing module 'xCORE_CPRI_RUn77_RE_speed_change' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_speed_change.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'xCORE_CPRI_RUn77_RE_speed_change' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_speed_change.vhd:88]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_reset_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_reset_synchronizer.vhd:66' bound to instance 'gt_reset_req_sync_i' of component 'xCORE_CPRI_RUn77_RE_reset_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1314]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_reset_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_reset_synchronizer.vhd:66' bound to instance 'cpll_rst_sync_i' of component 'xCORE_CPRI_RUn77_RE_reset_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1321]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'qpll0lkdet_sync_rsm_i' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1357]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'qpll1lkdet_sync_rsm_i' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1363]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'cplllkdet_sync_rsm_i' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1369]
INFO: [Synth 8-226] default block is never used [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1425]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'blocksync_auxclk_i' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1533]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'gtwiz_bufbyp_rxdone_sync_i' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1539]
	Parameter P_TX_PLL_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_ultrascale_v1_7_15_gtwiz_reset' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55' bound to instance 'gtwiz_reset_block_i' of component 'gtwizard_ultrascale_v1_7_15_gtwiz_reset' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1555]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_15_gtwiz_reset' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_15_reset_inv_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_15_reset_inv_synchronizer' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_15_gtwiz_reset' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'sm_busy_sync_rsm_i' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1591]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'reset_tx_done_sync_rsm_i' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1599]
INFO: [Synth 8-226] default block is never used [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1614]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'reset_rx_done_sync_rsm_i' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1640]
INFO: [Synth 8-226] default block is never used [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1655]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_reset_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_reset_synchronizer.vhd:66' bound to instance 'watchdog_reset_sync_i' of component 'xCORE_CPRI_RUn77_RE_reset_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1680]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'rxresetdone_sync_rsm_i' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1695]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'txresetdone_sync_rsm_i' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1701]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_reset_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_reset_synchronizer.vhd:66' bound to instance 'gtwiz_buffbypass_rx_reset_in_sync_i' of component 'xCORE_CPRI_RUn77_RE_reset_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1799]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_drp_arbiter' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE_drp_arbiter.vhd:64' bound to instance 'drp_arbiter_i' of component 'xCORE_CPRI_RUn77_RE_drp_arbiter' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1893]
INFO: [Synth 8-638] synthesizing module 'xCORE_CPRI_RUn77_RE_drp_arbiter' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE_drp_arbiter.vhd:112]
INFO: [Synth 8-226] default block is never used [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE_drp_arbiter.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'xCORE_CPRI_RUn77_RE_drp_arbiter' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE_drp_arbiter.vhd:112]
INFO: [Synth 8-3491] module 'cpri_v8_11_14_rx_buffer_bypass' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/cpri_v8_11_rfs.sv:5359' bound to instance 'rx_buffer_bypass_block_i' of component 'cpri_v8_11_14_rx_buffer_bypass' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1943]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized0' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-256] done synthesizing module 'xCORE_CPRI_RUn77_RE_gt_and_clocks' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:174]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_axi_lite_ipif_wrapper' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/axi/xCORE_CPRI_RUn77_RE_axi_lite_ipif_wrapper.vhd:63' bound to instance 'axi_lite_ipif' of component 'xCORE_CPRI_RUn77_RE_axi_lite_ipif_wrapper' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE_block.vhd:1051]
INFO: [Synth 8-638] synthesizing module 'xCORE_CPRI_RUn77_RE_axi_lite_ipif_wrapper' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/axi/xCORE_CPRI_RUn77_RE_axi_lite_ipif_wrapper.vhd:99]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'xCORE_CPRI_RUn77_RE_axi_lite_ipif_wrapper' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/axi/xCORE_CPRI_RUn77_RE_axi_lite_ipif_wrapper.vhd:99]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'ref_hfnsync_s' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE_block.vhd:1102]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_watchdog' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_watchdog.vhd:65' bound to instance 'watchdog_i' of component 'xCORE_CPRI_RUn77_RE_watchdog' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE_block.vhd:1108]
INFO: [Synth 8-638] synthesizing module 'xCORE_CPRI_RUn77_RE_watchdog' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_watchdog.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'xCORE_CPRI_RUn77_RE_watchdog' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_watchdog.vhd:76]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'tx_inhibit_s' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE_block.vhd:1149]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_reset_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_reset_synchronizer.vhd:66' bound to instance 'reset_aux_clk_sync_i' of component 'xCORE_CPRI_RUn77_RE_reset_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE_block.vhd:1170]
INFO: [Synth 8-256] done synthesizing module 'xCORE_CPRI_RUn77_RE_block' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE_block.vhd:210]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_clocking' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_clocking.vhd:19' bound to instance 'cpri_shared_clocks_i' of component 'xCORE_CPRI_RUn77_RE_clocking' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_support.vhd:610]
INFO: [Synth 8-638] synthesizing module 'xCORE_CPRI_RUn77_RE_clocking' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_clocking.vhd:39]
INFO: [Synth 8-113] binding component instance 'txusrclk2_bufg0' to cell 'BUFG_GT' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_clocking.vhd:69]
INFO: [Synth 8-113] binding component instance 'txusrclk_bufg0' to cell 'BUFG_GT' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_clocking.vhd:79]
INFO: [Synth 8-113] binding component instance 'rxusrclk_bufg0' to cell 'BUFG_GT' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_clocking.vhd:106]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_reset_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_reset_synchronizer.vhd:66' bound to instance 'txresetdone_in_sync_i' of component 'xCORE_CPRI_RUn77_RE_reset_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_clocking.vhd:121]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_reset_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_reset_synchronizer.vhd:66' bound to instance 'tx_phase_alignment_done_sync_i' of component 'xCORE_CPRI_RUn77_RE_reset_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_clocking.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'xCORE_CPRI_RUn77_RE_clocking' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_clocking.vhd:39]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_resets' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_resets.vhd:15' bound to instance 'cpri_shared_resets_i' of component 'xCORE_CPRI_RUn77_RE_resets' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_support.vhd:629]
INFO: [Synth 8-638] synthesizing module 'xCORE_CPRI_RUn77_RE_resets' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_resets.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'xCORE_CPRI_RUn77_RE_resets' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_resets.vhd:23]
	Parameter MASTER_LANE_ID bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_tx_alignment' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_alignment.vhd:18' bound to instance 'cpri_shared_alignment_i' of component 'xCORE_CPRI_RUn77_RE_tx_alignment' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_support.vhd:647]
INFO: [Synth 8-638] synthesizing module 'xCORE_CPRI_RUn77_RE_tx_alignment' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_alignment.vhd:36]
	Parameter NUMBER_OF_LANES bound to: 4 - type: integer 
	Parameter MASTER_LANE_ID bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_tx_sync' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_sync.vhd:73' bound to instance 'tx_sync_i' of component 'xCORE_CPRI_RUn77_RE_tx_sync' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_alignment.vhd:72]
INFO: [Synth 8-638] synthesizing module 'xCORE_CPRI_RUn77_RE_tx_sync' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_sync.vhd:93]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'sync_TXPHALIGNDONE' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_sync.vhd:141]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'sync_TXDLYSRESETDONE' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_sync.vhd:147]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'sync_TXPHINITDONE' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_sync.vhd:153]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'sync_TXPHALIGNDONE' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_sync.vhd:141]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'sync_TXDLYSRESETDONE' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_sync.vhd:147]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'sync_TXPHINITDONE' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_sync.vhd:153]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'sync_TXPHALIGNDONE' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_sync.vhd:141]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'sync_TXDLYSRESETDONE' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_sync.vhd:147]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'sync_TXPHINITDONE' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_sync.vhd:153]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'sync_TXPHALIGNDONE' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_sync.vhd:141]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'sync_TXDLYSRESETDONE' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_sync.vhd:147]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'sync_TXPHINITDONE' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_sync.vhd:153]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_synchronizer' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_synchronizer.vhd:64' bound to instance 'sync_RESET_PHALIGNMENT' of component 'xCORE_CPRI_RUn77_RE_synchronizer' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_sync.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'xCORE_CPRI_RUn77_RE_tx_sync' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_sync.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'xCORE_CPRI_RUn77_RE_tx_alignment' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_tx_alignment.vhd:36]
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_gt_gtye4_common_wrapper' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_gtye4_common_wrapper.vhd:60' bound to instance 'cpri_gt_common_i' of component 'xCORE_CPRI_RUn77_RE_gt_gtye4_common_wrapper' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_support.vhd:677]
INFO: [Synth 8-638] synthesizing module 'xCORE_CPRI_RUn77_RE_gt_gtye4_common_wrapper' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_gtye4_common_wrapper.vhd:83]
INFO: [Synth 8-3491] module 'xCORE_CPRI_RUn77_RE_gt_common' declared at 'd:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/xCORE_CPRI_RUn77_RE/example_design/xCORE_CPRI_RUn77_RE_gt_common.v:4' bound to instance 'xCORE_CPRI_RUn77_RE_gt_common_i' of component 'xCORE_CPRI_RUn77_RE_gt_common' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_gtye4_common_wrapper.vhd:334]
INFO: [Synth 8-6157] synthesizing module 'xCORE_CPRI_RUn77_RE_gt_common' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/xCORE_CPRI_RUn77_RE/example_design/xCORE_CPRI_RUn77_RE_gt_common.v:4]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_15_gtye4_common' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/xCORE_CPRI_RUn77_RE/example_design/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_COMMON' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:52535]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_COMMON' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:52535]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_15_gtye4_common' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/xCORE_CPRI_RUn77_RE/example_design/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
INFO: [Synth 8-6155] done synthesizing module 'xCORE_CPRI_RUn77_RE_gt_common' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/xCORE_CPRI_RUn77_RE/example_design/xCORE_CPRI_RUn77_RE_gt_common.v:4]
INFO: [Synth 8-256] done synthesizing module 'xCORE_CPRI_RUn77_RE_gt_gtye4_common_wrapper' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_gtye4_common_wrapper.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'xCORE_CPRI_RUn77_RE_support' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_support.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'xCORE_CPRI_RUn77_RE' (0#1) [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE.vhd:198]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_wide.wr_sync.addralsb_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1386]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
Info : Asymmetric Ram write pattern identified
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_rd_b_synth_template.gen_nc_wide_pipe.rd_sync.addrblsb_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2992]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
Info : Asymmetric Ram read pattern identified
Info : Asymmetric Ram read pattern identified
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-7137] Register freq_cnt_o_reg in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_freq_counter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:190]
WARNING: [Synth 8-6014] Unused sequential element mask_reg was removed.  [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:1079]
INFO: [Synth 8-3936] Found unconnected internal register 'rxdisperr_r_reg' and it is trimmed from '8' to '4' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1230]
INFO: [Synth 8-3936] Found unconnected internal register 'rxnotintable_r_reg' and it is trimmed from '8' to '4' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1231]
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aux_clk in module xCORE_CPRI_RUn77_RE_resets is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module xCORE_CPRI_RUn77_RE_clocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmcm_reset in module xCORE_CPRI_RUn77_RE_clocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable in module xCORE_CPRI_RUn77_RE_clocking is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[0] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[1] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[2] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[3] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[4] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[5] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[6] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[7] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[8] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[28] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[27] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[26] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[25] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[24] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[23] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[22] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[21] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[20] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[19] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[18] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[31] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[30] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[29] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[28] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[27] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[26] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[25] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[24] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[23] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[22] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[21] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[20] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[19] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[18] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[17] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[16] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[15] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[14] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[13] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[12] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[11] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[10] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[9] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdlysresetdone_in in module cpri_v8_11_14_rx_buffer_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxsyncout_in in module cpri_v8_11_14_rx_buffer_bypass is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxheader_in[2] in module xCORE_CPRI_RUn77_RE_block_sync_sm is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXOUTCLK_PERIOD_IN[17] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXOUTCLK_PERIOD_IN[16] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXOUTCLK_PERIOD_IN[15] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXOUTCLK_PERIOD_IN[14] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXOUTCLK_PERIOD_IN[13] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXOUTCLK_PERIOD_IN[12] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXOUTCLK_PERIOD_IN[11] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXOUTCLK_PERIOD_IN[10] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXOUTCLK_PERIOD_IN[9] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXOUTCLK_PERIOD_IN[8] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXOUTCLK_PERIOD_IN[7] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXOUTCLK_PERIOD_IN[6] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXOUTCLK_PERIOD_IN[5] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXOUTCLK_PERIOD_IN[4] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXOUTCLK_PERIOD_IN[3] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXOUTCLK_PERIOD_IN[2] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXOUTCLK_PERIOD_IN[1] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXOUTCLK_PERIOD_IN[0] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port CNT_TOL_IN[17] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port CNT_TOL_IN[16] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port CNT_TOL_IN[15] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port CNT_TOL_IN[14] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port CNT_TOL_IN[13] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port CNT_TOL_IN[12] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port CNT_TOL_IN[11] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port CNT_TOL_IN[10] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port CNT_TOL_IN[9] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port CNT_TOL_IN[8] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port CNT_TOL_IN[7] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port CNT_TOL_IN[6] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port CNT_TOL_IN[5] in module gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 3120.168 ; gain = 829.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 3136.395 ; gain = 845.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 3136.395 ; gain = 845.520
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3148.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/xCORE_CPRI_RUn77_RE_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/xCORE_CPRI_RUn77_RE_ooc.xdc] for cell 'U0'
Parsing XDC File [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/synth/xCORE_CPRI_RUn77_RE_gt.xdc] for cell 'U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_RE_gt_i/inst'
Finished Parsing XDC File [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/synth/xCORE_CPRI_RUn77_RE_gt.xdc] for cell 'U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_RE_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/synth/xCORE_CPRI_RUn77_RE_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xCORE_CPRI_RUn77_RE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xCORE_CPRI_RUn77_RE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE.xdc] for cell 'U0'
Finished Parsing XDC File [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xCORE_CPRI_RUn77_RE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xCORE_CPRI_RUn77_RE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/K2_Project/UQ_DAS/RU_n77/RU_n77.runs/xCORE_CPRI_RUn77_RE_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/K2_Project/UQ_DAS/RU_n77/RU_n77.runs/xCORE_CPRI_RUn77_RE_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/K2_Project/UQ_DAS/RU_n77/RU_n77.runs/xCORE_CPRI_RUn77_RE_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xCORE_CPRI_RUn77_RE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xCORE_CPRI_RUn77_RE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/xCORE_CPRI_RUn77_RE_fc32_rs_fec_clocks.xdc] for cell 'U0/cpri_block_i/cpri_fec_i/inst'
Finished Parsing XDC File [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/xCORE_CPRI_RUn77_RE_fc32_rs_fec_clocks.xdc] for cell 'U0/cpri_block_i/cpri_fec_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xCORE_CPRI_RUn77_RE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xCORE_CPRI_RUn77_RE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xCORE_CPRI_RUn77_RE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xCORE_CPRI_RUn77_RE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xCORE_CPRI_RUn77_RE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xCORE_CPRI_RUn77_RE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xCORE_CPRI_RUn77_RE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xCORE_CPRI_RUn77_RE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 171 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3317.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  FD => FDRE: 52 instances
  FDR => FDRE: 20 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances
  RAMB18E1 => RAMB18E2: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.546 . Memory (MB): peak = 3320.801 ; gain = 2.930
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:32 ; elapsed = 00:01:38 . Memory (MB): peak = 3320.801 ; gain = 1029.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu11eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:32 ; elapsed = 00:01:38 . Memory (MB): peak = 3320.801 ; gain = 1029.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_fec_i/inst. (constraint file  D:/K2_Project/UQ_DAS/RU_n77/RU_n77.runs/xCORE_CPRI_RUn77_RE_synth_1/dont_touch.xdc, line 14).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_RE_gt_i/inst. (constraint file  D:/K2_Project/UQ_DAS/RU_n77/RU_n77.runs/xCORE_CPRI_RUn77_RE_synth_1/dont_touch.xdc, line 19).
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  D:/K2_Project/UQ_DAS/RU_n77/RU_n77.runs/xCORE_CPRI_RUn77_RE_synth_1/dont_touch.xdc, line 23).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_fec_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_RE_gt_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/reset_sync_i/cdc_async_rst_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/reset_int_recclk_s/cdc_async_rst_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/reset_hfnsync_s/cdc_async_rst_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\G_CDC_SLAVE.cdc_i /reset_fifo_sync_i/cdc_async_rst_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\G_CDC_SLAVE.cdc_i /\G_R21_TIMER.reset_synchronizer_fifo_i /cdc_async_rst_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\G_CDC_SLAVE.cdc_i /\G_R21_TIMER.reset_synchronizer_i /cdc_async_rst_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/clk_sync_i/\no_hard_fec_rst_sync.soft_reset_i_recclk_i /cdc_async_rst_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/clk_sync_i/\hires_reset_gen.reset_hires_clk_clk_i /cdc_async_rst_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/eth_sync_i/reset_sync_i/cdc_async_rst_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/gt_reset_req_sync_i/cdc_async_rst_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/cpll_rst_sync_i/cdc_async_rst_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/watchdog_reset_sync_i/cdc_async_rst_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/gtwiz_buffbypass_rx_reset_in_sync_i/cdc_async_rst_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/reset_aux_clk_sync_i/cdc_async_rst_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_shared_clocks_i/txresetdone_in_sync_i/cdc_async_rst_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_shared_clocks_i/tx_phase_alignment_done_sync_i/cdc_async_rst_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/hyperframe_number_sync_i/cdc_gray_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\RX_ETH_INST.rx_ethernet_I /\RX_ETH_CPRI_64BIT.rx_eth_cpri_I /\GMII_FIFO_GEN.rx_buffer_I /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/\TX_ETH_INST.tx_ethernet_i /\TX_ETH_CPRI_64BIT.tx_eth_cpri_I /\GMII_FIFO_GEN.tx_buffer_I /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\RX_ETH_INST.rx_ethernet_I /\RX_ETH_CPRI_64BIT.rx_eth_cpri_I /\GMII_FIFO_GEN.rx_buffer_I /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/\TX_ETH_INST.tx_ethernet_i /\TX_ETH_CPRI_64BIT.tx_eth_cpri_I /\GMII_FIFO_GEN.tx_buffer_I /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\RX_ETH_INST.rx_ethernet_I /\RX_ETH_CPRI_64BIT.rx_eth_cpri_I /\GMII_FIFO_GEN.rx_buffer_I /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/\TX_ETH_INST.tx_ethernet_i /\TX_ETH_CPRI_64BIT.tx_eth_cpri_I /\GMII_FIFO_GEN.tx_buffer_I /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\RX_ETH_INST.rx_ethernet_I /\RX_ETH_CPRI_64BIT.rx_eth_cpri_I /\GMII_FIFO_GEN.rx_buffer_I /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/\TX_ETH_INST.tx_ethernet_i /\TX_ETH_CPRI_64BIT.tx_eth_cpri_I /\GMII_FIFO_GEN.tx_buffer_I /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/clk_sync_i/\LINE_RATE_SYNC_NO_HFEC.speed_select_sync /xpm_cdc_handshake_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/\TX_ETH_RESETS.eth_reset_synch_clk25_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/\TX_ETH_INST.tx_ethernet_i /\TX_ETH_CPRI_64BIT.tx_eth_cpri_I /gmii_mode_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/\TX_ETH_INST.tx_ethernet_i /\TX_ETH_CPRI_64BIT.tx_eth_cpri_I /add_eth_gaps_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/\TX_ETH_INST.tx_ethernet_i /tx_eth_mii_I/rx_eth_ignore_tx_en_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_CORECLK[0].speed_select_coreclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_CORECLK[1].speed_select_coreclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_CORECLK[2].speed_select_coreclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_CORECLK[3].speed_select_coreclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_CORECLK[4].speed_select_coreclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_CORECLK[5].speed_select_coreclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_CORECLK[6].speed_select_coreclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_CORECLK[7].speed_select_coreclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_CORECLK[8].speed_select_coreclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_CORECLK[9].speed_select_coreclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_CORECLK[10].speed_select_coreclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_CORECLK[11].speed_select_coreclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_CORECLK[12].speed_select_coreclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_CORECLK[13].speed_select_coreclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_CORECLK[14].speed_select_coreclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_RECCLK[0].speed_select_recclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_RECCLK[1].speed_select_recclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_RECCLK[2].speed_select_recclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_RECCLK[3].speed_select_recclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_RECCLK[4].speed_select_recclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_RECCLK[5].speed_select_recclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_RECCLK[6].speed_select_recclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_RECCLK[7].speed_select_recclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_RECCLK[8].speed_select_recclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_RECCLK[9].speed_select_recclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_RECCLK[10].speed_select_recclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_RECCLK[11].speed_select_recclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_RECCLK[12].speed_select_recclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_RECCLK[13].speed_select_recclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC.SS_RECCLK[14].speed_select_recclk_synch_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\RX_ETH_RESETS.reset_rx_eth_synch_clk25_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/lossoflight_s/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\FEC_SLAVE_SIGS.slave_fec_disable_recclk_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\FEC_SLAVE_SIGS.slave_nonfec_disable_recclk_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC_CLK_DOMAIN.hfn_reset_clk_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC_CLK_DOMAIN.reset_hfnsync_clk_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\G_CDC_SLAVE.cdc_i /fifo_i/\FIFO_FILL_SYNC_GEN[0].fifo_fill_level_sync_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\G_CDC_SLAVE.cdc_i /fifo_i/\FIFO_FILL_SYNC_GEN[1].fifo_fill_level_sync_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\G_CDC_SLAVE.cdc_i /fifo_i/\FIFO_FILL_SYNC_GEN[2].fifo_fill_level_sync_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\G_CDC_SLAVE.cdc_i /fifo_i/\FIFO_FILL_SYNC_GEN[3].fifo_fill_level_sync_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\G_CDC_SLAVE.cdc_i /fifo_i/\FIFO_FILL_SYNC_GEN[4].fifo_fill_level_sync_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\G_CDC_SLAVE.cdc_i /fifo_i/\FIFO_FILL_SYNC_GEN[5].fifo_fill_level_sync_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\G_CDC_SLAVE.cdc_i /fifo_i/\FIFO_FILL_SYNC_GEN[6].fifo_fill_level_sync_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\G_CDC_SLAVE.cdc_i /fifo_i/\FIFO_FILL_SYNC_GEN[7].fifo_fill_level_sync_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\G_CDC_SLAVE.cdc_i /fifo_i/\FIFO_FILL_SYNC_GEN[8].fifo_fill_level_sync_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\G_CDC_SLAVE.cdc_i /fifo_i/wr_error_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\G_CDC_SLAVE.cdc_i /\G_R21_TIMER.average_handshake_i /ack_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\NO_HARD_FEC_LOF_SYNC.loss_of_frame_clk_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/eth_tx_en_synch_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\RX_ETH_INST.rx_ethernet_I /\RX_ETH_CPRI_64BIT.rx_eth_cpri_I /fifo_empty_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\RX_ETH_INST.rx_ethernet_I /\RX_ETH_CPRI_64BIT.rx_eth_cpri_I /fifo_almost_full_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\RX_ETH_INST.rx_ethernet_I /\RX_ETH_CPRI_64BIT.rx_eth_cpri_I /fifo_full_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\RX_ETH_INST.rx_ethernet_I /rx_eth_mii_I/packets_empty_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\RX_ETH_INST.rx_ethernet_I /rx_eth_mii_I/rx_eth_ignore_tx_en_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/\GEN_10_137G_SUPPORT_SYNC_HEADER.gen_output_ultrascale_sync_header.reverse_sync_header_tx_sync_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/\GEN_10_137G_SUPPORT_SYNC_HEADER.gen_output_ultrascale_sync_header.gen_no_hard_fec.reverse_sync_header_rx_sync_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/mgmnt_i/clk_ok_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/mgmnt_i/\use_fec_gen.stat_symbol_errors_auxclk[0].stat_symbol_errors_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/mgmnt_i/\use_fec_gen.stat_symbol_errors_auxclk[1].stat_symbol_errors_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/mgmnt_i/\use_fec_gen.stat_symbol_errors_auxclk[2].stat_symbol_errors_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/mgmnt_i/\use_fec_gen.stat_rx_delay_auxclk[0].stat_rx_delay_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/mgmnt_i/\use_fec_gen.stat_rx_delay_auxclk[1].stat_rx_delay_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/mgmnt_i/\use_fec_gen.stat_rx_delay_auxclk[2].stat_rx_delay_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/mgmnt_i/\use_fec_gen.stat_rx_delay_auxclk[3].stat_rx_delay_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/mgmnt_i/\use_fec_gen.stat_rx_delay_auxclk[4].stat_rx_delay_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/mgmnt_i/\use_fec_gen.stat_rx_delay_auxclk[5].stat_rx_delay_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/mgmnt_i/\use_fec_gen.stat_rx_delay_auxclk[6].stat_rx_delay_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/mgmnt_i/\use_fec_gen.stat_cw_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/mgmnt_i/\use_fec_gen.stat_corrected_cw_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/mgmnt_i/\use_fec_gen.stat_uncorrected_cw_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/aux_sync_i/\fec_gen.stat_rx_align_status_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/aux_sync_i/\fec_gen.fec_line_rate_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/aux_sync_i/lof_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/aux_sync_i/los_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/aux_sync_i/hfnsync_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/aux_sync_i/rx_cw_filled_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/aux_sync_i/average_rdy_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/aux_sync_i/average_rdy_sync_tx_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/aux_sync_i/cdc_fifo_error_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/aux_sync_i/r21_timer_busy_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/aux_sync_i/tx_control_word_safe_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/aux_sync_i/hfec_fifo_latency_rdy_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/clk_sync_i/soft_reset_i_clk_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/clk_sync_i/\fec_gen.no_hard_fec_gen.fec_line_rate_sync_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/clk_sync_i/\fec_gen.slave_tx_fec_sync_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/clk_sync_i/reset_tx_eth_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/clk_sync_i/reset_rx_eth_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/clk_sync_i/hdlc_rate_adapt_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/clk_sync_i/operational_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/clk_sync_i/passive_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/eth_sync_i/operational_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/eth_sync_i/gmii_mode_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/\sfec_rec_gt_clk_gen.rec_sync_i /\fec_err_inject_gen[3].fec_err_inj_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/\sfec_rec_gt_clk_gen.rec_sync_i /\fec_err_inject_gen[2].fec_err_inj_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/\sfec_rec_gt_clk_gen.rec_sync_i /\fec_err_inject_gen[1].fec_err_inj_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/\sfec_rec_gt_clk_gen.rec_sync_i /\fec_err_inject_gen[0].fec_err_inj_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/\sfec_rec_gt_clk_gen.rec_sync_i /\fec_err_inject_seed_gen[5].fec_err_inject_seed_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/\sfec_rec_gt_clk_gen.rec_sync_i /\fec_err_inject_seed_gen[4].fec_err_inject_seed_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/\sfec_rec_gt_clk_gen.rec_sync_i /\fec_err_inject_seed_gen[3].fec_err_inject_seed_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/\sfec_rec_gt_clk_gen.rec_sync_i /\fec_err_inject_seed_gen[2].fec_err_inject_seed_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/\sfec_rec_gt_clk_gen.rec_sync_i /\fec_err_inject_seed_gen[1].fec_err_inject_seed_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/\sfec_rec_gt_clk_gen.rec_sync_i /\fec_err_inject_seed_gen[0].fec_err_inject_seed_i /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/rx_buffer_bypass_block_i/i_rxphaligndone_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/rx_buffer_bypass_block_i/i_rxsyncdone_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/clk_sync_i/\LINE_RATE_SYNC_NO_HFEC.speed_select_sync /xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/clk_sync_i/\LINE_RATE_SYNC_NO_HFEC.speed_select_sync /xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/fec_alignment_en_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/line_rate_64b66b_rx_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/line_rate_64b66b_tx_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/qpll0lkdet_sync_rsm_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/qpll1lkdet_sync_rsm_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/cplllkdet_sync_rsm_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/blocksync_auxclk_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/gtwiz_bufbyp_rxdone_sync_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/sm_busy_sync_rsm_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/reset_tx_done_sync_rsm_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/reset_rx_done_sync_rsm_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/rxresetdone_sync_rsm_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/txresetdone_sync_rsm_i/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/ref_hfnsync_s/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/tx_inhibit_s/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_shared_alignment_i/tx_sync_i/\cdc[0].sync_TXPHALIGNDONE /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_shared_alignment_i/tx_sync_i/\cdc[0].sync_TXDLYSRESETDONE /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_shared_alignment_i/tx_sync_i/\cdc[0].sync_TXPHINITDONE /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_shared_alignment_i/tx_sync_i/\cdc[1].sync_TXPHALIGNDONE /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_shared_alignment_i/tx_sync_i/\cdc[1].sync_TXDLYSRESETDONE /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_shared_alignment_i/tx_sync_i/\cdc[1].sync_TXPHINITDONE /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_shared_alignment_i/tx_sync_i/\cdc[2].sync_TXPHALIGNDONE /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_shared_alignment_i/tx_sync_i/\cdc[2].sync_TXDLYSRESETDONE /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_shared_alignment_i/tx_sync_i/\cdc[2].sync_TXPHINITDONE /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_shared_alignment_i/tx_sync_i/\cdc[3].sync_TXPHALIGNDONE /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_shared_alignment_i/tx_sync_i/\cdc[3].sync_TXDLYSRESETDONE /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_shared_alignment_i/tx_sync_i/\cdc[3].sync_TXPHINITDONE /cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_shared_alignment_i/tx_sync_i/sync_RESET_PHALIGNMENT/cdc_single_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/\TX_ETH_INST.tx_ethernet_i /\TX_ETH_CPRI_64BIT.tx_eth_cpri_I /\GMII_FIFO_GEN.tx_buffer_I /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\RX_ETH_INST.rx_ethernet_I /\RX_ETH_CPRI_64BIT.rx_eth_cpri_I /\GMII_FIFO_GEN.rx_buffer_I /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/\TX_ETH_INST.tx_ethernet_i /\TX_ETH_CPRI_64BIT.tx_eth_cpri_I /\GMII_FIFO_GEN.tx_buffer_I /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\RX_ETH_INST.rx_ethernet_I /\RX_ETH_CPRI_64BIT.rx_eth_cpri_I /\GMII_FIFO_GEN.rx_buffer_I /xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/gt_and_clocks_i/rx_buffer_bypass_block_i/i_resetdone_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/tx_modules_I/\TX_ETH_INST.tx_ethernet_i /\TX_ETH_CPRI_64BIT.tx_eth_cpri_I /\GMII_FIFO_GEN.tx_buffer_I /xpm_fifo_async_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/cpri_block_i/cpri_i/cpri_i/rx_modules_I/\RX_ETH_INST.rx_ethernet_I /\RX_ETH_CPRI_64BIT.rx_eth_cpri_I /\GMII_FIFO_GEN.rx_buffer_I /xpm_fifo_async_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:01:39 . Memory (MB): peak = 3320.801 ; gain = 1029.926
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'NO_BYPASS_GEN.fsm_cs_reg' in module 'tx_eth_cpri_64'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'tx_eth_mii'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rx_hfnsync_64'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'rx_hfnsync_64'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rx_eth_cpri_64'
INFO: [Synth 8-802] inferred FSM for state register 'GMII_NEXT_STATE_GEN.rxif_cs_reg' in module 'rx_eth_mii'
WARNING: [Synth 8-3936] Found unconnected internal register 'progclk_sel_store_reg' and it is trimmed from '16' to '15' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:707]
WARNING: [Synth 8-3936] Found unconnected internal register 'x0e1_store_reg' and it is trimmed from '16' to '15' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:780]
INFO: [Synth 8-802] inferred FSM for state register 'arb_state_reg' in module 'gtwizard_ultrascale_v1_7_15_gte4_drp_arb'
INFO: [Synth 8-802] inferred FSM for state register 'speed_sm_state_reg' in module 'xCORE_CPRI_RUn77_RE_speed_change'
WARNING: [Synth 8-6040] Register speed_sm_state_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_15_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_15_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_15_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'xCORE_CPRI_RUn77_RE_drp_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'sm_buffbypass_rx_reg' in module 'cpri_v8_11_14_rx_buffer_bypass'
INFO: [Synth 8-802] inferred FSM for state register 'pd_sm_state_reg' in module 'xCORE_CPRI_RUn77_RE_gt_and_clocks'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'tx_phalign_manual_state_reg' in module 'xCORE_CPRI_RUn77_RE_tx_sync'
INFO: [Synth 8-802] inferred FSM for state register 'speed_sm_state_reg' in module 'xCORE_CPRI_RUn77_RE_gt_gtye4_common_wrapper'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "xpm_memory_base:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "xpm_memory_base:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
*
              idle_state |                              001 |                             0010
         sent_ssd1_state |                              010 |                             0011
              data_state |                              011 |                             0100
         sent_esd1_state |                              100 |                             0101
               gap_state |                              101 |                             1000
            wait_1_state |                              110 |                             0110
            wait_2_state |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'NO_BYPASS_GEN.fsm_cs_reg' using encoding 'sequential' in module 'tx_eth_cpri_64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               col_state |                               00 |                               10
              idle_state |                               01 |                               00
              data_state |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'tx_eth_mii'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
      block_align_search |                              001 |                              001
           block_aligned |                              010 |                              010
        fec_align_search |                              011 |                              011
             fec_aligned |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rx_hfnsync_64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   xacq1 |                              000 |                              000
                   xacq2 |                              100 |                              001
                  xsync1 |                              011 |                              010
                  xsync2 |                              010 |                              011
           hfnsync_state |                              001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'rx_hfnsync_64'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                get_data |                              010 |                               01
                 got_esd |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'rx_eth_cpri_64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               rxif_idle |                              000 |                              000
                rxif_ssd |                              001 |                              001
               rxif_data |                              010 |                              010
                rxif_jam |                              011 |                              011
              finish_jam |                              100 |                              100
                rxif_gap |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GMII_NEXT_STATE_GEN.rxif_cs_reg' using encoding 'sequential' in module 'rx_eth_mii'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               ARB_START |                             0001 |                             0001
                ARB_WAIT |                             0010 |                             0010
              ARB_REPORT |                             0100 |                             0100
                 ARB_INC |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'arb_state_reg' in module 'gtwizard_ultrascale_v1_7_15_gte4_drp_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 |                         00000000
           read_28_clear | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 |                         00000001
  wait_for_28r_clear_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 |                         00000010
                 read_28 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 |                         00000011
        wait_for_28r_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 |                         00000100
                write_28 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 |                         00000101
         wait_for_28_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 |                         00000110
                 read_2a | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 |                         00000111
        wait_for_2ar_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 |                         00001000
                write_2a | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 |                         00001001
         wait_for_2a_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 |                         00001010
                 read_63 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 |                         00001011
        wait_for_63r_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 |                         00001100
                write_63 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 |                         00001101
         wait_for_63_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 |                         00001110
                 read_8a | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 |                         00001111
        wait_for_8ar_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 |                         00010000
                write_8a | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 |                         00010001
         wait_for_8a_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 |                         00010010
                 read_7c | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 |                         00010011
        wait_for_7cr_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 |                         00010100
                write_7c | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 |                         00010101
         wait_for_7c_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 |                         00010110
                write_10 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 |                         00010111
         wait_for_10_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 |                         00011000
                write_11 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 |                         00011001
         wait_for_11_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 |                         00011010
                 read_66 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 |                         00011011
        wait_for_66r_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 |                         00011100
                write_66 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 |                         00011101
         wait_for_66_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 |                         00011110
                 read_85 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 |                         00011111
        wait_for_85r_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 |                         00100000
                write_85 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 |                         00100001
         wait_for_85_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 |                         00100010
                 read_52 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 |                         00101011
        wait_for_52r_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 |                         00101100
                write_52 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 |                         00101101
         wait_for_52_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 |                         00101110
                write_73 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 |                         00101111
         wait_for_73_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 |                         00110000
                write_9f | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 |                         01101101
         wait_for_9f_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 |                         01101110
                write_8f | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 |                         01101111
         wait_for_8f_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 |                         01110000
                write_a0 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 |                         01110001
         wait_for_a0_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 |                         01110010
                write_6f | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 |                         01110011
         wait_for_6f_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 |                         01110100
                write_bc | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 |                         01110101
         wait_for_bc_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 |                         01110110
                write_cf | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 |                         00110001
         wait_for_cf_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 |                         00110010
                write_3d | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 |                         00110011
         wait_for_3d_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 |                         00110100
                write_57 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 |                         01110111
         wait_for_57_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 |                         01111000
                write_a7 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 |                         01111001
         wait_for_a7_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 |                         01111010
                write_a8 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 |                         01111011
         wait_for_a8_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 |                         01111100
                 read_fb | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 |                         01111101
        wait_for_fbr_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 |                         01111110
                write_fb | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 |                         01111111
         wait_for_fb_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 |                         10000000
                 read_62 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 |                         00110101
        wait_for_62r_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 |                         00110110
                write_62 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 |                         00110111
         wait_for_62_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 |                         00111000
                 read_dd | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 |                         00111001
        wait_for_ddr_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 |                         00111010
                write_dd | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 |                         00111011
         wait_for_dd_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 |                         00111100
                 read_d3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 |                         00111101
        wait_for_d3r_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 |                         00111110
                write_d3 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 |                         00111111
         wait_for_d3_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01000000
               write_116 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01000001
        wait_for_116_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01000010
               write_103 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01000011
        wait_for_103_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01000100
               write_105 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01000101
        wait_for_105_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01000110
               write_101 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01000111
        wait_for_101_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01001000
               write_108 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01001001
        wait_for_108_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01001010
               write_109 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01001011
        wait_for_109_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01001100
               write_10a | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01001101
        wait_for_10a_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01001110
               write_10b | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01001111
        wait_for_10b_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01010000
               write_10c | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01010001
        wait_for_10c_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01010010
               write_10d | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01010011
        wait_for_10d_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01010100
               write_10e | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01010101
        wait_for_10e_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01010110
                write_f7 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01010111
         wait_for_f7_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01011000
                write_f8 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01011001
         wait_for_f8_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01011010
                write_f9 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01011011
         wait_for_f9_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01011100
                 read_fa | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01011101
        wait_for_far_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01011110
                write_fa | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01011111
         wait_for_fa_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01100000
                 read_9b | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01100001
        wait_for_9br_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01100010
                write_9b | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01100011
         wait_for_9b_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01100100
                write_9d | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01100101
         wait_for_9d_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01100110
                write_a1 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01100111
         wait_for_a1_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01101000
                write_53 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01101001
         wait_for_53_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01101010
                write_54 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01101011
         wait_for_54_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01101100
                 read_8c | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         00100011
        wait_for_8cr_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         00100100
                write_8c | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         00100101
         wait_for_8c_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         00100110
                 read_d0 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         00100111
        wait_for_d0r_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         00101000
                write_d0 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         00101001
         wait_for_d0_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         00101010
                write_75 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10000001
         wait_for_75_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10000010
                write_d2 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10000011
         wait_for_d2_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10000100
                 read_27 | 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10000101
        wait_for_27r_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10000110
                write_27 | 00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10000111
         wait_for_27_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10001000
                 read_55 | 00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10001001
        wait_for_55r_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10001010
                write_55 | 00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10001011
         wait_for_55_rdy | 00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10001100
                 read_56 | 00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10001101
        wait_for_56r_rdy | 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10001110
                write_56 | 00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10001111
         wait_for_56_rdy | 00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10010000
                 read_1e | 00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10010001
        wait_for_1er_rdy | 00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10010010
                write_1e | 00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10010011
         wait_for_1e_rdy | 00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10010100
                 read_1f | 00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10010101
        wait_for_1fr_rdy | 00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10010110
                write_1f | 00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10010111
         wait_for_1f_rdy | 00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10011000
                 read_20 | 00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10011001
        wait_for_20r_rdy | 00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10011010
                write_20 | 00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10011011
         wait_for_20_rdy | 00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10011100
                 read_21 | 00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10011101
        wait_for_21r_rdy | 00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10011110
                write_21 | 00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10011111
         wait_for_21_rdy | 00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10100000
                 read_22 | 00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10100001
        wait_for_22r_rdy | 00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10100010
                write_22 | 00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10100011
         wait_for_22_rdy | 00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10100100
                 read_23 | 00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10100101
        wait_for_23r_rdy | 00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10100110
                write_23 | 00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10100111
         wait_for_23_rdy | 00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10101000
                 read_24 | 00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10101001
        wait_for_24r_rdy | 00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10101010
                write_24 | 00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10101011
         wait_for_24_rdy | 00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10101100
                 read_25 | 00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10101101
        wait_for_25r_rdy | 00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10101110
                write_25 | 00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10101111
         wait_for_25_rdy | 00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10110000
                 read_cd | 00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10110001
        wait_for_cdr_rdy | 00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10110010
                write_cd | 00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10110011
         wait_for_cd_rdy | 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10110100
                 read_2c | 00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10110101
        wait_for_2cr_rdy | 00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10110110
                write_2c | 00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10110111
         wait_for_2c_rdy | 00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10111000
                 read_99 | 00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10111001
        wait_for_99r_rdy | 00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10111010
                write_99 | 00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10111011
         wait_for_99_rdy | 00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10111100
                 read_64 | 00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10111101
        wait_for_64r_rdy | 00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10111110
                write_64 | 00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         10111111
         wait_for_64_rdy | 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11000000
                 read_03 | 00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11000001
        wait_for_03r_rdy | 00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11000010
                write_03 | 00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11000011
         wait_for_03_rdy | 00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11000100
                write_c6 | 00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11000101
         wait_for_c6_rdy | 00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11000110
                 read_0a | 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11001011
        wait_for_0ar_rdy | 00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11001100
                write_0a | 00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11001101
         wait_for_0a_rdy | 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11001110
                 read_7a | 00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11000111
        wait_for_7ar_rdy | 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11001000
                write_7a | 00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11001001
         wait_for_7a_rdy | 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11001010
           wait_for_lock | 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11001111
                reset_gt | 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11010000
     wait_for_cpll_reset | 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11010001
   wait_for_cplllock_low | 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11010010
  wait_for_cplllock_high | 10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         11010011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'speed_sm_state_reg' using encoding 'one-hot' in module 'xCORE_CPRI_RUn77_RE_speed_change'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_15_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_15_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_15_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                gnt_core |                             0010 |                               01
                gnt_user |                             0100 |                               10
                  gnt_sm |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'one-hot' in module 'xCORE_CPRI_RUn77_RE_drp_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
ST_BUFFBYPASS_RX_DEASSERT_RXDLYSRESET |                               01 |                               01
ST_BUFFBYPASS_RX_WAIT_RXSYNCDONE |                               10 |                               10
   ST_BUFFBYPASS_RX_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_buffbypass_rx_reg' using encoding 'sequential' in module 'cpri_v8_11_14_rx_buffer_bypass'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
   wait_for_speed_change |                               01 |                               01
           wait_cpll_rst |                               10 |                               11
                power_up |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pd_sm_state_reg' using encoding 'sequential' in module 'xCORE_CPRI_RUn77_RE_gt_and_clocks'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
         wait_phrst_done |                             0001 |                             0001
                m_phinit |                             0010 |                             0010
               m_phalign |                             0011 |                             0011
                 m_dlyen |                             0100 |                             0100
                s_phinit |                             0101 |                             0101
               s_phalign |                             0110 |                             0110
                m_dlyen2 |                             0111 |                             0111
            phalign_done |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_phalign_manual_state_reg' using encoding 'sequential' in module 'xCORE_CPRI_RUn77_RE_tx_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000000 |                           000000
                 read_0e |                           000001 |                           000001
        wait_for_0er_rdy |                           000010 |                           000010
                write_0e |                           000011 |                           000011
         wait_for_0e_rdy |                           000100 |                           000100
                 read_8e |                           000101 |                           000101
        wait_for_8er_rdy |                           000110 |                           000110
                write_8e |                           000111 |                           000111
         wait_for_8e_rdy |                           001000 |                           001000
                 read_18 |                           001001 |                           001001
        wait_for_18r_rdy |                           001010 |                           001010
                write_18 |                           001011 |                           001011
         wait_for_18_rdy |                           001100 |                           001100
                 read_98 |                           001101 |                           001101
        wait_for_98r_rdy |                           001110 |                           001110
                write_98 |                           001111 |                           001111
         wait_for_98_rdy |                           010000 |                           010000
                 read_14 |                           010001 |                           010001
        wait_for_14r_rdy |                           010010 |                           010010
                write_14 |                           010011 |                           010011
         wait_for_14_rdy |                           010100 |                           010100
                 read_94 |                           010101 |                           010101
        wait_for_94r_rdy |                           010110 |                           010110
                write_94 |                           010111 |                           010111
         wait_for_94_rdy |                           011000 |                           011000
                write_11 |                           011001 |                           100001
         wait_for_11_rdy |                           011010 |                           100010
                write_91 |                           011011 |                           100011
         wait_for_91_rdy |                           011100 |                           100100
                write_30 |                           011101 |                           100111
         wait_for_30_rdy |                           011110 |                           101000
                write_b0 |                           011111 |                           101001
         wait_for_b0_rdy |                           100000 |                           101010
                write_83 |                           100001 |                           100101
         wait_for_83_rdy |                           100010 |                           100110
                 read_19 |                           100011 |                           011001
        wait_for_19r_rdy |                           100100 |                           011010
                write_19 |                           100101 |                           011011
         wait_for_19_rdy |                           100110 |                           011100
                 read_99 |                           100111 |                           011101
        wait_for_99r_rdy |                           101000 |                           011110
                write_99 |                           101001 |                           011111
         wait_for_99_rdy |                           101010 |                           100000
                write_0d |                           101011 |                           101011
         wait_for_0d_rdy |                           101100 |                           101100
                write_8d |                           101101 |                           101101
         wait_for_8d_rdy |                           101110 |                           101110
                write_08 |                           101111 |                           110011
         wait_for_08_rdy |                           110000 |                           110100
                write_88 |                           110001 |                           110101
         wait_for_88_rdy |                           110010 |                           110110
                write_20 |                           110011 |                           101111
         wait_for_20_rdy |                           110100 |                           110000
                write_a0 |                           110101 |                           110001
         wait_for_a0_rdy |                           110110 |                           110010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'speed_sm_state_reg' using encoding 'sequential' in module 'xCORE_CPRI_RUn77_RE_gt_gtye4_common_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:57 ; elapsed = 00:02:04 . Memory (MB): peak = 3320.801 ; gain = 1029.926
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2928 (col length:192)
BRAMs: 1200 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "adder" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adder" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_fast_cnm_data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fast_cnm_data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fast_cnm_data_buffer" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fast_cnm_data_buffer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fast_cnm_data_buffer" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fast_cnm_data_buffer" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "\RX_ETH_INST.rx_ethernet_I/RX_ETH_CPRI_64BIT.rx_eth_cpri_I /\GMII_FIFO_GEN.rx_buffer_I/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "\RX_ETH_INST.rx_ethernet_I/RX_ETH_CPRI_64BIT.rx_eth_cpri_I /\GMII_FIFO_GEN.rx_buffer_I/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg "
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'RX_HDLC_64BIT.rx_hdlc_I/cw_width_reg[0]' (FD) to 'RX_HDLC_64BIT.rx_hdlc_I/cw_width_reg[2]'
INFO: [Synth 8-3886] merging instance 'RX_HDLC_64BIT.rx_hdlc_I/cw_width_reg[1]' (FD) to 'RX_HDLC_64BIT.rx_hdlc_I/cw_width_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RX_HDLC_64BIT.rx_hdlc_I /\cw_width_reg[2] )
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[0]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[1]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[2]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[3]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[4]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[5]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[6]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[7]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[8]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[9]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[10]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[11]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[12]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[13]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[14]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[15]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[16]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[17]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[18]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[19]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[20]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[21]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[22]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[23]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[24]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[25]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[26]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[27]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[28]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[29]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[30]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[31]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[32]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[33]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[34]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[35]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[36]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[37]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[38]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[39]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[40]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[41]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[42]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[43]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[44]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[45]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[46]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[47]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[48]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[49]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[50]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[51]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[52]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[53]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[54]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[55]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[56]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[57]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[58]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[59]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[60]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[61]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[62]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[63]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[64]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[65]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[66]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[67]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[68]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[69]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[70]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[71]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[72]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[73]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[74]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[75]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[76]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[77]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[78]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[79]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[80]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[81]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[82]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[83]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[84]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[85]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[86]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[87]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[88]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[89]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[90]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[91]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[92]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[93]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[94]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[95]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[96]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Synth 8-3886] merging instance 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[97]' (FD) to 'RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RX_VENDOR_INST.rx_vendor_i/VENDOR_32BIT_OR_64BIT.rt_vendor_rx_data_reg[255] )
WARNING: [Synth 8-3936] Found unconnected internal register 'STROBE_GEN_64BIT.strobe_shift10_reg' and it is trimmed from '47' to '46' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/hdl/cpri_v8_11_rfs.vhd:18721]
INFO: [Synth 8-5546] ROM "terminal_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "terminal_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cycle_2_codeword" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cycle_1_codeword" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cycle_2_codeword" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cycle_1_codeword" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "TX_ETH_CPRI_64BIT.tx_eth_cpri_I/start_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TX_ETH_CPRI_64BIT.tx_eth_cpri_I/cw_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TX_ETH_CPRI_64BIT.tx_eth_cpri_I/start_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TX_ETH_CPRI_64BIT.tx_eth_cpri_I/cw_buffer" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "tx_modules_I/\TX_ETH_INST.tx_ethernet_i /\TX_ETH_CPRI_64BIT.tx_eth_cpri_I/GMII_FIFO_GEN.tx_buffer_I/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "tx_modules_I/\TX_ETH_INST.tx_ethernet_i /\TX_ETH_CPRI_64BIT.tx_eth_cpri_I/GMII_FIFO_GEN.tx_buffer_I/xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_modules_I/\TX_ETH_INST.tx_ethernet_i /\TX_ETH_CPRI_64BIT.tx_eth_cpri_I/start_index_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_modules_I/\TX_HDLC_64BIT.tx_hdlc_i /\srl_addr_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_modules_I/tx_framing_i/\BASIC_FRAME_GEN_64BIT.terminal_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_modules_I/\TX_MUX_64BIT.tx_mux_i /\STANDARD_CODEWORD_GEN.cycle_3_codeword_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_modules_I/\TX_HDLC_64BIT.tx_hdlc_i /\hdlc_period_stop_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_modules_I/\TX_MUX_64BIT.tx_mux_i /\ser_tx_k_reg[7] )
INFO: [Synth 8-4471] merging register 'indx_mult_g[0].symbol_mult_l_g[1].malpha/idx0_g.malpha_idx_i/reg_out.gf_out_i_reg[9:0]' into 'indx_mult_g[0].symbol_mult_l_g[0].malpha/idx0_g.malpha_idx_i/reg_out.gf_out_i_reg[9:0]' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:13548]
INFO: [Synth 8-4471] merging register 'indx_mult_g[0].symbol_mult_l_g[2].malpha/idx0_g.malpha_idx_i/reg_out.gf_out_i_reg[9:0]' into 'indx_mult_g[0].symbol_mult_l_g[0].malpha/idx0_g.malpha_idx_i/reg_out.gf_out_i_reg[9:0]' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:13548]
INFO: [Synth 8-4471] merging register 'indx_mult_g[0].symbol_mult_l_g[3].malpha/idx0_g.malpha_idx_i/reg_out.gf_out_i_reg[9:0]' into 'indx_mult_g[0].symbol_mult_l_g[0].malpha/idx0_g.malpha_idx_i/reg_out.gf_out_i_reg[9:0]' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:13548]
INFO: [Synth 8-4471] merging register 'indx_mult_g[0].symbol_mult_l_g[4].malpha/idx0_g.malpha_idx_i/reg_out.gf_out_i_reg[9:0]' into 'indx_mult_g[0].symbol_mult_l_g[0].malpha/idx0_g.malpha_idx_i/reg_out.gf_out_i_reg[9:0]' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:13548]
INFO: [Synth 8-4471] merging register 'indx_mult_g[0].symbol_mult_l_g[5].malpha/idx0_g.malpha_idx_i/reg_out.gf_out_i_reg[9:0]' into 'indx_mult_g[0].symbol_mult_l_g[0].malpha/idx0_g.malpha_idx_i/reg_out.gf_out_i_reg[9:0]' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:13548]
INFO: [Synth 8-4471] merging register 'indx_mult_g[0].symbol_mult_l_g[6].malpha/idx0_g.malpha_idx_i/reg_out.gf_out_i_reg[9:0]' into 'indx_mult_g[0].symbol_mult_l_g[0].malpha/idx0_g.malpha_idx_i/reg_out.gf_out_i_reg[9:0]' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:13548]
INFO: [Synth 8-4471] merging register 'indx_mult_g[0].malphasqr/idx0_g.malpha_idx_i/reg_out.gf_out_i_reg[9:0]' into 'indx_mult_g[0].symbol_mult_l_g[0].malpha/idx0_g.malpha_idx_i/reg_out.gf_out_i_reg[9:0]' [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:13548]
INFO: [Synth 8-5544] ROM "onc_l/sum3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "onc_l/sum4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[72]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[71]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[70]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[69]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[68]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[67]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[66]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[65]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[64]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[63]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[62]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[61]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[60]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[59]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[58]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[57]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[56]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[55]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[54]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[53]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[52]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[51]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[50]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[49]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[48]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[47]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[46]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[45]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[44]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[43]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[42]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[41]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[40]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[39]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[38]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[37]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[36]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[35]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[34]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[33]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[32]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[31]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[30]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[29]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[28]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[27]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[26]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[25]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[24]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[23]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[22]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[21]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[20]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[19]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[18]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[17]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[16]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[15]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[14]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[13]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[12]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[11]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[10]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[9]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[8]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[7]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[6]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[5]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[4]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[3]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[2]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[1]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3936] Found unconnected internal register 'dd_i/din_del_reg[0]' and it is trimmed from '71' to '70' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/ip_1/hdl/fc32_rs_fec_v1_0_vl_rfs.v:21968]
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[69] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[68] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[67] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[66] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[65] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[64] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[63] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[62] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[61] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[60] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[59] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[58] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[57] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[56] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[55] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[54] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[53] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[52] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[51] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[50] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[49] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[48] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[47] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[46] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[45] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[44] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[43] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[42] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[41] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[40] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[39] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[38] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[37] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[36] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[35] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[34] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[33] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[32] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[31] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[30] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[29] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[28] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[27] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[26] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[25] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[24] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[23] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[22] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[21] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[20] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[19] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[18] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[17] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[16] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[15] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[14] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[13] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[12] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[11] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[10] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[9] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[8] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[7] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[6] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[5] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[4] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[3] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[2] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[1] driven by constant 0
WARNING: [Synth 8-3917] design fc32_rs_fec_v1_0_23_dec_rs_decoder has port dout_error[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bma_i/\gamma_np_reg[22][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (chien_i/\loc_deg_d1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (chien_i/\loc_deg_d1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (chien_i/\onc_l/one_count_i_reg[3] )
INFO: [Synth 8-6904] The RAM "fc32_rs_fec_v1_0_23_tx_top/enc_i/rsenc_bypass_gearbox/enc_fifo/data_mem_reg" of size (depth=4 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fc32_rs_fec_v1_0_23_tx_top/enc_i/rsenc_bypass_gearbox/enc_fifo/data_mem_reg" of size (depth=4 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_di" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'gt_and_clocks_i/rxcharisk_r_reg' and it is trimmed from '8' to '4' bits. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/gtye4_and_clocks/xCORE_CPRI_RUn77_RE_gt_and_clocks.vhd:1232]
INFO: [Synth 8-5546] ROM "gt_and_clocks_i/gtwiz_gtye4_cpll_cal_txoutclk_period_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_and_clocks_i/gtwiz_gtye4_cpll_cal_cnt_tol_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_and_clocks_i/rxlpmen_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_and_clocks_i/gtwiz_gtye4_cpll_cal_txoutclk_period_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_and_clocks_i/gtwiz_gtye4_cpll_cal_cnt_tol_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_and_clocks_i/rxlpmen_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design xCORE_CPRI_RUn77_RE_block__GC0 has port rxcharerr[7] driven by constant 0
INFO: [Synth 8-3917] design xCORE_CPRI_RUn77_RE_block__GC0 has port rxcharerr[6] driven by constant 0
INFO: [Synth 8-3917] design xCORE_CPRI_RUn77_RE_block__GC0 has port rxcharerr[5] driven by constant 0
INFO: [Synth 8-3917] design xCORE_CPRI_RUn77_RE_block__GC0 has port gtreset_sm_done driven by constant 1
INFO: [Synth 8-3917] design xCORE_CPRI_RUn77_RE_block__GC0 has port Bus2IP_Addr[7] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt_and_clocks_i/xCORE_CPRI_RUn77_RE_gt_i /inst/\gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_RE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_rx_i/gen_cal_rx_dis.USER_CPLLLOCK_OUT_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt_and_clocks_i/xCORE_CPRI_RUn77_RE_gt_i /inst/\gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_RE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/addr_i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt_and_clocks_i/xCORE_CPRI_RUn77_RE_gt_i /inst/\gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_RE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/data_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt_and_clocks_i/drp_arbiter_i/FSM_onehot_fsm_cs_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt_and_clocks_i/xCORE_CPRI_RUn77_RE_gt_i /inst/\gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_RE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/en_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt_and_clocks_i/xCORE_CPRI_RUn77_RE_gt_i /inst/\gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_RE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_tx_i/txoutclksel_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt_and_clocks_i/xCORE_CPRI_RUn77_RE_gt_i /inst/\gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_RE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gte4_drp_arb_i/drp_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_lite_ipif/U0/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_lite_ipif/U0/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_lite_ipif/U0/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_lite_ipif/U0/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:10 ; elapsed = 00:03:33 . Memory (MB): peak = 3320.801 ; gain = 1029.926
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 90 of d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE.xdc. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE.xdc:90]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 91 of d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE.xdc. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE.xdc:91]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 116 of d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE.xdc. [d:/K2_Project/UQ_DAS/RU_n77/RU_n77.gen/sources_1/ip/xCORE_CPRI_RUn77_RE/synth/xCORE_CPRI_RUn77_RE.xdc:116]
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_sync_i/hires_reset_gen.reset_hires_clk_clk_i/cdc_async_rst_i/src_arst' to pin 'i_29/i_423/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'reset_hfnsync_s/cdc_async_rst_i/src_arst' to pin 'reset_hfnsync_i_reg/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'reset_int_recclk_s/cdc_async_rst_i/src_arst' to pin 'reset_recclk_i_reg/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gt_and_clocks_i/gtwiz_buffbypass_rx_reset_in_sync_i/cdc_async_rst_i/src_arst' to pin 'gt_and_clocks_i/gtwiz_buffbypass_rx_reset_int_reg/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'reset_sync_i/cdc_async_rst_i/src_arst' to pin 'reset'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:30 ; elapsed = 00:03:55 . Memory (MB): peak = 3565.859 ; gain = 1274.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_wide.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:35 ; elapsed = 00:04:00 . Memory (MB): peak = 3622.348 ; gain = 1331.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:46 ; elapsed = 00:04:32 . Memory (MB): peak = 3625.570 ; gain = 1334.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:58 ; elapsed = 00:04:44 . Memory (MB): peak = 3642.453 ; gain = 1351.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:58 ; elapsed = 00:04:44 . Memory (MB): peak = 3642.453 ; gain = 1351.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:01 ; elapsed = 00:04:47 . Memory (MB): peak = 3642.453 ; gain = 1351.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:01 ; elapsed = 00:04:48 . Memory (MB): peak = 3642.453 ; gain = 1351.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:03 ; elapsed = 00:04:49 . Memory (MB): peak = 3642.453 ; gain = 1351.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:03 ; elapsed = 00:04:49 . Memory (MB): peak = 3642.453 ; gain = 1351.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |     4|
|2     |CARRY8        |    51|
|3     |GTYE4_CHANNEL |     1|
|4     |GTYE4_COMMON  |     1|
|5     |LUT1          |   218|
|6     |LUT2          |  1945|
|7     |LUT3          |  2224|
|8     |LUT4          |  2756|
|9     |LUT5          |  2772|
|10    |LUT6          |  7978|
|12    |MUXCY         |    29|
|13    |MUXF7         |   394|
|14    |RAM32M        |     4|
|15    |RAM32M16      |    11|
|16    |RAM64M        |     2|
|17    |RAMB18E1      |     1|
|18    |RAMB18E2      |     6|
|22    |RAMB36E2      |     2|
|24    |SRL16E        |    91|
|25    |SRLC32E       |   535|
|26    |XORCY         |    27|
|27    |FD            |    49|
|28    |FDCE          |   891|
|29    |FDPE          |   172|
|30    |FDR           |    18|
|31    |FDRE          | 14905|
|32    |FDSE          |   414|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:03 ; elapsed = 00:04:50 . Memory (MB): peak = 3642.453 ; gain = 1351.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 604 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:40 ; elapsed = 00:04:23 . Memory (MB): peak = 3642.453 ; gain = 1167.172
Synthesis Optimization Complete : Time (s): cpu = 00:04:03 ; elapsed = 00:04:53 . Memory (MB): peak = 3642.453 ; gain = 1351.578
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.604 . Memory (MB): peak = 3652.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 636 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_RE_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_RE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_RE_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_RE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC U0/cpri_block_i/gt_and_clocks_i/xCORE_CPRI_RUn77_RE_gt_i/inst/gen_gtwizard_gtye4_top.xCORE_CPRI_RUn77_RE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT U0/cpri_shared_clocks_i/rxusrclk_bufg0
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/cpri_block_i/cpri_fec_i/inst/rs_full/rs_full/rs_top/rx_i/rs_decoder_i/error_gen_i/inv_mul_g[0].inv/without_ecc.preg_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/cpri_block_i/cpri_fec_i/inst/rs_full/rs_full/rs_top/rx_i/rs_decoder_i/error_gen_i/inv_mul_g[2].inv/without_ecc.preg_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/cpri_block_i/cpri_fec_i/inst/rs_full/rs_full/rs_top/rx_i/rs_decoder_i/error_gen_i/inv_mul_g[4].inv/without_ecc.preg_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3686.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  (CARRY4) => CARRY8: 7 instances
  FD => FDRE: 49 instances
  FDR => FDRE: 18 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 11 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances
  RAMB18E1 => RAMB18E2: 1 instance 

Synth Design complete, checksum: 9d01ff97
INFO: [Common 17-83] Releasing license: Synthesis
546 Infos, 277 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:22 ; elapsed = 00:05:15 . Memory (MB): peak = 3686.266 ; gain = 2524.090
INFO: [Common 17-1381] The checkpoint 'D:/K2_Project/UQ_DAS/RU_n77/RU_n77.runs/xCORE_CPRI_RUn77_RE_synth_1/xCORE_CPRI_RUn77_RE.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3686.266 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3686.266 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP xCORE_CPRI_RUn77_RE, cache-ID = bfa65a13db3499d0
INFO: [Coretcl 2-1174] Renamed 675 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/K2_Project/UQ_DAS/RU_n77/RU_n77.runs/xCORE_CPRI_RUn77_RE_synth_1/xCORE_CPRI_RUn77_RE.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3686.266 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file xCORE_CPRI_RUn77_RE_utilization_synth.rpt -pb xCORE_CPRI_RUn77_RE_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3686.266 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb  6 23:19:02 2023...
