{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607034151547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607034151548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 15:22:31 2020 " "Processing started: Thu Dec 03 15:22:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607034151548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034151548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034151548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607034152956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607034152956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_DAC-Behavioral " "Found design unit 1: PWM_DAC-Behavioral" {  } { { "PWM_DAC.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/PWM_DAC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166242 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_DAC " "Found entity 1: PWM_DAC" {  } { { "PWM_DAC.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/PWM_DAC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file downcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 downcounter-Behavioral " "Found design unit 1: downcounter-Behavioral" {  } { { "downcounter.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/downcounter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166243 ""} { "Info" "ISGN_ENTITY_NAME" "1 downcounter " "Found entity 1: downcounter" {  } { { "downcounter.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/downcounter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/adc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys " "Found entity 1: adc_qsys" {  } { { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/adc_qsys/synthesis/adc_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/adc_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_modular_adc_0 " "Found entity 1: adc_qsys_modular_adc_0" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166315 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607034166323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v 4 4 " "Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_altpll_sys_dffpipe_l2c " "Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166359 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_altpll_sys_stdsync_sv6 " "Found entity 2: adc_qsys_altpll_sys_stdsync_sv6" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166359 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_qsys_altpll_sys_altpll_oc92 " "Found entity 3: adc_qsys_altpll_sys_altpll_oc92" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166359 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_qsys_altpll_sys " "Found entity 4: adc_qsys_altpll_sys" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lut_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUT_pkg " "Found design unit 1: LUT_pkg" {  } { { "LUT_pkg.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/LUT_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "voltage2distance_array2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file voltage2distance_array2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 voltage2distance_array2-behavior " "Found design unit 1: voltage2distance_array2-behavior" {  } { { "voltage2distance_array2.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/voltage2distance_array2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166370 ""} { "Info" "ISGN_ENTITY_NAME" "1 voltage2distance_array2 " "Found entity 1: voltage2distance_array2" {  } { { "voltage2distance_array2.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/voltage2distance_array2.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_adc_data.vhd 3 1 " "Found 3 design units, including 1 entities, in source file tb_adc_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ADC_Data-tb " "Found design unit 1: tb_ADC_Data-tb" {  } { { "tb_ADC_data.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_ADC_data.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cfg_tb_ADC_Data " "Found design unit 2: cfg_tb_ADC_Data" {  } { { "tb_ADC_data.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_ADC_data.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166377 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ADC_Data " "Found entity 1: tb_ADC_Data" {  } { { "tb_ADC_data.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_ADC_data.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Data-rtl " "Found design unit 1: ADC_Data-rtl" {  } { { "ADC_Data.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/ADC_Data.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166379 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Data " "Found entity 1: ADC_Data" {  } { { "ADC_Data.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/ADC_Data.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_stored_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_stored_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_stored_value-tb " "Found design unit 1: tb_stored_value-tb" {  } { { "tb_stored_value.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_stored_value.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166385 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_stored_value " "Found entity 1: tb_stored_value" {  } { { "tb_stored_value.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_stored_value.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stored_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stored_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stored_value-behaviour " "Found design unit 1: stored_value-behaviour" {  } { { "stored_value.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/stored_value.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166387 ""} { "Info" "ISGN_ENTITY_NAME" "1 stored_value " "Found entity 1: stored_value" {  } { { "stored_value.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/stored_value.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_debounce-Behavioral " "Found design unit 1: tb_debounce-Behavioral" {  } { { "tb_debounce.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_debounce.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166394 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_debounce " "Found entity 1: tb_debounce" {  } { { "tb_debounce.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_debounce.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/debounce.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166395 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/debounce.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166395 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb_MUX2TO1.vhd " "Can't analyze file -- file tb_MUX2TO1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607034166399 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MUX2TO1.vhd " "Can't analyze file -- file MUX2TO1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607034166402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-Behavioral " "Found design unit 1: top_level-Behavioral" {  } { { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/top_level.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166404 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/top_level.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment_decoder-Behavioral " "Found design unit 1: SevenSegment_decoder-Behavioral" {  } { { "SevenSegment_decoder.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/SevenSegment_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166406 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment_decoder " "Found entity 1: SevenSegment_decoder" {  } { { "SevenSegment_decoder.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/SevenSegment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/SevenSegment.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166407 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/SevenSegment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_bcd-behavior " "Found design unit 1: binary_bcd-behavior" {  } { { "binary_bcd.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/binary_bcd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166409 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_bcd " "Found entity 1: binary_bcd" {  } { { "binary_bcd.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/binary_bcd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4TO1-behaviour " "Found design unit 1: MUX4TO1-behaviour" {  } { { "MUX4To1.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/MUX4To1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166410 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4TO1 " "Found entity 1: MUX4TO1" {  } { { "MUX4To1.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/MUX4To1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX4TO1-behavior " "Found design unit 1: tb_MUX4TO1-behavior" {  } { { "tb_MUX4To1.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_MUX4To1.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166417 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX4TO1 " "Found entity 1: tb_MUX4TO1" {  } { { "tb_MUX4To1.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_MUX4To1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-behaviour " "Found design unit 1: synchronizer-behaviour" {  } { { "synchronizer.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166418 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_synchronizer-tb " "Found design unit 1: tb_synchronizer-tb" {  } { { "tb_synchronizer.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_synchronizer.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166424 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_synchronizer " "Found entity 1: tb_synchronizer" {  } { { "tb_synchronizer.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_top_level-tb " "Found design unit 1: tb_top_level-tb" {  } { { "tb_top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_top_level.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166426 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_top_level " "Found entity 1: tb_top_level" {  } { { "tb_top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_top_level.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "averager256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file averager256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 averager256-rtl " "Found design unit 1: averager256-rtl" {  } { { "averager256.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/averager256.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166428 ""} { "Info" "ISGN_ENTITY_NAME" "1 averager256 " "Found entity 1: averager256" {  } { { "averager256.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/averager256.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_conversion_wrapper.vhd 3 1 " "Found 3 design units, including 1 entities, in source file adc_conversion_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Conversion_wrapper-RTL " "Found design unit 1: ADC_Conversion_wrapper-RTL" {  } { { "ADC_Conversion_wrapper.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/ADC_Conversion_wrapper.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166434 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ADC_Conversion_wrapper-simulation " "Found design unit 2: ADC_Conversion_wrapper-simulation" {  } { { "ADC_Conversion_wrapper.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/ADC_Conversion_wrapper.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166434 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Conversion_wrapper " "Found entity 1: ADC_Conversion_wrapper" {  } { { "ADC_Conversion_wrapper.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/ADC_Conversion_wrapper.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DPmux-behaviour " "Found design unit 1: DPmux-behaviour" {  } { { "DPmux.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/DPmux.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166435 ""} { "Info" "ISGN_ENTITY_NAME" "1 DPmux " "Found entity 1: DPmux" {  } { { "DPmux.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/DPmux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_dpmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_dpmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_DPmux-behavior " "Found design unit 1: tb_DPmux-behavior" {  } { { "tb_DPmux.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_DPmux.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166441 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_DPmux " "Found entity 1: tb_DPmux" {  } { { "tb_DPmux.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_DPmux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blankzero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blankzero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BlankZero-behaviour " "Found design unit 1: BlankZero-behaviour" {  } { { "BlankZero.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/BlankZero.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166443 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlankZero " "Found entity 1: BlankZero" {  } { { "BlankZero.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/BlankZero.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqControl-behaviour " "Found design unit 1: FreqControl-behaviour" {  } { { "FreqControl.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/FreqControl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166444 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqControl " "Found entity 1: FreqControl" {  } { { "FreqControl.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/FreqControl.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-behaviour " "Found design unit 1: Comparator-behaviour" {  } { { "Comparator.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/Comparator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166445 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/Comparator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2-behaviour " "Found design unit 1: Mux2-behaviour" {  } { { "Mux2.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/Mux2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166446 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/Mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dutycontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dutycontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DutyControl-behaviour " "Found design unit 1: DutyControl-behaviour" {  } { { "DutyControl.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/DutyControl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166447 ""} { "Info" "ISGN_ENTITY_NAME" "1 DutyControl " "Found entity 1: DutyControl" {  } { { "DutyControl.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/DutyControl.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pwm_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_pwm_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_PWM_DAC-tb " "Found design unit 1: tb_PWM_DAC-tb" {  } { { "tb_PWM_DAC.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_PWM_DAC.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166449 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_PWM_DAC " "Found entity 1: tb_PWM_DAC" {  } { { "tb_PWM_DAC.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_PWM_DAC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inverter-behaviour " "Found design unit 1: Inverter-behaviour" {  } { { "Inverter.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/Inverter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166450 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inverter " "Found entity 1: Inverter" {  } { { "Inverter.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/Inverter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_inverter-behavior " "Found design unit 1: tb_inverter-behavior" {  } { { "tb_Inverter.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_Inverter.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166452 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_inverter " "Found entity 1: tb_inverter" {  } { { "tb_Inverter.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_Inverter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_dutycontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_dutycontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_DutyControl-tb " "Found design unit 1: tb_DutyControl-tb" {  } { { "tb_DutyControl.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_DutyControl.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166453 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_DutyControl " "Found entity 1: tb_DutyControl" {  } { { "tb_DutyControl.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_DutyControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Comparator-behavior " "Found design unit 1: tb_Comparator-behavior" {  } { { "tb_Comparator.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_Comparator.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166455 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Comparator " "Found entity 1: tb_Comparator" {  } { { "tb_Comparator.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_Comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166455 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb_pwm_down.vhd " "Can't analyze file -- file tb_pwm_down.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607034166458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ledmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDmodule-Behavioral " "Found design unit 1: LEDmodule-Behavioral" {  } { { "LEDmodule.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/LEDmodule.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166460 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDmodule " "Found entity 1: LEDmodule" {  } { { "LEDmodule.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/LEDmodule.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ledmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_ledmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_LEDmodule-tb " "Found design unit 1: tb_LEDmodule-tb" {  } { { "tb_LEDmodule.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_LEDmodule.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166461 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_LEDmodule " "Found entity 1: tb_LEDmodule" {  } { { "tb_LEDmodule.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/tb_LEDmodule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitmux-behaviour " "Found design unit 1: bitmux-behaviour" {  } { { "bitmux.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/bitmux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166468 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitmux " "Found entity 1: bitmux" {  } { { "bitmux.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/bitmux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDgate-behaviour " "Found design unit 1: ANDgate-behaviour" {  } { { "ANDgate.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/ANDgate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166476 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANDgate " "Found entity 1: ANDgate" {  } { { "ANDgate.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/ANDgate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut2_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lut2_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUT2_pkg " "Found design unit 1: LUT2_pkg" {  } { { "LUT2_pkg.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/LUT2_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034166485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034166485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607034166829 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switch_inputs top_level.vhd(30) " "Verilog HDL or VHDL warning at top_level.vhd(30): object \"switch_inputs\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/top_level.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607034166840 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_raw top_level.vhd(44) " "Verilog HDL or VHDL warning at top_level.vhd(44): object \"ADC_raw\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/top_level.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607034166840 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlankZero BlankZero:BlankZero_ins " "Elaborating entity \"BlankZero\" for hierarchy \"BlankZero:BlankZero_ins\"" {  } { { "top_level.vhd" "BlankZero_ins" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/top_level.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034166841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:SevenSegment_ins " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:SevenSegment_ins\"" {  } { { "top_level.vhd" "SevenSegment_ins" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/top_level.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034166851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment_decoder SevenSegment:SevenSegment_ins\|SevenSegment_decoder:decoder0 " "Elaborating entity \"SevenSegment_decoder\" for hierarchy \"SevenSegment:SevenSegment_ins\|SevenSegment_decoder:decoder0\"" {  } { { "SevenSegment.vhd" "decoder0" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/SevenSegment.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034166861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_bcd binary_bcd:binary_bcd_ins " "Elaborating entity \"binary_bcd\" for hierarchy \"binary_bcd:binary_bcd_ins\"" {  } { { "top_level.vhd" "binary_bcd_ins" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/top_level.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034166873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4TO1 MUX4TO1:MUX4TO1_ins " "Elaborating entity \"MUX4TO1\" for hierarchy \"MUX4TO1:MUX4TO1_ins\"" {  } { { "top_level.vhd" "MUX4TO1_ins" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/top_level.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034166884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stored_value stored_value:stored_value_ins " "Elaborating entity \"stored_value\" for hierarchy \"stored_value:stored_value_ins\"" {  } { { "top_level.vhd" "stored_value_ins" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/top_level.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034166898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:synchronizer_ins " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:synchronizer_ins\"" {  } { { "top_level.vhd" "synchronizer_ins" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/top_level.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034166909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_ins " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_ins\"" {  } { { "top_level.vhd" "debounce_ins" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/top_level.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034166918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Data ADC_Data:ADC_Data_ins " "Elaborating entity \"ADC_Data\" for hierarchy \"ADC_Data:ADC_Data_ins\"" {  } { { "top_level.vhd" "ADC_Data_ins" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/top_level.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034166929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "voltage2distance_array2 ADC_Data:ADC_Data_ins\|voltage2distance_array2:voltage2distance_ins " "Elaborating entity \"voltage2distance_array2\" for hierarchy \"ADC_Data:ADC_Data_ins\|voltage2distance_array2:voltage2distance_ins\"" {  } { { "ADC_Data.vhd" "voltage2distance_ins" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/ADC_Data.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034166966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ADC_Conversion_wrapper ADC_Data:ADC_Data_ins\|ADC_Conversion_wrapper:ADC_ins A:simulation " "Elaborating entity \"ADC_Conversion_wrapper\" using architecture \"A:simulation\" for hierarchy \"ADC_Data:ADC_Data_ins\|ADC_Conversion_wrapper:ADC_ins\"" {  } { { "ADC_Data.vhd" "ADC_ins" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/ADC_Data.vhd" 72 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034166986 ""}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "ADC_Conversion_wrapper.vhd(39) " "VHDL Wait Statement error at ADC_Conversion_wrapper.vhd(39): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "ADC_Conversion_wrapper.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/ADC_Conversion_wrapper.vhd" 39 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1607034166987 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ADC_Data:ADC_Data_ins\|ADC_Conversion_wrapper:ADC_ins " "Can't elaborate user hierarchy \"ADC_Data:ADC_Data_ins\|ADC_Conversion_wrapper:ADC_ins\"" {  } { { "ADC_Data.vhd" "ADC_ins" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/ADC_Data.vhd" 72 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034166987 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/output_files/top_level.map.smsg " "Generated suppressed messages file C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 4/output_files/top_level.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034167077 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607034167254 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 03 15:22:47 2020 " "Processing ended: Thu Dec 03 15:22:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607034167254 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607034167254 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607034167254 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034167254 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034167893 ""}
