Analysis & Synthesis report for Lab1
Thu Dec 01 14:28:41 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component
 12. Parameter Settings for User Entity Instance: USBBridge:instx|USB_MUX1x2:b2v_inst116|LPM_MUX:LPM_MUX_component
 13. Parameter Settings for User Entity Instance: USBBridge:instx|USB_DC8:b2v_inst14|lpm_decode:LPM_DECODE_component
 14. Parameter Settings for User Entity Instance: USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component
 15. Parameter Settings for User Entity Instance: USBBridge:instx|usb_dc3:b2v_instdc3|lpm_decode:LPM_DECODE_component
 16. Parameter Settings for User Entity Instance: USBBridge:instx|USB_MUX8x2:b2v_instmux1|LPM_MUX:LPM_MUX_component
 17. Parameter Settings for User Entity Instance: USBBridge:instx|USB_MUX8x19:b2v_instmux2|LPM_MUX:LPM_MUX_component
 18. Parameter Settings for User Entity Instance: PLL1:inst1|altpll:altpll_component
 19. altpll Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "USBBridge:instx|USB_MUX8x19:b2v_instmux2"
 21. Port Connectivity Checks: "USBBridge:instx|USB_RG8E:b2v_inst9"
 22. Port Connectivity Checks: "USBBridge:instx|USB_RG8E:b2v_inst43"
 23. Port Connectivity Checks: "USBBridge:instx|USB_RG8E:b2v_inst38"
 24. Port Connectivity Checks: "USBBridge:instx|USB_RG8E:b2v_inst37"
 25. Port Connectivity Checks: "USBBridge:instx|USB_DC8:b2v_inst14"
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 01 14:28:41 2016        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; Lab1                                         ;
; Top-level Entity Name              ; Lab1                                         ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 273                                          ;
;     Total combinational functions  ; 157                                          ;
;     Dedicated logic registers      ; 125                                          ;
; Total registers                    ; 125                                          ;
; Total pins                         ; 22                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C5E144C8        ;                    ;
; Top-level entity name                                                      ; Lab1               ; Lab1               ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                             ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+
; USB_CT3.vhd                      ; yes             ; User Wizard-Generated File         ; D:/—хемотехника 2014/Lab1/USB_CT3.vhd                                    ;
; usb_dc3.vhd                      ; yes             ; User Wizard-Generated File         ; D:/—хемотехника 2014/Lab1/usb_dc3.vhd                                    ;
; USB_DC8.vhd                      ; yes             ; User Wizard-Generated File         ; D:/—хемотехника 2014/Lab1/USB_DC8.vhd                                    ;
; USB_MUX1x2.vhd                   ; yes             ; User Wizard-Generated File         ; D:/—хемотехника 2014/Lab1/USB_MUX1x2.vhd                                 ;
; USB_MUX8x2.vhd                   ; yes             ; User Wizard-Generated File         ; D:/—хемотехника 2014/Lab1/USB_MUX8x2.vhd                                 ;
; USB_MUX8x19.vhd                  ; yes             ; User Wizard-Generated File         ; D:/—хемотехника 2014/Lab1/USB_MUX8x19.vhd                                ;
; USB_RG8E.vhd                     ; yes             ; User VHDL File                     ; D:/—хемотехника 2014/Lab1/USB_RG8E.vhd                                   ;
; USBBridge.vhd                    ; yes             ; User VHDL File                     ; D:/—хемотехника 2014/Lab1/USBBridge.vhd                                  ;
; Lab1.bdf                         ; yes             ; User Block Diagram/Schematic File  ; D:/—хемотехника 2014/Lab1/Lab1.bdf                                       ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf     ;
; db/mux_96e.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/—хемотехника 2014/Lab1/db/mux_96e.tdf                                 ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_decode.tdf  ;
; db/decode_j1g.tdf                ; yes             ; Auto-Generated Megafunction        ; D:/—хемотехника 2014/Lab1/db/decode_j1g.tdf                              ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; d:/programs/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf ;
; db/cntr_pqi.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/—хемотехника 2014/Lab1/db/cntr_pqi.tdf                                ;
; db/decode_5af.tdf                ; yes             ; Auto-Generated Megafunction        ; D:/—хемотехника 2014/Lab1/db/decode_5af.tdf                              ;
; db/mux_g6e.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/—хемотехника 2014/Lab1/db/mux_g6e.tdf                                 ;
; db/mux_c8e.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/—хемотехника 2014/Lab1/db/mux_c8e.tdf                                 ;
; pll1.tdf                         ; yes             ; Auto-Found Wizard-Generated File   ; D:/—хемотехника 2014/Lab1/pll1.tdf                                       ;
; altpll.inc                       ; yes             ; Auto-Found AHDL File               ; d:/programs/altera/91sp2/quartus/libraries/megafunctions/altpll.inc      ;
; altpll.tdf                       ; yes             ; Megafunction                       ; d:/programs/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf      ;
; db/pll1_altpll.v                 ; yes             ; Auto-Generated Megafunction        ; D:/—хемотехника 2014/Lab1/db/pll1_altpll.v                               ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 273                    ;
;                                             ;                        ;
; Total combinational functions               ; 157                    ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 121                    ;
;     -- 3 input functions                    ; 17                     ;
;     -- <=2 input functions                  ; 19                     ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 155                    ;
;     -- arithmetic mode                      ; 2                      ;
;                                             ;                        ;
; Total registers                             ; 125                    ;
;     -- Dedicated logic registers            ; 125                    ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 22                     ;
; Total PLLs                                  ; 1                      ;
; Maximum fan-out node                        ; USBBridge:instx|USBRDn ;
; Maximum fan-out                             ; 117                    ;
; Total fan-out                               ; 1007                   ;
; Average fan-out                             ; 3.01                   ;
+---------------------------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; |Lab1                                        ; 157 (0)           ; 125 (0)      ; 0           ; 0            ; 0       ; 0         ; 22   ; 0            ; |Lab1                                                                                               ; work         ;
;    |PLL1:inst1|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|PLL1:inst1                                                                                    ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|PLL1:inst1|altpll:altpll_component                                                            ; work         ;
;          |PLL1_altpll:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|PLL1:inst1|altpll:altpll_component|PLL1_altpll:auto_generated                                 ; work         ;
;    |USBBridge:instx|                         ; 157 (10)          ; 125 (10)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx                                                                               ;              ;
;       |USB_CT3:b2v_inst5|                    ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_CT3:b2v_inst5                                                             ;              ;
;          |lpm_counter:LPM_COUNTER_component| ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component                           ;              ;
;             |cntr_pqi:auto_generated|        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated   ;              ;
;       |USB_DC8:b2v_inst14|                   ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_DC8:b2v_inst14                                                            ;              ;
;          |lpm_decode:LPM_DECODE_component|   ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_DC8:b2v_inst14|lpm_decode:LPM_DECODE_component                            ;              ;
;             |decode_j1g:auto_generated|      ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_DC8:b2v_inst14|lpm_decode:LPM_DECODE_component|decode_j1g:auto_generated  ;              ;
;       |USB_MUX1x2:b2v_inst116|               ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_MUX1x2:b2v_inst116                                                        ;              ;
;          |lpm_mux:LPM_MUX_component|         ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_MUX1x2:b2v_inst116|lpm_mux:LPM_MUX_component                              ;              ;
;             |mux_96e:auto_generated|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_MUX1x2:b2v_inst116|lpm_mux:LPM_MUX_component|mux_96e:auto_generated       ;              ;
;       |USB_MUX8x19:b2v_instmux2|             ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_MUX8x19:b2v_instmux2                                                      ;              ;
;          |lpm_mux:LPM_MUX_component|         ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_MUX8x19:b2v_instmux2|lpm_mux:LPM_MUX_component                            ; work         ;
;             |mux_c8e:auto_generated|         ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_MUX8x19:b2v_instmux2|lpm_mux:LPM_MUX_component|mux_c8e:auto_generated     ; work         ;
;       |USB_MUX8x2:b2v_instmux1|              ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_MUX8x2:b2v_instmux1                                                       ;              ;
;          |lpm_mux:LPM_MUX_component|         ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_MUX8x2:b2v_instmux1|lpm_mux:LPM_MUX_component                             ;              ;
;             |mux_g6e:auto_generated|         ; 52 (52)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_MUX8x2:b2v_instmux1|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated      ;              ;
;       |USB_RG8E:b2v_inst11|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_RG8E:b2v_inst11                                                           ;              ;
;       |USB_RG8E:b2v_inst39|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_RG8E:b2v_inst39                                                           ;              ;
;       |USB_RG8E:b2v_inst3|                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_RG8E:b2v_inst3                                                            ;              ;
;       |USB_RG8E:b2v_inst40|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_RG8E:b2v_inst40                                                           ;              ;
;       |USB_RG8E:b2v_inst46|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_RG8E:b2v_inst46                                                           ;              ;
;       |USB_RG8E:b2v_inst47|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_RG8E:b2v_inst47                                                           ;              ;
;       |USB_RG8E:b2v_inst48|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_RG8E:b2v_inst48                                                           ;              ;
;       |USB_RG8E:b2v_inst49|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_RG8E:b2v_inst49                                                           ;              ;
;       |USB_RG8E:b2v_inst4|                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_RG8E:b2v_inst4                                                            ;              ;
;       |USB_RG8E:b2v_inst50|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_RG8E:b2v_inst50                                                           ;              ;
;       |USB_RG8E:b2v_inst51|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_RG8E:b2v_inst51                                                           ;              ;
;       |USB_RG8E:b2v_inst6|                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_RG8E:b2v_inst6                                                            ;              ;
;       |USB_RG8E:b2v_instRgAdr|               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_RG8E:b2v_instRgAdr                                                        ; work         ;
;       |USB_RG8E:b2v_inst|                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|USB_RG8E:b2v_inst                                                             ;              ;
;       |usb_dc3:b2v_instdc3|                  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|usb_dc3:b2v_instdc3                                                           ;              ;
;          |lpm_decode:LPM_DECODE_component|   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|usb_dc3:b2v_instdc3|lpm_decode:LPM_DECODE_component                           ;              ;
;             |decode_5af:auto_generated|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1|USBBridge:instx|usb_dc3:b2v_instdc3|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+-----------------------------------------------------------------+----------------------------------------+
; Register name                                                   ; Reason for Removal                     ;
+-----------------------------------------------------------------+----------------------------------------+
; USBBridge:instx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0..7]  ; Stuck at GND due to stuck port data_in ;
; USBBridge:instx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0..7] ; Stuck at GND due to stuck port data_in ;
; USBBridge:instx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0..7] ; Stuck at GND due to stuck port data_in ;
; USBBridge:instx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0..7] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 32                          ;                                        ;
+-----------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 125   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 9     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 119   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab1|USBBridge:instx|USB_MUX8x2:b2v_instmux1|lpm_mux:LPM_MUX_component|mux_g6e:auto_generated|result_node[7] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component ;
+---------------------------+-------+------+-------------------------------------------------+
; Assignment                ; Value ; From ; To                                              ;
+---------------------------+-------+------+-------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                               ;
+---------------------------+-------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USBBridge:instx|USB_MUX1x2:b2v_inst116|LPM_MUX:LPM_MUX_component ;
+------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH              ; 1           ; Signed Integer                                                         ;
; LPM_SIZE               ; 2           ; Signed Integer                                                         ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                                         ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                         ;
; CBXI_PARAMETER         ; mux_96e     ; Untyped                                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                ;
+------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USBBridge:instx|USB_DC8:b2v_inst14|lpm_decode:LPM_DECODE_component ;
+------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                     ;
+------------------------+-------------+--------------------------------------------------------------------------+
; LPM_WIDTH              ; 7           ; Signed Integer                                                           ;
; LPM_DECODES            ; 128         ; Signed Integer                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                  ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                  ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                  ;
; CBXI_PARAMETER         ; decode_j1g  ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                           ;
+------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH              ; 3           ; Signed Integer                                                            ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                   ;
; LPM_MODULUS            ; 0           ; Untyped                                                                   ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                   ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                   ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                        ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                        ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                   ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                   ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                   ;
; CBXI_PARAMETER         ; cntr_pqi    ; Untyped                                                                   ;
+------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USBBridge:instx|usb_dc3:b2v_instdc3|lpm_decode:LPM_DECODE_component ;
+------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------+
; LPM_WIDTH              ; 3           ; Signed Integer                                                            ;
; LPM_DECODES            ; 8           ; Signed Integer                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                   ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                   ;
; CBXI_PARAMETER         ; decode_5af  ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USBBridge:instx|USB_MUX8x2:b2v_instmux1|LPM_MUX:LPM_MUX_component ;
+------------------------+-------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                          ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                          ;
; LPM_SIZE               ; 2           ; Signed Integer                                                          ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                                          ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                          ;
; CBXI_PARAMETER         ; mux_g6e     ; Untyped                                                                 ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                 ;
+------------------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USBBridge:instx|USB_MUX8x19:b2v_instmux2|LPM_MUX:LPM_MUX_component ;
+------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                     ;
+------------------------+-------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                           ;
; LPM_SIZE               ; 28          ; Signed Integer                                                           ;
; LPM_WIDTHS             ; 5           ; Signed Integer                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                           ;
; CBXI_PARAMETER         ; mux_c8e     ; Untyped                                                                  ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                  ;
+------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL1:inst1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------+
; Parameter Name                ; Value             ; Type                        ;
+-------------------------------+-------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                     ;
; PLL_TYPE                      ; AUTO              ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                     ;
; SCAN_CHAIN                    ; LONG              ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Untyped                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                     ;
; LOCK_HIGH                     ; 1                 ; Untyped                     ;
; LOCK_LOW                      ; 1                 ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                     ;
; SKIP_VCO                      ; OFF               ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                     ;
; BANDWIDTH                     ; 0                 ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                     ;
; DOWN_SPREAD                   ; 0                 ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK0_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK0_DIVIDE_BY                ; 25                ; Untyped                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK0_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                     ;
; VCO_MIN                       ; 0                 ; Untyped                     ;
; VCO_MAX                       ; 0                 ; Untyped                     ;
; VCO_CENTER                    ; 0                 ; Untyped                     ;
; PFD_MIN                       ; 0                 ; Untyped                     ;
; PFD_MAX                       ; 0                 ; Untyped                     ;
; M_INITIAL                     ; 0                 ; Untyped                     ;
; M                             ; 0                 ; Untyped                     ;
; N                             ; 1                 ; Untyped                     ;
; M2                            ; 1                 ; Untyped                     ;
; N2                            ; 1                 ; Untyped                     ;
; SS                            ; 1                 ; Untyped                     ;
; C0_HIGH                       ; 0                 ; Untyped                     ;
; C1_HIGH                       ; 0                 ; Untyped                     ;
; C2_HIGH                       ; 0                 ; Untyped                     ;
; C3_HIGH                       ; 0                 ; Untyped                     ;
; C4_HIGH                       ; 0                 ; Untyped                     ;
; C5_HIGH                       ; 0                 ; Untyped                     ;
; C6_HIGH                       ; 0                 ; Untyped                     ;
; C7_HIGH                       ; 0                 ; Untyped                     ;
; C8_HIGH                       ; 0                 ; Untyped                     ;
; C9_HIGH                       ; 0                 ; Untyped                     ;
; C0_LOW                        ; 0                 ; Untyped                     ;
; C1_LOW                        ; 0                 ; Untyped                     ;
; C2_LOW                        ; 0                 ; Untyped                     ;
; C3_LOW                        ; 0                 ; Untyped                     ;
; C4_LOW                        ; 0                 ; Untyped                     ;
; C5_LOW                        ; 0                 ; Untyped                     ;
; C6_LOW                        ; 0                 ; Untyped                     ;
; C7_LOW                        ; 0                 ; Untyped                     ;
; C8_LOW                        ; 0                 ; Untyped                     ;
; C9_LOW                        ; 0                 ; Untyped                     ;
; C0_INITIAL                    ; 0                 ; Untyped                     ;
; C1_INITIAL                    ; 0                 ; Untyped                     ;
; C2_INITIAL                    ; 0                 ; Untyped                     ;
; C3_INITIAL                    ; 0                 ; Untyped                     ;
; C4_INITIAL                    ; 0                 ; Untyped                     ;
; C5_INITIAL                    ; 0                 ; Untyped                     ;
; C6_INITIAL                    ; 0                 ; Untyped                     ;
; C7_INITIAL                    ; 0                 ; Untyped                     ;
; C8_INITIAL                    ; 0                 ; Untyped                     ;
; C9_INITIAL                    ; 0                 ; Untyped                     ;
; C0_MODE                       ; BYPASS            ; Untyped                     ;
; C1_MODE                       ; BYPASS            ; Untyped                     ;
; C2_MODE                       ; BYPASS            ; Untyped                     ;
; C3_MODE                       ; BYPASS            ; Untyped                     ;
; C4_MODE                       ; BYPASS            ; Untyped                     ;
; C5_MODE                       ; BYPASS            ; Untyped                     ;
; C6_MODE                       ; BYPASS            ; Untyped                     ;
; C7_MODE                       ; BYPASS            ; Untyped                     ;
; C8_MODE                       ; BYPASS            ; Untyped                     ;
; C9_MODE                       ; BYPASS            ; Untyped                     ;
; C0_PH                         ; 0                 ; Untyped                     ;
; C1_PH                         ; 0                 ; Untyped                     ;
; C2_PH                         ; 0                 ; Untyped                     ;
; C3_PH                         ; 0                 ; Untyped                     ;
; C4_PH                         ; 0                 ; Untyped                     ;
; C5_PH                         ; 0                 ; Untyped                     ;
; C6_PH                         ; 0                 ; Untyped                     ;
; C7_PH                         ; 0                 ; Untyped                     ;
; C8_PH                         ; 0                 ; Untyped                     ;
; C9_PH                         ; 0                 ; Untyped                     ;
; L0_HIGH                       ; 1                 ; Untyped                     ;
; L1_HIGH                       ; 1                 ; Untyped                     ;
; G0_HIGH                       ; 1                 ; Untyped                     ;
; G1_HIGH                       ; 1                 ; Untyped                     ;
; G2_HIGH                       ; 1                 ; Untyped                     ;
; G3_HIGH                       ; 1                 ; Untyped                     ;
; E0_HIGH                       ; 1                 ; Untyped                     ;
; E1_HIGH                       ; 1                 ; Untyped                     ;
; E2_HIGH                       ; 1                 ; Untyped                     ;
; E3_HIGH                       ; 1                 ; Untyped                     ;
; L0_LOW                        ; 1                 ; Untyped                     ;
; L1_LOW                        ; 1                 ; Untyped                     ;
; G0_LOW                        ; 1                 ; Untyped                     ;
; G1_LOW                        ; 1                 ; Untyped                     ;
; G2_LOW                        ; 1                 ; Untyped                     ;
; G3_LOW                        ; 1                 ; Untyped                     ;
; E0_LOW                        ; 1                 ; Untyped                     ;
; E1_LOW                        ; 1                 ; Untyped                     ;
; E2_LOW                        ; 1                 ; Untyped                     ;
; E3_LOW                        ; 1                 ; Untyped                     ;
; L0_INITIAL                    ; 1                 ; Untyped                     ;
; L1_INITIAL                    ; 1                 ; Untyped                     ;
; G0_INITIAL                    ; 1                 ; Untyped                     ;
; G1_INITIAL                    ; 1                 ; Untyped                     ;
; G2_INITIAL                    ; 1                 ; Untyped                     ;
; G3_INITIAL                    ; 1                 ; Untyped                     ;
; E0_INITIAL                    ; 1                 ; Untyped                     ;
; E1_INITIAL                    ; 1                 ; Untyped                     ;
; E2_INITIAL                    ; 1                 ; Untyped                     ;
; E3_INITIAL                    ; 1                 ; Untyped                     ;
; L0_MODE                       ; BYPASS            ; Untyped                     ;
; L1_MODE                       ; BYPASS            ; Untyped                     ;
; G0_MODE                       ; BYPASS            ; Untyped                     ;
; G1_MODE                       ; BYPASS            ; Untyped                     ;
; G2_MODE                       ; BYPASS            ; Untyped                     ;
; G3_MODE                       ; BYPASS            ; Untyped                     ;
; E0_MODE                       ; BYPASS            ; Untyped                     ;
; E1_MODE                       ; BYPASS            ; Untyped                     ;
; E2_MODE                       ; BYPASS            ; Untyped                     ;
; E3_MODE                       ; BYPASS            ; Untyped                     ;
; L0_PH                         ; 0                 ; Untyped                     ;
; L1_PH                         ; 0                 ; Untyped                     ;
; G0_PH                         ; 0                 ; Untyped                     ;
; G1_PH                         ; 0                 ; Untyped                     ;
; G2_PH                         ; 0                 ; Untyped                     ;
; G3_PH                         ; 0                 ; Untyped                     ;
; E0_PH                         ; 0                 ; Untyped                     ;
; E1_PH                         ; 0                 ; Untyped                     ;
; E2_PH                         ; 0                 ; Untyped                     ;
; E3_PH                         ; 0                 ; Untyped                     ;
; M_PH                          ; 0                 ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                     ;
; CLK0_COUNTER                  ; G0                ; Untyped                     ;
; CLK1_COUNTER                  ; G0                ; Untyped                     ;
; CLK2_COUNTER                  ; G0                ; Untyped                     ;
; CLK3_COUNTER                  ; G0                ; Untyped                     ;
; CLK4_COUNTER                  ; G0                ; Untyped                     ;
; CLK5_COUNTER                  ; G0                ; Untyped                     ;
; CLK6_COUNTER                  ; E0                ; Untyped                     ;
; CLK7_COUNTER                  ; E1                ; Untyped                     ;
; CLK8_COUNTER                  ; E2                ; Untyped                     ;
; CLK9_COUNTER                  ; E3                ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                     ;
; M_TIME_DELAY                  ; 0                 ; Untyped                     ;
; N_TIME_DELAY                  ; 0                 ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                     ;
; VCO_POST_SCALE                ; 0                 ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                     ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                     ;
; CBXI_PARAMETER                ; PLL1_altpll       ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                 ; Untyped                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE              ;
+-------------------------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; PLL1:inst1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "USBBridge:instx|USB_MUX8x19:b2v_instmux2" ;
+---------------+-------+----------+-----------------------------------+
; Port          ; Type  ; Severity ; Details                           ;
+---------------+-------+----------+-----------------------------------+
; data16x       ; Input ; Info     ; Stuck at GND                      ;
; data17x[7..4] ; Input ; Info     ; Stuck at GND                      ;
; data18x[7..6] ; Input ; Info     ; Stuck at GND                      ;
+---------------+-------+----------+-----------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "USBBridge:instx|USB_RG8E:b2v_inst9" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; e    ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "USBBridge:instx|USB_RG8E:b2v_inst43" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; e    ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "USBBridge:instx|USB_RG8E:b2v_inst38" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; e    ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "USBBridge:instx|USB_RG8E:b2v_inst37" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; e    ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "USBBridge:instx|USB_DC8:b2v_inst14"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; eq10 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eq11 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eq12 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eq13 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eq14 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eq15 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eq16 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eq18 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eq4  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eq5  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eq6  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eq7  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eq8  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eq9  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eq28 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Dec 01 14:28:37 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1
Info: Found 2 design units, including 1 entities, in source file alu48.vhd
    Info: Found design unit 1: alu48-bdf_type
    Info: Found entity 1: alu48
Info: Found 2 design units, including 1 entities, in source file alu64.vhd
    Info: Found design unit 1: alu64-bdf_type
    Info: Found entity 1: alu64
Info: Found 2 design units, including 1 entities, in source file aluip3.vhd
    Info: Found design unit 1: aluip3-bdf_type
    Info: Found entity 1: aluip3
Info: Found 2 design units, including 1 entities, in source file aluip4.vhd
    Info: Found design unit 1: aluip4-bdf_type
    Info: Found entity 1: aluip4
Info: Found 2 design units, including 1 entities, in source file pzumpr.vhd
    Info: Found design unit 1: pzumpr-SYN
    Info: Found entity 1: PZUMPR
Info: Found 2 design units, including 1 entities, in source file ua.vhd
    Info: Found design unit 1: UA-bdf_type
    Info: Found entity 1: UA
Info: Found 2 design units, including 1 entities, in source file ua_ct4.vhd
    Info: Found design unit 1: ua_ct4-SYN
    Info: Found entity 1: ua_ct4
Info: Found 2 design units, including 1 entities, in source file ua_ct10.vhd
    Info: Found design unit 1: ua_ct10-SYN
    Info: Found entity 1: ua_ct10
Info: Found 2 design units, including 1 entities, in source file ua_ms67x1.vhd
    Info: Found design unit 1: ua_ms67x1-SYN
    Info: Found entity 1: ua_ms67x1
Info: Found 2 design units, including 1 entities, in source file usb_ct3.vhd
    Info: Found design unit 1: usb_ct3-SYN
    Info: Found entity 1: USB_CT3
Info: Found 2 design units, including 1 entities, in source file usb_dc3.vhd
    Info: Found design unit 1: usb_dc3-SYN
    Info: Found entity 1: usb_dc3
Info: Found 2 design units, including 1 entities, in source file usb_dc8.vhd
    Info: Found design unit 1: usb_dc8-SYN
    Info: Found entity 1: USB_DC8
Info: Found 2 design units, including 1 entities, in source file usb_mux1x2.vhd
    Info: Found design unit 1: usb_mux1x2-SYN
    Info: Found entity 1: USB_MUX1x2
Info: Found 2 design units, including 1 entities, in source file usb_mux8x2.vhd
    Info: Found design unit 1: usb_mux8x2-SYN
    Info: Found entity 1: USB_MUX8x2
Info: Found 2 design units, including 1 entities, in source file usb_mux8x19.vhd
    Info: Found design unit 1: usb_mux8x19-SYN
    Info: Found entity 1: USB_MUX8x19
Info: Found 2 design units, including 1 entities, in source file usb_rg8e.vhd
    Info: Found design unit 1: USB_RG8E-bdf_type
    Info: Found entity 1: USB_RG8E
Info: Found 2 design units, including 1 entities, in source file usbbridge.vhd
    Info: Found design unit 1: USBBridge-bdf_type
    Info: Found entity 1: USBBridge
Info: Found 1 design units, including 1 entities, in source file lab1.bdf
    Info: Found entity 1: Lab1
Info: Elaborating entity "Lab1" for the top level hierarchy
Info: Elaborating entity "USBBridge" for hierarchy "USBBridge:instx"
Info: Elaborating entity "USB_RG8E" for hierarchy "USBBridge:instx|USB_RG8E:b2v_inst"
Info: Elaborating entity "USB_MUX1x2" for hierarchy "USBBridge:instx|USB_MUX1x2:b2v_inst116"
Info: Elaborating entity "LPM_MUX" for hierarchy "USBBridge:instx|USB_MUX1x2:b2v_inst116|LPM_MUX:LPM_MUX_component"
Info: Elaborated megafunction instantiation "USBBridge:instx|USB_MUX1x2:b2v_inst116|LPM_MUX:LPM_MUX_component"
Info: Instantiated megafunction "USBBridge:instx|USB_MUX1x2:b2v_inst116|LPM_MUX:LPM_MUX_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "1"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_96e.tdf
    Info: Found entity 1: mux_96e
Info: Elaborating entity "mux_96e" for hierarchy "USBBridge:instx|USB_MUX1x2:b2v_inst116|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated"
Info: Elaborating entity "USB_DC8" for hierarchy "USBBridge:instx|USB_DC8:b2v_inst14"
Info: Elaborating entity "lpm_decode" for hierarchy "USBBridge:instx|USB_DC8:b2v_inst14|lpm_decode:LPM_DECODE_component"
Info: Elaborated megafunction instantiation "USBBridge:instx|USB_DC8:b2v_inst14|lpm_decode:LPM_DECODE_component"
Info: Instantiated megafunction "USBBridge:instx|USB_DC8:b2v_inst14|lpm_decode:LPM_DECODE_component" with the following parameter:
    Info: Parameter "lpm_decodes" = "128"
    Info: Parameter "lpm_type" = "LPM_DECODE"
    Info: Parameter "lpm_width" = "7"
Info: Found 1 design units, including 1 entities, in source file db/decode_j1g.tdf
    Info: Found entity 1: decode_j1g
Info: Elaborating entity "decode_j1g" for hierarchy "USBBridge:instx|USB_DC8:b2v_inst14|lpm_decode:LPM_DECODE_component|decode_j1g:auto_generated"
Info: Elaborating entity "USB_CT3" for hierarchy "USBBridge:instx|USB_CT3:b2v_inst5"
Info: Elaborating entity "lpm_counter" for hierarchy "USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component"
Info: Elaborated megafunction instantiation "USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component"
Info: Instantiated megafunction "USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "3"
Info: Found 1 design units, including 1 entities, in source file db/cntr_pqi.tdf
    Info: Found entity 1: cntr_pqi
Info: Elaborating entity "cntr_pqi" for hierarchy "USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated"
Info: Elaborating entity "usb_dc3" for hierarchy "USBBridge:instx|usb_dc3:b2v_instdc3"
Info: Elaborating entity "lpm_decode" for hierarchy "USBBridge:instx|usb_dc3:b2v_instdc3|lpm_decode:LPM_DECODE_component"
Info: Elaborated megafunction instantiation "USBBridge:instx|usb_dc3:b2v_instdc3|lpm_decode:LPM_DECODE_component"
Info: Instantiated megafunction "USBBridge:instx|usb_dc3:b2v_instdc3|lpm_decode:LPM_DECODE_component" with the following parameter:
    Info: Parameter "lpm_decodes" = "8"
    Info: Parameter "lpm_type" = "LPM_DECODE"
    Info: Parameter "lpm_width" = "3"
Info: Found 1 design units, including 1 entities, in source file db/decode_5af.tdf
    Info: Found entity 1: decode_5af
Info: Elaborating entity "decode_5af" for hierarchy "USBBridge:instx|usb_dc3:b2v_instdc3|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated"
Info: Elaborating entity "USB_MUX8x2" for hierarchy "USBBridge:instx|USB_MUX8x2:b2v_instmux1"
Info: Elaborating entity "LPM_MUX" for hierarchy "USBBridge:instx|USB_MUX8x2:b2v_instmux1|LPM_MUX:LPM_MUX_component"
Info: Elaborated megafunction instantiation "USBBridge:instx|USB_MUX8x2:b2v_instmux1|LPM_MUX:LPM_MUX_component"
Info: Instantiated megafunction "USBBridge:instx|USB_MUX8x2:b2v_instmux1|LPM_MUX:LPM_MUX_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_g6e.tdf
    Info: Found entity 1: mux_g6e
Info: Elaborating entity "mux_g6e" for hierarchy "USBBridge:instx|USB_MUX8x2:b2v_instmux1|LPM_MUX:LPM_MUX_component|mux_g6e:auto_generated"
Info: Elaborating entity "USB_MUX8x19" for hierarchy "USBBridge:instx|USB_MUX8x19:b2v_instmux2"
Info: Elaborating entity "LPM_MUX" for hierarchy "USBBridge:instx|USB_MUX8x19:b2v_instmux2|LPM_MUX:LPM_MUX_component"
Info: Elaborated megafunction instantiation "USBBridge:instx|USB_MUX8x19:b2v_instmux2|LPM_MUX:LPM_MUX_component"
Info: Instantiated megafunction "USBBridge:instx|USB_MUX8x19:b2v_instmux2|LPM_MUX:LPM_MUX_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_SIZE" = "28"
    Info: Parameter "LPM_WIDTHS" = "5"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_c8e.tdf
    Info: Found entity 1: mux_c8e
Info: Elaborating entity "mux_c8e" for hierarchy "USBBridge:instx|USB_MUX8x19:b2v_instmux2|LPM_MUX:LPM_MUX_component|mux_c8e:auto_generated"
Warning: Using design file pll1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: PLL1
Info: Elaborating entity "PLL1" for hierarchy "PLL1:inst1"
Info: Elaborating entity "altpll" for hierarchy "PLL1:inst1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "PLL1:inst1|altpll:altpll_component"
Info: Instantiated megafunction "PLL1:inst1|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "25"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "40000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL1"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
    Info: Parameter "width_phasecounterselect" = "4"
Info: Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info: Found entity 1: PLL1_altpll
Info: Elaborating entity "PLL1_altpll" for hierarchy "PLL1:inst1|altpll:altpll_component|PLL1_altpll:auto_generated"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer USBBridge:instx|USB_MUX1x2:b2v_inst116|lpm_mux:LPM_MUX_component|mux_96e:auto_generated|result_node[0]~synth
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "led[2]" is stuck at VCC
    Warning (13410): Pin "led[1]" is stuck at VCC
    Warning (13410): Pin "led[0]" is stuck at VCC
Info: Timing-Driven Synthesis is running
Warning: Ignored assignments for entity "test3" -- entity does not exist in design
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top was ignored
Info: Implemented 296 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 10 output pins
    Info: Implemented 8 bidirectional pins
    Info: Implemented 273 logic cells
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 246 megabytes
    Info: Processing ended: Thu Dec 01 14:28:41 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


