Reading OpenROAD database at '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_22-48-06/43-openroad-resizertimingpostgrt/user_project.odb'…
Reading library file at '/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading library file at '/workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib'…
Reading macro library file at '/workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib'…
[WARNING STA-1140] /workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib line 1, library CF_SRAM_1024x32_wb_wrapper already exists.
Reading design constraints file at '/workspace/peripheral-example/openlane/user_project/signoff.sdc'…
[INFO]: Creating clock {clk} for port wb_clk_i with period: 25
[INFO]: Setting clock uncertainity to: 0.25
[INFO]: Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO]: Setting maximum transition to: 0.75
[INFO]: Setting maximum fanout to: 10
[INFO]: Setting timing derate to: 0 %
[INFO]: Setting clock latency range: 4.65 : 5.57
[INFO]: Setting clock transition: 0.61
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'io_in[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'io_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_data_out[*]' not found.
[WARNING STA-0366] port 'la_data_out[*]' not found.
[INFO ORD-0030] Using 64 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   user_project
Die area:                 ( 0 0 ) ( 737690 748410 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     15291
Number of terminals:      152
Number of snets:          4
Number of nets:           5115

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 375.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 199737.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 40987.
[INFO DRT-0033] via shape region query size = 5020.
[INFO DRT-0033] met2 shape region query size = 3386.
[INFO DRT-0033] via2 shape region query size = 4016.
[INFO DRT-0033] met3 shape region query size = 3083.
[INFO DRT-0033] via3 shape region query size = 4016.
[INFO DRT-0033] met4 shape region query size = 1070.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1528 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 368 unique inst patterns.
[INFO DRT-0084]   Complete 4056 groups.
#scanned instances     = 15291
#unique  instances     = 375
#stdCellGenAp          = 10568
#stdCellValidPlanarAp  = 85
#stdCellValidViaAp     = 8263
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 16644
#instTermValidViaApCnt = 0
#macroGenAp            = 642
#macroValidPlanarAp    = 636
#macroValidViaAp       = 636
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:58, elapsed time = 00:00:07, memory = 194.99 (MB), peak = 194.99 (MB)

[INFO DRT-0157] Number of guides:     44489

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 106 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 108 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 15033.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 12029.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 6428.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 440.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 140.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 21601 vertical wires in 3 frboxes and 12469 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 1806 vertical wires in 3 frboxes and 4202 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 256.09 (MB), peak = 268.61 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 256.59 (MB), peak = 268.61 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 256.59 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 639.62 (MB).
    Completing 30% with 548 violations.
    elapsed time = 00:00:05, memory = 527.52 (MB).
    Completing 40% with 548 violations.
    elapsed time = 00:00:05, memory = 710.02 (MB).
    Completing 50% with 548 violations.
    elapsed time = 00:00:10, memory = 777.61 (MB).
    Completing 60% with 1226 violations.
    elapsed time = 00:00:10, memory = 833.61 (MB).
    Completing 70% with 1226 violations.
    elapsed time = 00:00:11, memory = 887.11 (MB).
    Completing 80% with 1831 violations.
    elapsed time = 00:00:15, memory = 910.61 (MB).
    Completing 90% with 1831 violations.
    elapsed time = 00:00:15, memory = 960.61 (MB).
    Completing 100% with 2382 violations.
    elapsed time = 00:00:20, memory = 963.57 (MB).
[INFO DRT-0199]   Number of violations = 2929.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      1      0      0      0      0      0
Metal Spacing       56      0    459      0     89      2      0
Min Hole             0      0      3      0      0      0      0
NS Metal             1      0      0      0      0      0      0
Recheck              0      0    405      0    130      8      4
Short                0      0   1655      5    111      0      0
[INFO DRT-0267] cpu time = 00:01:43, elapsed time = 00:00:20, memory = 1303.07 (MB), peak = 1303.07 (MB)
Total wire length = 216715 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 100618 um.
Total wire length on LAYER met2 = 86709 um.
Total wire length on LAYER met3 = 17236 um.
Total wire length on LAYER met4 = 12151 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 43208.
Up-via summary (total 43208):

------------------------
 FR_MASTERSLICE        0
            li1    20655
           met1    21572
           met2      711
           met3      270
           met4        0
------------------------
                   43208


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2929 violations.
    elapsed time = 00:00:00, memory = 1303.07 (MB).
    Completing 20% with 2929 violations.
    elapsed time = 00:00:00, memory = 1501.07 (MB).
    Completing 30% with 2584 violations.
    elapsed time = 00:00:05, memory = 1487.62 (MB).
    Completing 40% with 2584 violations.
    elapsed time = 00:00:05, memory = 1571.12 (MB).
    Completing 50% with 2584 violations.
    elapsed time = 00:00:11, memory = 1630.76 (MB).
    Completing 60% with 2231 violations.
    elapsed time = 00:00:11, memory = 1672.76 (MB).
    Completing 70% with 2231 violations.
    elapsed time = 00:00:12, memory = 1765.26 (MB).
    Completing 80% with 1871 violations.
    elapsed time = 00:00:16, memory = 1773.76 (MB).
    Completing 90% with 1871 violations.
    elapsed time = 00:00:16, memory = 1795.76 (MB).
    Completing 100% with 1379 violations.
    elapsed time = 00:00:19, memory = 1835.26 (MB).
[INFO DRT-0199]   Number of violations = 1379.
Viol/Layer         li1   mcon   met1   met2
Cut Spacing          0      4      0      0
Metal Spacing        1      0    195     40
Short                0      0   1095     44
[INFO DRT-0267] cpu time = 00:01:40, elapsed time = 00:00:20, memory = 1838.26 (MB), peak = 1838.26 (MB)
Total wire length = 215221 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 99517 um.
Total wire length on LAYER met2 = 86229 um.
Total wire length on LAYER met3 = 17383 um.
Total wire length on LAYER met4 = 12091 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 42994.
Up-via summary (total 42994):

------------------------
 FR_MASTERSLICE        0
            li1    20647
           met1    21339
           met2      744
           met3      264
           met4        0
------------------------
                   42994


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1379 violations.
    elapsed time = 00:00:00, memory = 1838.26 (MB).
    Completing 20% with 1379 violations.
    elapsed time = 00:00:00, memory = 1838.26 (MB).
    Completing 30% with 1461 violations.
    elapsed time = 00:00:03, memory = 1936.76 (MB).
    Completing 40% with 1461 violations.
    elapsed time = 00:00:03, memory = 1936.76 (MB).
    Completing 50% with 1461 violations.
    elapsed time = 00:00:07, memory = 2070.76 (MB).
    Completing 60% with 1360 violations.
    elapsed time = 00:00:07, memory = 2070.76 (MB).
    Completing 70% with 1360 violations.
    elapsed time = 00:00:07, memory = 2070.76 (MB).
    Completing 80% with 1326 violations.
    elapsed time = 00:00:12, memory = 2218.52 (MB).
    Completing 90% with 1326 violations.
    elapsed time = 00:00:12, memory = 2218.52 (MB).
    Completing 100% with 1274 violations.
    elapsed time = 00:00:16, memory = 2268.18 (MB).
[INFO DRT-0199]   Number of violations = 1274.
Viol/Layer        mcon   met1   met2
Cut Spacing          5      0      0
Metal Spacing        0    182     32
Short                0   1007     48
[INFO DRT-0267] cpu time = 00:01:30, elapsed time = 00:00:17, memory = 2268.18 (MB), peak = 2300.52 (MB)
Total wire length = 215009 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 99348 um.
Total wire length on LAYER met2 = 86182 um.
Total wire length on LAYER met3 = 17358 um.
Total wire length on LAYER met4 = 12119 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 42902.
Up-via summary (total 42902):

------------------------
 FR_MASTERSLICE        0
            li1    20647
           met1    21271
           met2      722
           met3      262
           met4        0
------------------------
                   42902


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1274 violations.
    elapsed time = 00:00:00, memory = 2268.18 (MB).
    Completing 20% with 1274 violations.
    elapsed time = 00:00:00, memory = 2268.18 (MB).
    Completing 30% with 1010 violations.
    elapsed time = 00:00:03, memory = 2309.48 (MB).
    Completing 40% with 1010 violations.
    elapsed time = 00:00:03, memory = 2309.48 (MB).
    Completing 50% with 1010 violations.
    elapsed time = 00:00:11, memory = 2366.52 (MB).
    Completing 60% with 678 violations.
    elapsed time = 00:00:11, memory = 2366.52 (MB).
    Completing 70% with 678 violations.
    elapsed time = 00:00:11, memory = 2366.52 (MB).
    Completing 80% with 418 violations.
    elapsed time = 00:00:16, memory = 2449.02 (MB).
    Completing 90% with 418 violations.
    elapsed time = 00:00:16, memory = 2449.02 (MB).
    Completing 100% with 113 violations.
    elapsed time = 00:00:19, memory = 2491.52 (MB).
[INFO DRT-0199]   Number of violations = 113.
Viol/Layer        met1    via   met2
Cut Spacing          0      1      0
Metal Spacing       21      0      5
Short               83      0      3
[INFO DRT-0267] cpu time = 00:01:14, elapsed time = 00:00:19, memory = 2491.52 (MB), peak = 2491.52 (MB)
Total wire length = 214619 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 94708 um.
Total wire length on LAYER met2 = 86433 um.
Total wire length on LAYER met3 = 21413 um.
Total wire length on LAYER met4 = 12064 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 43716.
Up-via summary (total 43716):

------------------------
 FR_MASTERSLICE        0
            li1    20647
           met1    21529
           met2     1284
           met3      256
           met4        0
------------------------
                   43716


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 113 violations.
    elapsed time = 00:00:00, memory = 2491.52 (MB).
    Completing 20% with 113 violations.
    elapsed time = 00:00:00, memory = 2491.52 (MB).
    Completing 30% with 102 violations.
    elapsed time = 00:00:00, memory = 2491.52 (MB).
    Completing 40% with 102 violations.
    elapsed time = 00:00:00, memory = 2491.52 (MB).
    Completing 50% with 102 violations.
    elapsed time = 00:00:01, memory = 2524.52 (MB).
    Completing 60% with 26 violations.
    elapsed time = 00:00:01, memory = 2524.52 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:01, memory = 2524.52 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:02, memory = 2526.52 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:02, memory = 2526.52 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 2534.52 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:03, memory = 2534.52 (MB), peak = 2534.52 (MB)
Total wire length = 214570 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 94404 um.
Total wire length on LAYER met2 = 86417 um.
Total wire length on LAYER met3 = 21664 um.
Total wire length on LAYER met4 = 12084 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 43725.
Up-via summary (total 43725):

------------------------
 FR_MASTERSLICE        0
            li1    20647
           met1    21516
           met2     1304
           met3      258
           met4        0
------------------------
                   43725


[INFO DRT-0198] Complete detail routing.
Total wire length = 214570 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 94404 um.
Total wire length on LAYER met2 = 86417 um.
Total wire length on LAYER met3 = 21664 um.
Total wire length on LAYER met4 = 12084 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 43725.
Up-via summary (total 43725):

------------------------
 FR_MASTERSLICE        0
            li1    20647
           met1    21516
           met2     1304
           met3      258
           met4        0
------------------------
                   43725


[INFO DRT-0267] cpu time = 00:06:27, elapsed time = 00:01:20, memory = 2534.52 (MB), peak = 2534.52 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
sram_inst matched with sram_inst
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1  165300.00
  Fill cell                               872    3273.14
  Tap cell                               4884    6110.86
  Antenna cell                           4467   11178.22
  Buffer                                    2       8.76
  Clock buffer                             78    1099.80
  Timing Repair Buffer                   1053    9591.70
  Inverter                                557    2090.76
  Clock inverter                           53     625.60
  Sequential cell                         755   17760.78
  Multi-Input combinational cell         2569   22607.93
  Total                                 15291  239647.56
Writing OpenROAD database to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_22-48-06/45-openroad-detailedrouting/user_project.odb'…
Writing netlist to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_22-48-06/45-openroad-detailedrouting/user_project.nl.v'…
Writing powered netlist to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_22-48-06/45-openroad-detailedrouting/user_project.pnl.v'…
Writing layout to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_22-48-06/45-openroad-detailedrouting/user_project.def'…
Writing timing constraints to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_22-48-06/45-openroad-detailedrouting/user_project.sdc'…
