\hypertarget{group__lpc32xx__i2c}{}\section{I2C Support}
\label{group__lpc32xx__i2c}\index{I2C Support@{I2C Support}}


I2C Support.  


\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \mbox{\hyperlink{arm_2lpc32xx_2i2c_2i2c_8c}{i2c.\+c}}
\begin{DoxyCompactList}\small\item\em I2C support implementation. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{bsps_2arm_2lpc32xx_2include_2bsp_2i2c_8h}{i2c.\+h}}
\begin{DoxyCompactList}\small\item\em I2C support A\+PI. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} \mbox{\hyperlink{group__lpc32xx__i2c_ga3cdd34b373a9c1d04a7686f459fbc3e0}{lpc32xx\+\_\+i2c\+\_\+init}} (volatile \mbox{\hyperlink{structlpc32xx__i2c}{lpc32xx\+\_\+i2c}} $\ast$\mbox{\hyperlink{structi2c}{i2c}}, unsigned clock\+\_\+in\+\_\+hz)
\begin{DoxyCompactList}\small\item\em Initializes the I2C module {\itshape \mbox{\hyperlink{structi2c}{i2c}}}. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga9b92b575a067b9881b60465aefe3d29f}\label{group__lpc32xx__i2c_ga9b92b575a067b9881b60465aefe3d29f}} 
void \mbox{\hyperlink{group__lpc32xx__i2c_ga9b92b575a067b9881b60465aefe3d29f}{lpc32xx\+\_\+i2c\+\_\+reset}} (volatile \mbox{\hyperlink{structlpc32xx__i2c}{lpc32xx\+\_\+i2c}} $\ast$\mbox{\hyperlink{structi2c}{i2c}})
\begin{DoxyCompactList}\small\item\em Resets the I2C module {\itshape \mbox{\hyperlink{structi2c}{i2c}}}. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} \mbox{\hyperlink{group__lpc32xx__i2c_gae01a777a930c867e069dd94a377532a0}{lpc32xx\+\_\+i2c\+\_\+clock}} (volatile \mbox{\hyperlink{structlpc32xx__i2c}{lpc32xx\+\_\+i2c}} $\ast$\mbox{\hyperlink{structi2c}{i2c}}, unsigned clock\+\_\+in\+\_\+hz)
\begin{DoxyCompactList}\small\item\em Sets the I2C module {\itshape \mbox{\hyperlink{structi2c}{i2c}}} clock. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} \mbox{\hyperlink{group__lpc32xx__i2c_ga6c2c603e12d63fc05c61c2ed48f10176}{lpc32xx\+\_\+i2c\+\_\+write\+\_\+start}} (volatile \mbox{\hyperlink{structlpc32xx__i2c}{lpc32xx\+\_\+i2c}} $\ast$\mbox{\hyperlink{structi2c}{i2c}}, unsigned addr)
\begin{DoxyCompactList}\small\item\em Starts a write transaction on the I2C module {\itshape \mbox{\hyperlink{structi2c}{i2c}}}. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} \mbox{\hyperlink{group__lpc32xx__i2c_gaa9648954851cae9bfb3a08716c2f8e99}{lpc32xx\+\_\+i2c\+\_\+write\+\_\+with\+\_\+optional\+\_\+stop}} (volatile \mbox{\hyperlink{structlpc32xx__i2c}{lpc32xx\+\_\+i2c}} $\ast$\mbox{\hyperlink{structi2c}{i2c}}, const uint8\+\_\+t $\ast$out, size\+\_\+t n, bool stop)
\begin{DoxyCompactList}\small\item\em Writes data via the I2C module {\itshape \mbox{\hyperlink{structi2c}{i2c}}} with optional stop. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} \mbox{\hyperlink{group__lpc32xx__i2c_ga433964f434e60b0daad5ba8bdbde18d8}{lpc32xx\+\_\+i2c\+\_\+read\+\_\+start}} (volatile \mbox{\hyperlink{structlpc32xx__i2c}{lpc32xx\+\_\+i2c}} $\ast$\mbox{\hyperlink{structi2c}{i2c}}, unsigned addr)
\begin{DoxyCompactList}\small\item\em Starts a read transaction on the I2C module {\itshape \mbox{\hyperlink{structi2c}{i2c}}}. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} \mbox{\hyperlink{group__lpc32xx__i2c_ga5629b64177b57968d83d488db11e069c}{lpc32xx\+\_\+i2c\+\_\+read\+\_\+with\+\_\+optional\+\_\+stop}} (volatile \mbox{\hyperlink{structlpc32xx__i2c}{lpc32xx\+\_\+i2c}} $\ast$\mbox{\hyperlink{structi2c}{i2c}}, uint8\+\_\+t $\ast$in, size\+\_\+t n, bool stop)
\begin{DoxyCompactList}\small\item\em Reads data via the I2C module {\itshape \mbox{\hyperlink{structi2c}{i2c}}} with optional stop. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} \mbox{\hyperlink{group__lpc32xx__i2c_gae8c310236bd74e78bb02fe0e0c3c9f5e}{lpc32xx\+\_\+i2c\+\_\+write\+\_\+and\+\_\+read}} (volatile \mbox{\hyperlink{structlpc32xx__i2c}{lpc32xx\+\_\+i2c}} $\ast$\mbox{\hyperlink{structi2c}{i2c}}, unsigned addr, const uint8\+\_\+t $\ast$out, size\+\_\+t out\+\_\+size, uint8\+\_\+t $\ast$in, size\+\_\+t in\+\_\+size)
\begin{DoxyCompactList}\small\item\em Writes and reads data via the I2C module {\itshape \mbox{\hyperlink{structi2c}{i2c}}}. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{I2C Clock Control Register (I2\+C\+C\+L\+K\+\_\+\+C\+T\+RL)}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_gaf8bb247ed085f248093b1ddfe05bbe68}\label{group__lpc32xx__i2c_gaf8bb247ed085f248093b1ddfe05bbe68}} 
\#define {\bfseries I2\+C\+C\+L\+K\+\_\+1\+\_\+\+EN}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga901eacb0a7a4dea0d9da2becb195af8a}\label{group__lpc32xx__i2c_ga901eacb0a7a4dea0d9da2becb195af8a}} 
\#define {\bfseries I2\+C\+C\+L\+K\+\_\+2\+\_\+\+EN}~B\+S\+P\+\_\+\+B\+I\+T32(1)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga3b95227c4ade7123fe0eba143090d5d4}\label{group__lpc32xx__i2c_ga3b95227c4ade7123fe0eba143090d5d4}} 
\#define {\bfseries I2\+C\+C\+L\+K\+\_\+1\+\_\+\+H\+I\+G\+H\+\_\+\+D\+R\+I\+VE}~B\+S\+P\+\_\+\+B\+I\+T32(2)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga2c1a50b202bab6610949e6f1aba5e6db}\label{group__lpc32xx__i2c_ga2c1a50b202bab6610949e6f1aba5e6db}} 
\#define {\bfseries I2\+C\+C\+L\+K\+\_\+2\+\_\+\+H\+I\+G\+H\+\_\+\+D\+R\+I\+VE}~B\+S\+P\+\_\+\+B\+I\+T32(3)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_gaf86a62baff3e836f55737b0d0811d384}\label{group__lpc32xx__i2c_gaf86a62baff3e836f55737b0d0811d384}} 
\#define {\bfseries I2\+C\+C\+L\+K\+\_\+\+U\+S\+B\+\_\+\+H\+I\+G\+H\+\_\+\+D\+R\+I\+VE}~B\+S\+P\+\_\+\+B\+I\+T32(4)
\end{DoxyCompactItemize}
\subsection*{I2C TX Data F\+I\+FO Register (I2\+Cn\+\_\+\+TX)}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_gaf546b1e0429e18fcfde8a2ad54960a28}\label{group__lpc32xx__i2c_gaf546b1e0429e18fcfde8a2ad54960a28}} 
\#define {\bfseries I2\+C\+\_\+\+T\+X\+\_\+\+R\+E\+AD}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga1f4f452d32919f19ba13ca6903a84971}\label{group__lpc32xx__i2c_ga1f4f452d32919f19ba13ca6903a84971}} 
\#define {\bfseries I2\+C\+\_\+\+T\+X\+\_\+\+A\+D\+DR}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 1, 7)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga6964f2ad477f6740c44b0813387b14a2}\label{group__lpc32xx__i2c_ga6964f2ad477f6740c44b0813387b14a2}} 
\#define {\bfseries I2\+C\+\_\+\+T\+X\+\_\+\+S\+T\+A\+RT}~B\+S\+P\+\_\+\+B\+I\+T32(8)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_gacf844a72825cc06444bdd18f81ac3481}\label{group__lpc32xx__i2c_gacf844a72825cc06444bdd18f81ac3481}} 
\#define {\bfseries I2\+C\+\_\+\+T\+X\+\_\+\+S\+T\+OP}~B\+S\+P\+\_\+\+B\+I\+T32(9)
\end{DoxyCompactItemize}
\subsection*{I2C Status Register (I2\+Cn\+\_\+\+S\+T\+AT)}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_gae1c5966efb3042cb559afd2e8fca9e72}\label{group__lpc32xx__i2c_gae1c5966efb3042cb559afd2e8fca9e72}} 
\#define {\bfseries I2\+C\+\_\+\+S\+T\+A\+T\+\_\+\+T\+DI}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_gac86fadf9b42db41accc931c7688d0b1e}\label{group__lpc32xx__i2c_gac86fadf9b42db41accc931c7688d0b1e}} 
\#define {\bfseries I2\+C\+\_\+\+S\+T\+A\+T\+\_\+\+A\+FI}~B\+S\+P\+\_\+\+B\+I\+T32(1)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga654d9a73461d7ce9177d291659ecbb7e}\label{group__lpc32xx__i2c_ga654d9a73461d7ce9177d291659ecbb7e}} 
\#define {\bfseries I2\+C\+\_\+\+S\+T\+A\+T\+\_\+\+N\+AI}~B\+S\+P\+\_\+\+B\+I\+T32(2)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_gad6d8d57b618087cc16da128242e69260}\label{group__lpc32xx__i2c_gad6d8d57b618087cc16da128242e69260}} 
\#define {\bfseries I2\+C\+\_\+\+S\+T\+A\+T\+\_\+\+D\+R\+MI}~B\+S\+P\+\_\+\+B\+I\+T32(3)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_gabdcccb8a18a82b7bb26592a9baf24c08}\label{group__lpc32xx__i2c_gabdcccb8a18a82b7bb26592a9baf24c08}} 
\#define {\bfseries I2\+C\+\_\+\+S\+T\+A\+T\+\_\+\+D\+R\+SI}~B\+S\+P\+\_\+\+B\+I\+T32(4)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga913977afa3e26a50064132566cc5ea99}\label{group__lpc32xx__i2c_ga913977afa3e26a50064132566cc5ea99}} 
\#define {\bfseries I2\+C\+\_\+\+S\+T\+A\+T\+\_\+\+A\+C\+T\+I\+VE}~B\+S\+P\+\_\+\+B\+I\+T32(5)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_gaf06367f924ac0a93b91b7ca458f553f3}\label{group__lpc32xx__i2c_gaf06367f924ac0a93b91b7ca458f553f3}} 
\#define {\bfseries I2\+C\+\_\+\+S\+T\+A\+T\+\_\+\+S\+CL}~B\+S\+P\+\_\+\+B\+I\+T32(6)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_gae18d56c314d59b461cdc0acbf7fb4e0b}\label{group__lpc32xx__i2c_gae18d56c314d59b461cdc0acbf7fb4e0b}} 
\#define {\bfseries I2\+C\+\_\+\+S\+T\+A\+T\+\_\+\+S\+DA}~B\+S\+P\+\_\+\+B\+I\+T32(7)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga65d7feab266bf65ae8d81d5a153eb52b}\label{group__lpc32xx__i2c_ga65d7feab266bf65ae8d81d5a153eb52b}} 
\#define {\bfseries I2\+C\+\_\+\+S\+T\+A\+T\+\_\+\+R\+FF}~B\+S\+P\+\_\+\+B\+I\+T32(8)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga2d05f007ff0230fc314d299df351f930}\label{group__lpc32xx__i2c_ga2d05f007ff0230fc314d299df351f930}} 
\#define {\bfseries I2\+C\+\_\+\+S\+T\+A\+T\+\_\+\+R\+FE}~B\+S\+P\+\_\+\+B\+I\+T32(9)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga473061ddc0b615cc5ce9ee4f276bc022}\label{group__lpc32xx__i2c_ga473061ddc0b615cc5ce9ee4f276bc022}} 
\#define {\bfseries I2\+C\+\_\+\+S\+T\+A\+T\+\_\+\+T\+FF}~B\+S\+P\+\_\+\+B\+I\+T32(10)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_gab9d489ac48f278ba979ea29cddd33d9f}\label{group__lpc32xx__i2c_gab9d489ac48f278ba979ea29cddd33d9f}} 
\#define {\bfseries I2\+C\+\_\+\+S\+T\+A\+T\+\_\+\+T\+FE}~B\+S\+P\+\_\+\+B\+I\+T32(11)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_gaad7d02bcead4cc3528e8ea34328458c1}\label{group__lpc32xx__i2c_gaad7d02bcead4cc3528e8ea34328458c1}} 
\#define {\bfseries I2\+C\+\_\+\+S\+T\+A\+T\+\_\+\+T\+F\+FS}~B\+S\+P\+\_\+\+B\+I\+T32(12)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga3382e687fb01ec5863bc54f9f1888450}\label{group__lpc32xx__i2c_ga3382e687fb01ec5863bc54f9f1888450}} 
\#define {\bfseries I2\+C\+\_\+\+S\+T\+A\+T\+\_\+\+T\+F\+ES}~B\+S\+P\+\_\+\+B\+I\+T32(13)
\end{DoxyCompactItemize}
\subsection*{I2C Control Register (I2\+Cn\+\_\+\+C\+T\+RL)}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_gaf3f0685acf645f0235e300bb21f3105a}\label{group__lpc32xx__i2c_gaf3f0685acf645f0235e300bb21f3105a}} 
\#define {\bfseries I2\+C\+\_\+\+C\+T\+R\+L\+\_\+\+T\+D\+IE}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga12752c60d3a64126a3eb999f92153b16}\label{group__lpc32xx__i2c_ga12752c60d3a64126a3eb999f92153b16}} 
\#define {\bfseries I2\+C\+\_\+\+C\+T\+R\+L\+\_\+\+A\+F\+IE}~B\+S\+P\+\_\+\+B\+I\+T32(1)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga76968b1dc94cea449d7979d417415a58}\label{group__lpc32xx__i2c_ga76968b1dc94cea449d7979d417415a58}} 
\#define {\bfseries I2\+C\+\_\+\+C\+T\+R\+L\+\_\+\+N\+A\+IE}~B\+S\+P\+\_\+\+B\+I\+T32(2)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga4daacacffbd26af1f71659483f1ac579}\label{group__lpc32xx__i2c_ga4daacacffbd26af1f71659483f1ac579}} 
\#define {\bfseries I2\+C\+\_\+\+C\+T\+R\+L\+\_\+\+D\+R\+M\+IE}~B\+S\+P\+\_\+\+B\+I\+T32(3)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga8064cdec335b592b6502e2b35fdd352f}\label{group__lpc32xx__i2c_ga8064cdec335b592b6502e2b35fdd352f}} 
\#define {\bfseries I2\+C\+\_\+\+C\+T\+R\+L\+\_\+\+D\+R\+S\+IE}~B\+S\+P\+\_\+\+B\+I\+T32(4)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga81d2b4b74a487c4c22f5a387fdbb12e6}\label{group__lpc32xx__i2c_ga81d2b4b74a487c4c22f5a387fdbb12e6}} 
\#define {\bfseries I2\+C\+\_\+\+C\+T\+R\+L\+\_\+\+R\+F\+F\+IE}~B\+S\+P\+\_\+\+B\+I\+T32(5)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_gab8970941e7bad6984f9da75390406d17}\label{group__lpc32xx__i2c_gab8970941e7bad6984f9da75390406d17}} 
\#define {\bfseries I2\+C\+\_\+\+C\+T\+R\+L\+\_\+\+R\+F\+D\+A\+IE}~B\+S\+P\+\_\+\+B\+I\+T32(6)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga0367bdca8446ad14572a4c16e1c46cb2}\label{group__lpc32xx__i2c_ga0367bdca8446ad14572a4c16e1c46cb2}} 
\#define {\bfseries I2\+C\+\_\+\+C\+T\+R\+L\+\_\+\+T\+F\+F\+IO}~B\+S\+P\+\_\+\+B\+I\+T32(7)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga1b39fc037878e8e6014135938c14c8c7}\label{group__lpc32xx__i2c_ga1b39fc037878e8e6014135938c14c8c7}} 
\#define {\bfseries I2\+C\+\_\+\+C\+T\+R\+L\+\_\+\+R\+E\+S\+ET}~B\+S\+P\+\_\+\+B\+I\+T32(8)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_gac2a72f543f584da19d6df9baf699d1b2}\label{group__lpc32xx__i2c_gac2a72f543f584da19d6df9baf699d1b2}} 
\#define {\bfseries I2\+C\+\_\+\+C\+T\+R\+L\+\_\+\+S\+E\+V\+EN}~B\+S\+P\+\_\+\+B\+I\+T32(9)
\item 
\mbox{\Hypertarget{group__lpc32xx__i2c_ga5f0c888f0baf7b6e2c39ac455198a5c3}\label{group__lpc32xx__i2c_ga5f0c888f0baf7b6e2c39ac455198a5c3}} 
\#define {\bfseries I2\+C\+\_\+\+C\+T\+R\+L\+\_\+\+T\+F\+F\+S\+IE}~B\+S\+P\+\_\+\+B\+I\+T32(10)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I2C Support. 

All writes and reads will be performed in master mode. Exclusive bus access will be assumed. 

\subsection{Function Documentation}
\mbox{\Hypertarget{group__lpc32xx__i2c_gae01a777a930c867e069dd94a377532a0}\label{group__lpc32xx__i2c_gae01a777a930c867e069dd94a377532a0}} 
\index{I2C Support@{I2C Support}!lpc32xx\_i2c\_clock@{lpc32xx\_i2c\_clock}}
\index{lpc32xx\_i2c\_clock@{lpc32xx\_i2c\_clock}!I2C Support@{I2C Support}}
\subsubsection{\texorpdfstring{lpc32xx\_i2c\_clock()}{lpc32xx\_i2c\_clock()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} lpc32xx\+\_\+i2c\+\_\+clock (\begin{DoxyParamCaption}\item[{volatile \mbox{\hyperlink{structlpc32xx__i2c}{lpc32xx\+\_\+i2c}} $\ast$}]{i2c,  }\item[{unsigned}]{clock\+\_\+in\+\_\+hz }\end{DoxyParamCaption})}



Sets the I2C module {\itshape \mbox{\hyperlink{structi2c}{i2c}}} clock. 

Valid {\itshape clock\+\_\+in\+\_\+hz} values are 100000 and 400000.


\begin{DoxyRetVals}{Return values}
{\em R\+T\+E\+M\+S\+\_\+\+S\+U\+C\+C\+E\+S\+S\+F\+UL} & Successful operation. \\
\hline
{\em R\+T\+E\+M\+S\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+C\+L\+O\+CK} & Invalid {\itshape clock\+\_\+in\+\_\+hz} value. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__lpc32xx__i2c_ga3cdd34b373a9c1d04a7686f459fbc3e0}\label{group__lpc32xx__i2c_ga3cdd34b373a9c1d04a7686f459fbc3e0}} 
\index{I2C Support@{I2C Support}!lpc32xx\_i2c\_init@{lpc32xx\_i2c\_init}}
\index{lpc32xx\_i2c\_init@{lpc32xx\_i2c\_init}!I2C Support@{I2C Support}}
\subsubsection{\texorpdfstring{lpc32xx\_i2c\_init()}{lpc32xx\_i2c\_init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} lpc32xx\+\_\+i2c\+\_\+init (\begin{DoxyParamCaption}\item[{volatile \mbox{\hyperlink{structlpc32xx__i2c}{lpc32xx\+\_\+i2c}} $\ast$}]{i2c,  }\item[{unsigned}]{clock\+\_\+in\+\_\+hz }\end{DoxyParamCaption})}



Initializes the I2C module {\itshape \mbox{\hyperlink{structi2c}{i2c}}}. 

Valid {\itshape clock\+\_\+in\+\_\+hz} values are 100000 and 400000.


\begin{DoxyRetVals}{Return values}
{\em R\+T\+E\+M\+S\+\_\+\+S\+U\+C\+C\+E\+S\+S\+F\+UL} & Successful operation. \\
\hline
{\em R\+T\+E\+M\+S\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+ID} & Invalid {\itshape \mbox{\hyperlink{structi2c}{i2c}}} value. \\
\hline
{\em R\+T\+E\+M\+S\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+C\+L\+O\+CK} & Invalid {\itshape clock\+\_\+in\+\_\+hz} value. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__lpc32xx__i2c_ga433964f434e60b0daad5ba8bdbde18d8}\label{group__lpc32xx__i2c_ga433964f434e60b0daad5ba8bdbde18d8}} 
\index{I2C Support@{I2C Support}!lpc32xx\_i2c\_read\_start@{lpc32xx\_i2c\_read\_start}}
\index{lpc32xx\_i2c\_read\_start@{lpc32xx\_i2c\_read\_start}!I2C Support@{I2C Support}}
\subsubsection{\texorpdfstring{lpc32xx\_i2c\_read\_start()}{lpc32xx\_i2c\_read\_start()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} lpc32xx\+\_\+i2c\+\_\+read\+\_\+start (\begin{DoxyParamCaption}\item[{volatile \mbox{\hyperlink{structlpc32xx__i2c}{lpc32xx\+\_\+i2c}} $\ast$}]{i2c,  }\item[{unsigned}]{addr }\end{DoxyParamCaption})}



Starts a read transaction on the I2C module {\itshape \mbox{\hyperlink{structi2c}{i2c}}}. 

The address parameter {\itshape addr} must not contain the read/write bit.

The error status may be delayed to the next \mbox{\hyperlink{group__lpc32xx__i2c_ga5629b64177b57968d83d488db11e069c}{lpc32xx\+\_\+i2c\+\_\+read\+\_\+with\+\_\+optional\+\_\+stop()}} due to controller flaws.


\begin{DoxyRetVals}{Return values}
{\em R\+T\+E\+M\+S\+\_\+\+S\+U\+C\+C\+E\+S\+S\+F\+UL} & Successful operation. \\
\hline
{\em R\+T\+E\+M\+S\+\_\+\+I\+O\+\_\+\+E\+R\+R\+OR} & Received a N\+A\+CK from the slave. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__lpc32xx__i2c_ga5629b64177b57968d83d488db11e069c}\label{group__lpc32xx__i2c_ga5629b64177b57968d83d488db11e069c}} 
\index{I2C Support@{I2C Support}!lpc32xx\_i2c\_read\_with\_optional\_stop@{lpc32xx\_i2c\_read\_with\_optional\_stop}}
\index{lpc32xx\_i2c\_read\_with\_optional\_stop@{lpc32xx\_i2c\_read\_with\_optional\_stop}!I2C Support@{I2C Support}}
\subsubsection{\texorpdfstring{lpc32xx\_i2c\_read\_with\_optional\_stop()}{lpc32xx\_i2c\_read\_with\_optional\_stop()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} lpc32xx\+\_\+i2c\+\_\+read\+\_\+with\+\_\+optional\+\_\+stop (\begin{DoxyParamCaption}\item[{volatile \mbox{\hyperlink{structlpc32xx__i2c}{lpc32xx\+\_\+i2c}} $\ast$}]{i2c,  }\item[{uint8\+\_\+t $\ast$}]{in,  }\item[{size\+\_\+t}]{n,  }\item[{bool}]{stop }\end{DoxyParamCaption})}



Reads data via the I2C module {\itshape \mbox{\hyperlink{structi2c}{i2c}}} with optional stop. 


\begin{DoxyRetVals}{Return values}
{\em R\+T\+E\+M\+S\+\_\+\+S\+U\+C\+C\+E\+S\+S\+F\+UL} & Successful operation. \\
\hline
{\em R\+T\+E\+M\+S\+\_\+\+I\+O\+\_\+\+E\+R\+R\+OR} & Received a N\+A\+CK from the slave. \\
\hline
{\em R\+T\+E\+M\+S\+\_\+\+N\+O\+T\+\_\+\+I\+M\+P\+L\+E\+M\+E\+N\+T\+ED} & Stop is {\itshape false}. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__lpc32xx__i2c_gae8c310236bd74e78bb02fe0e0c3c9f5e}\label{group__lpc32xx__i2c_gae8c310236bd74e78bb02fe0e0c3c9f5e}} 
\index{I2C Support@{I2C Support}!lpc32xx\_i2c\_write\_and\_read@{lpc32xx\_i2c\_write\_and\_read}}
\index{lpc32xx\_i2c\_write\_and\_read@{lpc32xx\_i2c\_write\_and\_read}!I2C Support@{I2C Support}}
\subsubsection{\texorpdfstring{lpc32xx\_i2c\_write\_and\_read()}{lpc32xx\_i2c\_write\_and\_read()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} lpc32xx\+\_\+i2c\+\_\+write\+\_\+and\+\_\+read (\begin{DoxyParamCaption}\item[{volatile \mbox{\hyperlink{structlpc32xx__i2c}{lpc32xx\+\_\+i2c}} $\ast$}]{i2c,  }\item[{unsigned}]{addr,  }\item[{const uint8\+\_\+t $\ast$}]{out,  }\item[{size\+\_\+t}]{out\+\_\+size,  }\item[{uint8\+\_\+t $\ast$}]{in,  }\item[{size\+\_\+t}]{in\+\_\+size }\end{DoxyParamCaption})}



Writes and reads data via the I2C module {\itshape \mbox{\hyperlink{structi2c}{i2c}}}. 

This will be one bus transaction.


\begin{DoxyRetVals}{Return values}
{\em R\+T\+E\+M\+S\+\_\+\+S\+U\+C\+C\+E\+S\+S\+F\+UL} & Successful operation. \\
\hline
{\em R\+T\+E\+M\+S\+\_\+\+I\+O\+\_\+\+E\+R\+R\+OR} & Received a N\+A\+CK from the slave. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__lpc32xx__i2c_ga6c2c603e12d63fc05c61c2ed48f10176}\label{group__lpc32xx__i2c_ga6c2c603e12d63fc05c61c2ed48f10176}} 
\index{I2C Support@{I2C Support}!lpc32xx\_i2c\_write\_start@{lpc32xx\_i2c\_write\_start}}
\index{lpc32xx\_i2c\_write\_start@{lpc32xx\_i2c\_write\_start}!I2C Support@{I2C Support}}
\subsubsection{\texorpdfstring{lpc32xx\_i2c\_write\_start()}{lpc32xx\_i2c\_write\_start()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} lpc32xx\+\_\+i2c\+\_\+write\+\_\+start (\begin{DoxyParamCaption}\item[{volatile \mbox{\hyperlink{structlpc32xx__i2c}{lpc32xx\+\_\+i2c}} $\ast$}]{i2c,  }\item[{unsigned}]{addr }\end{DoxyParamCaption})}



Starts a write transaction on the I2C module {\itshape \mbox{\hyperlink{structi2c}{i2c}}}. 

The address parameter {\itshape addr} must not contain the read/write bit.

The error status may be delayed to the next \mbox{\hyperlink{group__lpc32xx__i2c_gaa9648954851cae9bfb3a08716c2f8e99}{lpc32xx\+\_\+i2c\+\_\+write\+\_\+with\+\_\+optional\+\_\+stop()}} due to controller flaws.


\begin{DoxyRetVals}{Return values}
{\em R\+T\+E\+M\+S\+\_\+\+S\+U\+C\+C\+E\+S\+S\+F\+UL} & Successful operation. \\
\hline
{\em R\+T\+E\+M\+S\+\_\+\+I\+O\+\_\+\+E\+R\+R\+OR} & Received a N\+A\+CK from the slave. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__lpc32xx__i2c_gaa9648954851cae9bfb3a08716c2f8e99}\label{group__lpc32xx__i2c_gaa9648954851cae9bfb3a08716c2f8e99}} 
\index{I2C Support@{I2C Support}!lpc32xx\_i2c\_write\_with\_optional\_stop@{lpc32xx\_i2c\_write\_with\_optional\_stop}}
\index{lpc32xx\_i2c\_write\_with\_optional\_stop@{lpc32xx\_i2c\_write\_with\_optional\_stop}!I2C Support@{I2C Support}}
\subsubsection{\texorpdfstring{lpc32xx\_i2c\_write\_with\_optional\_stop()}{lpc32xx\_i2c\_write\_with\_optional\_stop()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} lpc32xx\+\_\+i2c\+\_\+write\+\_\+with\+\_\+optional\+\_\+stop (\begin{DoxyParamCaption}\item[{volatile \mbox{\hyperlink{structlpc32xx__i2c}{lpc32xx\+\_\+i2c}} $\ast$}]{i2c,  }\item[{const uint8\+\_\+t $\ast$}]{out,  }\item[{size\+\_\+t}]{n,  }\item[{bool}]{stop }\end{DoxyParamCaption})}



Writes data via the I2C module {\itshape \mbox{\hyperlink{structi2c}{i2c}}} with optional stop. 

The error status may be delayed to the next \mbox{\hyperlink{group__lpc32xx__i2c_gaa9648954851cae9bfb3a08716c2f8e99}{lpc32xx\+\_\+i2c\+\_\+write\+\_\+with\+\_\+optional\+\_\+stop()}} due to controller flaws.


\begin{DoxyRetVals}{Return values}
{\em R\+T\+E\+M\+S\+\_\+\+S\+U\+C\+C\+E\+S\+S\+F\+UL} & Successful operation. \\
\hline
{\em R\+T\+E\+M\+S\+\_\+\+I\+O\+\_\+\+E\+R\+R\+OR} & Received a N\+A\+CK from the slave. \\
\hline
\end{DoxyRetVals}
