$date
	Thu Oct 13 11:16:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! out $end
$var reg 4 " sel [3:0] $end
$scope module q1 $end
$var wire 4 # sel [3:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 #
b1 "
0!
$end
#20
b10 "
b10 #
#40
b11 "
b11 #
#60
1!
b100 "
b100 #
#80
b1100 "
b1100 #
#100
0!
b1110 "
b1110 #
#120
b1111 "
b1111 #
#140
1!
b111 "
b111 #
#160
b101 "
b101 #
#180
b1101 "
b1101 #
#200
