Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 22 23:33:17 2021
| Host         : 614-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[17]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[18]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[19]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[20]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[25]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[29]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[31]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[6]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_aluc_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_ex_mem/mem_dram_we_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_if_id_0/id_have_inst_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_if_id_0/id_inst_reg[0]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_if_id_0/id_inst_reg[12]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_if_id_0/id_inst_reg[13]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_if_id_0/id_inst_reg[14]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_if_id_0/id_inst_reg[1]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_if_id_0/id_inst_reg[2]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_if_id_0/id_inst_reg[3]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_if_id_0/id_inst_reg[4]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_if_id_0/id_inst_reg[5]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_reg_if_id_0/id_inst_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U_divider_0/clk_disp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 204 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.516        0.000                      0                84504        0.121        0.000                      0                84504        3.000        0.000                       0                  9741  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
U_cpuclk_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk        {0.000 20.000}     40.000          25.000          
  clkfbout_cpuclk        {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_cpuclk_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk              0.516        0.000                      0                84440        0.121        0.000                      0                84440       18.750        0.000                       0                  9737  
  clkfbout_cpuclk                                                                                                                                                         12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_cpuclk    clk_out1_cpuclk         32.743        0.000                      0                   64        0.729        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_cpuclk_0/inst/clk_in1
  To Clock:  U_cpuclk_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_cpuclk_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_cpuclk_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        18.957ns  (logic 7.746ns (40.860%)  route 11.211ns (59.140%))
  Logic Levels:           28  (CARRY4=12 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.544ns = ( 39.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 19.156 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    21.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    12.663 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    14.368    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.464 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.307    16.771    U_cpu_0/U_stop_0/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.124    16.895 r  U_cpu_0/U_stop_0/warning_i_2/O
                         net (fo=1, routed)           0.556    17.450    U_cpu_0/U_stop_0/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.546 r  U_cpu_0/U_stop_0/clk_BUFG_inst/O
                         net (fo=8194, routed)        1.610    19.156    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/WCLK
    SLICE_X50Y133        RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    20.470 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/O
                         net (fo=1, routed)           0.000    20.470    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/OC
    SLICE_X50Y133        MUXF7 (Prop_muxf7_I1_O)      0.247    20.717 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F7.B/O
                         net (fo=1, routed)           0.000    20.717    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/O0
    SLICE_X50Y133        MUXF8 (Prop_muxf8_I0_O)      0.098    20.815 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F8/O
                         net (fo=1, routed)           1.719    22.535    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.319    22.854 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.854    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.099 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    23.099    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5_n_0
    SLICE_X49Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.203 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           1.817    25.020    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.316    25.336 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=3, routed)           1.362    26.698    U_memram_0/spo[30]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.822 f  U_memram_0/wb_rf_wdata[6]_i_4/O
                         net (fo=2, routed)           0.445    27.267    U_cpu_0/rdata_helper_wb_lb[6]
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    27.391 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2/O
                         net (fo=1, routed)           0.689    28.080    U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2_n_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124    28.204 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_1/O
                         net (fo=3, routed)           0.493    28.697    U_cpu_0/U_reg_ex_mem/D[6]
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.124    28.821 f  U_cpu_0/U_reg_ex_mem/mem_rd2[6]_i_1/O
                         net (fo=2, routed)           0.578    29.399    U_cpu_0/U_reg_id_ex_0/ex_rd2[2]
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124    29.523 r  U_cpu_0/U_reg_id_ex_0/c_o__0_carry__0_i_6/O
                         net (fo=6, routed)           0.550    30.073    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_25_n_1
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    30.747 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.747    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13_n_1
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.861 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.861    U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13_n_1
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.975 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.975    U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13_n_1
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.089 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.089    U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13_n_1
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.203 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.203    U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.425 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_13/O[0]
                         net (fo=1, routed)           0.803    32.228    U_cpu_0/U_reg_id_ex_0/U_alu_0/imm_pos[25]
    SLICE_X32Y40         LUT4 (Prop_lut4_I1_O)        0.299    32.527 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.527    U_cpu_0/U_alu_0/U_alu_sub_0/mem_aluc[24]_i_13_0[1]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.077 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.077    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.390 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__6/O[3]
                         net (fo=3, routed)           0.635    34.025    U_cpu_0/U_reg_id_ex_0/O[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.306    34.331 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16/O
                         net (fo=1, routed)           0.427    34.759    U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16_n_1
    SLICE_X30Y35         LUT4 (Prop_lut4_I3_O)        0.124    34.883 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_15/O
                         net (fo=32, routed)          0.872    35.755    U_cpu_0/U_reg_id_ex_0/U_branch_0/branch_en
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    35.879 r  U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9/O
                         net (fo=1, routed)           0.000    35.879    U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9_n_1
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.429 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.429    U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.543    U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.657 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.657    U_cpu_0/U_reg_id_ex_0/pc_o_reg[11]_i_2_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.991 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.441    37.432    U_cpu_0/U_reg_id_ex_0/U_npc_0/npc_o10_in[13]
    SLICE_X31Y32         LUT5 (Prop_lut5_I3_O)        0.303    37.735 r  U_cpu_0/U_reg_id_ex_0/pc_o[13]_i_1/O
                         net (fo=1, routed)           0.379    38.114    U_cpu_0/U_pc_0/D[12]
    SLICE_X31Y32         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.675    39.456    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X31Y32         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[13]/C
                         clock pessimism             -0.579    38.877    
                         clock uncertainty           -0.180    38.697    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)       -0.067    38.630    U_cpu_0/U_pc_0/pc_o_reg[13]
  -------------------------------------------------------------------
                         required time                         38.630    
                         arrival time                         -38.114    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        18.888ns  (logic 7.614ns (40.312%)  route 11.274ns (59.688%))
  Logic Levels:           27  (CARRY4=11 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.542ns = ( 39.458 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 19.156 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    21.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    12.663 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    14.368    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.464 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.307    16.771    U_cpu_0/U_stop_0/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.124    16.895 r  U_cpu_0/U_stop_0/warning_i_2/O
                         net (fo=1, routed)           0.556    17.450    U_cpu_0/U_stop_0/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.546 r  U_cpu_0/U_stop_0/clk_BUFG_inst/O
                         net (fo=8194, routed)        1.610    19.156    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/WCLK
    SLICE_X50Y133        RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    20.470 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/O
                         net (fo=1, routed)           0.000    20.470    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/OC
    SLICE_X50Y133        MUXF7 (Prop_muxf7_I1_O)      0.247    20.717 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F7.B/O
                         net (fo=1, routed)           0.000    20.717    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/O0
    SLICE_X50Y133        MUXF8 (Prop_muxf8_I0_O)      0.098    20.815 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F8/O
                         net (fo=1, routed)           1.719    22.535    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.319    22.854 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.854    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.099 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    23.099    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5_n_0
    SLICE_X49Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.203 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           1.817    25.020    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.316    25.336 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=3, routed)           1.362    26.698    U_memram_0/spo[30]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.822 f  U_memram_0/wb_rf_wdata[6]_i_4/O
                         net (fo=2, routed)           0.445    27.267    U_cpu_0/rdata_helper_wb_lb[6]
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    27.391 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2/O
                         net (fo=1, routed)           0.689    28.080    U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2_n_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124    28.204 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_1/O
                         net (fo=3, routed)           0.493    28.697    U_cpu_0/U_reg_ex_mem/D[6]
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.124    28.821 f  U_cpu_0/U_reg_ex_mem/mem_rd2[6]_i_1/O
                         net (fo=2, routed)           0.578    29.399    U_cpu_0/U_reg_id_ex_0/ex_rd2[2]
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124    29.523 r  U_cpu_0/U_reg_id_ex_0/c_o__0_carry__0_i_6/O
                         net (fo=6, routed)           0.550    30.073    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_25_n_1
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    30.747 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.747    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13_n_1
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.861 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.861    U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13_n_1
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.975 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.975    U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13_n_1
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.089 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.089    U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13_n_1
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.203 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.203    U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.425 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_13/O[0]
                         net (fo=1, routed)           0.803    32.228    U_cpu_0/U_reg_id_ex_0/U_alu_0/imm_pos[25]
    SLICE_X32Y40         LUT4 (Prop_lut4_I1_O)        0.299    32.527 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.527    U_cpu_0/U_alu_0/U_alu_sub_0/mem_aluc[24]_i_13_0[1]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.077 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.077    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.390 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__6/O[3]
                         net (fo=3, routed)           0.635    34.025    U_cpu_0/U_reg_id_ex_0/O[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.306    34.331 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16/O
                         net (fo=1, routed)           0.427    34.759    U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16_n_1
    SLICE_X30Y35         LUT4 (Prop_lut4_I3_O)        0.124    34.883 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_15/O
                         net (fo=32, routed)          0.872    35.755    U_cpu_0/U_reg_id_ex_0/U_branch_0/branch_en
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    35.879 r  U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9/O
                         net (fo=1, routed)           0.000    35.879    U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9_n_1
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.429 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.429    U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.543    U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.856 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.502    37.359    U_cpu_0/U_reg_id_ex_0/U_npc_0/npc_o10_in[11]
    SLICE_X27Y32         LUT5 (Prop_lut5_I3_O)        0.306    37.665 r  U_cpu_0/U_reg_id_ex_0/pc_o[11]_i_1/O
                         net (fo=1, routed)           0.379    38.044    U_cpu_0/U_pc_0/D[10]
    SLICE_X27Y32         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.677    39.458    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X27Y32         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[11]/C
                         clock pessimism             -0.579    38.879    
                         clock uncertainty           -0.180    38.699    
    SLICE_X27Y32         FDCE (Setup_fdce_C_D)       -0.081    38.618    U_cpu_0/U_pc_0/pc_o_reg[11]
  -------------------------------------------------------------------
                         required time                         38.618    
                         arrival time                         -38.044    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        18.994ns  (logic 8.184ns (43.087%)  route 10.810ns (56.913%))
  Logic Levels:           32  (CARRY4=16 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns = ( 39.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 19.156 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    21.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    12.663 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    14.368    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.464 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.307    16.771    U_cpu_0/U_stop_0/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.124    16.895 r  U_cpu_0/U_stop_0/warning_i_2/O
                         net (fo=1, routed)           0.556    17.450    U_cpu_0/U_stop_0/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.546 r  U_cpu_0/U_stop_0/clk_BUFG_inst/O
                         net (fo=8194, routed)        1.610    19.156    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/WCLK
    SLICE_X50Y133        RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    20.470 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/O
                         net (fo=1, routed)           0.000    20.470    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/OC
    SLICE_X50Y133        MUXF7 (Prop_muxf7_I1_O)      0.247    20.717 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F7.B/O
                         net (fo=1, routed)           0.000    20.717    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/O0
    SLICE_X50Y133        MUXF8 (Prop_muxf8_I0_O)      0.098    20.815 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F8/O
                         net (fo=1, routed)           1.719    22.535    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.319    22.854 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.854    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.099 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    23.099    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5_n_0
    SLICE_X49Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.203 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           1.817    25.020    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.316    25.336 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=3, routed)           1.362    26.698    U_memram_0/spo[30]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.822 f  U_memram_0/wb_rf_wdata[6]_i_4/O
                         net (fo=2, routed)           0.445    27.267    U_cpu_0/rdata_helper_wb_lb[6]
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    27.391 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2/O
                         net (fo=1, routed)           0.689    28.080    U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2_n_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124    28.204 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_1/O
                         net (fo=3, routed)           0.493    28.697    U_cpu_0/U_reg_ex_mem/D[6]
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.124    28.821 f  U_cpu_0/U_reg_ex_mem/mem_rd2[6]_i_1/O
                         net (fo=2, routed)           0.578    29.399    U_cpu_0/U_reg_id_ex_0/ex_rd2[2]
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124    29.523 r  U_cpu_0/U_reg_id_ex_0/c_o__0_carry__0_i_6/O
                         net (fo=6, routed)           0.550    30.073    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_25_n_1
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    30.747 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.747    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13_n_1
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.861 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.861    U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13_n_1
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.975 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.975    U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13_n_1
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.089 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.089    U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13_n_1
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.203 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.203    U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.425 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_13/O[0]
                         net (fo=1, routed)           0.803    32.228    U_cpu_0/U_reg_id_ex_0/U_alu_0/imm_pos[25]
    SLICE_X32Y40         LUT4 (Prop_lut4_I1_O)        0.299    32.527 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.527    U_cpu_0/U_alu_0/U_alu_sub_0/mem_aluc[24]_i_13_0[1]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.077 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.077    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.390 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__6/O[3]
                         net (fo=3, routed)           0.635    34.025    U_cpu_0/U_reg_id_ex_0/O[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.306    34.331 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16/O
                         net (fo=1, routed)           0.427    34.759    U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16_n_1
    SLICE_X30Y35         LUT4 (Prop_lut4_I3_O)        0.124    34.883 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_15/O
                         net (fo=32, routed)          0.872    35.755    U_cpu_0/U_reg_id_ex_0/U_branch_0/branch_en
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    35.879 r  U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9/O
                         net (fo=1, routed)           0.000    35.879    U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9_n_1
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.429 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.429    U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.543    U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.657 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.657    U_cpu_0/U_reg_id_ex_0/pc_o_reg[11]_i_2_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.771 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.771    U_cpu_0/U_reg_id_ex_0/pc_o_reg[15]_i_2_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.885 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.885    U_cpu_0/U_reg_id_ex_0/pc_o_reg[19]_i_2_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.999 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.999    U_cpu_0/U_reg_id_ex_0/pc_o_reg[23]_i_2_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.113 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.113    U_cpu_0/U_reg_id_ex_0/pc_o_reg[27]_i_2_n_1
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.426 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.418    37.845    U_cpu_0/U_reg_id_ex_0/U_npc_0/npc_o10_in[31]
    SLICE_X28Y37         LUT5 (Prop_lut5_I3_O)        0.306    38.151 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_1/O
                         net (fo=1, routed)           0.000    38.151    U_cpu_0/U_pc_0/D[30]
    SLICE_X28Y37         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.680    39.461    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X28Y37         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[31]/C
                         clock pessimism             -0.579    38.882    
                         clock uncertainty           -0.180    38.702    
    SLICE_X28Y37         FDCE (Setup_fdce_C_D)        0.032    38.734    U_cpu_0/U_pc_0/pc_o_reg[31]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                         -38.151    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        18.833ns  (logic 7.650ns (40.621%)  route 11.183ns (59.379%))
  Logic Levels:           28  (CARRY4=12 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.544ns = ( 39.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 19.156 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    21.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    12.663 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    14.368    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.464 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.307    16.771    U_cpu_0/U_stop_0/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.124    16.895 r  U_cpu_0/U_stop_0/warning_i_2/O
                         net (fo=1, routed)           0.556    17.450    U_cpu_0/U_stop_0/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.546 r  U_cpu_0/U_stop_0/clk_BUFG_inst/O
                         net (fo=8194, routed)        1.610    19.156    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/WCLK
    SLICE_X50Y133        RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    20.470 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/O
                         net (fo=1, routed)           0.000    20.470    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/OC
    SLICE_X50Y133        MUXF7 (Prop_muxf7_I1_O)      0.247    20.717 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F7.B/O
                         net (fo=1, routed)           0.000    20.717    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/O0
    SLICE_X50Y133        MUXF8 (Prop_muxf8_I0_O)      0.098    20.815 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F8/O
                         net (fo=1, routed)           1.719    22.535    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.319    22.854 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.854    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.099 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    23.099    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5_n_0
    SLICE_X49Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.203 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           1.817    25.020    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.316    25.336 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=3, routed)           1.362    26.698    U_memram_0/spo[30]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.822 f  U_memram_0/wb_rf_wdata[6]_i_4/O
                         net (fo=2, routed)           0.445    27.267    U_cpu_0/rdata_helper_wb_lb[6]
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    27.391 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2/O
                         net (fo=1, routed)           0.689    28.080    U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2_n_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124    28.204 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_1/O
                         net (fo=3, routed)           0.493    28.697    U_cpu_0/U_reg_ex_mem/D[6]
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.124    28.821 f  U_cpu_0/U_reg_ex_mem/mem_rd2[6]_i_1/O
                         net (fo=2, routed)           0.578    29.399    U_cpu_0/U_reg_id_ex_0/ex_rd2[2]
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124    29.523 r  U_cpu_0/U_reg_id_ex_0/c_o__0_carry__0_i_6/O
                         net (fo=6, routed)           0.550    30.073    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_25_n_1
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    30.747 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.747    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13_n_1
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.861 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.861    U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13_n_1
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.975 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.975    U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13_n_1
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.089 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.089    U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13_n_1
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.203 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.203    U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.425 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_13/O[0]
                         net (fo=1, routed)           0.803    32.228    U_cpu_0/U_reg_id_ex_0/U_alu_0/imm_pos[25]
    SLICE_X32Y40         LUT4 (Prop_lut4_I1_O)        0.299    32.527 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.527    U_cpu_0/U_alu_0/U_alu_sub_0/mem_aluc[24]_i_13_0[1]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.077 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.077    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.390 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__6/O[3]
                         net (fo=3, routed)           0.635    34.025    U_cpu_0/U_reg_id_ex_0/O[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.306    34.331 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16/O
                         net (fo=1, routed)           0.427    34.759    U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16_n_1
    SLICE_X30Y35         LUT4 (Prop_lut4_I3_O)        0.124    34.883 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_15/O
                         net (fo=32, routed)          0.872    35.755    U_cpu_0/U_reg_id_ex_0/U_branch_0/branch_en
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    35.879 r  U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9/O
                         net (fo=1, routed)           0.000    35.879    U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9_n_1
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.429 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.429    U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.543    U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.657 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.657    U_cpu_0/U_reg_id_ex_0/pc_o_reg[11]_i_2_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.896 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.411    37.308    U_cpu_0/U_reg_id_ex_0/U_npc_0/npc_o10_in[14]
    SLICE_X31Y32         LUT5 (Prop_lut5_I3_O)        0.302    37.610 r  U_cpu_0/U_reg_id_ex_0/pc_o[14]_i_1/O
                         net (fo=1, routed)           0.379    37.989    U_cpu_0/U_pc_0/D[13]
    SLICE_X31Y32         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.675    39.456    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X31Y32         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[14]/C
                         clock pessimism             -0.579    38.877    
                         clock uncertainty           -0.180    38.697    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)       -0.081    38.616    U_cpu_0/U_pc_0/pc_o_reg[14]
  -------------------------------------------------------------------
                         required time                         38.616    
                         arrival time                         -37.989    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        18.945ns  (logic 8.202ns (43.294%)  route 10.743ns (56.706%))
  Logic Levels:           32  (CARRY4=16 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns = ( 39.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 19.156 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    21.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    12.663 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    14.368    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.464 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.307    16.771    U_cpu_0/U_stop_0/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.124    16.895 r  U_cpu_0/U_stop_0/warning_i_2/O
                         net (fo=1, routed)           0.556    17.450    U_cpu_0/U_stop_0/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.546 r  U_cpu_0/U_stop_0/clk_BUFG_inst/O
                         net (fo=8194, routed)        1.610    19.156    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/WCLK
    SLICE_X50Y133        RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    20.470 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/O
                         net (fo=1, routed)           0.000    20.470    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/OC
    SLICE_X50Y133        MUXF7 (Prop_muxf7_I1_O)      0.247    20.717 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F7.B/O
                         net (fo=1, routed)           0.000    20.717    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/O0
    SLICE_X50Y133        MUXF8 (Prop_muxf8_I0_O)      0.098    20.815 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F8/O
                         net (fo=1, routed)           1.719    22.535    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.319    22.854 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.854    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.099 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    23.099    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5_n_0
    SLICE_X49Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.203 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           1.817    25.020    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.316    25.336 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=3, routed)           1.362    26.698    U_memram_0/spo[30]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.822 f  U_memram_0/wb_rf_wdata[6]_i_4/O
                         net (fo=2, routed)           0.445    27.267    U_cpu_0/rdata_helper_wb_lb[6]
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    27.391 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2/O
                         net (fo=1, routed)           0.689    28.080    U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2_n_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124    28.204 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_1/O
                         net (fo=3, routed)           0.493    28.697    U_cpu_0/U_reg_ex_mem/D[6]
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.124    28.821 f  U_cpu_0/U_reg_ex_mem/mem_rd2[6]_i_1/O
                         net (fo=2, routed)           0.578    29.399    U_cpu_0/U_reg_id_ex_0/ex_rd2[2]
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124    29.523 r  U_cpu_0/U_reg_id_ex_0/c_o__0_carry__0_i_6/O
                         net (fo=6, routed)           0.550    30.073    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_25_n_1
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    30.747 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.747    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13_n_1
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.861 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.861    U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13_n_1
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.975 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.975    U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13_n_1
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.089 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.089    U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13_n_1
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.203 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.203    U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.425 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_13/O[0]
                         net (fo=1, routed)           0.803    32.228    U_cpu_0/U_reg_id_ex_0/U_alu_0/imm_pos[25]
    SLICE_X32Y40         LUT4 (Prop_lut4_I1_O)        0.299    32.527 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.527    U_cpu_0/U_alu_0/U_alu_sub_0/mem_aluc[24]_i_13_0[1]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.077 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.077    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.390 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__6/O[3]
                         net (fo=3, routed)           0.635    34.025    U_cpu_0/U_reg_id_ex_0/O[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.306    34.331 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16/O
                         net (fo=1, routed)           0.427    34.759    U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16_n_1
    SLICE_X30Y35         LUT4 (Prop_lut4_I3_O)        0.124    34.883 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_15/O
                         net (fo=32, routed)          0.872    35.755    U_cpu_0/U_reg_id_ex_0/U_branch_0/branch_en
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    35.879 r  U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9/O
                         net (fo=1, routed)           0.000    35.879    U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9_n_1
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.429 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.429    U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.543    U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.657 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.657    U_cpu_0/U_reg_id_ex_0/pc_o_reg[11]_i_2_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.771 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.771    U_cpu_0/U_reg_id_ex_0/pc_o_reg[15]_i_2_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.885 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.885    U_cpu_0/U_reg_id_ex_0/pc_o_reg[19]_i_2_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.999 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.999    U_cpu_0/U_reg_id_ex_0/pc_o_reg[23]_i_2_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.113 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.113    U_cpu_0/U_reg_id_ex_0/pc_o_reg[27]_i_2_n_1
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.447 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.351    37.798    U_cpu_0/U_reg_id_ex_0/U_npc_0/npc_o10_in[29]
    SLICE_X28Y37         LUT5 (Prop_lut5_I3_O)        0.303    38.101 r  U_cpu_0/U_reg_id_ex_0/pc_o[29]_i_1/O
                         net (fo=1, routed)           0.000    38.101    U_cpu_0/U_pc_0/D[28]
    SLICE_X28Y37         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.680    39.461    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X28Y37         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[29]/C
                         clock pessimism             -0.579    38.882    
                         clock uncertainty           -0.180    38.702    
    SLICE_X28Y37         FDCE (Setup_fdce_C_D)        0.031    38.733    U_cpu_0/U_pc_0/pc_o_reg[29]
  -------------------------------------------------------------------
                         required time                         38.733    
                         arrival time                         -38.101    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        18.832ns  (logic 7.516ns (39.912%)  route 11.316ns (60.088%))
  Logic Levels:           27  (CARRY4=11 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.544ns = ( 39.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 19.156 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    21.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    12.663 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    14.368    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.464 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.307    16.771    U_cpu_0/U_stop_0/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.124    16.895 r  U_cpu_0/U_stop_0/warning_i_2/O
                         net (fo=1, routed)           0.556    17.450    U_cpu_0/U_stop_0/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.546 r  U_cpu_0/U_stop_0/clk_BUFG_inst/O
                         net (fo=8194, routed)        1.610    19.156    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/WCLK
    SLICE_X50Y133        RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    20.470 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/O
                         net (fo=1, routed)           0.000    20.470    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/OC
    SLICE_X50Y133        MUXF7 (Prop_muxf7_I1_O)      0.247    20.717 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F7.B/O
                         net (fo=1, routed)           0.000    20.717    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/O0
    SLICE_X50Y133        MUXF8 (Prop_muxf8_I0_O)      0.098    20.815 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F8/O
                         net (fo=1, routed)           1.719    22.535    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.319    22.854 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.854    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.099 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    23.099    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5_n_0
    SLICE_X49Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.203 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           1.817    25.020    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.316    25.336 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=3, routed)           1.362    26.698    U_memram_0/spo[30]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.822 f  U_memram_0/wb_rf_wdata[6]_i_4/O
                         net (fo=2, routed)           0.445    27.267    U_cpu_0/rdata_helper_wb_lb[6]
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    27.391 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2/O
                         net (fo=1, routed)           0.689    28.080    U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2_n_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124    28.204 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_1/O
                         net (fo=3, routed)           0.493    28.697    U_cpu_0/U_reg_ex_mem/D[6]
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.124    28.821 f  U_cpu_0/U_reg_ex_mem/mem_rd2[6]_i_1/O
                         net (fo=2, routed)           0.578    29.399    U_cpu_0/U_reg_id_ex_0/ex_rd2[2]
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124    29.523 r  U_cpu_0/U_reg_id_ex_0/c_o__0_carry__0_i_6/O
                         net (fo=6, routed)           0.550    30.073    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_25_n_1
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    30.747 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.747    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13_n_1
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.861 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.861    U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13_n_1
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.975 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.975    U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13_n_1
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.089 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.089    U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13_n_1
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.203 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.203    U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.425 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_13/O[0]
                         net (fo=1, routed)           0.803    32.228    U_cpu_0/U_reg_id_ex_0/U_alu_0/imm_pos[25]
    SLICE_X32Y40         LUT4 (Prop_lut4_I1_O)        0.299    32.527 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.527    U_cpu_0/U_alu_0/U_alu_sub_0/mem_aluc[24]_i_13_0[1]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.077 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.077    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.390 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__6/O[3]
                         net (fo=3, routed)           0.635    34.025    U_cpu_0/U_reg_id_ex_0/O[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.306    34.331 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16/O
                         net (fo=1, routed)           0.427    34.759    U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16_n_1
    SLICE_X30Y35         LUT4 (Prop_lut4_I3_O)        0.124    34.883 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_15/O
                         net (fo=32, routed)          0.872    35.755    U_cpu_0/U_reg_id_ex_0/U_branch_0/branch_en
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    35.879 r  U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9/O
                         net (fo=1, routed)           0.000    35.879    U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9_n_1
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.429 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.429    U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.543    U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.765 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.453    37.218    U_cpu_0/U_reg_id_ex_0/U_npc_0/npc_o10_in[8]
    SLICE_X27Y31         LUT5 (Prop_lut5_I3_O)        0.299    37.517 r  U_cpu_0/U_reg_id_ex_0/pc_o[8]_i_1/O
                         net (fo=1, routed)           0.471    37.988    U_cpu_0/U_pc_0/D[7]
    SLICE_X27Y31         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.675    39.456    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X27Y31         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[8]/C
                         clock pessimism             -0.579    38.877    
                         clock uncertainty           -0.180    38.697    
    SLICE_X27Y31         FDCE (Setup_fdce_C_D)       -0.047    38.650    U_cpu_0/U_pc_0/pc_o_reg[8]
  -------------------------------------------------------------------
                         required time                         38.650    
                         arrival time                         -37.988    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        18.907ns  (logic 8.086ns (42.767%)  route 10.821ns (57.233%))
  Logic Levels:           32  (CARRY4=16 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns = ( 39.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 19.156 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    21.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    12.663 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    14.368    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.464 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.307    16.771    U_cpu_0/U_stop_0/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.124    16.895 r  U_cpu_0/U_stop_0/warning_i_2/O
                         net (fo=1, routed)           0.556    17.450    U_cpu_0/U_stop_0/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.546 r  U_cpu_0/U_stop_0/clk_BUFG_inst/O
                         net (fo=8194, routed)        1.610    19.156    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/WCLK
    SLICE_X50Y133        RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    20.470 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/O
                         net (fo=1, routed)           0.000    20.470    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/OC
    SLICE_X50Y133        MUXF7 (Prop_muxf7_I1_O)      0.247    20.717 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F7.B/O
                         net (fo=1, routed)           0.000    20.717    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/O0
    SLICE_X50Y133        MUXF8 (Prop_muxf8_I0_O)      0.098    20.815 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F8/O
                         net (fo=1, routed)           1.719    22.535    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.319    22.854 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.854    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.099 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    23.099    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5_n_0
    SLICE_X49Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.203 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           1.817    25.020    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.316    25.336 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=3, routed)           1.362    26.698    U_memram_0/spo[30]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.822 f  U_memram_0/wb_rf_wdata[6]_i_4/O
                         net (fo=2, routed)           0.445    27.267    U_cpu_0/rdata_helper_wb_lb[6]
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    27.391 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2/O
                         net (fo=1, routed)           0.689    28.080    U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2_n_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124    28.204 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_1/O
                         net (fo=3, routed)           0.493    28.697    U_cpu_0/U_reg_ex_mem/D[6]
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.124    28.821 f  U_cpu_0/U_reg_ex_mem/mem_rd2[6]_i_1/O
                         net (fo=2, routed)           0.578    29.399    U_cpu_0/U_reg_id_ex_0/ex_rd2[2]
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124    29.523 r  U_cpu_0/U_reg_id_ex_0/c_o__0_carry__0_i_6/O
                         net (fo=6, routed)           0.550    30.073    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_25_n_1
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    30.747 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.747    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13_n_1
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.861 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.861    U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13_n_1
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.975 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.975    U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13_n_1
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.089 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.089    U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13_n_1
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.203 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.203    U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.425 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_13/O[0]
                         net (fo=1, routed)           0.803    32.228    U_cpu_0/U_reg_id_ex_0/U_alu_0/imm_pos[25]
    SLICE_X32Y40         LUT4 (Prop_lut4_I1_O)        0.299    32.527 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.527    U_cpu_0/U_alu_0/U_alu_sub_0/mem_aluc[24]_i_13_0[1]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.077 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.077    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.390 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__6/O[3]
                         net (fo=3, routed)           0.635    34.025    U_cpu_0/U_reg_id_ex_0/O[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.306    34.331 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16/O
                         net (fo=1, routed)           0.427    34.759    U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16_n_1
    SLICE_X30Y35         LUT4 (Prop_lut4_I3_O)        0.124    34.883 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_15/O
                         net (fo=32, routed)          0.872    35.755    U_cpu_0/U_reg_id_ex_0/U_branch_0/branch_en
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    35.879 r  U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9/O
                         net (fo=1, routed)           0.000    35.879    U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9_n_1
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.429 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.429    U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.543    U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.657 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.657    U_cpu_0/U_reg_id_ex_0/pc_o_reg[11]_i_2_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.771 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.771    U_cpu_0/U_reg_id_ex_0/pc_o_reg[15]_i_2_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.885 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.885    U_cpu_0/U_reg_id_ex_0/pc_o_reg[19]_i_2_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.999 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.999    U_cpu_0/U_reg_id_ex_0/pc_o_reg[23]_i_2_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.113 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.113    U_cpu_0/U_reg_id_ex_0/pc_o_reg[27]_i_2_n_1
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.335 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.430    37.765    U_cpu_0/U_reg_id_ex_0/U_npc_0/npc_o10_in[28]
    SLICE_X28Y37         LUT5 (Prop_lut5_I3_O)        0.299    38.064 r  U_cpu_0/U_reg_id_ex_0/pc_o[28]_i_1/O
                         net (fo=1, routed)           0.000    38.064    U_cpu_0/U_pc_0/D[27]
    SLICE_X28Y37         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.680    39.461    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X28Y37         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[28]/C
                         clock pessimism             -0.579    38.882    
                         clock uncertainty           -0.180    38.702    
    SLICE_X28Y37         FDCE (Setup_fdce_C_D)        0.029    38.731    U_cpu_0/U_pc_0/pc_o_reg[28]
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                         -38.064    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        18.910ns  (logic 8.070ns (42.677%)  route 10.840ns (57.323%))
  Logic Levels:           31  (CARRY4=15 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns = ( 39.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 19.156 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    21.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    12.663 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    14.368    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.464 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.307    16.771    U_cpu_0/U_stop_0/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.124    16.895 r  U_cpu_0/U_stop_0/warning_i_2/O
                         net (fo=1, routed)           0.556    17.450    U_cpu_0/U_stop_0/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.546 r  U_cpu_0/U_stop_0/clk_BUFG_inst/O
                         net (fo=8194, routed)        1.610    19.156    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/WCLK
    SLICE_X50Y133        RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    20.470 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/O
                         net (fo=1, routed)           0.000    20.470    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/OC
    SLICE_X50Y133        MUXF7 (Prop_muxf7_I1_O)      0.247    20.717 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F7.B/O
                         net (fo=1, routed)           0.000    20.717    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/O0
    SLICE_X50Y133        MUXF8 (Prop_muxf8_I0_O)      0.098    20.815 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F8/O
                         net (fo=1, routed)           1.719    22.535    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.319    22.854 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.854    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.099 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    23.099    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5_n_0
    SLICE_X49Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.203 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           1.817    25.020    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.316    25.336 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=3, routed)           1.362    26.698    U_memram_0/spo[30]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.822 f  U_memram_0/wb_rf_wdata[6]_i_4/O
                         net (fo=2, routed)           0.445    27.267    U_cpu_0/rdata_helper_wb_lb[6]
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    27.391 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2/O
                         net (fo=1, routed)           0.689    28.080    U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2_n_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124    28.204 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_1/O
                         net (fo=3, routed)           0.493    28.697    U_cpu_0/U_reg_ex_mem/D[6]
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.124    28.821 f  U_cpu_0/U_reg_ex_mem/mem_rd2[6]_i_1/O
                         net (fo=2, routed)           0.578    29.399    U_cpu_0/U_reg_id_ex_0/ex_rd2[2]
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124    29.523 r  U_cpu_0/U_reg_id_ex_0/c_o__0_carry__0_i_6/O
                         net (fo=6, routed)           0.550    30.073    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_25_n_1
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    30.747 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.747    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13_n_1
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.861 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.861    U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13_n_1
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.975 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.975    U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13_n_1
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.089 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.089    U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13_n_1
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.203 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.203    U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.425 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_13/O[0]
                         net (fo=1, routed)           0.803    32.228    U_cpu_0/U_reg_id_ex_0/U_alu_0/imm_pos[25]
    SLICE_X32Y40         LUT4 (Prop_lut4_I1_O)        0.299    32.527 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.527    U_cpu_0/U_alu_0/U_alu_sub_0/mem_aluc[24]_i_13_0[1]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.077 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.077    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.390 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__6/O[3]
                         net (fo=3, routed)           0.635    34.025    U_cpu_0/U_reg_id_ex_0/O[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.306    34.331 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16/O
                         net (fo=1, routed)           0.427    34.759    U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16_n_1
    SLICE_X30Y35         LUT4 (Prop_lut4_I3_O)        0.124    34.883 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_15/O
                         net (fo=32, routed)          0.872    35.755    U_cpu_0/U_reg_id_ex_0/U_branch_0/branch_en
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    35.879 r  U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9/O
                         net (fo=1, routed)           0.000    35.879    U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9_n_1
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.429 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.429    U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.543    U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.657 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.657    U_cpu_0/U_reg_id_ex_0/pc_o_reg[11]_i_2_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.771 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.771    U_cpu_0/U_reg_id_ex_0/pc_o_reg[15]_i_2_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.885 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.885    U_cpu_0/U_reg_id_ex_0/pc_o_reg[19]_i_2_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.999 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.999    U_cpu_0/U_reg_id_ex_0/pc_o_reg[23]_i_2_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.312 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.448    37.760    U_cpu_0/U_reg_id_ex_0/U_npc_0/npc_o10_in[27]
    SLICE_X27Y35         LUT5 (Prop_lut5_I3_O)        0.306    38.066 r  U_cpu_0/U_reg_id_ex_0/pc_o[27]_i_1/O
                         net (fo=1, routed)           0.000    38.066    U_cpu_0/U_pc_0/D[26]
    SLICE_X27Y35         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.680    39.461    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X27Y35         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[27]/C
                         clock pessimism             -0.579    38.882    
                         clock uncertainty           -0.180    38.702    
    SLICE_X27Y35         FDCE (Setup_fdce_C_D)        0.032    38.734    U_cpu_0/U_pc_0/pc_o_reg[27]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                         -38.066    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        18.850ns  (logic 7.956ns (42.207%)  route 10.894ns (57.793%))
  Logic Levels:           30  (CARRY4=14 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns = ( 39.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 19.156 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    21.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    12.663 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    14.368    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.464 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.307    16.771    U_cpu_0/U_stop_0/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.124    16.895 r  U_cpu_0/U_stop_0/warning_i_2/O
                         net (fo=1, routed)           0.556    17.450    U_cpu_0/U_stop_0/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.546 r  U_cpu_0/U_stop_0/clk_BUFG_inst/O
                         net (fo=8194, routed)        1.610    19.156    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/WCLK
    SLICE_X50Y133        RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    20.470 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/O
                         net (fo=1, routed)           0.000    20.470    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/OC
    SLICE_X50Y133        MUXF7 (Prop_muxf7_I1_O)      0.247    20.717 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F7.B/O
                         net (fo=1, routed)           0.000    20.717    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/O0
    SLICE_X50Y133        MUXF8 (Prop_muxf8_I0_O)      0.098    20.815 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F8/O
                         net (fo=1, routed)           1.719    22.535    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.319    22.854 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.854    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.099 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    23.099    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5_n_0
    SLICE_X49Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.203 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           1.817    25.020    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.316    25.336 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=3, routed)           1.362    26.698    U_memram_0/spo[30]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.822 f  U_memram_0/wb_rf_wdata[6]_i_4/O
                         net (fo=2, routed)           0.445    27.267    U_cpu_0/rdata_helper_wb_lb[6]
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    27.391 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2/O
                         net (fo=1, routed)           0.689    28.080    U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2_n_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124    28.204 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_1/O
                         net (fo=3, routed)           0.493    28.697    U_cpu_0/U_reg_ex_mem/D[6]
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.124    28.821 f  U_cpu_0/U_reg_ex_mem/mem_rd2[6]_i_1/O
                         net (fo=2, routed)           0.578    29.399    U_cpu_0/U_reg_id_ex_0/ex_rd2[2]
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124    29.523 r  U_cpu_0/U_reg_id_ex_0/c_o__0_carry__0_i_6/O
                         net (fo=6, routed)           0.550    30.073    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_25_n_1
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    30.747 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.747    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13_n_1
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.861 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.861    U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13_n_1
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.975 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.975    U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13_n_1
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.089 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.089    U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13_n_1
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.203 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.203    U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.425 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_13/O[0]
                         net (fo=1, routed)           0.803    32.228    U_cpu_0/U_reg_id_ex_0/U_alu_0/imm_pos[25]
    SLICE_X32Y40         LUT4 (Prop_lut4_I1_O)        0.299    32.527 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.527    U_cpu_0/U_alu_0/U_alu_sub_0/mem_aluc[24]_i_13_0[1]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.077 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.077    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.390 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__6/O[3]
                         net (fo=3, routed)           0.635    34.025    U_cpu_0/U_reg_id_ex_0/O[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.306    34.331 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16/O
                         net (fo=1, routed)           0.427    34.759    U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16_n_1
    SLICE_X30Y35         LUT4 (Prop_lut4_I3_O)        0.124    34.883 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_15/O
                         net (fo=32, routed)          0.872    35.755    U_cpu_0/U_reg_id_ex_0/U_branch_0/branch_en
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    35.879 r  U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9/O
                         net (fo=1, routed)           0.000    35.879    U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9_n_1
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.429 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.429    U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.543    U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.657 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.657    U_cpu_0/U_reg_id_ex_0/pc_o_reg[11]_i_2_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.771 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.771    U_cpu_0/U_reg_id_ex_0/pc_o_reg[15]_i_2_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.885 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.885    U_cpu_0/U_reg_id_ex_0/pc_o_reg[19]_i_2_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.198 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.502    37.701    U_cpu_0/U_reg_id_ex_0/U_npc_0/npc_o10_in[23]
    SLICE_X27Y35         LUT5 (Prop_lut5_I3_O)        0.306    38.007 r  U_cpu_0/U_reg_id_ex_0/pc_o[23]_i_1/O
                         net (fo=1, routed)           0.000    38.007    U_cpu_0/U_pc_0/D[22]
    SLICE_X27Y35         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.680    39.461    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X27Y35         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[23]/C
                         clock pessimism             -0.579    38.882    
                         clock uncertainty           -0.180    38.702    
    SLICE_X27Y35         FDCE (Setup_fdce_C_D)        0.031    38.733    U_cpu_0/U_pc_0/pc_o_reg[23]
  -------------------------------------------------------------------
                         required time                         38.733    
                         arrival time                         -38.007    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk fall@20.000ns)
  Data Path Delay:        18.848ns  (logic 8.106ns (43.006%)  route 10.742ns (56.994%))
  Logic Levels:           32  (CARRY4=16 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns = ( 39.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 19.156 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    21.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    12.663 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    14.368    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.464 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.307    16.771    U_cpu_0/U_stop_0/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.124    16.895 r  U_cpu_0/U_stop_0/warning_i_2/O
                         net (fo=1, routed)           0.556    17.450    U_cpu_0/U_stop_0/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.546 r  U_cpu_0/U_stop_0/clk_BUFG_inst/O
                         net (fo=8194, routed)        1.610    19.156    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/WCLK
    SLICE_X50Y133        RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    20.470 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/RAMS64E_C/O
                         net (fo=1, routed)           0.000    20.470    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/OC
    SLICE_X50Y133        MUXF7 (Prop_muxf7_I1_O)      0.247    20.717 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F7.B/O
                         net (fo=1, routed)           0.000    20.717    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/O0
    SLICE_X50Y133        MUXF8 (Prop_muxf8_I0_O)      0.098    20.815 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30/F8/O
                         net (fo=1, routed)           1.719    22.535    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_30_30_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.319    22.854 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    22.854    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_14_n_0
    SLICE_X49Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.099 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    23.099    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_5_n_0
    SLICE_X49Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.203 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           1.817    25.020    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.316    25.336 f  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=3, routed)           1.362    26.698    U_memram_0/spo[30]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.822 f  U_memram_0/wb_rf_wdata[6]_i_4/O
                         net (fo=2, routed)           0.445    27.267    U_cpu_0/rdata_helper_wb_lb[6]
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124    27.391 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2/O
                         net (fo=1, routed)           0.689    28.080    U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_2_n_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124    28.204 f  U_cpu_0/p_0_out_inferred__0/wb_rf_wdata[6]_i_1/O
                         net (fo=3, routed)           0.493    28.697    U_cpu_0/U_reg_ex_mem/D[6]
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.124    28.821 f  U_cpu_0/U_reg_ex_mem/mem_rd2[6]_i_1/O
                         net (fo=2, routed)           0.578    29.399    U_cpu_0/U_reg_id_ex_0/ex_rd2[2]
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124    29.523 r  U_cpu_0/U_reg_id_ex_0/c_o__0_carry__0_i_6/O
                         net (fo=6, routed)           0.550    30.073    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_25_n_1
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    30.747 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.747    U_cpu_0/U_reg_id_ex_0/c_o_carry__0_i_13_n_1
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.861 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.861    U_cpu_0/U_reg_id_ex_0/c_o_carry__1_i_13_n_1
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.975 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.975    U_cpu_0/U_reg_id_ex_0/c_o_carry__2_i_13_n_1
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.089 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.089    U_cpu_0/U_reg_id_ex_0/c_o_carry__3_i_13_n_1
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.203 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.203    U_cpu_0/U_reg_id_ex_0/c_o_carry__4_i_13_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.425 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_13/O[0]
                         net (fo=1, routed)           0.803    32.228    U_cpu_0/U_reg_id_ex_0/U_alu_0/imm_pos[25]
    SLICE_X32Y40         LUT4 (Prop_lut4_I1_O)        0.299    32.527 r  U_cpu_0/U_reg_id_ex_0/c_o_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.527    U_cpu_0/U_alu_0/U_alu_sub_0/mem_aluc[24]_i_13_0[1]
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.077 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.077    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5_n_1
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.390 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__6/O[3]
                         net (fo=3, routed)           0.635    34.025    U_cpu_0/U_reg_id_ex_0/O[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.306    34.331 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16/O
                         net (fo=1, routed)           0.427    34.759    U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_16_n_1
    SLICE_X30Y35         LUT4 (Prop_lut4_I3_O)        0.124    34.883 r  U_cpu_0/U_reg_id_ex_0/pc_o[31]_i_15/O
                         net (fo=32, routed)          0.872    35.755    U_cpu_0/U_reg_id_ex_0/U_branch_0/branch_en
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    35.879 r  U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9/O
                         net (fo=1, routed)           0.000    35.879    U_cpu_0/U_reg_id_ex_0/pc_o[3]_i_9_n_1
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.429 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.429    U_cpu_0/U_reg_id_ex_0/pc_o_reg[3]_i_2_n_1
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.543    U_cpu_0/U_reg_id_ex_0/pc_o_reg[7]_i_2_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.657 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.657    U_cpu_0/U_reg_id_ex_0/pc_o_reg[11]_i_2_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.771 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.771    U_cpu_0/U_reg_id_ex_0/pc_o_reg[15]_i_2_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.885 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.885    U_cpu_0/U_reg_id_ex_0/pc_o_reg[19]_i_2_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.999 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.999    U_cpu_0/U_reg_id_ex_0/pc_o_reg[23]_i_2_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.113 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.113    U_cpu_0/U_reg_id_ex_0/pc_o_reg[27]_i_2_n_1
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.352 r  U_cpu_0/U_reg_id_ex_0/pc_o_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.351    37.703    U_cpu_0/U_reg_id_ex_0/U_npc_0/npc_o10_in[30]
    SLICE_X28Y37         LUT5 (Prop_lut5_I3_O)        0.302    38.005 r  U_cpu_0/U_reg_id_ex_0/pc_o[30]_i_1/O
                         net (fo=1, routed)           0.000    38.005    U_cpu_0/U_pc_0/D[29]
    SLICE_X28Y37         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.680    39.461    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X28Y37         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[30]/C
                         clock pessimism             -0.579    38.882    
                         clock uncertainty           -0.180    38.702    
    SLICE_X28Y37         FDCE (Setup_fdce_C_D)        0.031    38.733    U_cpu_0/U_pc_0/pc_o_reg[30]
  -------------------------------------------------------------------
                         required time                         38.733    
                         arrival time                         -38.005    
  -------------------------------------------------------------------
                         slack                                  0.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_ex_mem/mem_pc4_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.346ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.634     0.346    U_cpu_0/U_reg_id_ex_0/clk_cpu_BUFG
    SLICE_X21Y34         FDCE                                         r  U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDCE (Prop_fdce_C_Q)         0.141     0.487 r  U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[28]/Q
                         net (fo=1, routed)           0.056     0.543    U_cpu_0/U_reg_ex_mem/mem_pc4_reg[31]_0[28]
    SLICE_X21Y34         FDCE                                         r  U_cpu_0/U_reg_ex_mem/mem_pc4_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.908     0.749    U_cpu_0/U_reg_ex_mem/clk_cpu_BUFG
    SLICE_X21Y34         FDCE                                         r  U_cpu_0/U_reg_ex_mem/mem_pc4_reg[28]/C
                         clock pessimism             -0.403     0.346    
    SLICE_X21Y34         FDCE (Hold_fdce_C_D)         0.076     0.422    U_cpu_0/U_reg_ex_mem/mem_pc4_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.422    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_ex_mem/mem_pc4_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.350ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.638     0.350    U_cpu_0/U_reg_id_ex_0/clk_cpu_BUFG
    SLICE_X21Y44         FDCE                                         r  U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.141     0.491 r  U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[31]/Q
                         net (fo=1, routed)           0.056     0.547    U_cpu_0/U_reg_ex_mem/mem_pc4_reg[31]_0[31]
    SLICE_X21Y44         FDCE                                         r  U_cpu_0/U_reg_ex_mem/mem_pc4_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.914     0.755    U_cpu_0/U_reg_ex_mem/clk_cpu_BUFG
    SLICE_X21Y44         FDCE                                         r  U_cpu_0/U_reg_ex_mem/mem_pc4_reg[31]/C
                         clock pessimism             -0.405     0.350    
    SLICE_X21Y44         FDCE (Hold_fdce_C_D)         0.075     0.425    U_cpu_0/U_reg_ex_mem/mem_pc4_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_ex_mem/mem_pc4_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.630     0.342    U_cpu_0/U_reg_id_ex_0/clk_cpu_BUFG
    SLICE_X36Y33         FDCE                                         r  U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.483 r  U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[19]/Q
                         net (fo=1, routed)           0.058     0.541    U_cpu_0/U_reg_ex_mem/mem_pc4_reg[31]_0[19]
    SLICE_X36Y33         FDCE                                         r  U_cpu_0/U_reg_ex_mem/mem_pc4_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.902     0.743    U_cpu_0/U_reg_ex_mem/clk_cpu_BUFG
    SLICE_X36Y33         FDCE                                         r  U_cpu_0/U_reg_ex_mem/mem_pc4_reg[19]/C
                         clock pessimism             -0.401     0.342    
    SLICE_X36Y33         FDCE (Hold_fdce_C_D)         0.071     0.413    U_cpu_0/U_reg_ex_mem/mem_pc4_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.413    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_ex_mem/mem_pc4_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    0.336ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.624     0.336    U_cpu_0/U_reg_id_ex_0/clk_cpu_BUFG
    SLICE_X32Y26         FDCE                                         r  U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.141     0.477 r  U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[8]/Q
                         net (fo=1, routed)           0.058     0.535    U_cpu_0/U_reg_ex_mem/mem_pc4_reg[31]_0[8]
    SLICE_X32Y26         FDCE                                         r  U_cpu_0/U_reg_ex_mem/mem_pc4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.895     0.736    U_cpu_0/U_reg_ex_mem/clk_cpu_BUFG
    SLICE_X32Y26         FDCE                                         r  U_cpu_0/U_reg_ex_mem/mem_pc4_reg[8]/C
                         clock pessimism             -0.400     0.336    
    SLICE_X32Y26         FDCE (Hold_fdce_C_D)         0.071     0.407    U_cpu_0/U_reg_ex_mem/mem_pc4_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_ex_mem/mem_pc4_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.345ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.633     0.345    U_cpu_0/U_reg_id_ex_0/clk_cpu_BUFG
    SLICE_X22Y33         FDCE                                         r  U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDCE (Prop_fdce_C_Q)         0.141     0.486 r  U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[20]/Q
                         net (fo=1, routed)           0.065     0.551    U_cpu_0/U_reg_ex_mem/mem_pc4_reg[31]_0[20]
    SLICE_X22Y33         FDCE                                         r  U_cpu_0/U_reg_ex_mem/mem_pc4_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.907     0.748    U_cpu_0/U_reg_ex_mem/clk_cpu_BUFG
    SLICE_X22Y33         FDCE                                         r  U_cpu_0/U_reg_ex_mem/mem_pc4_reg[20]/C
                         clock pessimism             -0.403     0.345    
    SLICE_X22Y33         FDCE (Hold_fdce_C_D)         0.075     0.420    U_cpu_0/U_reg_ex_mem/mem_pc4_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.420    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_cpu_0/U_reg_id_ex_0/ex_wd_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_ex_mem/mem_wd_sel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    0.341ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.629     0.341    U_cpu_0/U_reg_id_ex_0/clk_cpu_BUFG
    SLICE_X36Y32         FDCE                                         r  U_cpu_0/U_reg_id_ex_0/ex_wd_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141     0.482 r  U_cpu_0/U_reg_id_ex_0/ex_wd_sel_reg[0]/Q
                         net (fo=1, routed)           0.065     0.547    U_cpu_0/U_reg_ex_mem/mem_wd_sel_reg[2]_0[0]
    SLICE_X36Y32         FDCE                                         r  U_cpu_0/U_reg_ex_mem/mem_wd_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.901     0.742    U_cpu_0/U_reg_ex_mem/clk_cpu_BUFG
    SLICE_X36Y32         FDCE                                         r  U_cpu_0/U_reg_ex_mem/mem_wd_sel_reg[0]/C
                         clock pessimism             -0.401     0.341    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.075     0.416    U_cpu_0/U_reg_ex_mem/mem_wd_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_ex_mem/mem_pc4_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    0.336ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.624     0.336    U_cpu_0/U_reg_id_ex_0/clk_cpu_BUFG
    SLICE_X32Y26         FDCE                                         r  U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.141     0.477 r  U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[7]/Q
                         net (fo=1, routed)           0.065     0.542    U_cpu_0/U_reg_ex_mem/mem_pc4_reg[31]_0[7]
    SLICE_X32Y26         FDCE                                         r  U_cpu_0/U_reg_ex_mem/mem_pc4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.895     0.736    U_cpu_0/U_reg_ex_mem/clk_cpu_BUFG
    SLICE_X32Y26         FDCE                                         r  U_cpu_0/U_reg_ex_mem/mem_pc4_reg[7]/C
                         clock pessimism             -0.400     0.336    
    SLICE_X32Y26         FDCE (Hold_fdce_C_D)         0.075     0.411    U_cpu_0/U_reg_ex_mem/mem_pc4_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_ex_mem/mem_pc4_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.733%)  route 0.117ns (45.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.346ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.634     0.346    U_cpu_0/U_reg_id_ex_0/clk_cpu_BUFG
    SLICE_X23Y35         FDCE                                         r  U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDCE (Prop_fdce_C_Q)         0.141     0.487 r  U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[25]/Q
                         net (fo=1, routed)           0.117     0.604    U_cpu_0/U_reg_ex_mem/mem_pc4_reg[31]_0[25]
    SLICE_X24Y35         FDCE                                         r  U_cpu_0/U_reg_ex_mem/mem_pc4_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.908     0.749    U_cpu_0/U_reg_ex_mem/clk_cpu_BUFG
    SLICE_X24Y35         FDCE                                         r  U_cpu_0/U_reg_ex_mem/mem_pc4_reg[25]/C
                         clock pessimism             -0.367     0.382    
    SLICE_X24Y35         FDCE (Hold_fdce_C_D)         0.071     0.453    U_cpu_0/U_reg_ex_mem/mem_pc4_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_ex_mem/mem_pc4_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.740ns
    Source Clock Delay      (SCD):    0.339ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.627     0.339    U_cpu_0/U_reg_id_ex_0/clk_cpu_BUFG
    SLICE_X31Y29         FDCE                                         r  U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.141     0.480 r  U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[5]/Q
                         net (fo=1, routed)           0.102     0.582    U_cpu_0/U_reg_ex_mem/mem_pc4_reg[31]_0[5]
    SLICE_X32Y29         FDCE                                         r  U_cpu_0/U_reg_ex_mem/mem_pc4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.899     0.740    U_cpu_0/U_reg_ex_mem/clk_cpu_BUFG
    SLICE_X32Y29         FDCE                                         r  U_cpu_0/U_reg_ex_mem/mem_pc4_reg[5]/C
                         clock pessimism             -0.387     0.353    
    SLICE_X32Y29         FDCE (Hold_fdce_C_D)         0.066     0.419    U_cpu_0/U_reg_ex_mem/mem_pc4_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.419    
                         arrival time                           0.582    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_cpu_0/U_reg_if_id_0/id_pc4_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.337ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.625     0.337    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X26Y26         FDPE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDPE (Prop_fdpe_C_Q)         0.141     0.478 r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[1]_P/Q
                         net (fo=1, routed)           0.086     0.564    U_cpu_0/U_reg_if_id_0/id_pc4_reg[1]_P_n_1
    SLICE_X27Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.609 r  U_cpu_0/U_reg_if_id_0/ex_pc4[1]_i_1/O
                         net (fo=1, routed)           0.000     0.609    U_cpu_0/U_reg_id_ex_0/id_pc4[1]
    SLICE_X27Y26         FDCE                                         r  U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.898     0.739    U_cpu_0/U_reg_id_ex_0/clk_cpu_BUFG
    SLICE_X27Y26         FDCE                                         r  U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[1]/C
                         clock pessimism             -0.389     0.350    
    SLICE_X27Y26         FDCE (Hold_fdce_C_D)         0.091     0.441    U_cpu_0/U_reg_id_ex_0/ex_pc4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.441    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   U_cpu_0/U_stop_0/clk_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3   U_cpuclk_0/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   clk_cpu_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X13Y25    U_cpu_0/U_rf_0/x16_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X24Y40    U_cpu_0/U_rf_0/x16_reg[20]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X14Y44    U_cpu_0/U_rf_0/x16_reg[21]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X19Y45    U_cpu_0/U_rf_0/x16_reg[22]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X14Y44    U_cpu_0/U_rf_0/x16_reg[23]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y38     U_cpu_0/U_rf_0/x16_reg[24]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X12Y79    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X12Y79    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y25    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y25    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y25    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y25    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X84Y74    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_28_28/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y81    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_29_29/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y81    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_29_29/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y81    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_29_29/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X84Y74    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_28_28/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y100   U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_25_25/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y100   U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_25_25/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y67    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_26_26/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y67    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_26_26/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y67    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_26_26/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y67    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_26_26/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X58Y109   U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_24_24/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X58Y109   U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_24_24/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X60Y74    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_22_22/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_cpuclk_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   U_cpuclk_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       32.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.729ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.743ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[31]_C/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.441ns  (logic 2.006ns (31.145%)  route 4.435ns (68.855%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.534ns = ( 39.466 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.296    -3.240    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.116 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.558    -2.558    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.462 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.802    -0.660    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X31Y31         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.204 r  U_cpu_0/U_pc_0/pc_o_reg[12]/Q
                         net (fo=236, routed)         2.225     2.022    U_cpu_0/U_pc_0/pc_o[12]
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     2.547 r  U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1_n_1
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.661 r  U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.661    U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1_n_1
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.775 r  U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.775    U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1_n_1
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.889 r  U_cpu_0/U_pc_0/id_pc4_reg[24]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.889    U_cpu_0/U_pc_0/id_pc4_reg[24]_C_i_1_n_1
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.003 r  U_cpu_0/U_pc_0/id_pc4_reg[28]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.003    U_cpu_0/U_pc_0/id_pc4_reg[28]_C_i_1_n_1
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.242 r  U_cpu_0/U_pc_0/id_pc4_reg[31]_C_i_1/O[2]
                         net (fo=4, routed)           1.369     4.610    U_cpu_0/U_pc_0/pc4_o[30]
    SLICE_X22Y45         LUT2 (Prop_lut2_I1_O)        0.330     4.940 f  U_cpu_0/U_pc_0/id_pc4_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.841     5.781    U_cpu_0/U_reg_if_id_0/id_pc4_reg[31]_C_0
    SLICE_X25Y45         FDCE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[31]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.685    39.466    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X25Y45         FDCE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[31]_C/C
                         clock pessimism             -0.154    39.311    
                         clock uncertainty           -0.180    39.132    
    SLICE_X25Y45         FDCE (Recov_fdce_C_CLR)     -0.607    38.525    U_cpu_0/U_reg_if_id_0/id_pc4_reg[31]_C
  -------------------------------------------------------------------
                         required time                         38.525    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                 32.743    

Slack (MET) :             32.875ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[19]_C/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 1.664ns (26.415%)  route 4.635ns (73.585%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.544ns = ( 39.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.296    -3.240    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.116 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.558    -2.558    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.462 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.802    -0.660    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X31Y31         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.204 r  U_cpu_0/U_pc_0/pc_o_reg[12]/Q
                         net (fo=236, routed)         2.225     2.022    U_cpu_0/U_pc_0/pc_o[12]
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     2.547 r  U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1_n_1
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.661 r  U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.661    U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1_n_1
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.900 r  U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1/O[2]
                         net (fo=4, routed)           1.328     4.228    U_cpu_0/U_pc_0/pc4_o[18]
    SLICE_X36Y33         LUT2 (Prop_lut2_I1_O)        0.330     4.558 f  U_cpu_0/U_pc_0/id_pc4_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           1.082     5.640    U_cpu_0/U_reg_if_id_0/id_pc4_reg[19]_C_0
    SLICE_X37Y33         FDCE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[19]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.675    39.456    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X37Y33         FDCE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[19]_C/C
                         clock pessimism             -0.154    39.301    
                         clock uncertainty           -0.180    39.122    
    SLICE_X37Y33         FDCE (Recov_fdce_C_CLR)     -0.607    38.515    U_cpu_0/U_reg_if_id_0/id_pc4_reg[19]_C
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 32.875    

Slack (MET) :             33.080ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[27]_C/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 1.892ns (31.020%)  route 4.207ns (68.980%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns = ( 39.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.296    -3.240    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.116 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.558    -2.558    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.462 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.802    -0.660    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X31Y31         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.204 r  U_cpu_0/U_pc_0/pc_o_reg[12]/Q
                         net (fo=236, routed)         2.225     2.022    U_cpu_0/U_pc_0/pc_o[12]
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     2.547 r  U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1_n_1
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.661 r  U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.661    U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1_n_1
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.775 r  U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.775    U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1_n_1
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.889 r  U_cpu_0/U_pc_0/id_pc4_reg[24]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.889    U_cpu_0/U_pc_0/id_pc4_reg[24]_C_i_1_n_1
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.128 r  U_cpu_0/U_pc_0/id_pc4_reg[28]_C_i_1/O[2]
                         net (fo=4, routed)           1.382     4.510    U_cpu_0/U_pc_0/pc4_o[26]
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.330     4.840 f  U_cpu_0/U_pc_0/id_pc4_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.600     5.440    U_cpu_0/U_reg_if_id_0/id_pc4_reg[27]_C_0
    SLICE_X18Y34         FDCE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[27]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.680    39.461    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X18Y34         FDCE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[27]_C/C
                         clock pessimism             -0.154    39.306    
                         clock uncertainty           -0.180    39.127    
    SLICE_X18Y34         FDCE (Recov_fdce_C_CLR)     -0.607    38.520    U_cpu_0/U_reg_if_id_0/id_pc4_reg[27]_C
  -------------------------------------------------------------------
                         required time                         38.520    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                 33.080    

Slack (MET) :             33.194ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[26]_C/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 1.988ns (33.208%)  route 3.998ns (66.792%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.538ns = ( 39.462 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.296    -3.240    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.116 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.558    -2.558    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.462 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.802    -0.660    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X31Y31         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.204 r  U_cpu_0/U_pc_0/pc_o_reg[12]/Q
                         net (fo=236, routed)         2.225     2.022    U_cpu_0/U_pc_0/pc_o[12]
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     2.547 r  U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1_n_1
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.661 r  U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.661    U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1_n_1
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.775 r  U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.775    U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1_n_1
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.889 r  U_cpu_0/U_pc_0/id_pc4_reg[24]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.889    U_cpu_0/U_pc_0/id_pc4_reg[24]_C_i_1_n_1
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.223 r  U_cpu_0/U_pc_0/id_pc4_reg[28]_C_i_1/O[1]
                         net (fo=4, routed)           1.177     4.400    U_cpu_0/U_pc_0/pc4_o[25]
    SLICE_X22Y36         LUT2 (Prop_lut2_I1_O)        0.331     4.731 f  U_cpu_0/U_pc_0/id_pc4_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.596     5.327    U_cpu_0/U_reg_if_id_0/id_pc4_reg[26]_C_0
    SLICE_X23Y36         FDCE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[26]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.681    39.462    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X23Y36         FDCE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[26]_C/C
                         clock pessimism             -0.154    39.307    
                         clock uncertainty           -0.180    39.128    
    SLICE_X23Y36         FDCE (Recov_fdce_C_CLR)     -0.607    38.521    U_cpu_0/U_reg_if_id_0/id_pc4_reg[26]_C
  -------------------------------------------------------------------
                         required time                         38.521    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                 33.194    

Slack (MET) :             33.227ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[23]_C/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 1.776ns (29.834%)  route 4.177ns (70.166%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.538ns = ( 39.462 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.296    -3.240    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.116 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.558    -2.558    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.462 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.802    -0.660    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X31Y31         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.204 r  U_cpu_0/U_pc_0/pc_o_reg[12]/Q
                         net (fo=236, routed)         2.225     2.022    U_cpu_0/U_pc_0/pc_o[12]
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     2.547 r  U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1_n_1
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.661 r  U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.661    U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1_n_1
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.775 r  U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.775    U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1_n_1
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.014 r  U_cpu_0/U_pc_0/id_pc4_reg[24]_C_i_1/O[2]
                         net (fo=4, routed)           1.138     4.152    U_cpu_0/U_pc_0/pc4_o[22]
    SLICE_X26Y36         LUT2 (Prop_lut2_I1_O)        0.328     4.480 f  U_cpu_0/U_pc_0/id_pc4_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.813     5.293    U_cpu_0/U_reg_if_id_0/id_pc4_reg[23]_C_0
    SLICE_X26Y37         FDCE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[23]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.681    39.462    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X26Y37         FDCE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[23]_C/C
                         clock pessimism             -0.154    39.307    
                         clock uncertainty           -0.180    39.128    
    SLICE_X26Y37         FDCE (Recov_fdce_C_CLR)     -0.607    38.521    U_cpu_0/U_reg_if_id_0/id_pc4_reg[23]_C
  -------------------------------------------------------------------
                         required time                         38.521    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                 33.227    

Slack (MET) :             33.234ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[31]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 1.978ns (31.906%)  route 4.221ns (68.094%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.533ns = ( 39.467 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.296    -3.240    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.116 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.558    -2.558    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.462 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.802    -0.660    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X31Y31         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.204 r  U_cpu_0/U_pc_0/pc_o_reg[12]/Q
                         net (fo=236, routed)         2.225     2.022    U_cpu_0/U_pc_0/pc_o[12]
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     2.547 r  U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1_n_1
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.661 r  U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.661    U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1_n_1
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.775 r  U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.775    U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1_n_1
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.889 r  U_cpu_0/U_pc_0/id_pc4_reg[24]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.889    U_cpu_0/U_pc_0/id_pc4_reg[24]_C_i_1_n_1
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.003 r  U_cpu_0/U_pc_0/id_pc4_reg[28]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.003    U_cpu_0/U_pc_0/id_pc4_reg[28]_C_i_1_n_1
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.242 f  U_cpu_0/U_pc_0/id_pc4_reg[31]_C_i_1/O[2]
                         net (fo=4, routed)           1.369     4.610    U_cpu_0/U_pc_0/pc4_o[30]
    SLICE_X22Y45         LUT2 (Prop_lut2_I0_O)        0.302     4.912 f  U_cpu_0/U_pc_0/id_pc4_reg[31]_LDC_i_1/O
                         net (fo=2, routed)           0.627     5.540    U_cpu_0/U_reg_if_id_0/id_pc4_reg[31]_P_0
    SLICE_X22Y44         FDPE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[31]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.686    39.467    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X22Y44         FDPE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[31]_P/C
                         clock pessimism             -0.154    39.312    
                         clock uncertainty           -0.180    39.133    
    SLICE_X22Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    38.774    U_cpu_0/U_reg_if_id_0/id_pc4_reg[31]_P
  -------------------------------------------------------------------
                         required time                         38.774    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                 33.234    

Slack (MET) :             33.260ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[30]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 2.074ns (33.606%)  route 4.098ns (66.394%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.535ns = ( 39.465 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.296    -3.240    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.116 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.558    -2.558    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.462 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.802    -0.660    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X31Y31         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.204 r  U_cpu_0/U_pc_0/pc_o_reg[12]/Q
                         net (fo=236, routed)         2.225     2.022    U_cpu_0/U_pc_0/pc_o[12]
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     2.547 r  U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1_n_1
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.661 r  U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.661    U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1_n_1
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.775 r  U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.775    U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1_n_1
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.889 r  U_cpu_0/U_pc_0/id_pc4_reg[24]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.889    U_cpu_0/U_pc_0/id_pc4_reg[24]_C_i_1_n_1
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.003 r  U_cpu_0/U_pc_0/id_pc4_reg[28]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.003    U_cpu_0/U_pc_0/id_pc4_reg[28]_C_i_1_n_1
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.337 f  U_cpu_0/U_pc_0/id_pc4_reg[31]_C_i_1/O[1]
                         net (fo=4, routed)           1.027     4.363    U_cpu_0/U_pc_0/pc4_o[29]
    SLICE_X19Y40         LUT2 (Prop_lut2_I0_O)        0.303     4.666 f  U_cpu_0/U_pc_0/id_pc4_reg[30]_LDC_i_1/O
                         net (fo=2, routed)           0.846     5.512    U_cpu_0/U_reg_if_id_0/id_pc4_reg[30]_P_0
    SLICE_X20Y40         FDPE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[30]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.684    39.465    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X20Y40         FDPE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[30]_P/C
                         clock pessimism             -0.154    39.310    
                         clock uncertainty           -0.180    39.131    
    SLICE_X20Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    38.772    U_cpu_0/U_reg_if_id_0/id_pc4_reg[30]_P
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -5.512    
  -------------------------------------------------------------------
                         slack                                 33.260    

Slack (MET) :             33.301ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[27]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 1.864ns (30.424%)  route 4.263ns (69.576%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns = ( 39.461 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.296    -3.240    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.116 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.558    -2.558    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.462 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.802    -0.660    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X31Y31         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.204 r  U_cpu_0/U_pc_0/pc_o_reg[12]/Q
                         net (fo=236, routed)         2.225     2.022    U_cpu_0/U_pc_0/pc_o[12]
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     2.547 r  U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1_n_1
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.661 r  U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.661    U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1_n_1
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.775 r  U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.775    U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1_n_1
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.889 r  U_cpu_0/U_pc_0/id_pc4_reg[24]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.889    U_cpu_0/U_pc_0/id_pc4_reg[24]_C_i_1_n_1
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.128 f  U_cpu_0/U_pc_0/id_pc4_reg[28]_C_i_1/O[2]
                         net (fo=4, routed)           1.382     4.510    U_cpu_0/U_pc_0/pc4_o[26]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.302     4.812 f  U_cpu_0/U_pc_0/id_pc4_reg[27]_LDC_i_1/O
                         net (fo=2, routed)           0.655     5.467    U_cpu_0/U_reg_if_id_0/id_pc4_reg[27]_P_0
    SLICE_X19Y34         FDPE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[27]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.680    39.461    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X19Y34         FDPE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[27]_P/C
                         clock pessimism             -0.154    39.306    
                         clock uncertainty           -0.180    39.127    
    SLICE_X19Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    38.768    U_cpu_0/U_reg_if_id_0/id_pc4_reg[27]_P
  -------------------------------------------------------------------
                         required time                         38.768    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                 33.301    

Slack (MET) :             33.319ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[30]_C/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 2.100ns (35.811%)  route 3.764ns (64.189%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.535ns = ( 39.465 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.296    -3.240    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.116 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.558    -2.558    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.462 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.802    -0.660    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X31Y31         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.204 r  U_cpu_0/U_pc_0/pc_o_reg[12]/Q
                         net (fo=236, routed)         2.225     2.022    U_cpu_0/U_pc_0/pc_o[12]
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     2.547 r  U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1_n_1
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.661 r  U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.661    U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1_n_1
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.775 r  U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.775    U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1_n_1
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.889 r  U_cpu_0/U_pc_0/id_pc4_reg[24]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.889    U_cpu_0/U_pc_0/id_pc4_reg[24]_C_i_1_n_1
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.003 r  U_cpu_0/U_pc_0/id_pc4_reg[28]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.003    U_cpu_0/U_pc_0/id_pc4_reg[28]_C_i_1_n_1
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.337 r  U_cpu_0/U_pc_0/id_pc4_reg[31]_C_i_1/O[1]
                         net (fo=4, routed)           1.027     4.363    U_cpu_0/U_pc_0/pc4_o[29]
    SLICE_X19Y40         LUT2 (Prop_lut2_I1_O)        0.329     4.692 f  U_cpu_0/U_pc_0/id_pc4_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.512     5.204    U_cpu_0/U_reg_if_id_0/id_pc4_reg[30]_C_0
    SLICE_X17Y40         FDCE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[30]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.684    39.465    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X17Y40         FDCE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[30]_C/C
                         clock pessimism             -0.154    39.310    
                         clock uncertainty           -0.180    39.131    
    SLICE_X17Y40         FDCE (Recov_fdce_C_CLR)     -0.607    38.524    U_cpu_0/U_reg_if_id_0/id_pc4_reg[30]_C
  -------------------------------------------------------------------
                         required time                         38.524    
                         arrival time                          -5.204    
  -------------------------------------------------------------------
                         slack                                 33.319    

Slack (MET) :             33.334ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[25]_C/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 1.885ns (32.253%)  route 3.959ns (67.747%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.540ns = ( 39.460 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.296    -3.240    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.116 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.558    -2.558    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.462 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.802    -0.660    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X31Y31         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.204 r  U_cpu_0/U_pc_0/pc_o_reg[12]/Q
                         net (fo=236, routed)         2.225     2.022    U_cpu_0/U_pc_0/pc_o[12]
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     2.547 r  U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.547    U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1_n_1
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.661 r  U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.661    U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1_n_1
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.775 r  U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.775    U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1_n_1
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.889 r  U_cpu_0/U_pc_0/id_pc4_reg[24]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.889    U_cpu_0/U_pc_0/id_pc4_reg[24]_C_i_1_n_1
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     3.124 r  U_cpu_0/U_pc_0/id_pc4_reg[28]_C_i_1/O[0]
                         net (fo=4, routed)           0.950     4.074    U_cpu_0/U_pc_0/pc4_o[24]
    SLICE_X23Y34         LUT2 (Prop_lut2_I1_O)        0.327     4.401 f  U_cpu_0/U_pc_0/id_pc4_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.784     5.185    U_cpu_0/U_reg_if_id_0/id_pc4_reg[25]_C_0
    SLICE_X26Y34         FDCE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[25]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    41.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.045    37.087    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.187 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.502    37.690    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.781 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        1.679    39.460    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X26Y34         FDCE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[25]_C/C
                         clock pessimism             -0.154    39.305    
                         clock uncertainty           -0.180    39.126    
    SLICE_X26Y34         FDCE (Recov_fdce_C_CLR)     -0.607    38.519    U_cpu_0/U_reg_if_id_0/id_pc4_reg[25]_C
  -------------------------------------------------------------------
                         required time                         38.519    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                 33.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.111%)  route 0.476ns (71.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.628     0.340    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X31Y30         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.141     0.481 f  U_cpu_0/U_pc_0/pc_o_reg[0]/Q
                         net (fo=6, routed)           0.287     0.769    U_cpu_0/U_pc_0/pc_o[0]
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.814 f  U_cpu_0/U_pc_0/id_pc4_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.188     1.002    U_cpu_0/U_reg_if_id_0/id_pc4_reg[0]_P_0
    SLICE_X36Y26         FDPE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.894     0.735    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X36Y26         FDPE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[0]_P/C
                         clock pessimism             -0.367     0.368    
    SLICE_X36Y26         FDPE (Remov_fdpe_C_PRE)     -0.095     0.273    U_cpu_0/U_reg_if_id_0/id_pc4_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.189ns (25.466%)  route 0.553ns (74.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.628     0.340    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X31Y30         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.141     0.481 r  U_cpu_0/U_pc_0/pc_o_reg[0]/Q
                         net (fo=6, routed)           0.287     0.769    U_cpu_0/U_pc_0/pc_o[0]
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.048     0.817 f  U_cpu_0/U_pc_0/id_pc4_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.266     1.082    U_cpu_0/U_reg_if_id_0/id_pc4_reg[0]_C_0
    SLICE_X35Y24         FDCE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.893     0.734    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X35Y24         FDCE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[0]_C/C
                         clock pessimism             -0.367     0.367    
    SLICE_X35Y24         FDCE (Remov_fdce_C_CLR)     -0.154     0.213    U_cpu_0/U_reg_if_id_0/id_pc4_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[11]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.360ns (40.693%)  route 0.525ns (59.307%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.631     0.343    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X27Y32         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDCE (Prop_fdce_C_Q)         0.141     0.484 r  U_cpu_0/U_pc_0/pc_o_reg[11]/Q
                         net (fo=540, routed)         0.131     0.615    U_cpu_0/U_pc_0/pc_o[11]
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.726 f  U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1/O[2]
                         net (fo=4, routed)           0.208     0.934    U_cpu_0/U_pc_0/pc4_o[10]
    SLICE_X25Y27         LUT2 (Prop_lut2_I0_O)        0.108     1.042 f  U_cpu_0/U_pc_0/id_pc4_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.186     1.228    U_cpu_0/U_reg_if_id_0/id_pc4_reg[11]_P_0
    SLICE_X24Y27         FDPE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.900     0.741    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X24Y27         FDPE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[11]_P/C
                         clock pessimism             -0.389     0.352    
    SLICE_X24Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     0.257    U_cpu_0/U_reg_if_id_0/id_pc4_reg[11]_P
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[9]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.363ns (37.955%)  route 0.593ns (62.045%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.630     0.342    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X27Y31         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDCE (Prop_fdce_C_Q)         0.141     0.483 r  U_cpu_0/U_pc_0/pc_o_reg[9]/Q
                         net (fo=90, routed)          0.198     0.681    U_cpu_0/U_pc_0/pc_o[9]
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.796 f  U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1/O[0]
                         net (fo=4, routed)           0.214     1.011    U_cpu_0/U_pc_0/pc4_o[8]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.107     1.118 f  U_cpu_0/U_pc_0/id_pc4_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.181     1.299    U_cpu_0/U_reg_if_id_0/id_pc4_reg[9]_P_0
    SLICE_X28Y29         FDPE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.900     0.741    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X28Y29         FDPE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[9]_P/C
                         clock pessimism             -0.367     0.374    
    SLICE_X28Y29         FDPE (Remov_fdpe_C_PRE)     -0.095     0.279    U_cpu_0/U_reg_if_id_0/id_pc4_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -0.279    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[11]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.363ns (40.782%)  route 0.527ns (59.217%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.631     0.343    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X27Y32         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDCE (Prop_fdce_C_Q)         0.141     0.484 r  U_cpu_0/U_pc_0/pc_o_reg[11]/Q
                         net (fo=540, routed)         0.131     0.615    U_cpu_0/U_pc_0/pc_o[11]
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.726 r  U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1/O[2]
                         net (fo=4, routed)           0.208     0.934    U_cpu_0/U_pc_0/pc4_o[10]
    SLICE_X25Y27         LUT2 (Prop_lut2_I1_O)        0.111     1.045 f  U_cpu_0/U_pc_0/id_pc4_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.188     1.233    U_cpu_0/U_reg_if_id_0/id_pc4_reg[11]_C_0
    SLICE_X25Y26         FDCE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.898     0.739    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X25Y26         FDCE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[11]_C/C
                         clock pessimism             -0.389     0.350    
    SLICE_X25Y26         FDCE (Remov_fdce_C_CLR)     -0.154     0.196    U_cpu_0/U_reg_if_id_0/id_pc4_reg[11]_C
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[9]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.366ns (39.879%)  route 0.552ns (60.121%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.630     0.342    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X27Y31         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDCE (Prop_fdce_C_Q)         0.141     0.483 r  U_cpu_0/U_pc_0/pc_o_reg[9]/Q
                         net (fo=90, routed)          0.198     0.681    U_cpu_0/U_pc_0/pc_o[9]
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.796 r  U_cpu_0/U_pc_0/id_pc4_reg[12]_C_i_1/O[0]
                         net (fo=4, routed)           0.214     1.011    U_cpu_0/U_pc_0/pc4_o[8]
    SLICE_X27Y29         LUT2 (Prop_lut2_I1_O)        0.110     1.121 f  U_cpu_0/U_pc_0/id_pc4_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.139     1.260    U_cpu_0/U_reg_if_id_0/id_pc4_reg[9]_C_0
    SLICE_X26Y30         FDCE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.903     0.744    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X26Y30         FDCE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[9]_C/C
                         clock pessimism             -0.389     0.355    
    SLICE_X26Y30         FDCE (Remov_fdce_C_CLR)     -0.154     0.201    U_cpu_0/U_reg_if_id_0/id_pc4_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[22]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.358ns (35.745%)  route 0.644ns (64.255%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.345ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.633     0.345    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X27Y35         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDCE (Prop_fdce_C_Q)         0.141     0.486 r  U_cpu_0/U_pc_0/pc_o_reg[22]/Q
                         net (fo=3, routed)           0.181     0.667    U_cpu_0/U_pc_0/pc_o[22]
    SLICE_X26Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.777 f  U_cpu_0/U_pc_0/id_pc4_reg[24]_C_i_1/O[1]
                         net (fo=4, routed)           0.282     1.058    U_cpu_0/U_pc_0/pc4_o[21]
    SLICE_X20Y32         LUT2 (Prop_lut2_I0_O)        0.107     1.165 f  U_cpu_0/U_pc_0/id_pc4_reg[22]_LDC_i_1/O
                         net (fo=2, routed)           0.181     1.347    U_cpu_0/U_reg_if_id_0/id_pc4_reg[22]_P_0
    SLICE_X21Y32         FDPE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.906     0.747    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X21Y32         FDPE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[22]_P/C
                         clock pessimism             -0.367     0.380    
    SLICE_X21Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     0.285    U_cpu_0/U_reg_if_id_0/id_pc4_reg[22]_P
  -------------------------------------------------------------------
                         required time                         -0.285    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[17]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.366ns (39.298%)  route 0.565ns (60.702%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.345ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.633     0.345    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X27Y34         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDCE (Prop_fdce_C_Q)         0.141     0.486 r  U_cpu_0/U_pc_0/pc_o_reg[17]/Q
                         net (fo=3, routed)           0.181     0.667    U_cpu_0/U_pc_0/pc_o[17]
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.782 r  U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1/O[0]
                         net (fo=4, routed)           0.201     0.983    U_cpu_0/U_pc_0/pc4_o[16]
    SLICE_X25Y32         LUT2 (Prop_lut2_I1_O)        0.110     1.093 f  U_cpu_0/U_pc_0/id_pc4_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.183     1.276    U_cpu_0/U_reg_if_id_0/id_pc4_reg[17]_C_0
    SLICE_X26Y32         FDCE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.905     0.746    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X26Y32         FDCE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[17]_C/C
                         clock pessimism             -0.389     0.357    
    SLICE_X26Y32         FDCE (Remov_fdce_C_CLR)     -0.154     0.203    U_cpu_0/U_reg_if_id_0/id_pc4_reg[17]_C
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[20]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.468ns (45.959%)  route 0.550ns (54.041%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.345ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.633     0.345    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X27Y34         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDCE (Prop_fdce_C_Q)         0.141     0.486 r  U_cpu_0/U_pc_0/pc_o_reg[18]/Q
                         net (fo=3, routed)           0.142     0.628    U_cpu_0/U_pc_0/pc_o[18]
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.217     0.845 f  U_cpu_0/U_pc_0/id_pc4_reg[20]_C_i_1/O[3]
                         net (fo=4, routed)           0.218     1.063    U_cpu_0/U_pc_0/pc4_o[19]
    SLICE_X24Y32         LUT2 (Prop_lut2_I0_O)        0.110     1.173 f  U_cpu_0/U_pc_0/id_pc4_reg[20]_LDC_i_1/O
                         net (fo=2, routed)           0.190     1.363    U_cpu_0/U_reg_if_id_0/id_pc4_reg[20]_P_0
    SLICE_X23Y32         FDPE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[20]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.906     0.747    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X23Y32         FDPE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[20]_P/C
                         clock pessimism             -0.367     0.380    
    SLICE_X23Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     0.285    U_cpu_0/U_reg_if_id_0/id_pc4_reg[20]_P
  -------------------------------------------------------------------
                         required time                         -0.285    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_reg_if_id_0/id_pc4_reg[16]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.435ns (42.802%)  route 0.581ns (57.198%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.344ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.798    -0.564    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.519 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205    -0.314    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.288 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.632     0.344    U_cpu_0/U_pc_0/clk_cpu_BUFG
    SLICE_X27Y33         FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDCE (Prop_fdce_C_Q)         0.128     0.472 r  U_cpu_0/U_pc_0/pc_o_reg[15]/Q
                         net (fo=2364, routed)        0.150     0.623    U_cpu_0/U_pc_0/pc_o[15]
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.197     0.820 f  U_cpu_0/U_pc_0/id_pc4_reg[16]_C_i_1/O[3]
                         net (fo=4, routed)           0.247     1.067    U_cpu_0/U_pc_0/pc4_o[15]
    SLICE_X35Y31         LUT2 (Prop_lut2_I0_O)        0.110     1.177 f  U_cpu_0/U_pc_0/id_pc4_reg[16]_LDC_i_1/O
                         net (fo=2, routed)           0.184     1.360    U_cpu_0/U_reg_if_id_0/id_pc4_reg[16]_P_0
    SLICE_X35Y31         FDPE                                         f  U_cpu_0/U_reg_if_id_0/id_pc4_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.119    -0.472    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.416 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229    -0.187    clk_cpu
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.158 r  clk_cpu_BUFG_inst/O
                         net (fo=1539, routed)        0.900     0.741    U_cpu_0/U_reg_if_id_0/clk_cpu_BUFG
    SLICE_X35Y31         FDPE                                         r  U_cpu_0/U_reg_if_id_0/id_pc4_reg[16]_P/C
                         clock pessimism             -0.367     0.374    
    SLICE_X35Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     0.279    U_cpu_0/U_reg_if_id_0/id_pc4_reg[16]_P
  -------------------------------------------------------------------
                         required time                         -0.279    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  1.081    





