Name:          STM32F205VE
NameOffset:    600 # mils
Description:   ARM Cortex-M3 based 32-bit MCU
Keywords:      stm32 cortex arm st
Ref:           D
PinLen:        400 # mils
PinNameOffset: 50  # mils
Spacing:       200 # mils
Filled:        Yes

Part1: 
    Caption:  [MPU,  7500, -200]
    Sections: [6500, 2000, 3200]

    PinGroup1:
        Side: Left
        Sep:  Yes
        Pins:
            - [23, PA0/TIM2_CH1_ETR/TIM5_CH1/TIM8_ETR/USART2_CTS/UART4_TX/ADC123_IN0/WKUP, 1]
            - [24, PA1/TIM2_CH2/TIM5_CH2/USART2_RTS/UART4_RX/ADC123_IN1,                   1]
            - [25, PA2/TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX/ADC123_IN2,                    1]
            - [26, PA3/TIM2_CH4/TIM5_CH4/TIM9_CH2/USART2_RX/ADC123_IN3,                    1] #OTG_HS_ULPI_D0
            - [29, PA4/SPI1_NSS/SPI3_NSS/I2S3_WS/USART2_CK/ADC12_IN4/DAC_OUT1,             1] #OTG_HS_SOF
            - [30, PA5/TIM2_CH1_ETR/TIM8_CH1N/SPI1_SCK/ADC12_IN5/DAC_OUT2,                 1] #OTG_HS_ULPI_CK
            - [31, PA6/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/SPI1_MISO/TIM13_CH1/ADC12_IN6,         1]
            - [32, PA7/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/SPI1_MOSI/TIM14_CH1/ADC12_IN7,         1]
            - [67, PA8/MCO1/TIM1_CH1/I2C3_SCL/USART1_CK,                                   1] #OTG_FS_SOF
            - [68, PA9/TIM1_CH2/I2C3_SMBA/USART1_TX,                                       1] #OTG_FS_VBUS
            - [69, PA10/TIM1_CH3/USART1_RX,                                                1] #OTG_FS_ID
            - [70, PA11/TIM1_CH4/USART1_CTS/CAN1_RX,                                       1] #OTG_FS_DM
            - [71, PA12/TIM1_ETR/USART1_RTS/CAN1_TX,                                       1] #OTG_FS_DP
            - [72, PA13/JTMS-SWDIO,                                                        1]
            - [76, PA14/JTCK-SWCLK,                                                        1]
            - [77, PA15/JTDI/TIM2_CH1_ETR/SPI1_NSS/SPI3_NSS/I2S3_WS,                       1]

    PinGroup2:
        Side: Left
        Sep:  Yes
        Pins:
            - [35, PB0/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/ADC12_IN8,                             1] #OTG_HS_ULPI_D1
            - [36, PB1/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/ADC12_IN9,                             1] #OTG_HS_ULPI_D2
            - [37, PB2/BOOT1,                                                              1]
            - [89, PB3/JTDO/TRACESWO/TIM2_CH2/SPI1_SCK/SPI3_SCK/I2S3_SCK,                  1]
            - [90, PB4/NJTRST/TIM3_CH1/SPI1_MISO/SPI3_MISO,                                1]
            - [91, PB5/TIM3_CH2/I2C1_SMBA/SPI1_MOSI/SPI3_MOSI/I2S3_SD/CAN2_RX,             1] #OTG_HS_ULPI_D7
            - [92, PB6/TIM4_CH1/I2C1_SCL/USART1_TX/CAN2_TX,                                1]
            - [93, PB7/TIM4_CH2/I2C1_SDA/USART1_RX/FSMC_NL,                                1]
            - [95, PB8/TIM4_CH3/TIM10_CH1/I2C1_SCL/CAN1_RX,                                1] #SDIO_D4
            - [96, PB9/TIM4_CH4/TIM11_CH1/I2C1_SDA/SPI2_NSS/I2S2_WS/CAN1_TX,               1] #SDIO_D5
            - [47, PB10/TIM2_CH3/I2C2_SCL/SPI2_SCK/I2S2_SCK/USART3_TX,                     1] #OTG_HS_ULPI_D3
            - [48, PB11/TIM2_CH4/I2C2_SDA/USART3_RX,                                       1] #OTG_HS_ULPI_D4
            - [51, PB12/TIM1_BKIN/I2C2_SMBA/SPI2_NSS/I2S2_WS/USART3_CK/CAN2_RX,            1] #OTG_HS_ULPI_D5/OTG_HS_ID
            - [52, PB13/TIM1_CH1N/SPI2_SCK/I2S2_SCK/USART3_CTS/CAN2_TX,                    1] #OTG_HS_ULPI_D6/OTG_HS_VBUS
            - [53, PB14/TIM1_CH2N/TIM8_CH2N/SPI2_MISO/USART3_RTS/TIM12_CH1,                1] #OTG_HS_DM
            - [54, PB15/RTC_50Hz/TIM1_CH3N/TIM8_CH3N/SPI2_MOSI/I2S2_SD/TIM12_CH2,          1] #OTG_HS_DP

    PinGroup3:
        Side: Left
        Sep:  Yes
        Pins:
            - [15, PC0/ADC123_IN10,                                                        1] #OTG_HS_ULPI_STP
            - [16, PC1/ADC123_IN11,                                                        1]
            - [17, PC2/SPI2_MISO/ADC123_IN12,                                              1] #OTG_HS_ULPI_DIR
            - [18, PC3/I2S2_SD/SPI2_MOSI/ADC123_IN13,                                      1] #OTG_HS_ULPI_NXT
            - [33, PC4/ADC12_IN14,                                                         1]
            - [34, PC5/ADC12_IN15,                                                         1]
            - [63, PC6/TIM3_CH1/TIM8_CH1/I2S2_MCK/USART6_TX,                               1] #SDIO_D6
            - [64, PC7/TIM3_CH2/TIM8_CH2/I2S3_MCK/USART6_RX,                               1] #SDIO_D7
            - [65, PC8/TIM3_CH3/TIM8_CH3/USART6_CK,                                        1] #SDIO_D0
            - [66, PC9/MCO2/TIM3_CH4/TIM8_CH4/I2C3_SDA/I2S2_CKIN/I2S3_CKIN,                1] #SDIO_D1
            - [78, PC10/SPI3_SCK/I2S3_SCK/USART3_TX/UART4_TX,                              1] #SDIO_D2
            - [79, PC11/SPI3_MISO/USART3_RX/UART4_RX,                                      1] #SDIO_D3
            - [80, PC12/SPI3_MOSI/I2S3_SD/USART3_CK/UART5_TX,                              1] #SDIO_CK
            - [7,  PC13/RTC_AF1,                                                           1]
            - [8,  PC14/OSC32_IN,                                                          1]
            - [9,  PC15/OSC32_OUT,                                                         1]

    PinGroup4:
        Side: Right
        Sep:  Yes
        Pins:
            - [81, PD0/CAN1_RX/FSMC_D2,               1]
            - [82, PD1/CAN1_TX/FSMC_D3,               1]
            - [83, PD2/TIM3_ETR/UART5_RX,             1] #SDIO_CMD
            - [84, PD3/USART2_CTS/FSMC_CLK,           1]
            - [85, PD4/USART2_RTS/FSMC_NOE,           1]
            - [86, PD5/USART2_TX/FSMC_NWE,            1]
            - [87, PD6/USART2_RX/FSMC_NWAIT,          1]
            - [88, PD7/USART2_CK/FSMC_NE1/FSMC_NCE2,  1]
            - [55, PD8/USART3_TX/FSMC_D13,            1]
            - [56, PD9/USART3_RX/FSMC_D14,            1]
            - [57, PD10/USART3_CK/FSMC_D15,           1]
            - [58, PD11/USART3_CTS/FSMC_A16,          1]
            - [59, PD12/TIM4_CH1/USART3_RTS/FSMC_A17, 1]
            - [60, PD13/TIM4_CH2/FSMC_A18,            1]
            - [61, PD14/TIM4_CH3/FSMC_D0,             1]
            - [62, PD15/TIM4_CH4/FSMC_D1,             1]

    PinGroup5:
        Side: Right
        Sep:  Yes
        Pins:
            - [97, PE0/TIM4_ETR/FSMC_NBL0,            1]
            - [98, PE1/FSMC_NBL1,                     1]
            - [1,  PE2/TRACECLK/FSMC_A23,             1]
            - [2,  PE3/TRACED0/FSMC_A19,              1]
            - [3,  PE4/TRACED1/FSMC_A20,              1]
            - [4,  PE5/TRACED2/TIM9_CH1/FSMC_A21,     1]
            - [5,  PE6/TRACED3/TIM9_CH2/FSMC_A22,     1]
            - [38, PE7/TIM1_ETR/FSMC_D4,              1]
            - [39, PE8/TIM1_CH1N/FSMC_D5,             1]
            - [40, PE9/TIM1_CH1/FSMC_D6,              1]
            - [41, PE10/TIM1_CH2N/FSMC_D7,            1]
            - [42, PE11/TIM1_CH2/FSMC_D8,             1]
            - [43, PE12/TIM1_CH3N/FSMC_D9,            1]
            - [44, PE13/TIM1_CH3/FSMC_D10,            1]
            - [45, PE14/TIM1_CH4/FSMC_D11,            1]
            - [46, PE15/TIM1_BKIN/FSMC_D12,           1]

    PinGroup6:
        Side: Right
        Sep:  Yes
        Pins:
            - [12, PH0/OSC_IN,  1]
            - [13, PH1/OSC_OUT, 1]
            - [14, NRST,        1]
            - [94, BOOT0/VPP,   1]
            - [99, RFU,         1]


    PinGroup7:
        Side: Right
        Sep:  Yes
        Pins:
            - [11,  VDD,        1]
            - [19,  VDD,        1]
            - [28,  VDD,        1]
            - [50,  VDD,        1]
            - [75,  VDD,        1]
            - [100, VDD,        1]
            - [10,  VSS,        2]
            - [27,  VSS,        1]
            - [74,  VSS,        1]

    PinGroup8:
        Side: Right
        Sep:  No
        Pins:
            - [22,  VDDA,       1]
            - [21,  VREF+,      1]
            - [20,  VSSA,       3]

    PinGroup9:
        Side: Left
        Sep:  No
        Pins:
            - [6,   VBAT,       2]
            - [49,  VCAP_1,     1]
            - [73,  VCAP_2,     1]

