---

    # 
  # 
  # ======== Result =========
  # 
  # best option name OPQ16,IVF4096,PQ16
  # nprobe: 3
  # QPS 29045.64315352697
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 112.0
  #         FF: 161189
  #         LUT: 125418
  #         DSP48E: 812
  #         
  # QPS: 29045.64315352697
  # Cycles per query: 4820
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 14
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 2334.63
  #         LUT: 2263.41
  #         DSP48E: 0
  #         
  # QPS: 34071.550255536626
  # Cycles per query: 4109
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 73.0
  #         URAM: 88
  #         FF: 25583
  #         LUT: 20487
  #         DSP48E: 162
  #         
  # QPS: 31876.138433515483
  # Cycles per query: 4392
  # PE_NUM_TABLE_CONSTRUCTION: 3
  # Stage 5:
  # 
  #         HBM_bank: 8.0
  #         BRAM_18K: 504.0
  #         URAM: 0.0
  #         FF: 141144.0
  #         LUT: 131312.0
  #         DSP48E: 720.0
  #         
  # QPS: 31383.097960098636
  # Cycles per query: 4461
  # HBM_CHANNEL_NUM: 8
  # STAGE5_COMP_PE_NUM: 24
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 98.0
  #         URAM: 0
  #         FF: 18917.43
  #         LUT: 15851.01
  #         DSP48E: 0
  #         
  # QPS: 40709.50857807502
  # Cycles per query: 3439
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 16842257
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 8.0
  #         BRAM_18K: 1513.0
  #         URAM: 200.0
  #         FF: 841526.06
  #         LUT: 580077.42
  #         DSP48E: 1714.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 8.0
  #         BRAM_18K: 719.0
  #         URAM: 200.0
  #         FF: 351827.06
  #         LUT: 297483.42000000004
  #         DSP48E: 1714.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.9176587301587302%', 'DSP48E': '0.22163120567375888%', 'FF': '0.10198054737358862%', 'LUT': '0.16507118311242022%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '8.99822695035461%', 'FF': '6.182076890034365%', 'LUT': '9.620305596465391%', 'URAM': '11.666666666666666%'}
  # Stage 3: {'BRAM_18K': '0.1488095238095238%', 'DSP48E': '0.0%', 'FF': '0.08953999447717231%', 'LUT': '0.17361699189985272%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '1.8105158730158732%', 'DSP48E': '1.795212765957447%', 'FF': '0.9811840328915071%', 'LUT': '1.5714745949926363%', 'URAM': '9.166666666666666%'}
  # Stage 5: {'BRAM_18K': '12.5%', 'DSP48E': '7.9787234042553195%', 'FF': '5.4132916053019144%', 'LUT': '10.072410407461954%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '2.430555555555556%', 'DSP48E': '0.0%', 'FF': '0.7255396262886598%', 'LUT': '1.2158666237113402%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '5.1460361613351875%', 'DSP48E': '1.1668611435239207%', 'FF': '0.7557690417559126%', 'LUT': '0.7234016605026256%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.7234016605026256%
  # Stage 2: {'BRAM_18K': '0.13908205841446453%', 'DSP48E': '47.374562427071176%', 'FF': '45.814838688075895%', 'LUT': '42.15966052830776%', 'URAM': '56.00000000000001%'}
  # LUT only:
  # Stage 2: 42.15966052830776%
  # Stage 3: {'BRAM_18K': '0.8344923504867872%', 'DSP48E': '0.0%', 'FF': '0.6635731771171893%', 'LUT': '0.760852487173907%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 0.760852487173907%
  # Stage 4: {'BRAM_18K': '10.15299026425591%', 'DSP48E': '9.451575262543757%', 'FF': '7.27147025018485%', 'LUT': '6.886770361857477%', 'URAM': '44.0%'}
  # LUT only:
  # Stage 4: 6.886770361857477%
  # Stage 5: {'BRAM_18K': '70.09735744089014%', 'DSP48E': '42.007001166861144%', 'FF': '40.11743724317283%', 'LUT': '44.1409474181788%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 44.1409474181788%
  # Stage 6: {'BRAM_18K': '13.630041724617525%', 'DSP48E': '0.0%', 'FF': '5.376911599693327%', 'LUT': '5.328367543979425%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 5.328367543979425%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '37.52480158730159%', 'DSP48E': '18.993794326241133%', 'FF': '32.27502377884143%', 'LUT': '44.495383836524304%', 'URAM': '20.833333333333336%'}


  # Constants
  NLIST: 4096
  NPROBE: 3
  D: 96
  M: 16
  K: 256
  TOPK: 1

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: True
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 14

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 3

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 8 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 24

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_NAME: Deep100M
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U55C # Supported devices: U280, U250, U50
  FREQ: 140
