// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _backsub_HH_
#define _backsub_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "backsub_EM_ALGO.h"
#include "backsub_parameters.h"
#include "backsub_data_array.h"
#include "backsub_matchsum.h"
#include "backsub_back_gauss.h"
#include "backsub_out_frame.h"
#include "backsub_AXILiteS_s_axi.h"
#include "backsub_CRTL_BUS_s_axi.h"
#include "backsub_gmem_m_axi.h"
#include "backsub_gmem_offset_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_OFFSET_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_OFFSET_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_OFFSET_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_OFFSET_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_OFFSET_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_OFFSET_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_OFFSET_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_OFFSET_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32,
         unsigned int C_S_AXI_CRTL_BUS_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CRTL_BUS_DATA_WIDTH = 32>
struct backsub : public sc_module {
    // Port declarations 127
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_out< sc_logic > m_axi_gmem_offset_AWVALID;
    sc_in< sc_logic > m_axi_gmem_offset_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_ADDR_WIDTH> > m_axi_gmem_offset_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_ID_WIDTH> > m_axi_gmem_offset_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_offset_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_offset_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_offset_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_offset_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_offset_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_offset_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_offset_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_offset_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_AWUSER_WIDTH> > m_axi_gmem_offset_AWUSER;
    sc_out< sc_logic > m_axi_gmem_offset_WVALID;
    sc_in< sc_logic > m_axi_gmem_offset_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_DATA_WIDTH> > m_axi_gmem_offset_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_DATA_WIDTH/8> > m_axi_gmem_offset_WSTRB;
    sc_out< sc_logic > m_axi_gmem_offset_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_ID_WIDTH> > m_axi_gmem_offset_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_WUSER_WIDTH> > m_axi_gmem_offset_WUSER;
    sc_out< sc_logic > m_axi_gmem_offset_ARVALID;
    sc_in< sc_logic > m_axi_gmem_offset_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_ADDR_WIDTH> > m_axi_gmem_offset_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_ID_WIDTH> > m_axi_gmem_offset_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_offset_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_offset_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_offset_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_offset_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_offset_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_offset_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_offset_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_offset_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_ARUSER_WIDTH> > m_axi_gmem_offset_ARUSER;
    sc_in< sc_logic > m_axi_gmem_offset_RVALID;
    sc_out< sc_logic > m_axi_gmem_offset_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_OFFSET_DATA_WIDTH> > m_axi_gmem_offset_RDATA;
    sc_in< sc_logic > m_axi_gmem_offset_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_OFFSET_ID_WIDTH> > m_axi_gmem_offset_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_OFFSET_RUSER_WIDTH> > m_axi_gmem_offset_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_offset_RRESP;
    sc_in< sc_logic > m_axi_gmem_offset_BVALID;
    sc_out< sc_logic > m_axi_gmem_offset_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_offset_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_OFFSET_ID_WIDTH> > m_axi_gmem_offset_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_OFFSET_BUSER_WIDTH> > m_axi_gmem_offset_BUSER;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_in< sc_logic > s_axi_CRTL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CRTL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH/8> > s_axi_CRTL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CRTL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CRTL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CRTL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_BRESP;
    sc_out< sc_logic > interrupt;


    // Module declarations
    backsub(sc_module_name name);
    SC_HAS_PROCESS(backsub);

    ~backsub();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    backsub_parameters* parameters_U;
    backsub_data_array* data_array_U;
    backsub_matchsum* matchsum_U;
    backsub_back_gauss* back_gauss_U;
    backsub_out_frame* out_frame_U;
    backsub_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* backsub_AXILiteS_s_axi_U;
    backsub_CRTL_BUS_s_axi<C_S_AXI_CRTL_BUS_ADDR_WIDTH,C_S_AXI_CRTL_BUS_DATA_WIDTH>* backsub_CRTL_BUS_s_axi_U;
    backsub_gmem_m_axi<8,32,5,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* backsub_gmem_m_axi_U;
    backsub_gmem_offset_m_axi<32,32,5,C_M_AXI_GMEM_OFFSET_ID_WIDTH,C_M_AXI_GMEM_OFFSET_ADDR_WIDTH,C_M_AXI_GMEM_OFFSET_DATA_WIDTH,C_M_AXI_GMEM_OFFSET_AWUSER_WIDTH,C_M_AXI_GMEM_OFFSET_ARUSER_WIDTH,C_M_AXI_GMEM_OFFSET_WUSER_WIDTH,C_M_AXI_GMEM_OFFSET_RUSER_WIDTH,C_M_AXI_GMEM_OFFSET_BUSER_WIDTH,C_M_AXI_GMEM_OFFSET_USER_VALUE,C_M_AXI_GMEM_OFFSET_PROT_VALUE,C_M_AXI_GMEM_OFFSET_CACHE_VALUE>* backsub_gmem_offset_m_axi_U;
    backsub_EM_ALGO* grp_backsub_EM_ALGO_fu_550;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<40> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_58;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > frame_in;
    sc_signal< sc_lv<32> > frame_out;
    sc_signal< sc_logic > init;
    sc_signal< sc_lv<32> > para;
    sc_signal< sc_lv<16> > parameters_address0;
    sc_signal< sc_logic > parameters_ce0;
    sc_signal< sc_logic > parameters_we0;
    sc_signal< sc_lv<32> > parameters_d0;
    sc_signal< sc_lv<32> > parameters_q0;
    sc_signal< sc_lv<16> > parameters_address1;
    sc_signal< sc_logic > parameters_ce1;
    sc_signal< sc_logic > parameters_we1;
    sc_signal< sc_lv<32> > parameters_d1;
    sc_signal< sc_lv<32> > parameters_q1;
    sc_signal< sc_lv<14> > data_array_address0;
    sc_signal< sc_logic > data_array_ce0;
    sc_signal< sc_logic > data_array_we0;
    sc_signal< sc_lv<8> > data_array_d0;
    sc_signal< sc_lv<8> > data_array_q0;
    sc_signal< sc_lv<18> > matchsum_address0;
    sc_signal< sc_logic > matchsum_ce0;
    sc_signal< sc_logic > matchsum_we0;
    sc_signal< sc_lv<8> > matchsum_d0;
    sc_signal< sc_lv<8> > matchsum_q0;
    sc_signal< sc_lv<18> > matchsum_address1;
    sc_signal< sc_logic > matchsum_ce1;
    sc_signal< sc_logic > matchsum_we1;
    sc_signal< sc_lv<8> > matchsum_d1;
    sc_signal< sc_lv<18> > back_gauss_address0;
    sc_signal< sc_logic > back_gauss_ce0;
    sc_signal< sc_logic > back_gauss_we0;
    sc_signal< sc_lv<1> > back_gauss_d0;
    sc_signal< sc_lv<1> > back_gauss_q0;
    sc_signal< sc_lv<18> > back_gauss_address1;
    sc_signal< sc_logic > back_gauss_ce1;
    sc_signal< sc_logic > back_gauss_we1;
    sc_signal< sc_lv<1> > back_gauss_d1;
    sc_signal< sc_lv<14> > out_frame_address0;
    sc_signal< sc_logic > out_frame_ce0;
    sc_signal< sc_logic > out_frame_we0;
    sc_signal< sc_lv<1> > out_frame_d0;
    sc_signal< sc_lv<1> > out_frame_q0;
    sc_signal< sc_lv<32> > ap_return;
    sc_signal< sc_logic > backsub_AXILiteS_s_axi_U_ap_dummy_ce;
    sc_signal< sc_logic > backsub_CRTL_BUS_s_axi_U_ap_dummy_ce;
    sc_signal< sc_logic > gmem_AWVALID;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_lv<32> > gmem_AWADDR;
    sc_signal< sc_lv<1> > gmem_AWID;
    sc_signal< sc_lv<32> > gmem_AWLEN;
    sc_signal< sc_lv<3> > gmem_AWSIZE;
    sc_signal< sc_lv<2> > gmem_AWBURST;
    sc_signal< sc_lv<2> > gmem_AWLOCK;
    sc_signal< sc_lv<4> > gmem_AWCACHE;
    sc_signal< sc_lv<3> > gmem_AWPROT;
    sc_signal< sc_lv<4> > gmem_AWQOS;
    sc_signal< sc_lv<4> > gmem_AWREGION;
    sc_signal< sc_lv<1> > gmem_AWUSER;
    sc_signal< sc_logic > gmem_WVALID;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_lv<8> > gmem_WDATA;
    sc_signal< sc_lv<1> > gmem_WSTRB;
    sc_signal< sc_logic > gmem_WLAST;
    sc_signal< sc_lv<1> > gmem_WID;
    sc_signal< sc_lv<1> > gmem_WUSER;
    sc_signal< sc_logic > gmem_ARVALID;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_lv<32> > gmem_ARADDR;
    sc_signal< sc_lv<1> > gmem_ARID;
    sc_signal< sc_lv<32> > gmem_ARLEN;
    sc_signal< sc_lv<3> > gmem_ARSIZE;
    sc_signal< sc_lv<2> > gmem_ARBURST;
    sc_signal< sc_lv<2> > gmem_ARLOCK;
    sc_signal< sc_lv<4> > gmem_ARCACHE;
    sc_signal< sc_lv<3> > gmem_ARPROT;
    sc_signal< sc_lv<4> > gmem_ARQOS;
    sc_signal< sc_lv<4> > gmem_ARREGION;
    sc_signal< sc_lv<1> > gmem_ARUSER;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_logic > gmem_RREADY;
    sc_signal< sc_lv<8> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_logic > gmem_BREADY;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_logic > backsub_gmem_m_axi_U_ap_dummy_ce;
    sc_signal< sc_logic > gmem_offset_AWVALID;
    sc_signal< sc_logic > gmem_offset_AWREADY;
    sc_signal< sc_lv<32> > gmem_offset_AWADDR;
    sc_signal< sc_lv<1> > gmem_offset_AWID;
    sc_signal< sc_lv<32> > gmem_offset_AWLEN;
    sc_signal< sc_lv<3> > gmem_offset_AWSIZE;
    sc_signal< sc_lv<2> > gmem_offset_AWBURST;
    sc_signal< sc_lv<2> > gmem_offset_AWLOCK;
    sc_signal< sc_lv<4> > gmem_offset_AWCACHE;
    sc_signal< sc_lv<3> > gmem_offset_AWPROT;
    sc_signal< sc_lv<4> > gmem_offset_AWQOS;
    sc_signal< sc_lv<4> > gmem_offset_AWREGION;
    sc_signal< sc_lv<1> > gmem_offset_AWUSER;
    sc_signal< sc_logic > gmem_offset_WVALID;
    sc_signal< sc_logic > gmem_offset_WREADY;
    sc_signal< sc_lv<32> > gmem_offset_WDATA;
    sc_signal< sc_lv<4> > gmem_offset_WSTRB;
    sc_signal< sc_logic > gmem_offset_WLAST;
    sc_signal< sc_lv<1> > gmem_offset_WID;
    sc_signal< sc_lv<1> > gmem_offset_WUSER;
    sc_signal< sc_logic > gmem_offset_ARVALID;
    sc_signal< sc_logic > gmem_offset_ARREADY;
    sc_signal< sc_lv<32> > gmem_offset_ARADDR;
    sc_signal< sc_lv<1> > gmem_offset_ARID;
    sc_signal< sc_lv<32> > gmem_offset_ARLEN;
    sc_signal< sc_lv<3> > gmem_offset_ARSIZE;
    sc_signal< sc_lv<2> > gmem_offset_ARBURST;
    sc_signal< sc_lv<2> > gmem_offset_ARLOCK;
    sc_signal< sc_lv<4> > gmem_offset_ARCACHE;
    sc_signal< sc_lv<3> > gmem_offset_ARPROT;
    sc_signal< sc_lv<4> > gmem_offset_ARQOS;
    sc_signal< sc_lv<4> > gmem_offset_ARREGION;
    sc_signal< sc_lv<1> > gmem_offset_ARUSER;
    sc_signal< sc_logic > gmem_offset_RVALID;
    sc_signal< sc_logic > gmem_offset_RREADY;
    sc_signal< sc_lv<32> > gmem_offset_RDATA;
    sc_signal< sc_logic > gmem_offset_RLAST;
    sc_signal< sc_lv<1> > gmem_offset_RID;
    sc_signal< sc_lv<1> > gmem_offset_RUSER;
    sc_signal< sc_lv<2> > gmem_offset_RRESP;
    sc_signal< sc_logic > gmem_offset_BVALID;
    sc_signal< sc_logic > gmem_offset_BREADY;
    sc_signal< sc_lv<2> > gmem_offset_BRESP;
    sc_signal< sc_lv<1> > gmem_offset_BID;
    sc_signal< sc_lv<1> > gmem_offset_BUSER;
    sc_signal< sc_logic > backsub_gmem_offset_m_axi_U_ap_dummy_ce;
    sc_signal< sc_lv<14> > indvar_reg_480;
    sc_signal< sc_lv<14> > ap_reg_ppstg_indvar_reg_480_pp0_it1;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_9;
    sc_signal< bool > ap_sig_bdd_453;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_lv<1> > exitcond9_reg_983;
    sc_signal< bool > ap_sig_bdd_462;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_lv<14> > indvar1_reg_492;
    sc_signal< sc_lv<14> > ap_reg_ppstg_indvar1_reg_492_pp1_it1;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp1_stg0_fsm_18;
    sc_signal< bool > ap_sig_bdd_478;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it0;
    sc_signal< sc_lv<1> > exitcond3_reg_1008;
    sc_signal< bool > ap_sig_bdd_486;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it2;
    sc_signal< sc_lv<14> > indvar2_reg_528;
    sc_signal< sc_lv<14> > indvar3_reg_539;
    sc_signal< sc_lv<8> > reg_576;
    sc_signal< sc_logic > ap_sig_cseq_ST_st26_fsm_21;
    sc_signal< bool > ap_sig_bdd_504;
    sc_signal< sc_logic > ap_sig_cseq_ST_st30_fsm_25;
    sc_signal< bool > ap_sig_bdd_511;
    sc_signal< sc_lv<1> > init_read_read_fu_210_p2;
    sc_signal< sc_lv<1> > init_read_reg_935;
    sc_signal< sc_lv<31> > tmp_10_cast_fu_591_p1;
    sc_signal< sc_lv<31> > tmp_10_cast_reg_939;
    sc_signal< sc_lv<33> > tmp_30_cast_fu_595_p1;
    sc_signal< sc_lv<33> > tmp_30_cast_reg_944;
    sc_signal< sc_lv<33> > tmp_31_cast_fu_599_p1;
    sc_signal< sc_lv<33> > tmp_31_cast_reg_949;
    sc_signal< sc_lv<19> > next_mul1_fu_603_p2;
    sc_signal< sc_lv<19> > next_mul1_reg_954;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_bdd_532;
    sc_signal< sc_lv<17> > next_mul_fu_609_p2;
    sc_signal< sc_lv<17> > next_mul_reg_959;
    sc_signal< sc_lv<4> > x_1_fu_621_p2;
    sc_signal< sc_lv<4> > x_1_reg_967;
    sc_signal< sc_lv<31> > tmp_7_fu_631_p2;
    sc_signal< sc_lv<31> > tmp_7_reg_972;
    sc_signal< sc_lv<1> > exitcond2_fu_615_p2;
    sc_signal< sc_lv<32> > gmem_offset_addr_reg_977;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_bdd_550;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_offset_ARREADY;
    sc_signal< sc_lv<1> > exitcond9_fu_646_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond9_reg_983_pp0_it1;
    sc_signal< sc_lv<14> > indvar_next_fu_652_p2;
    sc_signal< sc_lv<14> > indvar_next_reg_987;
    sc_signal< sc_lv<32> > gmem_offset_addr_read_reg_992;
    sc_signal< sc_lv<33> > tmp_27_fu_663_p1;
    sc_signal< sc_lv<33> > tmp_27_reg_997;
    sc_signal< sc_logic > ap_sig_cseq_ST_st13_fsm_10;
    sc_signal< bool > ap_sig_bdd_573;
    sc_signal< sc_lv<32> > gmem_addr_reg_1002;
    sc_signal< sc_lv<1> > exitcond3_fu_682_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond3_reg_1008_pp1_it1;
    sc_signal< sc_lv<14> > indvar_next1_fu_688_p2;
    sc_signal< sc_lv<14> > indvar_next1_reg_1012;
    sc_signal< sc_lv<8> > gmem_addr_read_reg_1017;
    sc_signal< sc_lv<14> > j_1_fu_705_p2;
    sc_signal< sc_lv<14> > j_1_reg_1025;
    sc_signal< sc_logic > ap_sig_cseq_ST_st25_fsm_20;
    sc_signal< bool > ap_sig_bdd_594;
    sc_signal< sc_lv<64> > tmp_24_fu_711_p1;
    sc_signal< sc_lv<64> > tmp_24_reg_1030;
    sc_signal< sc_lv<1> > exitcond_fu_699_p2;
    sc_signal< sc_lv<14> > i_1_fu_722_p2;
    sc_signal< sc_lv<14> > i_1_reg_1043;
    sc_signal< sc_lv<18> > tmp_11_fu_792_p2;
    sc_signal< sc_lv<18> > tmp_11_reg_1048;
    sc_signal< sc_lv<1> > exitcond1_fu_716_p2;
    sc_signal< sc_lv<32> > gmem_addr_1_reg_1056;
    sc_signal< sc_lv<64> > tmp_23_fu_888_p1;
    sc_signal< sc_lv<64> > tmp_23_reg_1061;
    sc_signal< sc_logic > ap_sig_cseq_ST_st29_fsm_24;
    sc_signal< bool > ap_sig_bdd_631;
    sc_signal< sc_lv<1> > exitcond4_fu_893_p2;
    sc_signal< sc_lv<1> > exitcond4_reg_1071;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp2_stg0_fsm_28;
    sc_signal< bool > ap_sig_bdd_642;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond4_reg_1071_pp2_it1;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_WREADY;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it2;
    sc_signal< sc_lv<14> > indvar_next2_fu_899_p2;
    sc_signal< sc_lv<8> > extLd_fu_910_p3;
    sc_signal< sc_lv<8> > extLd_reg_1085;
    sc_signal< sc_lv<1> > exitcond5_fu_918_p2;
    sc_signal< sc_lv<1> > exitcond5_reg_1090;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp3_stg0_fsm_34;
    sc_signal< bool > ap_sig_bdd_678;
    sc_signal< sc_logic > ap_reg_ppiten_pp3_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp3_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond5_reg_1090_pp3_it1;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_offset_WREADY;
    sc_signal< sc_logic > ap_reg_ppiten_pp3_it2;
    sc_signal< sc_lv<14> > indvar_next3_fu_924_p2;
    sc_signal< sc_lv<32> > parameters_load_reg_1104;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_8;
    sc_signal< bool > ap_sig_bdd_713;
    sc_signal< sc_logic > ap_sig_cseq_ST_st20_fsm_17;
    sc_signal< bool > ap_sig_bdd_725;
    sc_signal< sc_logic > ap_sig_cseq_ST_st32_fsm_27;
    sc_signal< bool > ap_sig_bdd_737;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_AWREADY;
    sc_signal< sc_logic > ap_sig_cseq_ST_st40_fsm_33;
    sc_signal< bool > ap_sig_bdd_751;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_offset_AWREADY;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_550_ap_start;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_550_ap_done;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_550_ap_idle;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_550_ap_ready;
    sc_signal< sc_lv<8> > grp_backsub_EM_ALGO_fu_550_pixel;
    sc_signal< sc_lv<14> > grp_backsub_EM_ALGO_fu_550_pos_r;
    sc_signal< sc_lv<16> > grp_backsub_EM_ALGO_fu_550_parameters_address0;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_550_parameters_ce0;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_550_parameters_we0;
    sc_signal< sc_lv<32> > grp_backsub_EM_ALGO_fu_550_parameters_d0;
    sc_signal< sc_lv<32> > grp_backsub_EM_ALGO_fu_550_parameters_q0;
    sc_signal< sc_lv<16> > grp_backsub_EM_ALGO_fu_550_parameters_address1;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_550_parameters_ce1;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_550_parameters_we1;
    sc_signal< sc_lv<32> > grp_backsub_EM_ALGO_fu_550_parameters_d1;
    sc_signal< sc_lv<32> > grp_backsub_EM_ALGO_fu_550_parameters_q1;
    sc_signal< sc_lv<4> > grp_backsub_EM_ALGO_fu_550_x;
    sc_signal< sc_lv<18> > grp_backsub_EM_ALGO_fu_550_back_gauss_address0;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_550_back_gauss_ce0;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_550_back_gauss_we0;
    sc_signal< sc_lv<1> > grp_backsub_EM_ALGO_fu_550_back_gauss_d0;
    sc_signal< sc_lv<1> > grp_backsub_EM_ALGO_fu_550_back_gauss_q0;
    sc_signal< sc_lv<18> > grp_backsub_EM_ALGO_fu_550_back_gauss_address1;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_550_back_gauss_ce1;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_550_back_gauss_we1;
    sc_signal< sc_lv<1> > grp_backsub_EM_ALGO_fu_550_back_gauss_d1;
    sc_signal< sc_lv<18> > grp_backsub_EM_ALGO_fu_550_matchsum_address0;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_550_matchsum_ce0;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_550_matchsum_we0;
    sc_signal< sc_lv<8> > grp_backsub_EM_ALGO_fu_550_matchsum_d0;
    sc_signal< sc_lv<8> > grp_backsub_EM_ALGO_fu_550_matchsum_q0;
    sc_signal< sc_lv<1> > grp_backsub_EM_ALGO_fu_550_ap_return;
    sc_signal< sc_lv<4> > x_reg_445;
    sc_signal< sc_logic > ap_sig_cseq_ST_st48_fsm_39;
    sc_signal< bool > ap_sig_bdd_804;
    sc_signal< sc_lv<17> > phi_mul_reg_457;
    sc_signal< sc_lv<19> > phi_mul9_reg_469;
    sc_signal< sc_lv<14> > indvar_phi_fu_484_p4;
    sc_signal< sc_lv<14> > indvar1_phi_fu_496_p4;
    sc_signal< sc_lv<14> > j_reg_504;
    sc_signal< sc_logic > ap_sig_cseq_ST_st27_fsm_22;
    sc_signal< bool > ap_sig_bdd_833;
    sc_signal< sc_logic > ap_sig_cseq_ST_st24_fsm_19;
    sc_signal< bool > ap_sig_bdd_843;
    sc_signal< sc_lv<14> > i_reg_516;
    sc_signal< sc_logic > ap_sig_cseq_ST_st31_fsm_26;
    sc_signal< bool > ap_sig_bdd_853;
    sc_signal< sc_logic > grp_backsub_EM_ALGO_fu_550_ap_start_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_6_fu_658_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_694_p1;
    sc_signal< sc_lv<64> > tmp_32_fu_746_p1;
    sc_signal< sc_lv<64> > tmp_34_fu_758_p3;
    sc_signal< sc_lv<64> > tmp_12_fu_802_p1;
    sc_signal< sc_lv<64> > tmp_14_fu_813_p1;
    sc_signal< sc_lv<64> > tmp_16_fu_841_p1;
    sc_signal< sc_logic > ap_sig_cseq_ST_st28_fsm_23;
    sc_signal< bool > ap_sig_bdd_934;
    sc_signal< sc_lv<64> > tmp_18_fu_855_p1;
    sc_signal< sc_lv<64> > tmp_20_fu_869_p1;
    sc_signal< sc_lv<64> > tmp_22_fu_883_p1;
    sc_signal< sc_lv<64> > tmp_26_fu_905_p1;
    sc_signal< sc_lv<64> > tmp_28_fu_930_p1;
    sc_signal< sc_lv<64> > tmp_10_fu_636_p1;
    sc_signal< sc_lv<64> > tmp_30_fu_672_p1;
    sc_signal< sc_lv<64> > tmp_36_fu_822_p1;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_offset_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_offset_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_offset_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_ARREADY;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_11;
    sc_signal< bool > ap_sig_bdd_985;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_WREADY;
    sc_signal< sc_lv<30> > tmp_4_fu_581_p4;
    sc_signal< sc_lv<31> > tmp_5_fu_627_p1;
    sc_signal< sc_lv<33> > tmp_29_fu_667_p2;
    sc_signal< sc_lv<17> > i_cast6_fu_728_p1;
    sc_signal< sc_lv<17> > tmp_9_fu_732_p2;
    sc_signal< sc_lv<18> > tmp_s_fu_738_p3;
    sc_signal< sc_lv<18> > tmp_33_fu_752_p2;
    sc_signal< sc_lv<17> > p_shl_fu_768_p3;
    sc_signal< sc_lv<15> > p_shl1_fu_780_p3;
    sc_signal< sc_lv<18> > p_shl_cast_fu_776_p1;
    sc_signal< sc_lv<18> > p_shl1_cast_fu_788_p1;
    sc_signal< sc_lv<32> > tmp_11_cast_fu_798_p1;
    sc_signal< sc_lv<32> > tmp_13_fu_807_p2;
    sc_signal< sc_lv<33> > tmp_31_fu_818_p2;
    sc_signal< sc_lv<18> > tmp_15_fu_832_p2;
    sc_signal< sc_lv<32> > tmp_15_cast_fu_837_p1;
    sc_signal< sc_lv<18> > tmp_17_fu_846_p2;
    sc_signal< sc_lv<32> > tmp_17_cast_fu_851_p1;
    sc_signal< sc_lv<18> > tmp_19_fu_860_p2;
    sc_signal< sc_lv<32> > tmp_19_cast_fu_865_p1;
    sc_signal< sc_lv<18> > tmp_21_fu_874_p2;
    sc_signal< sc_lv<32> > tmp_21_cast_fu_879_p1;
    sc_signal< sc_lv<40> > ap_NS_fsm;
    sc_signal< bool > ap_sig_bdd_1004;
    sc_signal< bool > ap_sig_bdd_1383;
    sc_signal< bool > ap_sig_bdd_970;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<40> ap_ST_st1_fsm_0;
    static const sc_lv<40> ap_ST_st2_fsm_1;
    static const sc_lv<40> ap_ST_st3_fsm_2;
    static const sc_lv<40> ap_ST_st4_fsm_3;
    static const sc_lv<40> ap_ST_st5_fsm_4;
    static const sc_lv<40> ap_ST_st6_fsm_5;
    static const sc_lv<40> ap_ST_st7_fsm_6;
    static const sc_lv<40> ap_ST_st8_fsm_7;
    static const sc_lv<40> ap_ST_st9_fsm_8;
    static const sc_lv<40> ap_ST_pp0_stg0_fsm_9;
    static const sc_lv<40> ap_ST_st13_fsm_10;
    static const sc_lv<40> ap_ST_st14_fsm_11;
    static const sc_lv<40> ap_ST_st15_fsm_12;
    static const sc_lv<40> ap_ST_st16_fsm_13;
    static const sc_lv<40> ap_ST_st17_fsm_14;
    static const sc_lv<40> ap_ST_st18_fsm_15;
    static const sc_lv<40> ap_ST_st19_fsm_16;
    static const sc_lv<40> ap_ST_st20_fsm_17;
    static const sc_lv<40> ap_ST_pp1_stg0_fsm_18;
    static const sc_lv<40> ap_ST_st24_fsm_19;
    static const sc_lv<40> ap_ST_st25_fsm_20;
    static const sc_lv<40> ap_ST_st26_fsm_21;
    static const sc_lv<40> ap_ST_st27_fsm_22;
    static const sc_lv<40> ap_ST_st28_fsm_23;
    static const sc_lv<40> ap_ST_st29_fsm_24;
    static const sc_lv<40> ap_ST_st30_fsm_25;
    static const sc_lv<40> ap_ST_st31_fsm_26;
    static const sc_lv<40> ap_ST_st32_fsm_27;
    static const sc_lv<40> ap_ST_pp2_stg0_fsm_28;
    static const sc_lv<40> ap_ST_st36_fsm_29;
    static const sc_lv<40> ap_ST_st37_fsm_30;
    static const sc_lv<40> ap_ST_st38_fsm_31;
    static const sc_lv<40> ap_ST_st39_fsm_32;
    static const sc_lv<40> ap_ST_st40_fsm_33;
    static const sc_lv<40> ap_ST_pp3_stg0_fsm_34;
    static const sc_lv<40> ap_ST_st44_fsm_35;
    static const sc_lv<40> ap_ST_st45_fsm_36;
    static const sc_lv<40> ap_ST_st46_fsm_37;
    static const sc_lv<40> ap_ST_st47_fsm_38;
    static const sc_lv<40> ap_ST_st48_fsm_39;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const int C_M_AXI_GMEM_OFFSET_USER_VALUE;
    static const int C_M_AXI_GMEM_OFFSET_PROT_VALUE;
    static const int C_M_AXI_GMEM_OFFSET_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_3840;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_2580;
    static const sc_lv<32> ap_const_lv32_45992000;
    static const sc_lv<32> ap_const_lv32_3DB851EC;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<19> ap_const_lv19_E100;
    static const sc_lv<17> ap_const_lv17_2580;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<14> ap_const_lv14_3840;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<14> ap_const_lv14_2580;
    static const sc_lv<18> ap_const_lv18_1;
    static const sc_lv<46> ap_const_lv46_0;
    static const sc_lv<18> ap_const_lv18_2;
    static const sc_lv<18> ap_const_lv18_3;
    static const sc_lv<18> ap_const_lv18_4;
    static const sc_lv<18> ap_const_lv18_5;
    static const sc_lv<8> ap_const_lv8_FF;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_bdd_1004();
    void thread_ap_sig_bdd_1383();
    void thread_ap_sig_bdd_453();
    void thread_ap_sig_bdd_462();
    void thread_ap_sig_bdd_478();
    void thread_ap_sig_bdd_486();
    void thread_ap_sig_bdd_504();
    void thread_ap_sig_bdd_511();
    void thread_ap_sig_bdd_532();
    void thread_ap_sig_bdd_550();
    void thread_ap_sig_bdd_573();
    void thread_ap_sig_bdd_58();
    void thread_ap_sig_bdd_594();
    void thread_ap_sig_bdd_631();
    void thread_ap_sig_bdd_642();
    void thread_ap_sig_bdd_678();
    void thread_ap_sig_bdd_713();
    void thread_ap_sig_bdd_725();
    void thread_ap_sig_bdd_737();
    void thread_ap_sig_bdd_751();
    void thread_ap_sig_bdd_804();
    void thread_ap_sig_bdd_833();
    void thread_ap_sig_bdd_843();
    void thread_ap_sig_bdd_853();
    void thread_ap_sig_bdd_934();
    void thread_ap_sig_bdd_970();
    void thread_ap_sig_bdd_985();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_9();
    void thread_ap_sig_cseq_ST_pp1_stg0_fsm_18();
    void thread_ap_sig_cseq_ST_pp2_stg0_fsm_28();
    void thread_ap_sig_cseq_ST_pp3_stg0_fsm_34();
    void thread_ap_sig_cseq_ST_st13_fsm_10();
    void thread_ap_sig_cseq_ST_st14_fsm_11();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st20_fsm_17();
    void thread_ap_sig_cseq_ST_st24_fsm_19();
    void thread_ap_sig_cseq_ST_st25_fsm_20();
    void thread_ap_sig_cseq_ST_st26_fsm_21();
    void thread_ap_sig_cseq_ST_st27_fsm_22();
    void thread_ap_sig_cseq_ST_st28_fsm_23();
    void thread_ap_sig_cseq_ST_st29_fsm_24();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st30_fsm_25();
    void thread_ap_sig_cseq_ST_st31_fsm_26();
    void thread_ap_sig_cseq_ST_st32_fsm_27();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st40_fsm_33();
    void thread_ap_sig_cseq_ST_st48_fsm_39();
    void thread_ap_sig_cseq_ST_st9_fsm_8();
    void thread_ap_sig_ioackin_gmem_ARREADY();
    void thread_ap_sig_ioackin_gmem_AWREADY();
    void thread_ap_sig_ioackin_gmem_WREADY();
    void thread_ap_sig_ioackin_gmem_offset_ARREADY();
    void thread_ap_sig_ioackin_gmem_offset_AWREADY();
    void thread_ap_sig_ioackin_gmem_offset_WREADY();
    void thread_back_gauss_address0();
    void thread_back_gauss_address1();
    void thread_back_gauss_ce0();
    void thread_back_gauss_ce1();
    void thread_back_gauss_d0();
    void thread_back_gauss_d1();
    void thread_back_gauss_we0();
    void thread_back_gauss_we1();
    void thread_backsub_AXILiteS_s_axi_U_ap_dummy_ce();
    void thread_backsub_CRTL_BUS_s_axi_U_ap_dummy_ce();
    void thread_backsub_gmem_m_axi_U_ap_dummy_ce();
    void thread_backsub_gmem_offset_m_axi_U_ap_dummy_ce();
    void thread_data_array_address0();
    void thread_data_array_ce0();
    void thread_data_array_d0();
    void thread_data_array_we0();
    void thread_exitcond1_fu_716_p2();
    void thread_exitcond2_fu_615_p2();
    void thread_exitcond3_fu_682_p2();
    void thread_exitcond4_fu_893_p2();
    void thread_exitcond5_fu_918_p2();
    void thread_exitcond9_fu_646_p2();
    void thread_exitcond_fu_699_p2();
    void thread_extLd_fu_910_p3();
    void thread_gmem_ARADDR();
    void thread_gmem_ARBURST();
    void thread_gmem_ARCACHE();
    void thread_gmem_ARID();
    void thread_gmem_ARLEN();
    void thread_gmem_ARLOCK();
    void thread_gmem_ARPROT();
    void thread_gmem_ARQOS();
    void thread_gmem_ARREGION();
    void thread_gmem_ARSIZE();
    void thread_gmem_ARUSER();
    void thread_gmem_ARVALID();
    void thread_gmem_AWADDR();
    void thread_gmem_AWBURST();
    void thread_gmem_AWCACHE();
    void thread_gmem_AWID();
    void thread_gmem_AWLEN();
    void thread_gmem_AWLOCK();
    void thread_gmem_AWPROT();
    void thread_gmem_AWQOS();
    void thread_gmem_AWREGION();
    void thread_gmem_AWSIZE();
    void thread_gmem_AWUSER();
    void thread_gmem_AWVALID();
    void thread_gmem_BREADY();
    void thread_gmem_RREADY();
    void thread_gmem_WDATA();
    void thread_gmem_WID();
    void thread_gmem_WLAST();
    void thread_gmem_WSTRB();
    void thread_gmem_WUSER();
    void thread_gmem_WVALID();
    void thread_gmem_offset_ARADDR();
    void thread_gmem_offset_ARBURST();
    void thread_gmem_offset_ARCACHE();
    void thread_gmem_offset_ARID();
    void thread_gmem_offset_ARLEN();
    void thread_gmem_offset_ARLOCK();
    void thread_gmem_offset_ARPROT();
    void thread_gmem_offset_ARQOS();
    void thread_gmem_offset_ARREGION();
    void thread_gmem_offset_ARSIZE();
    void thread_gmem_offset_ARUSER();
    void thread_gmem_offset_ARVALID();
    void thread_gmem_offset_AWADDR();
    void thread_gmem_offset_AWBURST();
    void thread_gmem_offset_AWCACHE();
    void thread_gmem_offset_AWID();
    void thread_gmem_offset_AWLEN();
    void thread_gmem_offset_AWLOCK();
    void thread_gmem_offset_AWPROT();
    void thread_gmem_offset_AWQOS();
    void thread_gmem_offset_AWREGION();
    void thread_gmem_offset_AWSIZE();
    void thread_gmem_offset_AWUSER();
    void thread_gmem_offset_AWVALID();
    void thread_gmem_offset_BREADY();
    void thread_gmem_offset_RREADY();
    void thread_gmem_offset_WDATA();
    void thread_gmem_offset_WID();
    void thread_gmem_offset_WLAST();
    void thread_gmem_offset_WSTRB();
    void thread_gmem_offset_WUSER();
    void thread_gmem_offset_WVALID();
    void thread_grp_backsub_EM_ALGO_fu_550_ap_start();
    void thread_grp_backsub_EM_ALGO_fu_550_back_gauss_q0();
    void thread_grp_backsub_EM_ALGO_fu_550_matchsum_q0();
    void thread_grp_backsub_EM_ALGO_fu_550_parameters_q0();
    void thread_grp_backsub_EM_ALGO_fu_550_parameters_q1();
    void thread_grp_backsub_EM_ALGO_fu_550_pixel();
    void thread_grp_backsub_EM_ALGO_fu_550_pos_r();
    void thread_grp_backsub_EM_ALGO_fu_550_x();
    void thread_i_1_fu_722_p2();
    void thread_i_cast6_fu_728_p1();
    void thread_indvar1_phi_fu_496_p4();
    void thread_indvar_next1_fu_688_p2();
    void thread_indvar_next2_fu_899_p2();
    void thread_indvar_next3_fu_924_p2();
    void thread_indvar_next_fu_652_p2();
    void thread_indvar_phi_fu_484_p4();
    void thread_init_read_read_fu_210_p2();
    void thread_j_1_fu_705_p2();
    void thread_matchsum_address0();
    void thread_matchsum_address1();
    void thread_matchsum_ce0();
    void thread_matchsum_ce1();
    void thread_matchsum_d0();
    void thread_matchsum_d1();
    void thread_matchsum_we0();
    void thread_matchsum_we1();
    void thread_next_mul1_fu_603_p2();
    void thread_next_mul_fu_609_p2();
    void thread_out_frame_address0();
    void thread_out_frame_ce0();
    void thread_out_frame_d0();
    void thread_out_frame_we0();
    void thread_p_shl1_cast_fu_788_p1();
    void thread_p_shl1_fu_780_p3();
    void thread_p_shl_cast_fu_776_p1();
    void thread_p_shl_fu_768_p3();
    void thread_parameters_address0();
    void thread_parameters_address1();
    void thread_parameters_ce0();
    void thread_parameters_ce1();
    void thread_parameters_d0();
    void thread_parameters_d1();
    void thread_parameters_we0();
    void thread_parameters_we1();
    void thread_tmp_10_cast_fu_591_p1();
    void thread_tmp_10_fu_636_p1();
    void thread_tmp_11_cast_fu_798_p1();
    void thread_tmp_11_fu_792_p2();
    void thread_tmp_12_fu_802_p1();
    void thread_tmp_13_fu_807_p2();
    void thread_tmp_14_fu_813_p1();
    void thread_tmp_15_cast_fu_837_p1();
    void thread_tmp_15_fu_832_p2();
    void thread_tmp_16_fu_841_p1();
    void thread_tmp_17_cast_fu_851_p1();
    void thread_tmp_17_fu_846_p2();
    void thread_tmp_18_fu_855_p1();
    void thread_tmp_19_cast_fu_865_p1();
    void thread_tmp_19_fu_860_p2();
    void thread_tmp_20_fu_869_p1();
    void thread_tmp_21_cast_fu_879_p1();
    void thread_tmp_21_fu_874_p2();
    void thread_tmp_22_fu_883_p1();
    void thread_tmp_23_fu_888_p1();
    void thread_tmp_24_fu_711_p1();
    void thread_tmp_26_fu_905_p1();
    void thread_tmp_27_fu_663_p1();
    void thread_tmp_28_fu_930_p1();
    void thread_tmp_29_fu_667_p2();
    void thread_tmp_30_cast_fu_595_p1();
    void thread_tmp_30_fu_672_p1();
    void thread_tmp_31_cast_fu_599_p1();
    void thread_tmp_31_fu_818_p2();
    void thread_tmp_32_fu_746_p1();
    void thread_tmp_33_fu_752_p2();
    void thread_tmp_34_fu_758_p3();
    void thread_tmp_36_fu_822_p1();
    void thread_tmp_4_fu_581_p4();
    void thread_tmp_5_fu_627_p1();
    void thread_tmp_6_fu_658_p1();
    void thread_tmp_7_fu_631_p2();
    void thread_tmp_8_fu_694_p1();
    void thread_tmp_9_fu_732_p2();
    void thread_tmp_s_fu_738_p3();
    void thread_x_1_fu_621_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
