This is the step module folder containing Post and Pre synthesises verilog codes ,software equivalent and Post synthesises output folder.

To run Post or Pre module take all .v files inside required module and add them to your project and compile and use StepTestBench.do to check that all is working correctly and to generate more testcases check readme file inside Software equivalent folder