$date
	Wed Jan  7 13:10:48 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module programMemory_tb $end
$var wire 13 ! data [12:0] $end
$var reg 8 " addr [7:0] $end
$scope module dut $end
$var wire 8 # addr [7:0] $end
$var wire 13 $ data [12:0] $end
$scope begin $unm_blk_1 $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000000 %
b1 $
b0 #
b0 "
b1 !
$end
#1000
b1000000010 !
b1000000010 $
b1 "
b1 #
#2000
b10000000100 !
b10000000100 $
b10 "
b10 #
#3000
b111000000000 !
b111000000000 $
b11 "
b11 #
#4000
b0 !
b0 $
b10000 "
b10000 #
#5000
b1 !
b1 $
b0 "
b0 #
#6000
b1000000010 !
b1000000010 $
b1 "
b1 #
#7000
b10000000100 !
b10000000100 $
b10 "
b10 #
#8000
b111000000000 !
b111000000000 $
b11 "
b11 #
#19000
