Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tmoores/EIE2/ELEC50009/lab3_v2/nios_setup_v2.qsys --block-symbol-file --output-directory=/home/tmoores/EIE2/ELEC50009/lab3_v2/nios_setup_v2 --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading lab3_v2/nios_setup_v2.qsys
Progress: Reading input file
Progress: Adding accelerometer_spi [altera_up_avalon_accelerometer_spi 18.0]
Progress: Parameterizing module accelerometer_spi
Progress: Adding button [altera_avalon_pio 18.1]
Progress: Parameterizing module button
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding hex0 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex2
Progress: Adding hex3 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex3
Progress: Adding hex4 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex4
Progress: Adding hex5 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex5
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding switch [altera_avalon_pio 18.1]
Progress: Parameterizing module switch
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_setup_v2.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_setup_v2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_setup_v2.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_setup_v2.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_setup_v2.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_setup_v2.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tmoores/EIE2/ELEC50009/lab3_v2/nios_setup_v2.qsys --synthesis=VERILOG --output-directory=/home/tmoores/EIE2/ELEC50009/lab3_v2/nios_setup_v2/synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading lab3_v2/nios_setup_v2.qsys
Progress: Reading input file
Progress: Adding accelerometer_spi [altera_up_avalon_accelerometer_spi 18.0]
Progress: Parameterizing module accelerometer_spi
Progress: Adding button [altera_avalon_pio 18.1]
Progress: Parameterizing module button
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding hex0 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex2
Progress: Adding hex3 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex3
Progress: Adding hex4 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex4
Progress: Adding hex5 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex5
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding switch [altera_avalon_pio 18.1]
Progress: Parameterizing module switch
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_setup_v2.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_setup_v2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_setup_v2.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_setup_v2.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_setup_v2.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_setup_v2.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios_setup_v2: Generating nios_setup_v2 "nios_setup_v2" for QUARTUS_SYNTH
Info: accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode
Info: accelerometer_spi: "nios_setup_v2" instantiated altera_up_avalon_accelerometer_spi "accelerometer_spi"
Info: button: Starting RTL generation for module 'nios_setup_v2_button'
Info: button:   Generation command is [exec /home/tmoores/.quartus/quartus/linux64/perl/bin/perl -I /home/tmoores/.quartus/quartus/linux64/perl/lib -I /home/tmoores/.quartus/quartus/sopc_builder/bin/europa -I /home/tmoores/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tmoores/.quartus/quartus/sopc_builder/bin -I /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_button --dir=/tmp/alt8710_7189431053019514330.dir/0003_button_gen/ --quartus_dir=/home/tmoores/.quartus/quartus --verilog --config=/tmp/alt8710_7189431053019514330.dir/0003_button_gen//nios_setup_v2_button_component_configuration.pl  --do_build_sim=0  ]
Info: button: Done RTL generation for module 'nios_setup_v2_button'
Info: button: "nios_setup_v2" instantiated altera_avalon_pio "button"
Info: cpu: "nios_setup_v2" instantiated altera_nios2_gen2 "cpu"
Info: hex0: Starting RTL generation for module 'nios_setup_v2_hex0'
Info: hex0:   Generation command is [exec /home/tmoores/.quartus/quartus/linux64/perl/bin/perl -I /home/tmoores/.quartus/quartus/linux64/perl/lib -I /home/tmoores/.quartus/quartus/sopc_builder/bin/europa -I /home/tmoores/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tmoores/.quartus/quartus/sopc_builder/bin -I /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_hex0 --dir=/tmp/alt8710_7189431053019514330.dir/0004_hex0_gen/ --quartus_dir=/home/tmoores/.quartus/quartus --verilog --config=/tmp/alt8710_7189431053019514330.dir/0004_hex0_gen//nios_setup_v2_hex0_component_configuration.pl  --do_build_sim=0  ]
Info: hex0: Done RTL generation for module 'nios_setup_v2_hex0'
Info: hex0: "nios_setup_v2" instantiated altera_avalon_pio "hex0"
Info: jtag_uart: Starting RTL generation for module 'nios_setup_v2_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/tmoores/.quartus/quartus/linux64/perl/bin/perl -I /home/tmoores/.quartus/quartus/linux64/perl/lib -I /home/tmoores/.quartus/quartus/sopc_builder/bin/europa -I /home/tmoores/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tmoores/.quartus/quartus/sopc_builder/bin -I /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_setup_v2_jtag_uart --dir=/tmp/alt8710_7189431053019514330.dir/0005_jtag_uart_gen/ --quartus_dir=/home/tmoores/.quartus/quartus --verilog --config=/tmp/alt8710_7189431053019514330.dir/0005_jtag_uart_gen//nios_setup_v2_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_setup_v2_jtag_uart'
Info: jtag_uart: "nios_setup_v2" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led: Starting RTL generation for module 'nios_setup_v2_led'
Info: led:   Generation command is [exec /home/tmoores/.quartus/quartus/linux64/perl/bin/perl -I /home/tmoores/.quartus/quartus/linux64/perl/lib -I /home/tmoores/.quartus/quartus/sopc_builder/bin/europa -I /home/tmoores/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tmoores/.quartus/quartus/sopc_builder/bin -I /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_led --dir=/tmp/alt8710_7189431053019514330.dir/0006_led_gen/ --quartus_dir=/home/tmoores/.quartus/quartus --verilog --config=/tmp/alt8710_7189431053019514330.dir/0006_led_gen//nios_setup_v2_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'nios_setup_v2_led'
Info: led: "nios_setup_v2" instantiated altera_avalon_pio "led"
Info: sdram: Starting RTL generation for module 'nios_setup_v2_sdram'
Info: sdram:   Generation command is [exec /home/tmoores/.quartus/quartus/linux64/perl/bin/perl -I /home/tmoores/.quartus/quartus/linux64/perl/lib -I /home/tmoores/.quartus/quartus/sopc_builder/bin/europa -I /home/tmoores/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tmoores/.quartus/quartus/sopc_builder/bin -I /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_setup_v2_sdram --dir=/tmp/alt8710_7189431053019514330.dir/0007_sdram_gen/ --quartus_dir=/home/tmoores/.quartus/quartus --verilog --config=/tmp/alt8710_7189431053019514330.dir/0007_sdram_gen//nios_setup_v2_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios_setup_v2_sdram'
Info: sdram: "nios_setup_v2" instantiated altera_avalon_new_sdram_controller "sdram"
Info: switch: Starting RTL generation for module 'nios_setup_v2_switch'
Info: switch:   Generation command is [exec /home/tmoores/.quartus/quartus/linux64/perl/bin/perl -I /home/tmoores/.quartus/quartus/linux64/perl/lib -I /home/tmoores/.quartus/quartus/sopc_builder/bin/europa -I /home/tmoores/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tmoores/.quartus/quartus/sopc_builder/bin -I /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_switch --dir=/tmp/alt8710_7189431053019514330.dir/0008_switch_gen/ --quartus_dir=/home/tmoores/.quartus/quartus --verilog --config=/tmp/alt8710_7189431053019514330.dir/0008_switch_gen//nios_setup_v2_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'nios_setup_v2_switch'
Info: switch: "nios_setup_v2" instantiated altera_avalon_pio "switch"
Info: sys_clk_timer: Starting RTL generation for module 'nios_setup_v2_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec /home/tmoores/.quartus/quartus/linux64//perl/bin/perl -I /home/tmoores/.quartus/quartus/linux64//perl/lib -I /home/tmoores/.quartus/quartus/sopc_builder/bin/europa -I /home/tmoores/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tmoores/.quartus/quartus/sopc_builder/bin -I /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/common -I /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/tmoores/.quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_setup_v2_sys_clk_timer --dir=/tmp/alt8710_7189431053019514330.dir/0009_sys_clk_timer_gen/ --quartus_dir=/home/tmoores/.quartus/quartus --verilog --config=/tmp/alt8710_7189431053019514330.dir/0009_sys_clk_timer_gen//nios_setup_v2_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'nios_setup_v2_sys_clk_timer'
Info: sys_clk_timer: "nios_setup_v2" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "nios_setup_v2" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_setup_v2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_setup_v2" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_setup_v2" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_setup_v2_cpu_cpu'
Info: cpu:   Generation command is [exec /home/tmoores/.quartus/quartus/linux64//eperlcmd -I /home/tmoores/.quartus/quartus/linux64//perl/lib -I /home/tmoores/.quartus/quartus/sopc_builder/bin/europa -I /home/tmoores/.quartus/quartus/sopc_builder/bin/perl_lib -I /home/tmoores/.quartus/quartus/sopc_builder/bin -I /home/tmoores/.quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tmoores/.quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tmoores/.quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tmoores/.quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tmoores/.quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_setup_v2_cpu_cpu --dir=/tmp/alt8710_7189431053019514330.dir/0013_cpu_gen/ --quartus_bindir=/home/tmoores/.quartus/quartus/linux64/ --verilog --config=/tmp/alt8710_7189431053019514330.dir/0013_cpu_gen//nios_setup_v2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.03.24 13:02:33 (*) Starting Nios II generation
Info: cpu: # 2021.03.24 13:02:33 (*)   Checking for plaintext license.
Info: cpu: # 2021.03.24 13:02:34 (*)   Couldn't query license setup in Quartus directory /home/tmoores/.quartus/quartus/linux64/
Info: cpu: # 2021.03.24 13:02:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.03.24 13:02:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.03.24 13:02:34 (*)   Plaintext license not found.
Info: cpu: # 2021.03.24 13:02:34 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2021.03.24 13:02:34 (*)   Couldn't query license setup in Quartus directory /home/tmoores/.quartus/quartus/linux64/
Info: cpu: # 2021.03.24 13:02:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.03.24 13:02:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.03.24 13:02:34 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2021.03.24 13:02:34 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.03.24 13:02:34 (*)   Creating all objects for CPU
Info: cpu: # 2021.03.24 13:02:34 (*)     Testbench
Info: cpu: # 2021.03.24 13:02:35 (*)     Instruction decoding
Info: cpu: # 2021.03.24 13:02:35 (*)       Instruction fields
Info: cpu: # 2021.03.24 13:02:35 (*)       Instruction decodes
Info: cpu: # 2021.03.24 13:02:35 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.03.24 13:02:35 (*)       Instruction controls
Info: cpu: # 2021.03.24 13:02:35 (*)     Pipeline frontend
Info: cpu: # 2021.03.24 13:02:35 (*)     Pipeline backend
Info: cpu: # 2021.03.24 13:02:38 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.03.24 13:02:39 (*)   Creating encrypted RTL
Info: cpu: # 2021.03.24 13:02:40 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_setup_v2_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent"
Info: accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_016: "mm_interconnect_0" instantiated altera_merlin_router "router_016"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file /home/tmoores/EIE2/ELEC50009/lab3_v2/nios_setup_v2/synthesis/submodules/altera_avalon_sc_fifo.v
Info: accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter"
Info: Reusing file /home/tmoores/EIE2/ELEC50009/lab3_v2/nios_setup_v2/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /home/tmoores/EIE2/ELEC50009/lab3_v2/nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/tmoores/EIE2/ELEC50009/lab3_v2/nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/tmoores/EIE2/ELEC50009/lab3_v2/nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"
Info: Reusing file /home/tmoores/EIE2/ELEC50009/lab3_v2/nios_setup_v2/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/tmoores/EIE2/ELEC50009/lab3_v2/nios_setup_v2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_014: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_014"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_014" instantiated error_adapter "error_adapter_0"
Info: nios_setup_v2: Done "nios_setup_v2" with 43 modules, 73 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
