<dec f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='650' type='bool llvm::SMSchedule::isValidSchedule(llvm::SwingSchedulerDAG * SSD)'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1999' u='c' c='_ZN4llvm17SwingSchedulerDAG16schedulePipelineERNS_10SMScheduleE'/>
<def f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3660' ll='3674' type='bool llvm::SMSchedule::isValidSchedule(llvm::SwingSchedulerDAG * SSD)'/>
<doc f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3656'>// Check if the generated schedule is valid. This function checks if
// an instruction that uses a physical register is scheduled in a
// different stage than the definition. The pipeliner does not handle
// physical register values that may cross a basic block boundary.</doc>
