168/10.5MHz tx, rx using DMA while (dmaTx->NDTR() != 0)
Benchmarking null...
               ... cycle = 125 ns = 21 CLKs CPU IDLE=00.0%
Benchmarking txRx 2...
               ... cycle = 2105 ns = 354 CLKs CPU IDLE=00.0%
Benchmarking txRx 3...
               ... cycle = 2887 ns = 485 CLKs CPU IDLE=00.0%
Benchmarking txThenTx 1...
               ... cycle = 1937 ns = 325 CLKs CPU IDLE=00.0%
Benchmarking txThenRx 1...
               ... cycle = 2236 ns = 376 CLKs CPU IDLE=00.0%
Benchmarking txThenRx 2...
               ... cycle = 3000 ns = 504 CLKs CPU IDLE=00.0%

168/10.5MHz tx, rx using DMA while ((flags = dmaRx->flagsGetAndClear(Hal::DmaLine::c_flags_TC | Hal::DmaLine::c_flags_TE)) == 0)
Benchmarking null...
               ... cycle = 125 ns = 21 CLKs CPU IDLE=00.0%
Benchmarking txRx 2...
               ... cycle = 2199 ns = 369 CLKs CPU IDLE=00.0%
Benchmarking txRx 3...
               ... cycle = 3044 ns = 511 CLKs CPU IDLE=00.0%

168/10.5MHz tx, rx using DR
Benchmarking null...
               ... cycle = 125 ns = 21 CLKs CPU IDLE=00.0%
Benchmarking txRx 2...
               ... cycle = 2117 ns = 356 CLKs CPU IDLE=00.0%
Benchmarking txRx 3...
               ... cycle = 3010 ns = 506 CLKs CPU IDLE=00.0%

168/10.5MHz tx using DR, rx using DMA while ((flags = dmaRx->flagsGetAndClear(Hal::DmaLine::c_flags_TC | Hal::DmaLine::c_flags_TE)) == 0)
Benchmarking null...
               ... cycle = 125 ns = 21 CLKs CPU IDLE=00.0%
Benchmarking txRx 2...
               ... cycle = 2211 ns = 372 CLKs CPU IDLE=00.0%
Benchmarking txRx 3...
               ... cycle = 3035 ns = 510 CLKs CPU IDLE=00.0%

************************************************************************************************
160/20MHz tx, rx using DMA while (dmaTx->NDTR() != 0)
Benchmarking null...
               ... cycle = 132 ns = 21 CLKs CPU IDLE=00.0%
Benchmarking txRx 2...
               ... cycle = 1458 ns = 233 CLKs CPU IDLE=00.0%
Benchmarking txRx 3...
               ... cycle = 1884 ns = 302 CLKs CPU IDLE=00.0%
Benchmarking txThenTx 1...
               ... cycle = 1245 ns = 199 CLKs CPU IDLE=00.0%
Benchmarking txThenRx 1...
               ... cycle = 1584 ns = 254 CLKs CPU IDLE=00.0%
Benchmarking txThenRx 2...
               ... cycle = 2022 ns = 324 CLKs CPU IDLE=00.0%

160/20MHz tx, rx using DMA while ((flags = dmaRx->flagsGetAndClear(Hal::DmaLine::c_flags_TC | Hal::DmaLine::c_flags_TE)) == 0)
Benchmarking null...
               ... cycle = 132 ns = 21 CLKs CPU IDLE=00.0%
Benchmarking txRx 2...
               ... cycle = 1572 ns = 252 CLKs CPU IDLE=00.0%
Benchmarking txRx 3...
               ... cycle = 1982 ns = 317 CLKs CPU IDLE=00.0%
Benchmarking txRx 100...
               ... cycle = 40788 ns = 6526 CLKs CPU IDLE=00.0%

160/20MHz tx, rx using DR
Benchmarking null...
               ... cycle = 132 ns = 21 CLKs CPU IDLE=00.0%
Benchmarking txRx 2...
               ... cycle = 1471 ns = 236 CLKs CPU IDLE=00.0%
Benchmarking txRx 3...
               ... cycle = 2035 ns = 326 CLKs CPU IDLE=00.0%

160/20MHz tx using DR, rx using DMA while ((flags = dmaRx->flagsGetAndClear(Hal::DmaLine::c_flags_TC | Hal::DmaLine::c_flags_TE)) == 0)
Benchmarking null...
               ... cycle = 132 ns = 21 CLKs CPU IDLE=00.0%
Benchmarking txRx 2...
               ... cycle = 1533 ns = 245 CLKs CPU IDLE=00.0%
Benchmarking txRx 3...
               ... cycle = 2022 ns = 324 CLKs CPU IDLE=00.0%

160/20MHz opt1 tx using DR, rx using DMA while ((flags = dmaRx->flagsGetAndClear(Hal::DmaLine::c_flags_TC | Hal::DmaLine::c_flags_TE)) == 0)
Benchmarking null...
               ... cycle = 132 ns = 21 CLKs CPU IDLE=00.0%
Benchmarking txRx 2...
               ... cycle = 1534 ns = 246 CLKs CPU IDLE=00.0%
Benchmarking txRx 3...
               ... cycle = 2009 ns = 322 CLKs CPU IDLE=00.0%
Benchmarking txRx 100...
               ... cycle = 40880 ns = 6541 CLKs CPU IDLE=00.0%
