HelpInfo,\\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_Q202003MSP1\lib\html,fpgahelp.qhc,synerrmsg.mp,\\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_Q202003MSP1\bin\assistant
Implementation;Synthesis||CL169||@W:Pruning unused register i[7:0]. Make sure that there are no unused intermediate registers.||IOG_IOD_DDRX4_COMP.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/97||prbscheck_parallel_fab.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\prbscheck_parallel_fab.v'/linenumber/61
Implementation;Synthesis||CG775||@N: Component CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN not found in library "work" or "__hyper__lib__", but found in library CORERXIODBITALIGN_LIB||IOG_IOD_DDRX4_COMP.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/102||CoreRxIODBitAlign_top.v(2);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign_top.v'/linenumber/2
Implementation;Synthesis||CG1340||@W:Index into variable early_flags_lsb could be out of range ; a simulation mismatch is possible.||IOG_IOD_DDRX4_COMP.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/148||CoreRxIODBitAlign.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/245
Implementation;Synthesis||CG1340||@W:Index into variable late_flags_lsb could be out of range ; a simulation mismatch is possible.||IOG_IOD_DDRX4_COMP.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/149||CoreRxIODBitAlign.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/245
Implementation;Synthesis||CG1340||@W:Index into variable early_flags_msb could be out of range ; a simulation mismatch is possible.||IOG_IOD_DDRX4_COMP.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/150||CoreRxIODBitAlign.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/245
Implementation;Synthesis||CG1340||@W:Index into variable late_flags_msb could be out of range ; a simulation mismatch is possible.||IOG_IOD_DDRX4_COMP.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/151||CoreRxIODBitAlign.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/245
Implementation;Synthesis||CG360||@W:Removing wire re_train, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/152||CoreRxIODBitAlign.v(177);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/177
Implementation;Synthesis||CL169||@W:Pruning unused register LP_edge_reg[3:0]. Make sure that there are no unused intermediate registers.||IOG_IOD_DDRX4_COMP.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/154||CoreRxIODBitAlign.v(1003);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1003
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of LP_IN_reg[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||IOG_IOD_DDRX4_COMP.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/155||CoreRxIODBitAlign.v(1003);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1003
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of skip_trng_reg[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||IOG_IOD_DDRX4_COMP.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/156||CoreRxIODBitAlign.v(982);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/982
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of tapcnt_final_upd[8:0]. Either assign all bits or reduce the width of the signal.||IOG_IOD_DDRX4_COMP.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/157||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of tapcnt_final[8:0]. Either assign all bits or reduce the width of the signal.||IOG_IOD_DDRX4_COMP.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/158||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL207||@W:All reachable assignments to LP_Clear_pulse[15:0] assign 0, register removed by optimization.||IOG_IOD_DDRX4_COMP.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/159||CoreRxIODBitAlign.v(1050);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1050
Implementation;Synthesis||CL207||@W:All reachable assignments to LP_IN_reg[3:2] assign 1, register removed by optimization.||IOG_IOD_DDRX4_COMP.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/160||CoreRxIODBitAlign.v(1003);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1003
Implementation;Synthesis||CL113||@W:Feedback mux created for signal skip_trng_reg[2:2]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||IOG_IOD_DDRX4_COMP.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/161||CoreRxIODBitAlign.v(982);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/982
Implementation;Synthesis||CL250||@W:All reachable assignments to skip_trng_reg[2] assign 0, register removed by optimization||IOG_IOD_DDRX4_COMP.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/162||CoreRxIODBitAlign.v(982);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/982
Implementation;Synthesis||CL190||@W:Optimizing register bit bitalign_hold_state[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/163||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL190||@W:Optimizing register bit bitalign_hold_state[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/164||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL190||@W:Optimizing register bit bitalign_hold_state[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/165||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL190||@W:Optimizing register bit bitalign_hold_state[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/166||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL190||@W:Optimizing register bit bitalign_hold_state[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/167||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL190||@W:Optimizing register bit internal_rst_en_2 to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/168||CoreRxIODBitAlign.v(1107);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1107
Implementation;Synthesis||CL190||@W:Optimizing register bit valid_early_late_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/169||CoreRxIODBitAlign.v(1379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1379
Implementation;Synthesis||CL169||@W:Pruning unused register bitalign_hold_state[4:0]. Make sure that there are no unused intermediate registers.||IOG_IOD_DDRX4_COMP.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/170||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of valid_early_late_reg[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||IOG_IOD_DDRX4_COMP.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/171||CoreRxIODBitAlign.v(1379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1379
Implementation;Synthesis||CL169||@W:Pruning unused register internal_rst_en_2. Make sure that there are no unused intermediate registers.||IOG_IOD_DDRX4_COMP.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/172||CoreRxIODBitAlign.v(1107);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1107
Implementation;Synthesis||CG360||@W:Removing wire HS_RESETN, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/186||CoreRxIODBitAlign_top.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign_top.v'/linenumber/68
Implementation;Synthesis||CG1283||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||IOG_IOD_DDRX4_COMP.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/192||PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v'/linenumber/37
Implementation;Synthesis||CG1340||@W:Index into variable early_flags_lsb could be out of range ; a simulation mismatch is possible.||IOG_IOD_DDRX4_COMP.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/271||ICB_BclkSclkAlign.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/180
Implementation;Synthesis||CG1340||@W:Index into variable late_flags_lsb could be out of range ; a simulation mismatch is possible.||IOG_IOD_DDRX4_COMP.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/272||ICB_BclkSclkAlign.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/180
Implementation;Synthesis||CG1340||@W:Index into variable early_flags_msb could be out of range ; a simulation mismatch is possible.||IOG_IOD_DDRX4_COMP.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/273||ICB_BclkSclkAlign.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/180
Implementation;Synthesis||CG1340||@W:Index into variable late_flags_msb could be out of range ; a simulation mismatch is possible.||IOG_IOD_DDRX4_COMP.srr(274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/274||ICB_BclkSclkAlign.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/180
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of tapcnt_final[8:0]. Either assign all bits or reduce the width of the signal.||IOG_IOD_DDRX4_COMP.srr(276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/276||ICB_BclkSclkAlign.v(959);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/959
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of sig_tapcnt_final_2[8:0]. Either assign all bits or reduce the width of the signal.||IOG_IOD_DDRX4_COMP.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/277||ICB_BclkSclkAlign.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/761
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of sig_tapcnt_final_1[8:0]. Either assign all bits or reduce the width of the signal.||IOG_IOD_DDRX4_COMP.srr(278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/278||ICB_BclkSclkAlign.v(737);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/737
Implementation;Synthesis||CG360||@W:Removing wire PLL_VCOPHSEL_SCLK_SEL, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/279||CoreBclkSclkAlign.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/82
Implementation;Synthesis||CG360||@W:Removing wire PLL_VCOPHSEL_BCLK_SEL, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/280||CoreBclkSclkAlign.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/83
Implementation;Synthesis||CG360||@W:Removing wire PLL_VCOPHSEL_BCLK90_SEL, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/281||CoreBclkSclkAlign.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/84
Implementation;Synthesis||CG360||@W:Removing wire PLL_VCOPHSEL_MCLK_SEL, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/282||CoreBclkSclkAlign.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/85
Implementation;Synthesis||CG360||@W:Removing wire PLL_LOADPHS, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/283||CoreBclkSclkAlign.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/86
Implementation;Synthesis||CG360||@W:Removing wire PLL_PHS_ROTATE, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/284||CoreBclkSclkAlign.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/87
Implementation;Synthesis||CG360||@W:Removing wire PLL_PHS_DIRECTION, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/285||CoreBclkSclkAlign.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/88
Implementation;Synthesis||CG360||@W:Removing wire BCLKSCLK_BCLK_VCOPHSEL, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/286||CoreBclkSclkAlign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||CG360||@W:Removing wire PLL_BCLKSCLK_TRAIN_DONE, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/287||CoreBclkSclkAlign.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/124
Implementation;Synthesis||CG360||@W:Removing wire PLL_CLK_ALGN_PAUSE, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/288||CoreBclkSclkAlign.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/150
Implementation;Synthesis||CL318||@W:*Output PLL_VCOPHSEL_SCLK_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||IOG_IOD_DDRX4_COMP.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/290||CoreBclkSclkAlign.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/82
Implementation;Synthesis||CL318||@W:*Output PLL_VCOPHSEL_BCLK_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||IOG_IOD_DDRX4_COMP.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/291||CoreBclkSclkAlign.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/83
Implementation;Synthesis||CL318||@W:*Output PLL_VCOPHSEL_BCLK90_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||IOG_IOD_DDRX4_COMP.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/292||CoreBclkSclkAlign.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/84
Implementation;Synthesis||CL318||@W:*Output PLL_VCOPHSEL_MCLK_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||IOG_IOD_DDRX4_COMP.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/293||CoreBclkSclkAlign.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/85
Implementation;Synthesis||CL318||@W:*Output PLL_LOADPHS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||IOG_IOD_DDRX4_COMP.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/294||CoreBclkSclkAlign.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/86
Implementation;Synthesis||CL318||@W:*Output PLL_PHS_ROTATE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||IOG_IOD_DDRX4_COMP.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/295||CoreBclkSclkAlign.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/87
Implementation;Synthesis||CL318||@W:*Output PLL_PHS_DIRECTION has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||IOG_IOD_DDRX4_COMP.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/296||CoreBclkSclkAlign.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/88
Implementation;Synthesis||CL318||@W:*Output BCLKSCLK_BCLK_VCOPHSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||IOG_IOD_DDRX4_COMP.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/297||CoreBclkSclkAlign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/313||PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v'/linenumber/60
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/314||PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v'/linenumber/60
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||IOG_IOD_DDRX4_COMP.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/316||PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v'/linenumber/32
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/318||PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_RX\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v'/linenumber/92
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/319||PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_RX\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v'/linenumber/139
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||IOG_IOD_DDRX4_COMP.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/321||PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_IOD_RX\PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||IOG_IOD_DDRX4_COMP.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/330||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_LANECTRL_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||IOG_IOD_DDRX4_COMP.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/331||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_LANECTRL_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||IOG_IOD_DDRX4_COMP.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/332||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1\PF_LANECTRL_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||IOG_IOD_DDRX4_COMP.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/342||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||IOG_IOD_DDRX4_COMP.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/343||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||IOG_IOD_DDRX4_COMP.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/344||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/351||PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v'/linenumber/60
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/352||PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v'/linenumber/60
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||IOG_IOD_DDRX4_COMP.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/354||PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v'/linenumber/32
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/358||PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/359||PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/360||PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v'/linenumber/112
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/361||PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v'/linenumber/112
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||IOG_IOD_DDRX4_COMP.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/363||PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v'/linenumber/83
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/365||PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX_CLK\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v'/linenumber/62
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||IOG_IOD_DDRX4_COMP.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/366||PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX_CLK\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v'/linenumber/62
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||IOG_IOD_DDRX4_COMP.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/368||PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX_CLK\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v'/linenumber/36
Implementation;Synthesis||CL169||@W:Pruning unused register error. Make sure that there are no unused intermediate registers.||IOG_IOD_DDRX4_COMP.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/416||PLL_BclkSclkAlign.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/210
Implementation;Synthesis||CG360||@W:Removing wire ICB_CLK_ALGN_ERR, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/417||CoreBclkSclkAlign.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/94
Implementation;Synthesis||CG360||@W:Removing wire ICB_BCLKSCLK_TRAIN_DONE, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/418||CoreBclkSclkAlign.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/125
Implementation;Synthesis||CG360||@W:Removing wire RX_CLK_ALIGN_TAPDLY, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/419||CoreBclkSclkAlign.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/143
Implementation;Synthesis||CG360||@W:Removing wire RX_CLK_ALIGN_LOAD, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/420||CoreBclkSclkAlign.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/144
Implementation;Synthesis||CG360||@W:Removing wire RX_CLK_ALIGN_DIR, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/421||CoreBclkSclkAlign.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/145
Implementation;Synthesis||CG360||@W:Removing wire RX_CLK_ALIGN_MOVE, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/422||CoreBclkSclkAlign.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/146
Implementation;Synthesis||CG360||@W:Removing wire RX_CLK_ALIGN_CLR_FLGS, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/423||CoreBclkSclkAlign.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/147
Implementation;Synthesis||CG360||@W:Removing wire RX_CLK_ALIGN_PAUSE, as there is no assignment to it.||IOG_IOD_DDRX4_COMP.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/424||CoreBclkSclkAlign.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/151
Implementation;Synthesis||CL318||@W:*Output ICB_CLK_ALGN_ERR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||IOG_IOD_DDRX4_COMP.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/426||CoreBclkSclkAlign.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/94
Implementation;Synthesis||CG1283||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||IOG_IOD_DDRX4_COMP.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/429||PF_IOD_TX_CCC_C0_PF_CCC_0_PF_CCC.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0\PF_CCC_0\PF_IOD_TX_CCC_C0_PF_CCC_0_PF_CCC.v'/linenumber/57
Implementation;Synthesis||CL168||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||IOG_IOD_DDRX4_COMP.srr(438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/438||PF_OSC_C1_PF_OSC_C1_0_PF_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_OSC_C1\PF_OSC_C1_0\PF_OSC_C1_PF_OSC_C1_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||IOG_IOD_DDRX4_COMP.srr(454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/454||PLL_BclkSclkAlign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||CL159||@N: Input ICB_BCLKPHS_OFFSET is unused.||IOG_IOD_DDRX4_COMP.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/490||CoreBclkSclkAlign.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input IOD_EARLY is unused.||IOG_IOD_DDRX4_COMP.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/491||CoreBclkSclkAlign.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input IOD_LATE is unused.||IOG_IOD_DDRX4_COMP.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/492||CoreBclkSclkAlign.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input IOD_OOR is unused.||IOG_IOD_DDRX4_COMP.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/493||CoreBclkSclkAlign.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_TX_CCC_C0_TR\PF_IOD_TX_CCC_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/108
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register clkalign_curr_state.||IOG_IOD_DDRX4_COMP.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/517||ICB_BclkSclkAlign.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/214
Implementation;Synthesis||CL159||@N: Input PLL_BCLKPHS_OFFSET is unused.||IOG_IOD_DDRX4_COMP.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/585||CoreBclkSclkAlign.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/89
Implementation;Synthesis||CL159||@N: Input BCLK_IGEAR_RX is unused.||IOG_IOD_DDRX4_COMP.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/586||CoreBclkSclkAlign.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/103
Implementation;Synthesis||CL190||@W:Optimizing register bit valid_early_late_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/597||CoreRxIODBitAlign.v(1379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1379
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of valid_early_late_reg[8:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||IOG_IOD_DDRX4_COMP.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/598||CoreRxIODBitAlign.v(1379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1379
Implementation;Synthesis||CL189||@N: Register bit valid_early_late_reg[2] is always 0.||IOG_IOD_DDRX4_COMP.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/599||CoreRxIODBitAlign.v(1379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1379
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 2 of valid_early_late_reg[8:2]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||IOG_IOD_DDRX4_COMP.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/600||CoreRxIODBitAlign.v(1379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1379
Implementation;Synthesis||CL190||@W:Optimizing register bit valid_early_late_reg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/601||CoreRxIODBitAlign.v(1379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1379
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of valid_early_late_reg[8:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||IOG_IOD_DDRX4_COMP.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/602||CoreRxIODBitAlign.v(1379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1379
Implementation;Synthesis||CL190||@W:Optimizing register bit valid_early_late_reg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/603||CoreRxIODBitAlign.v(1379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1379
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of valid_early_late_reg[8:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||IOG_IOD_DDRX4_COMP.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/604||CoreRxIODBitAlign.v(1379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1379
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register bitalign_curr_state.||IOG_IOD_DDRX4_COMP.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/605||CoreRxIODBitAlign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||CL190||@W:Optimizing register bit valid_early_late_reg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/638||CoreRxIODBitAlign.v(1379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1379
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of valid_early_late_reg[8:6]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||IOG_IOD_DDRX4_COMP.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/639||CoreRxIODBitAlign.v(1379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1379
Implementation;Synthesis||CL189||@N: Register bit valid_early_late_reg[7] is always 0.||IOG_IOD_DDRX4_COMP.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/640||CoreRxIODBitAlign.v(1379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1379
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of valid_early_late_reg[8:7]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||IOG_IOD_DDRX4_COMP.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/641||CoreRxIODBitAlign.v(1379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/1379
Implementation;Synthesis||CL159||@N: Input rx_BIT_ALGN_SKIP is unused.||IOG_IOD_DDRX4_COMP.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/642||CoreRxIODBitAlign.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/94
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||IOG_IOD_DDRX4_COMP.srr(756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/756||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\iog_iod_ddrx4_comp\synthesis.fdc'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_1 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_1 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/772||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_2 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_2 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/773||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_3 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_3 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/774||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_4 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_4 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/775||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/776||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/777||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/778||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/779||corebclksclkalign.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/86
Implementation;Synthesis||MO111||@N: Tristate driver PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/780||corebclksclkalign.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/88
Implementation;Synthesis||MO111||@N: Tristate driver PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/781||corebclksclkalign.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/87
Implementation;Synthesis||BN115||@N: Removing instance ACT_UNIQUE_rev_bits_0 (in view: work.IOG_IOD_DDRX4_COMP(verilog)) of type view:work.ACT_UNIQUE_rev_bits_1(verilog) because it does not drive other instances.||IOG_IOD_DDRX4_COMP.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/782||iog_iod_ddrx4_comp.v(320);liberoaction://cross_probe/hdl/file/'<project>\component\work\IOG_IOD_DDRX4_COMP\IOG_IOD_DDRX4_COMP.v'/linenumber/320
Implementation;Synthesis||BN115||@N: Removing instance rev_bits_0 (in view: work.IOG_IOD_DDRX4_COMP(verilog)) of type view:work.ACT_UNIQUE_rev_bits_0(verilog) because it does not drive other instances.||IOG_IOD_DDRX4_COMP.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/783||iog_iod_ddrx4_comp.v(487);liberoaction://cross_probe/hdl/file/'<project>\component\work\IOG_IOD_DDRX4_COMP\IOG_IOD_DDRX4_COMP.v'/linenumber/487
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_CLK_ALIGN_START (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||IOG_IOD_DDRX4_COMP.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/784||icb_bclksclkalign.v(829);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/829
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_status_bclk (in view: work.PLL_BCLKSCLKALIGN_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||IOG_IOD_DDRX4_COMP.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/785||pll_bclksclkalign.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/193
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_align_start (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||IOG_IOD_DDRX4_COMP.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/786||icb_bclksclkalign.v(1112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1112
Implementation;Synthesis||BN362||@N: Removing sequential instance RX_CLK_ALIGN_TAPDLY[7:0] (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||IOG_IOD_DDRX4_COMP.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/787||icb_bclksclkalign.v(815);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/815
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952 on top level netlist IOG_IOD_DDRX4_COMP ||IOG_IOD_DDRX4_COMP.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/788||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 3 sequential elements including PF_IOD_GENERIC_TX_C0_0.PF_IOD_TX.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||IOG_IOD_DDRX4_COMP.srr(836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/836||pf_iod_generic_tx_c0_pf_iod_tx_pf_iod.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v'/linenumber/97
Implementation;Synthesis||MT530||@W:Found inferred clock PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_inferred_clock which controls 3 sequential elements including PF_IOD_GENERIC_TX_C0_0.PF_IOD_TX.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||IOG_IOD_DDRX4_COMP.srr(837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/837||pf_iod_generic_tx_c0_pf_iod_tx_pf_iod.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_TX_C0\PF_IOD_TX\PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v'/linenumber/97
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||IOG_IOD_DDRX4_COMP.srr(839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/839||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine clkalign_curr_state[63:0] (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog)); safe FSM implementation is not required.||IOG_IOD_DDRX4_COMP.srr(975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/975||icb_bclksclkalign.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/214
Implementation;Synthesis||BN362||@N: Removing sequential instance hold_state[4:0] (in view: work.PLL_BCLKSCLKALIGN_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||IOG_IOD_DDRX4_COMP.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1010||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\ALL_OLD_DATA\20211\IOD_2bitERR\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP_cck.rpt" .||IOG_IOD_DDRX4_COMP.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1014||null;null
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_1 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_1 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(1068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1068||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_2 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_2 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(1069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1069||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_3 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_3 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(1070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1070||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_4 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_4 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(1071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1071||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(1072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1072||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(1073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1073||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(1074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1074||corebclksclkalign.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/99
Implementation;Synthesis||MO111||@N: Tristate driver PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(1075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1075||corebclksclkalign.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/88
Implementation;Synthesis||MO111||@N: Tristate driver PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1076||corebclksclkalign.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/87
Implementation;Synthesis||MO111||@N: Tristate driver PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.||IOG_IOD_DDRX4_COMP.srr(1077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1077||corebclksclkalign.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_GENERIC_RX_C1_TR\PF_IOD_GENERIC_RX_C1_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v'/linenumber/86
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.skip_trng_reg[2:0] because it is equivalent to instance PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.restart_reg[2:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1082||icb_bclksclkalign.v(1214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1214
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.skip_trng_reg[2:0] because it is equivalent to instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.restart_reg[2:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(1083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1083||pll_bclksclkalign.v(469);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/469
Implementation;Synthesis||MO230||@N: Found up-down counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_0(verilog) instance tap_cnt[7:0]  ||IOG_IOD_DDRX4_COMP.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1119||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_0(verilog) instance emflag_cnt[7:0] ||IOG_IOD_DDRX4_COMP.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1120||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_0(verilog) instance timeout_cnt[7:0] ||IOG_IOD_DDRX4_COMP.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1121||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_0(verilog) instance rst_cnt[9:0] ||IOG_IOD_DDRX4_COMP.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1122||corerxiodbitalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/991
Implementation;Synthesis||MO230||@N: Found up-down counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_1(verilog) instance tap_cnt[7:0]  ||IOG_IOD_DDRX4_COMP.srr(1155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1155||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_1(verilog) instance emflag_cnt[7:0] ||IOG_IOD_DDRX4_COMP.srr(1156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1156||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_1(verilog) instance timeout_cnt[7:0] ||IOG_IOD_DDRX4_COMP.srr(1157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1157||corerxiodbitalign.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/269
Implementation;Synthesis||MO231||@N: Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1_1(verilog) instance rst_cnt[9:0] ||IOG_IOD_DDRX4_COMP.srr(1158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1158||corerxiodbitalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERXIODBITALIGN_C0\CORERXIODBITALIGN_C0_0\rtl\vlog\core\CoreRxIODBitAlign.v'/linenumber/991
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine clkalign_curr_state[63:0] (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog)); safe FSM implementation is not required.||IOG_IOD_DDRX4_COMP.srr(1225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1225||icb_bclksclkalign.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/214
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.internal_rst_en_2 is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1226||icb_bclksclkalign.v(660);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/660
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z3(verilog) instance tapcnt_offset[7:0] ||IOG_IOD_DDRX4_COMP.srr(1227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1227||icb_bclksclkalign.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/991
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z3(verilog) instance tap_cnt[7:0] ||IOG_IOD_DDRX4_COMP.srr(1228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1228||icb_bclksclkalign.v(947);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/947
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z3(verilog) instance timeout_cnt[7:0] ||IOG_IOD_DDRX4_COMP.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1229||icb_bclksclkalign.v(907);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/907
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z3(verilog) instance emflag_cnt[7:0] ||IOG_IOD_DDRX4_COMP.srr(1230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1230||icb_bclksclkalign.v(1007);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1007
Implementation;Synthesis||MO231||@N: Found counter in view:work.ICB_BCLKSCLKALIGN_Z3(verilog) instance rst_cnt[9:0] ||IOG_IOD_DDRX4_COMP.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1231||icb_bclksclkalign.v(1191);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1191
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.restart_edge_reg[0] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1232||icb_bclksclkalign.v(1203);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1203
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.restart_edge_reg[2] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1233||icb_bclksclkalign.v(1203);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1203
Implementation;Synthesis||MO160||@W:Register bit clkalign_hold_state[5] (in view view:work.ICB_BCLKSCLKALIGN_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1234||icb_bclksclkalign.v(1171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1171
Implementation;Synthesis||MO160||@W:Register bit clkalign_hold_state[4] (in view view:work.ICB_BCLKSCLKALIGN_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1235||icb_bclksclkalign.v(1171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1171
Implementation;Synthesis||MO160||@W:Register bit clkalign_hold_state[3] (in view view:work.ICB_BCLKSCLKALIGN_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1236||icb_bclksclkalign.v(1171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1171
Implementation;Synthesis||MO160||@W:Register bit clkalign_hold_state[2] (in view view:work.ICB_BCLKSCLKALIGN_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1237||icb_bclksclkalign.v(1171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1171
Implementation;Synthesis||MO160||@W:Register bit clkalign_hold_state[1] (in view view:work.ICB_BCLKSCLKALIGN_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1238||icb_bclksclkalign.v(1171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1171
Implementation;Synthesis||MO161||@W:Register bit clkalign_hold_state[0] (in view view:work.ICB_BCLKSCLKALIGN_Z3(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1239||icb_bclksclkalign.v(1171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/1171
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_GENERIC_RX_C1_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C1_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.internal_rst_en_1 is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1240||icb_bclksclkalign.v(652);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v'/linenumber/652
Implementation;Synthesis||BN362||@N: Removing sequential instance hold_state[4:0] (in view: work.PLL_BCLKSCLKALIGN_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||IOG_IOD_DDRX4_COMP.srr(1275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1275||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[17] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1276||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[18] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1277||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[19] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1278||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[20] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1279||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[21] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1280||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[22] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1281||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[23] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1282||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[24] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1283||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[25] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1284||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[26] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1285||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[27] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1286||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[28] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1287||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[29] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1288||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[30] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1289||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[31] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1290||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO160||@W:Register bit current_state[16] (in view view:work.PLL_BCLKSCLKALIGN_Z5(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||IOG_IOD_DDRX4_COMP.srr(1291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1291||pll_bclksclkalign.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/314
Implementation;Synthesis||MO231||@N: Found counter in view:work.PLL_BCLKSCLKALIGN_Z5(verilog) instance dly_cnt[4:0] ||IOG_IOD_DDRX4_COMP.srr(1292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1292||pll_bclksclkalign.v(290);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/290
Implementation;Synthesis||MO231||@N: Found counter in view:work.PLL_BCLKSCLKALIGN_Z5(verilog) instance transition_check_counter[9:0] ||IOG_IOD_DDRX4_COMP.srr(1293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1293||pll_bclksclkalign.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/179
Implementation;Synthesis||MO231||@N: Found counter in view:work.PLL_BCLKSCLKALIGN_Z5(verilog) instance vcophsel_bclk[6:0] ||IOG_IOD_DDRX4_COMP.srr(1294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1294||pll_bclksclkalign.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/251
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.restart_edge_reg[0] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1295||pll_bclksclkalign.v(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/457
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.restart_edge_reg[2] is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1296||pll_bclksclkalign.v(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/457
Implementation;Synthesis||MO129||@W:Sequential instance PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.rst_clk_align_trng is reduced to a combinational gate by constant propagation.||IOG_IOD_DDRX4_COMP.srr(1297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1297||pll_bclksclkalign.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v'/linenumber/446
Implementation;Synthesis||FP130||@N: Promoting Net RX_CLK_ALIGN_DONE_arst on CLKINT  I_1679 ||IOG_IOD_DDRX4_COMP.srr(1325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1325||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_0 on CLKINT  I_170 ||IOG_IOD_DDRX4_COMP.srr(1326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1326||null;null
Implementation;Synthesis||FP130||@N: Promoting Net HS_IO_CLK_FIFO_Y on CLKINT  I_1 ||IOG_IOD_DDRX4_COMP.srr(1327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1327||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0_TX_DQS_270 on CLKINT  I_171 ||IOG_IOD_DDRX4_COMP.srr(1328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1328||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0_TX_DQS on CLKINT  I_172 ||IOG_IOD_DDRX4_COMP.srr(1329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1329||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_IOD_TX_CCC_C0_0_IOD_TX_CLKS_HS_IO_CLK_90 on CLKINT  I_173 ||IOG_IOD_DDRX4_COMP.srr(1330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1330||null;null
Implementation;Synthesis||FP130||@N: Promoting Net HS_IO_CLK_CASCADED_Y on CLKINT  I_2 ||IOG_IOD_DDRX4_COMP.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1331||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||IOG_IOD_DDRX4_COMP.srr(1419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1419||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||IOG_IOD_DDRX4_COMP.srr(1420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1420||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160/CLK with period 6.25ns ||IOG_IOD_DDRX4_COMP.srr(1428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1428||null;null
Implementation;Synthesis||MT615||@N: Found clock RX_CLK_P with period 4.00ns ||IOG_IOD_DDRX4_COMP.srr(1429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1429||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 8.00ns ||IOG_IOD_DDRX4_COMP.srr(1430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1430||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV with period 16.00ns ||IOG_IOD_DDRX4_COMP.srr(1431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1431||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT0 with period 2.00ns ||IOG_IOD_DDRX4_COMP.srr(1432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1432||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT1 with period 2.00ns ||IOG_IOD_DDRX4_COMP.srr(1433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1433||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2 with period 8.00ns ||IOG_IOD_DDRX4_COMP.srr(1434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1434||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.TX_DQS_270.||IOG_IOD_DDRX4_COMP.srr(1435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1435||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.TX_DQS.||IOG_IOD_DDRX4_COMP.srr(1436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1436||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||IOG_IOD_DDRX4_COMP.srr(1752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1752||synthesis.fdc(30);liberoaction://cross_probe/hdl/file/'<project>\designer\iog_iod_ddrx4_comp\synthesis.fdc'/linenumber/30
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||IOG_IOD_DDRX4_COMP.srr(1753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1753||synthesis.fdc(31);liberoaction://cross_probe/hdl/file/'<project>\designer\iog_iod_ddrx4_comp\synthesis.fdc'/linenumber/31
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.LOAD_PHASE_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||IOG_IOD_DDRX4_COMP.srr(1754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1754||synthesis.fdc(32);liberoaction://cross_probe/hdl/file/'<project>\designer\iog_iod_ddrx4_comp\synthesis.fdc'/linenumber/32
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||IOG_IOD_DDRX4_COMP.srr(1755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1755||synthesis.fdc(33);liberoaction://cross_probe/hdl/file/'<project>\designer\iog_iod_ddrx4_comp\synthesis.fdc'/linenumber/33
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_ROTATE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||IOG_IOD_DDRX4_COMP.srr(1756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1756||synthesis.fdc(34);liberoaction://cross_probe/hdl/file/'<project>\designer\iog_iod_ddrx4_comp\synthesis.fdc'/linenumber/34
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||IOG_IOD_DDRX4_COMP.srr(1757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1757||synthesis.fdc(35);liberoaction://cross_probe/hdl/file/'<project>\designer\iog_iod_ddrx4_comp\synthesis.fdc'/linenumber/35
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.PHASE_OUT1_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||IOG_IOD_DDRX4_COMP.srr(1758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1758||synthesis.fdc(36);liberoaction://cross_probe/hdl/file/'<project>\designer\iog_iod_ddrx4_comp\synthesis.fdc'/linenumber/36
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.*.genblk1.U_PLL_BCLKSCLKALIGN.hold_state_flag }] to [get_cells { PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.*.genblk1.U_PLL_BCLKSCLKALIGN.current_state[*] }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||IOG_IOD_DDRX4_COMP.srr(1759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr'/linenumber/1759||synthesis.fdc(37);liberoaction://cross_probe/hdl/file/'<project>\designer\iog_iod_ddrx4_comp\synthesis.fdc'/linenumber/37
Implementation;Place and Route;RootName:IOG_IOD_DDRX4_COMP
Implementation;Place and Route||(null)||Please refer to the log file for details about 9 Info(s)||IOG_IOD_DDRX4_COMP_layout_log.log;liberoaction://open_report/file/IOG_IOD_DDRX4_COMP_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:IOG_IOD_DDRX4_COMP
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||IOG_IOD_DDRX4_COMP_generateBitstream.log;liberoaction://open_report/file/IOG_IOD_DDRX4_COMP_generateBitstream.log||(null);(null)
