Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto bd0fdb8b725044ff8a61313e5e873e31 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 8 [C:/Users/Serena/Desktop/project_final/project_final.srcs/sources_1/new/project_reti_logiche.vhd:180]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit project_tb in library work failed.
