module wideexpr_00046(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 6'sb011001;
  assign y1 = ((ctrl[5]?({4{(ctrl[0]?(2'sb00)^~($signed(4'sb0000)):(s4)+($signed((-(4'sb0101))>>>({4{u5}}))))}})>>({1{(ctrl[5]?{3{(5'sb10101)^~(s0)}}:s5)}}):($unsigned(4'sb0001))^~({3{1'b1}})))^~(4'b0100);
  assign y2 = u1;
  assign y3 = (ctrl[5]?{{(5'b01100)&(!(5'b00110)),+($signed((ctrl[3]?-(s7):$signed(u0))))},(ctrl[3]?s1:s2),(-(1'sb0))>>>(u3)}:(ctrl[7]?{1{(ctrl[6]?s4:((ctrl[5]?s7:-(6'b011010)))>>(s7))}}:(s7)<<(s0)));
  assign y4 = u4;
  assign y5 = -(+(^((u3)-(($unsigned((3'sb100)<<(s7)))<<<((s6)|((s5)&(s2)))))));
  assign y6 = (+(-(((ctrl[5]?$signed(s7):s0))>>(((5'sb11010)<<<(((3'b010)+(3'b100))<<((s4)!=(u6))))>>>(+((ctrl[2]?(ctrl[2]?1'sb1:3'b110):{2{u4}})))))))<<<($unsigned(({3{{3{(s1)>>>($unsigned((s7)^~(s4)))}}}})<<<((2'b10)^~(4'b0011))));
  assign y7 = 5'sb01110;
endmodule
