{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1490746259610 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "songs 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"songs\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1490746259629 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1490746259772 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1490746259772 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1490746261294 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1490746261359 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1490746261577 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "266 266 " "No exact pin location assignment(s) for 266 pins of 266 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1490746262340 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "266 240 " "Design requires 266 user-specified I/O pins -- too many to fit in the 240 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "266 266 0 " "Current design requires 266 user-specified I/O pins -- 266 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1490746285828 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "240 212 28 " "Targeted device has 240 I/O pin locations available for user I/O -- 212 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1490746285828 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1490746285828 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1490746285835 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:24 " "Fitter preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490746285837 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "19 " "Following 19 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[0\] GND " "Pin clkdivider\[0\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[0] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 264 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[1\] GND " "Pin clkdivider\[1\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[1] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 265 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[2\] GND " "Pin clkdivider\[2\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[2] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 266 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[3\] GND " "Pin clkdivider\[3\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[3] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 267 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[4\] GND " "Pin clkdivider\[4\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[4] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 268 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[5\] GND " "Pin clkdivider\[5\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[5] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 269 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[6\] GND " "Pin clkdivider\[6\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[6] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 270 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[7\] GND " "Pin clkdivider\[7\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[7] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 271 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[8\] GND " "Pin clkdivider\[8\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[8] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 272 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[9\] GND " "Pin clkdivider\[9\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[9] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 273 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[10\] GND " "Pin clkdivider\[10\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[10] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 274 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[11\] GND " "Pin clkdivider\[11\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[11] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 275 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[12\] GND " "Pin clkdivider\[12\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[12] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 276 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[13\] GND " "Pin clkdivider\[13\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[13] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 277 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[14\] GND " "Pin clkdivider\[14\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[14] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 278 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[15\] GND " "Pin clkdivider\[15\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[15] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 279 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[16\] GND " "Pin clkdivider\[16\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[16] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 280 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[17\] GND " "Pin clkdivider\[17\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[17] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 281 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clkdivider\[18\] GND " "Pin clkdivider\[18\] has GND driving its datain port" {  } { { "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/alteraquartusprime/quartus/bin64/pin_planner.ppl" { clkdivider[18] } } } { "songs.v" "" { Text "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/songs.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/CourseWork/csc258/OcarinaOfVerilog/test/" { { 0 { 0 ""} 0 282 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1490746286315 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1490746286315 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1490746286319 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1649 " "Peak virtual memory: 1649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490746287564 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 28 20:11:27 2017 " "Processing ended: Tue Mar 28 20:11:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490746287564 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490746287564 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490746287564 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1490746287564 ""}
