#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* L0 */
L0__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
L0__0__MASK EQU 0x01
L0__0__PC EQU CYREG_IO_PC_PRT15_PC0
L0__0__PORT EQU 15
L0__0__SHIFT EQU 0
L0__AG EQU CYREG_PRT15_AG
L0__AMUX EQU CYREG_PRT15_AMUX
L0__BIE EQU CYREG_PRT15_BIE
L0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
L0__BYP EQU CYREG_PRT15_BYP
L0__CTL EQU CYREG_PRT15_CTL
L0__DM0 EQU CYREG_PRT15_DM0
L0__DM1 EQU CYREG_PRT15_DM1
L0__DM2 EQU CYREG_PRT15_DM2
L0__DR EQU CYREG_PRT15_DR
L0__INP_DIS EQU CYREG_PRT15_INP_DIS
L0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
L0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
L0__LCD_EN EQU CYREG_PRT15_LCD_EN
L0__MASK EQU 0x01
L0__PORT EQU 15
L0__PRT EQU CYREG_PRT15_PRT
L0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
L0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
L0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
L0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
L0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
L0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
L0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
L0__PS EQU CYREG_PRT15_PS
L0__SHIFT EQU 0
L0__SLW EQU CYREG_PRT15_SLW

/* L1 */
L1__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
L1__0__MASK EQU 0x02
L1__0__PC EQU CYREG_IO_PC_PRT15_PC1
L1__0__PORT EQU 15
L1__0__SHIFT EQU 1
L1__AG EQU CYREG_PRT15_AG
L1__AMUX EQU CYREG_PRT15_AMUX
L1__BIE EQU CYREG_PRT15_BIE
L1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
L1__BYP EQU CYREG_PRT15_BYP
L1__CTL EQU CYREG_PRT15_CTL
L1__DM0 EQU CYREG_PRT15_DM0
L1__DM1 EQU CYREG_PRT15_DM1
L1__DM2 EQU CYREG_PRT15_DM2
L1__DR EQU CYREG_PRT15_DR
L1__INP_DIS EQU CYREG_PRT15_INP_DIS
L1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
L1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
L1__LCD_EN EQU CYREG_PRT15_LCD_EN
L1__MASK EQU 0x02
L1__PORT EQU 15
L1__PRT EQU CYREG_PRT15_PRT
L1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
L1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
L1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
L1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
L1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
L1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
L1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
L1__PS EQU CYREG_PRT15_PS
L1__SHIFT EQU 1
L1__SLW EQU CYREG_PRT15_SLW

/* L2 */
L2__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
L2__0__MASK EQU 0x04
L2__0__PC EQU CYREG_IO_PC_PRT15_PC2
L2__0__PORT EQU 15
L2__0__SHIFT EQU 2
L2__AG EQU CYREG_PRT15_AG
L2__AMUX EQU CYREG_PRT15_AMUX
L2__BIE EQU CYREG_PRT15_BIE
L2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
L2__BYP EQU CYREG_PRT15_BYP
L2__CTL EQU CYREG_PRT15_CTL
L2__DM0 EQU CYREG_PRT15_DM0
L2__DM1 EQU CYREG_PRT15_DM1
L2__DM2 EQU CYREG_PRT15_DM2
L2__DR EQU CYREG_PRT15_DR
L2__INP_DIS EQU CYREG_PRT15_INP_DIS
L2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
L2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
L2__LCD_EN EQU CYREG_PRT15_LCD_EN
L2__MASK EQU 0x04
L2__PORT EQU 15
L2__PRT EQU CYREG_PRT15_PRT
L2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
L2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
L2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
L2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
L2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
L2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
L2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
L2__PS EQU CYREG_PRT15_PS
L2__SHIFT EQU 2
L2__SLW EQU CYREG_PRT15_SLW

/* L3 */
L3__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
L3__0__MASK EQU 0x08
L3__0__PC EQU CYREG_IO_PC_PRT15_PC3
L3__0__PORT EQU 15
L3__0__SHIFT EQU 3
L3__AG EQU CYREG_PRT15_AG
L3__AMUX EQU CYREG_PRT15_AMUX
L3__BIE EQU CYREG_PRT15_BIE
L3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
L3__BYP EQU CYREG_PRT15_BYP
L3__CTL EQU CYREG_PRT15_CTL
L3__DM0 EQU CYREG_PRT15_DM0
L3__DM1 EQU CYREG_PRT15_DM1
L3__DM2 EQU CYREG_PRT15_DM2
L3__DR EQU CYREG_PRT15_DR
L3__INP_DIS EQU CYREG_PRT15_INP_DIS
L3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
L3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
L3__LCD_EN EQU CYREG_PRT15_LCD_EN
L3__MASK EQU 0x08
L3__PORT EQU 15
L3__PRT EQU CYREG_PRT15_PRT
L3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
L3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
L3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
L3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
L3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
L3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
L3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
L3__PS EQU CYREG_PRT15_PS
L3__SHIFT EQU 3
L3__SLW EQU CYREG_PRT15_SLW

/* S0 */
S0__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
S0__0__MASK EQU 0x10
S0__0__PC EQU CYREG_PRT1_PC4
S0__0__PORT EQU 1
S0__0__SHIFT EQU 4
S0__AG EQU CYREG_PRT1_AG
S0__AMUX EQU CYREG_PRT1_AMUX
S0__BIE EQU CYREG_PRT1_BIE
S0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S0__BYP EQU CYREG_PRT1_BYP
S0__CTL EQU CYREG_PRT1_CTL
S0__DM0 EQU CYREG_PRT1_DM0
S0__DM1 EQU CYREG_PRT1_DM1
S0__DM2 EQU CYREG_PRT1_DM2
S0__DR EQU CYREG_PRT1_DR
S0__INP_DIS EQU CYREG_PRT1_INP_DIS
S0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S0__LCD_EN EQU CYREG_PRT1_LCD_EN
S0__MASK EQU 0x10
S0__PORT EQU 1
S0__PRT EQU CYREG_PRT1_PRT
S0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S0__PS EQU CYREG_PRT1_PS
S0__SHIFT EQU 4
S0__SLW EQU CYREG_PRT1_SLW

/* S1 */
S1__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
S1__0__MASK EQU 0x20
S1__0__PC EQU CYREG_PRT1_PC5
S1__0__PORT EQU 1
S1__0__SHIFT EQU 5
S1__AG EQU CYREG_PRT1_AG
S1__AMUX EQU CYREG_PRT1_AMUX
S1__BIE EQU CYREG_PRT1_BIE
S1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S1__BYP EQU CYREG_PRT1_BYP
S1__CTL EQU CYREG_PRT1_CTL
S1__DM0 EQU CYREG_PRT1_DM0
S1__DM1 EQU CYREG_PRT1_DM1
S1__DM2 EQU CYREG_PRT1_DM2
S1__DR EQU CYREG_PRT1_DR
S1__INP_DIS EQU CYREG_PRT1_INP_DIS
S1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S1__LCD_EN EQU CYREG_PRT1_LCD_EN
S1__MASK EQU 0x20
S1__PORT EQU 1
S1__PRT EQU CYREG_PRT1_PRT
S1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S1__PS EQU CYREG_PRT1_PS
S1__SHIFT EQU 5
S1__SLW EQU CYREG_PRT1_SLW

/* S2 */
S2__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
S2__0__MASK EQU 0x40
S2__0__PC EQU CYREG_PRT1_PC6
S2__0__PORT EQU 1
S2__0__SHIFT EQU 6
S2__AG EQU CYREG_PRT1_AG
S2__AMUX EQU CYREG_PRT1_AMUX
S2__BIE EQU CYREG_PRT1_BIE
S2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S2__BYP EQU CYREG_PRT1_BYP
S2__CTL EQU CYREG_PRT1_CTL
S2__DM0 EQU CYREG_PRT1_DM0
S2__DM1 EQU CYREG_PRT1_DM1
S2__DM2 EQU CYREG_PRT1_DM2
S2__DR EQU CYREG_PRT1_DR
S2__INP_DIS EQU CYREG_PRT1_INP_DIS
S2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S2__LCD_EN EQU CYREG_PRT1_LCD_EN
S2__MASK EQU 0x40
S2__PORT EQU 1
S2__PRT EQU CYREG_PRT1_PRT
S2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S2__PS EQU CYREG_PRT1_PS
S2__SHIFT EQU 6
S2__SLW EQU CYREG_PRT1_SLW

/* S3 */
S3__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
S3__0__MASK EQU 0x80
S3__0__PC EQU CYREG_PRT1_PC7
S3__0__PORT EQU 1
S3__0__SHIFT EQU 7
S3__AG EQU CYREG_PRT1_AG
S3__AMUX EQU CYREG_PRT1_AMUX
S3__BIE EQU CYREG_PRT1_BIE
S3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
S3__BYP EQU CYREG_PRT1_BYP
S3__CTL EQU CYREG_PRT1_CTL
S3__DM0 EQU CYREG_PRT1_DM0
S3__DM1 EQU CYREG_PRT1_DM1
S3__DM2 EQU CYREG_PRT1_DM2
S3__DR EQU CYREG_PRT1_DR
S3__INP_DIS EQU CYREG_PRT1_INP_DIS
S3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
S3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
S3__LCD_EN EQU CYREG_PRT1_LCD_EN
S3__MASK EQU 0x80
S3__PORT EQU 1
S3__PRT EQU CYREG_PRT1_PRT
S3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
S3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
S3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
S3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
S3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
S3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
S3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
S3__PS EQU CYREG_PRT1_PS
S3__SHIFT EQU 7
S3__SLW EQU CYREG_PRT1_SLW

/* WS */
WS__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
WS__0__MASK EQU 0x08
WS__0__PC EQU CYREG_PRT12_PC3
WS__0__PORT EQU 12
WS__0__SHIFT EQU 3
WS__AG EQU CYREG_PRT12_AG
WS__BIE EQU CYREG_PRT12_BIE
WS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
WS__BYP EQU CYREG_PRT12_BYP
WS__DM0 EQU CYREG_PRT12_DM0
WS__DM1 EQU CYREG_PRT12_DM1
WS__DM2 EQU CYREG_PRT12_DM2
WS__DR EQU CYREG_PRT12_DR
WS__INP_DIS EQU CYREG_PRT12_INP_DIS
WS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
WS__MASK EQU 0x08
WS__PORT EQU 12
WS__PRT EQU CYREG_PRT12_PRT
WS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
WS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
WS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
WS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
WS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
WS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
WS__PS EQU CYREG_PRT12_PS
WS__SHIFT EQU 3
WS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
WS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
WS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
WS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
WS__SLW EQU CYREG_PRT12_SLW

/* LCD_LCDPort */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* SCK */
SCK__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
SCK__0__MASK EQU 0x40
SCK__0__PC EQU CYREG_PRT12_PC6
SCK__0__PORT EQU 12
SCK__0__SHIFT EQU 6
SCK__AG EQU CYREG_PRT12_AG
SCK__BIE EQU CYREG_PRT12_BIE
SCK__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCK__BYP EQU CYREG_PRT12_BYP
SCK__DM0 EQU CYREG_PRT12_DM0
SCK__DM1 EQU CYREG_PRT12_DM1
SCK__DM2 EQU CYREG_PRT12_DM2
SCK__DR EQU CYREG_PRT12_DR
SCK__INP_DIS EQU CYREG_PRT12_INP_DIS
SCK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCK__MASK EQU 0x40
SCK__PORT EQU 12
SCK__PRT EQU CYREG_PRT12_PRT
SCK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCK__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCK__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCK__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCK__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCK__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCK__PS EQU CYREG_PRT12_PS
SCK__SHIFT EQU 6
SCK__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCK__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCK__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCK__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCK__SLW EQU CYREG_PRT12_SLW

/* SCL */
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL__0__MASK EQU 0x01
SCL__0__PC EQU CYREG_PRT12_PC0
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 0
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x01
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 0
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

/* SDA */
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA__0__MASK EQU 0x02
SDA__0__PC EQU CYREG_PRT12_PC1
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 1
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x02
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 1
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

/* SDI */
SDI__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDI__0__MASK EQU 0x20
SDI__0__PC EQU CYREG_PRT12_PC5
SDI__0__PORT EQU 12
SDI__0__SHIFT EQU 5
SDI__AG EQU CYREG_PRT12_AG
SDI__BIE EQU CYREG_PRT12_BIE
SDI__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDI__BYP EQU CYREG_PRT12_BYP
SDI__DM0 EQU CYREG_PRT12_DM0
SDI__DM1 EQU CYREG_PRT12_DM1
SDI__DM2 EQU CYREG_PRT12_DM2
SDI__DR EQU CYREG_PRT12_DR
SDI__INP_DIS EQU CYREG_PRT12_INP_DIS
SDI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDI__MASK EQU 0x20
SDI__PORT EQU 12
SDI__PRT EQU CYREG_PRT12_PRT
SDI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDI__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDI__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDI__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDI__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDI__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDI__PS EQU CYREG_PRT12_PS
SDI__SHIFT EQU 5
SDI__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDI__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDI__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDI__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDI__SLW EQU CYREG_PRT12_SLW

/* SDO */
SDO__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SDO__0__MASK EQU 0x10
SDO__0__PC EQU CYREG_PRT12_PC4
SDO__0__PORT EQU 12
SDO__0__SHIFT EQU 4
SDO__AG EQU CYREG_PRT12_AG
SDO__BIE EQU CYREG_PRT12_BIE
SDO__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDO__BYP EQU CYREG_PRT12_BYP
SDO__DM0 EQU CYREG_PRT12_DM0
SDO__DM1 EQU CYREG_PRT12_DM1
SDO__DM2 EQU CYREG_PRT12_DM2
SDO__DR EQU CYREG_PRT12_DR
SDO__INP_DIS EQU CYREG_PRT12_INP_DIS
SDO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDO__MASK EQU 0x10
SDO__PORT EQU 12
SDO__PRT EQU CYREG_PRT12_PRT
SDO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDO__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDO__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDO__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDO__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDO__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDO__PS EQU CYREG_PRT12_PS
SDO__SHIFT EQU 4
SDO__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDO__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDO__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDO__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDO__SLW EQU CYREG_PRT12_SLW

/* VOL_ADC_SAR */
VOL_ADC_SAR__CLK EQU CYREG_SAR1_CLK
VOL_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
VOL_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
VOL_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
VOL_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
VOL_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
VOL_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
VOL_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
VOL_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
VOL_ADC_SAR__PM_ACT_MSK EQU 0x02
VOL_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
VOL_ADC_SAR__PM_STBY_MSK EQU 0x02
VOL_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
VOL_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
VOL_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
VOL_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
VOL_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
VOL_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
VOL_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
VOL_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* VOL_IRQ */
VOL_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
VOL_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
VOL_IRQ__INTC_MASK EQU 0x10
VOL_IRQ__INTC_NUMBER EQU 4
VOL_IRQ__INTC_PRIOR_NUM EQU 7
VOL_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
VOL_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
VOL_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* VOL_theACLK */
VOL_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
VOL_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
VOL_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
VOL_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
VOL_theACLK__INDEX EQU 0x02
VOL_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
VOL_theACLK__PM_ACT_MSK EQU 0x04
VOL_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
VOL_theACLK__PM_STBY_MSK EQU 0x04

/* CLIP_LED */
CLIP_LED__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
CLIP_LED__0__MASK EQU 0x10
CLIP_LED__0__PC EQU CYREG_IO_PC_PRT15_PC4
CLIP_LED__0__PORT EQU 15
CLIP_LED__0__SHIFT EQU 4
CLIP_LED__AG EQU CYREG_PRT15_AG
CLIP_LED__AMUX EQU CYREG_PRT15_AMUX
CLIP_LED__BIE EQU CYREG_PRT15_BIE
CLIP_LED__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CLIP_LED__BYP EQU CYREG_PRT15_BYP
CLIP_LED__CTL EQU CYREG_PRT15_CTL
CLIP_LED__DM0 EQU CYREG_PRT15_DM0
CLIP_LED__DM1 EQU CYREG_PRT15_DM1
CLIP_LED__DM2 EQU CYREG_PRT15_DM2
CLIP_LED__DR EQU CYREG_PRT15_DR
CLIP_LED__INP_DIS EQU CYREG_PRT15_INP_DIS
CLIP_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CLIP_LED__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CLIP_LED__LCD_EN EQU CYREG_PRT15_LCD_EN
CLIP_LED__MASK EQU 0x10
CLIP_LED__PORT EQU 15
CLIP_LED__PRT EQU CYREG_PRT15_PRT
CLIP_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CLIP_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CLIP_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CLIP_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CLIP_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CLIP_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CLIP_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CLIP_LED__PS EQU CYREG_PRT15_PS
CLIP_LED__SHIFT EQU 4
CLIP_LED__SLW EQU CYREG_PRT15_SLW
CLIP_Sync_ctrl_reg__0__MASK EQU 0x01
CLIP_Sync_ctrl_reg__0__POS EQU 0
CLIP_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
CLIP_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
CLIP_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
CLIP_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
CLIP_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
CLIP_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
CLIP_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
CLIP_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
CLIP_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
CLIP_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
CLIP_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
CLIP_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
CLIP_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
CLIP_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
CLIP_Sync_ctrl_reg__MASK EQU 0x01
CLIP_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
CLIP_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
CLIP_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

/* KNOP */
KNOP_sts_sts_reg__0__MASK EQU 0x01
KNOP_sts_sts_reg__0__POS EQU 0
KNOP_sts_sts_reg__1__MASK EQU 0x02
KNOP_sts_sts_reg__1__POS EQU 1
KNOP_sts_sts_reg__2__MASK EQU 0x04
KNOP_sts_sts_reg__2__POS EQU 2
KNOP_sts_sts_reg__3__MASK EQU 0x08
KNOP_sts_sts_reg__3__POS EQU 3
KNOP_sts_sts_reg__MASK EQU 0x0F
KNOP_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB11_MSK
KNOP_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
KNOP_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB11_ST

/* KNOP_TOGGLE */
KNOP_TOGGLE_sts_sts_reg__0__MASK EQU 0x01
KNOP_TOGGLE_sts_sts_reg__0__POS EQU 0
KNOP_TOGGLE_sts_sts_reg__1__MASK EQU 0x02
KNOP_TOGGLE_sts_sts_reg__1__POS EQU 1
KNOP_TOGGLE_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
KNOP_TOGGLE_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
KNOP_TOGGLE_sts_sts_reg__2__MASK EQU 0x04
KNOP_TOGGLE_sts_sts_reg__2__POS EQU 2
KNOP_TOGGLE_sts_sts_reg__3__MASK EQU 0x08
KNOP_TOGGLE_sts_sts_reg__3__POS EQU 3
KNOP_TOGGLE_sts_sts_reg__MASK EQU 0x0F
KNOP_TOGGLE_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB08_MSK
KNOP_TOGGLE_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
KNOP_TOGGLE_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
KNOP_TOGGLE_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
KNOP_TOGGLE_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
KNOP_TOGGLE_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
KNOP_TOGGLE_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB08_ST

/* LEDs */
LEDs_Sync_ctrl_reg__0__MASK EQU 0x01
LEDs_Sync_ctrl_reg__0__POS EQU 0
LEDs_Sync_ctrl_reg__1__MASK EQU 0x02
LEDs_Sync_ctrl_reg__1__POS EQU 1
LEDs_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
LEDs_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
LEDs_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
LEDs_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
LEDs_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
LEDs_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
LEDs_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
LEDs_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
LEDs_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
LEDs_Sync_ctrl_reg__2__MASK EQU 0x04
LEDs_Sync_ctrl_reg__2__POS EQU 2
LEDs_Sync_ctrl_reg__3__MASK EQU 0x08
LEDs_Sync_ctrl_reg__3__POS EQU 3
LEDs_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
LEDs_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
LEDs_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
LEDs_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB10_CTL
LEDs_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
LEDs_Sync_ctrl_reg__MASK EQU 0x0F
LEDs_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
LEDs_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
LEDs_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB10_MSK

/* LINE_ADC_SAR */
LINE_ADC_SAR__CLK EQU CYREG_SAR0_CLK
LINE_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
LINE_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
LINE_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
LINE_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
LINE_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
LINE_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
LINE_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
LINE_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
LINE_ADC_SAR__PM_ACT_MSK EQU 0x01
LINE_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
LINE_ADC_SAR__PM_STBY_MSK EQU 0x01
LINE_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
LINE_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
LINE_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
LINE_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
LINE_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
LINE_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
LINE_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
LINE_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* LINE_IRQ */
LINE_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LINE_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LINE_IRQ__INTC_MASK EQU 0x08
LINE_IRQ__INTC_NUMBER EQU 3
LINE_IRQ__INTC_PRIOR_NUM EQU 7
LINE_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
LINE_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LINE_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LINE_theACLK */
LINE_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
LINE_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
LINE_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
LINE_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
LINE_theACLK__INDEX EQU 0x01
LINE_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LINE_theACLK__PM_ACT_MSK EQU 0x02
LINE_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LINE_theACLK__PM_STBY_MSK EQU 0x02

/* POT_1 */
POT_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
POT_1__0__MASK EQU 0x08
POT_1__0__PC EQU CYREG_PRT0_PC3
POT_1__0__PORT EQU 0
POT_1__0__SHIFT EQU 3
POT_1__AG EQU CYREG_PRT0_AG
POT_1__AMUX EQU CYREG_PRT0_AMUX
POT_1__BIE EQU CYREG_PRT0_BIE
POT_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
POT_1__BYP EQU CYREG_PRT0_BYP
POT_1__CTL EQU CYREG_PRT0_CTL
POT_1__DM0 EQU CYREG_PRT0_DM0
POT_1__DM1 EQU CYREG_PRT0_DM1
POT_1__DM2 EQU CYREG_PRT0_DM2
POT_1__DR EQU CYREG_PRT0_DR
POT_1__INP_DIS EQU CYREG_PRT0_INP_DIS
POT_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
POT_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
POT_1__LCD_EN EQU CYREG_PRT0_LCD_EN
POT_1__MASK EQU 0x08
POT_1__PORT EQU 0
POT_1__PRT EQU CYREG_PRT0_PRT
POT_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
POT_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
POT_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
POT_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
POT_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
POT_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
POT_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
POT_1__PS EQU CYREG_PRT0_PS
POT_1__SHIFT EQU 3
POT_1__SLW EQU CYREG_PRT0_SLW

/* POT_2 */
POT_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
POT_2__0__MASK EQU 0x10
POT_2__0__PC EQU CYREG_PRT0_PC4
POT_2__0__PORT EQU 0
POT_2__0__SHIFT EQU 4
POT_2__AG EQU CYREG_PRT0_AG
POT_2__AMUX EQU CYREG_PRT0_AMUX
POT_2__BIE EQU CYREG_PRT0_BIE
POT_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
POT_2__BYP EQU CYREG_PRT0_BYP
POT_2__CTL EQU CYREG_PRT0_CTL
POT_2__DM0 EQU CYREG_PRT0_DM0
POT_2__DM1 EQU CYREG_PRT0_DM1
POT_2__DM2 EQU CYREG_PRT0_DM2
POT_2__DR EQU CYREG_PRT0_DR
POT_2__INP_DIS EQU CYREG_PRT0_INP_DIS
POT_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
POT_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
POT_2__LCD_EN EQU CYREG_PRT0_LCD_EN
POT_2__MASK EQU 0x10
POT_2__PORT EQU 0
POT_2__PRT EQU CYREG_PRT0_PRT
POT_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
POT_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
POT_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
POT_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
POT_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
POT_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
POT_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
POT_2__PS EQU CYREG_PRT0_PS
POT_2__SHIFT EQU 4
POT_2__SLW EQU CYREG_PRT0_SLW

/* RxDMA */
RxDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
RxDMA__DRQ_NUMBER EQU 0
RxDMA__NUMBEROF_TDS EQU 0
RxDMA__PRIORITY EQU 2
RxDMA__TERMIN_EN EQU 0
RxDMA__TERMIN_SEL EQU 0
RxDMA__TERMOUT0_EN EQU 1
RxDMA__TERMOUT0_SEL EQU 0
RxDMA__TERMOUT1_EN EQU 0
RxDMA__TERMOUT1_SEL EQU 0

/* TxDMA */
TxDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
TxDMA__DRQ_NUMBER EQU 1
TxDMA__NUMBEROF_TDS EQU 0
TxDMA__PRIORITY EQU 2
TxDMA__TERMIN_EN EQU 0
TxDMA__TERMIN_SEL EQU 0
TxDMA__TERMOUT0_EN EQU 1
TxDMA__TERMOUT0_SEL EQU 1
TxDMA__TERMOUT1_EN EQU 0
TxDMA__TERMOUT1_SEL EQU 0

/* I2S_EN */
I2S_EN_Sync_ctrl_reg__0__MASK EQU 0x01
I2S_EN_Sync_ctrl_reg__0__POS EQU 0
I2S_EN_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
I2S_EN_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
I2S_EN_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
I2S_EN_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
I2S_EN_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
I2S_EN_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
I2S_EN_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
I2S_EN_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
I2S_EN_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
I2S_EN_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
I2S_EN_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
I2S_EN_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
I2S_EN_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
I2S_EN_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
I2S_EN_Sync_ctrl_reg__MASK EQU 0x01
I2S_EN_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
I2S_EN_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
I2S_EN_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK

/* Codec_en */
Codec_en__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Codec_en__0__MASK EQU 0x80
Codec_en__0__PC EQU CYREG_PRT2_PC7
Codec_en__0__PORT EQU 2
Codec_en__0__SHIFT EQU 7
Codec_en__AG EQU CYREG_PRT2_AG
Codec_en__AMUX EQU CYREG_PRT2_AMUX
Codec_en__BIE EQU CYREG_PRT2_BIE
Codec_en__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Codec_en__BYP EQU CYREG_PRT2_BYP
Codec_en__CTL EQU CYREG_PRT2_CTL
Codec_en__DM0 EQU CYREG_PRT2_DM0
Codec_en__DM1 EQU CYREG_PRT2_DM1
Codec_en__DM2 EQU CYREG_PRT2_DM2
Codec_en__DR EQU CYREG_PRT2_DR
Codec_en__INP_DIS EQU CYREG_PRT2_INP_DIS
Codec_en__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Codec_en__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Codec_en__LCD_EN EQU CYREG_PRT2_LCD_EN
Codec_en__MASK EQU 0x80
Codec_en__PORT EQU 2
Codec_en__PRT EQU CYREG_PRT2_PRT
Codec_en__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Codec_en__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Codec_en__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Codec_en__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Codec_en__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Codec_en__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Codec_en__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Codec_en__PS EQU CYREG_PRT2_PS
Codec_en__SHIFT EQU 7
Codec_en__SLW EQU CYREG_PRT2_SLW

/* Debounce */
Debounce__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Debounce__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Debounce__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Debounce__CFG2_SRC_SEL_MASK EQU 0x07
Debounce__INDEX EQU 0x03
Debounce__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Debounce__PM_ACT_MSK EQU 0x08
Debounce__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Debounce__PM_STBY_MSK EQU 0x08

/* SampleKlaar */
SampleKlaar__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SampleKlaar__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SampleKlaar__INTC_MASK EQU 0x01
SampleKlaar__INTC_NUMBER EQU 0
SampleKlaar__INTC_PRIOR_NUM EQU 1
SampleKlaar__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
SampleKlaar__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SampleKlaar__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SampleVraag */
SampleVraag__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SampleVraag__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SampleVraag__INTC_MASK EQU 0x02
SampleVraag__INTC_NUMBER EQU 1
SampleVraag__INTC_PRIOR_NUM EQU 0
SampleVraag__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
SampleVraag__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SampleVraag__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* AudioCodecClk */
AudioCodecClk__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
AudioCodecClk__0__MASK EQU 0x20
AudioCodecClk__0__PC EQU CYREG_IO_PC_PRT15_PC5
AudioCodecClk__0__PORT EQU 15
AudioCodecClk__0__SHIFT EQU 5
AudioCodecClk__AG EQU CYREG_PRT15_AG
AudioCodecClk__AMUX EQU CYREG_PRT15_AMUX
AudioCodecClk__BIE EQU CYREG_PRT15_BIE
AudioCodecClk__BIT_MASK EQU CYREG_PRT15_BIT_MASK
AudioCodecClk__BYP EQU CYREG_PRT15_BYP
AudioCodecClk__CTL EQU CYREG_PRT15_CTL
AudioCodecClk__DM0 EQU CYREG_PRT15_DM0
AudioCodecClk__DM1 EQU CYREG_PRT15_DM1
AudioCodecClk__DM2 EQU CYREG_PRT15_DM2
AudioCodecClk__DR EQU CYREG_PRT15_DR
AudioCodecClk__INP_DIS EQU CYREG_PRT15_INP_DIS
AudioCodecClk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
AudioCodecClk__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
AudioCodecClk__LCD_EN EQU CYREG_PRT15_LCD_EN
AudioCodecClk__MASK EQU 0x20
AudioCodecClk__PORT EQU 15
AudioCodecClk__PRT EQU CYREG_PRT15_PRT
AudioCodecClk__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
AudioCodecClk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
AudioCodecClk__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
AudioCodecClk__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
AudioCodecClk__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
AudioCodecClk__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
AudioCodecClk__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
AudioCodecClk__PS EQU CYREG_PRT15_PS
AudioCodecClk__SHIFT EQU 5
AudioCodecClk__SLW EQU CYREG_PRT15_SLW

/* I2S_Codec_audio_bI2S */
I2S_Codec_audio_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
I2S_Codec_audio_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
I2S_Codec_audio_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
I2S_Codec_audio_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
I2S_Codec_audio_bI2S_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
I2S_Codec_audio_bI2S_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
I2S_Codec_audio_bI2S_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
I2S_Codec_audio_bI2S_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
I2S_Codec_audio_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
I2S_Codec_audio_bI2S_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
I2S_Codec_audio_bI2S_BitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
I2S_Codec_audio_bI2S_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
I2S_Codec_audio_bI2S_BitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
I2S_Codec_audio_bI2S_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
I2S_Codec_audio_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
I2S_Codec_audio_bI2S_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
I2S_Codec_audio_bI2S_BitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
I2S_Codec_audio_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
I2S_Codec_audio_bI2S_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
I2S_Codec_audio_bI2S_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
I2S_Codec_audio_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
I2S_Codec_audio_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
I2S_Codec_audio_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
I2S_Codec_audio_bI2S_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
I2S_Codec_audio_bI2S_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
I2S_Codec_audio_bI2S_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
I2S_Codec_audio_bI2S_CtlReg__0__MASK EQU 0x01
I2S_Codec_audio_bI2S_CtlReg__0__POS EQU 0
I2S_Codec_audio_bI2S_CtlReg__1__MASK EQU 0x02
I2S_Codec_audio_bI2S_CtlReg__1__POS EQU 1
I2S_Codec_audio_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
I2S_Codec_audio_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
I2S_Codec_audio_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
I2S_Codec_audio_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
I2S_Codec_audio_bI2S_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
I2S_Codec_audio_bI2S_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
I2S_Codec_audio_bI2S_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
I2S_Codec_audio_bI2S_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
I2S_Codec_audio_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
I2S_Codec_audio_bI2S_CtlReg__2__MASK EQU 0x04
I2S_Codec_audio_bI2S_CtlReg__2__POS EQU 2
I2S_Codec_audio_bI2S_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
I2S_Codec_audio_bI2S_CtlReg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
I2S_Codec_audio_bI2S_CtlReg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
I2S_Codec_audio_bI2S_CtlReg__COUNT_REG EQU CYREG_B0_UDB14_CTL
I2S_Codec_audio_bI2S_CtlReg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
I2S_Codec_audio_bI2S_CtlReg__MASK EQU 0x07
I2S_Codec_audio_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
I2S_Codec_audio_bI2S_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
I2S_Codec_audio_bI2S_CtlReg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__A0_REG EQU CYREG_B1_UDB09_A0
I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__A1_REG EQU CYREG_B1_UDB09_A1
I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__D0_REG EQU CYREG_B1_UDB09_D0
I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__D1_REG EQU CYREG_B1_UDB09_D1
I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__F0_REG EQU CYREG_B1_UDB09_F0
I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__F1_REG EQU CYREG_B1_UDB09_F1
I2S_Codec_audio_bI2S_Rx_STS_0__Sts__0__MASK EQU 0x01
I2S_Codec_audio_bI2S_Rx_STS_0__Sts__0__POS EQU 0
I2S_Codec_audio_bI2S_Rx_STS_0__Sts__1__MASK EQU 0x02
I2S_Codec_audio_bI2S_Rx_STS_0__Sts__1__POS EQU 1
I2S_Codec_audio_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
I2S_Codec_audio_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
I2S_Codec_audio_bI2S_Rx_STS_0__Sts__MASK EQU 0x03
I2S_Codec_audio_bI2S_Rx_STS_0__Sts__MASK_REG EQU CYREG_B0_UDB09_MSK
I2S_Codec_audio_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
I2S_Codec_audio_bI2S_Rx_STS_0__Sts__STATUS_REG EQU CYREG_B0_UDB09_ST
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__A0_REG EQU CYREG_B0_UDB14_A0
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__A1_REG EQU CYREG_B0_UDB14_A1
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__D0_REG EQU CYREG_B0_UDB14_D0
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__D1_REG EQU CYREG_B0_UDB14_D1
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__F0_REG EQU CYREG_B0_UDB14_F0
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__F1_REG EQU CYREG_B0_UDB14_F1
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
I2S_Codec_audio_bI2S_Tx_STS_0__Sts__0__MASK EQU 0x01
I2S_Codec_audio_bI2S_Tx_STS_0__Sts__0__POS EQU 0
I2S_Codec_audio_bI2S_Tx_STS_0__Sts__1__MASK EQU 0x02
I2S_Codec_audio_bI2S_Tx_STS_0__Sts__1__POS EQU 1
I2S_Codec_audio_bI2S_Tx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
I2S_Codec_audio_bI2S_Tx_STS_0__Sts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
I2S_Codec_audio_bI2S_Tx_STS_0__Sts__MASK EQU 0x03
I2S_Codec_audio_bI2S_Tx_STS_0__Sts__MASK_REG EQU CYREG_B0_UDB14_MSK
I2S_Codec_audio_bI2S_Tx_STS_0__Sts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
I2S_Codec_audio_bI2S_Tx_STS_0__Sts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
I2S_Codec_audio_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
I2S_Codec_audio_bI2S_Tx_STS_0__Sts__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
I2S_Codec_audio_bI2S_Tx_STS_0__Sts__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
I2S_Codec_audio_bI2S_Tx_STS_0__Sts__STATUS_REG EQU CYREG_B0_UDB14_ST

/* I2C_Codec_control_bI2C_UDB */
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B1_UDB07_A0
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B1_UDB07_A1
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B1_UDB07_D0
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B1_UDB07_D1
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B1_UDB07_F0
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B1_UDB07_F1
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
I2C_Codec_control_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
I2C_Codec_control_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
I2C_Codec_control_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
I2C_Codec_control_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
I2C_Codec_control_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
I2C_Codec_control_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
I2C_Codec_control_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
I2C_Codec_control_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
I2C_Codec_control_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
I2C_Codec_control_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
I2C_Codec_control_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_Codec_control_bI2C_UDB_StsReg__0__POS EQU 0
I2C_Codec_control_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_Codec_control_bI2C_UDB_StsReg__1__POS EQU 1
I2C_Codec_control_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
I2C_Codec_control_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
I2C_Codec_control_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_Codec_control_bI2C_UDB_StsReg__2__POS EQU 2
I2C_Codec_control_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_Codec_control_bI2C_UDB_StsReg__3__POS EQU 3
I2C_Codec_control_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_Codec_control_bI2C_UDB_StsReg__4__POS EQU 4
I2C_Codec_control_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_Codec_control_bI2C_UDB_StsReg__5__POS EQU 5
I2C_Codec_control_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_Codec_control_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
I2C_Codec_control_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
I2C_Codec_control_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
I2C_Codec_control_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
I2C_Codec_control_bI2C_UDB_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
I2C_Codec_control_bI2C_UDB_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
I2C_Codec_control_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB11_ST
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB08_CTL
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

/* I2C_Codec_control_I2C_IRQ */
I2C_Codec_control_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_Codec_control_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_Codec_control_I2C_IRQ__INTC_MASK EQU 0x04
I2C_Codec_control_I2C_IRQ__INTC_NUMBER EQU 2
I2C_Codec_control_I2C_IRQ__INTC_PRIOR_NUM EQU 4
I2C_Codec_control_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
I2C_Codec_control_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_Codec_control_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* I2C_Codec_control_IntClock */
I2C_Codec_control_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
I2C_Codec_control_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
I2C_Codec_control_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
I2C_Codec_control_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_Codec_control_IntClock__INDEX EQU 0x00
I2C_Codec_control_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_Codec_control_IntClock__PM_ACT_MSK EQU 0x01
I2C_Codec_control_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_Codec_control_IntClock__PM_STBY_MSK EQU 0x01

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 78000000
BCLK__BUS_CLK__KHZ EQU 78000
BCLK__BUS_CLK__MHZ EQU 78
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 1
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x0000001C
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
