<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Apr 10 17:23:11 2016" VIVADOVERSION="2014.3">
  <SYSTEMINFO ARCH="artix7" DEVICE="xc7a100t" NAME="microblaze_mcs" PACKAGE="csg324" SPEEDGRADE="-1"/>
  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="External_Ports_Clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dlmb" PORT="LMB_Clk"/>
        <CONNECTION INSTANCE="dlmb_cntlr" PORT="LMB_Clk"/>
        <CONNECTION INSTANCE="filter_reset" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="ilmb" PORT="LMB_Clk"/>
        <CONNECTION INSTANCE="ilmb_cntlr" PORT="LMB_Clk"/>
        <CONNECTION INSTANCE="iomodule_0" PORT="Clk"/>
        <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FIT1_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_FIT1_Interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="FIT1_Interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FIT1_Toggle" SIGIS="undef" SIGNAME="iomodule_0_FIT1_Toggle">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="FIT1_Toggle"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FIT2_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_FIT2_Interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="FIT2_Interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FIT2_Toggle" SIGIS="undef" SIGNAME="iomodule_0_FIT2_Toggle">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="FIT2_Toggle"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FIT3_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_FIT3_Interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="FIT3_Interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FIT3_Toggle" SIGIS="undef" SIGNAME="iomodule_0_FIT3_Toggle">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="FIT3_Toggle"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FIT4_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_FIT4_Interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="FIT4_Interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FIT4_Toggle" SIGIS="undef" SIGNAME="iomodule_0_FIT4_Toggle">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="FIT4_Toggle"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="GPI1_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_GPI1_Interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="GPI1_Interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="GPI2_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_GPI2_Interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="GPI2_Interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="GPI3_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_GPI3_Interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="GPI3_Interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="GPI4_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_GPI4_Interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="GPI4_Interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PIT1_Enable" SIGIS="undef" SIGNAME="External_Ports_PIT1_Enable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="PIT1_Enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PIT1_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_PIT1_Interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="PIT1_Interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PIT1_Toggle" SIGIS="undef" SIGNAME="iomodule_0_PIT1_Toggle">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="PIT1_Toggle"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PIT2_Enable" SIGIS="undef" SIGNAME="External_Ports_PIT2_Enable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="PIT2_Enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PIT2_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_PIT2_Interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="PIT2_Interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PIT2_Toggle" SIGIS="undef" SIGNAME="iomodule_0_PIT2_Toggle">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="PIT2_Toggle"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PIT3_Enable" SIGIS="undef" SIGNAME="External_Ports_PIT3_Enable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="PIT3_Enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PIT3_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_PIT3_Interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="PIT3_Interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PIT3_Toggle" SIGIS="undef" SIGNAME="iomodule_0_PIT3_Toggle">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="PIT3_Toggle"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PIT4_Enable" SIGIS="undef" SIGNAME="External_Ports_PIT4_Enable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="PIT4_Enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PIT4_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_PIT4_Interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="PIT4_Interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PIT4_Toggle" SIGIS="undef" SIGNAME="iomodule_0_PIT4_Toggle">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="PIT4_Toggle"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Reset" SIGIS="rst" SIGNAME="External_Ports_Reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="filter_reset" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="UART_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_UART_Interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iomodule_0" PORT="UART_Interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="GPIO1_tri_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="GPIO1_tri_o" SIGIS="undef"/>
    <PORT DIR="I" NAME="GPIO2_tri_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="GPIO2_tri_o" SIGIS="undef"/>
    <PORT DIR="I" NAME="GPIO3_tri_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="GPIO3_tri_o" SIGIS="undef"/>
    <PORT DIR="I" NAME="GPIO4_tri_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="GPIO4_tri_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="IO_addr_strobe" SIGIS="undef"/>
    <PORT DIR="O" NAME="IO_address" SIGIS="undef"/>
    <PORT DIR="O" NAME="IO_byte_enable" SIGIS="undef"/>
    <PORT DIR="I" NAME="IO_read_data" SIGIS="undef"/>
    <PORT DIR="O" NAME="IO_read_strobe" SIGIS="undef"/>
    <PORT DIR="I" NAME="IO_ready" SIGIS="undef"/>
    <PORT DIR="O" NAME="IO_write_data" SIGIS="undef"/>
    <PORT DIR="O" NAME="IO_write_strobe" SIGIS="undef"/>
    <PORT DIR="I" NAME="UART_rxd" SIGIS="undef"/>
    <PORT DIR="O" NAME="UART_txd" SIGIS="undef"/>
  </EXTERNALPORTS>
  <MODULES>
    <MODULE FULLNAME="/dlmb" HWVERSION="3.0" INSTANCE="dlmb" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="2"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_dlmb_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="External_Ports_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="undef" SIGNAME="filter_reset_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_reset" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_ABus" SIGIS="undef" SIGNAME="dlmb_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Data_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef" SIGNAME="dlmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Read_Strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef" SIGNAME="dlmb_M_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Write_Strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef" SIGNAME="dlmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="D_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_DBus" SIGIS="undef" SIGNAME="dlmb_M_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Data_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_BE" SIGIS="undef" SIGNAME="dlmb_M_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Byte_Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sl_DBus" SIGIS="undef" SIGNAME="dlmb_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="Sl_DBus"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="iomodule_0" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sl_Ready" SIGIS="undef" SIGNAME="dlmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="Sl_Ready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="iomodule_0" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sl_Wait" SIGIS="undef" SIGNAME="dlmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="Sl_Wait"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="iomodule_0" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sl_UE" SIGIS="undef" SIGNAME="dlmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="Sl_UE"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="iomodule_0" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sl_CE" SIGIS="undef" SIGNAME="dlmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="Sl_CE"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="iomodule_0" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ABus" SIGIS="undef" SIGNAME="dlmb_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="LMB_ABus"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="iomodule_0" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="dlmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="iomodule_0" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="dlmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="iomodule_0" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="dlmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="iomodule_0" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadDBus" SIGIS="undef" SIGNAME="dlmb_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Data_Read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteDBus" SIGIS="undef" SIGNAME="dlmb_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="iomodule_0" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef" SIGNAME="dlmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="DReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef" SIGNAME="dlmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="DWait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef" SIGNAME="dlmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="DUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef" SIGNAME="dlmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="DCE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_BE" SIGIS="undef" SIGNAME="dlmb_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="LMB_BE"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="iomodule_0" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/dlmb_cntlr" HWVERSION="4.0" INSTANCE="dlmb_cntlr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr" VLNV="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_MASK" VALUE="0xc0000000"/>
        <PARAMETER NAME="C_MASK1" VALUE="0x00800000"/>
        <PARAMETER NAME="C_MASK2" VALUE="0x00800000"/>
        <PARAMETER NAME="C_MASK3" VALUE="0x00800000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_CE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_UE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_STATUS_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_COUNTER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ACCESS" VALUE="2"/>
        <PARAMETER NAME="C_NUM_LMB" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="system_dlmb_cntlr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00001FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="External_Ports_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_Rst" SIGIS="rst" SIGNAME="filter_reset_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_reset" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ABus" SIGIS="undef" SIGNAME="dlmb_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteDBus" SIGIS="undef" SIGNAME="dlmb_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="dlmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="dlmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="dlmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_BE" SIGIS="undef" SIGNAME="dlmb_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_DBus" SIGIS="undef" SIGNAME="dlmb_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="dlmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="dlmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="dlmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="dlmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Rst_A" SIGIS="undef" SIGNAME="dlmb_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_I" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Clk_A" SIGIS="undef" SIGNAME="dlmb_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_I" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Addr_A" SIGIS="undef" SIGNAME="dlmb_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_I" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_EN_A" SIGIS="undef" SIGNAME="dlmb_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_I" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_WEN_A" SIGIS="undef" SIGNAME="dlmb_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_I" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Dout_A" SIGIS="undef" SIGNAME="dlmb_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_I" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BRAM_Din_A" SIGIS="undef" SIGNAME="dlmb_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_I" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dlmb" NAME="SLMB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="LMB_ABus"/>
            <PORTMAP PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP PHYSICAL="LMB_BE"/>
            <PORTMAP PHYSICAL="Sl_CE"/>
            <PORTMAP PHYSICAL="Sl_DBus"/>
            <PORTMAP PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP PHYSICAL="Sl_Ready"/>
            <PORTMAP PHYSICAL="Sl_UE"/>
            <PORTMAP PHYSICAL="Sl_Wait"/>
            <PORTMAP PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dlmb_cntlr_BRAM_PORT" NAME="BRAM_PORT" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP PHYSICAL="BRAM_Dout_A"/>
            <PORTMAP PHYSICAL="BRAM_Din_A"/>
            <PORTMAP PHYSICAL="BRAM_EN_A"/>
            <PORTMAP PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP PHYSICAL="BRAM_WEN_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/filter_reset" HWVERSION="5.0" INSTANCE="filter_reset" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_filter_reset_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_Reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst" SIGNAME="debug_mdm_0_Debug_SYS_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_mdm_0" PORT="Debug_SYS_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst" SIGNAME="filter_reset_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bus_struct_reset" SIGIS="rst" SIGNAME="filter_reset_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="SYS_Rst"/>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="LMB_Rst"/>
            <CONNECTION INSTANCE="ilmb" PORT="SYS_Rst"/>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="LMB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="peripheral_reset" SIGIS="rst" SIGNAME="filter_reset_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iomodule_0" PORT="Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interconnect_aresetn" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ilmb" HWVERSION="3.0" INSTANCE="ilmb" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_ilmb_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="External_Ports_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="undef" SIGNAME="filter_reset_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_reset" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_ABus" SIGIS="undef" SIGNAME="ilmb_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Instr_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef" SIGNAME="ilmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="IFetch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef" SIGNAME="ilmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="I_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_DBus" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_BE" SIGIS="undef"/>
        <PORT DIR="I" NAME="Sl_DBus" SIGIS="undef" SIGNAME="ilmb_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sl_Ready" SIGIS="undef" SIGNAME="ilmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sl_Wait" SIGIS="undef" SIGNAME="ilmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sl_UE" SIGIS="undef" SIGNAME="ilmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sl_CE" SIGIS="undef" SIGNAME="ilmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ABus" SIGIS="undef" SIGNAME="ilmb_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="ilmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="ilmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="ilmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadDBus" SIGIS="undef" SIGNAME="ilmb_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteDBus" SIGIS="undef" SIGNAME="ilmb_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef" SIGNAME="ilmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="IReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef" SIGNAME="ilmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="IWAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef" SIGNAME="ilmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="IUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef" SIGNAME="ilmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="ICE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_BE" SIGIS="undef" SIGNAME="ilmb_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/ilmb_cntlr" HWVERSION="4.0" INSTANCE="ilmb_cntlr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr" VLNV="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_MASK" VALUE="0x00000000"/>
        <PARAMETER NAME="C_MASK1" VALUE="0x00800000"/>
        <PARAMETER NAME="C_MASK2" VALUE="0x00800000"/>
        <PARAMETER NAME="C_MASK3" VALUE="0x00800000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_CE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_UE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_STATUS_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_COUNTER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ACCESS" VALUE="2"/>
        <PARAMETER NAME="C_NUM_LMB" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="system_ilmb_cntlr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00001FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="External_Ports_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_Rst" SIGIS="rst" SIGNAME="filter_reset_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_reset" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ABus" SIGIS="undef" SIGNAME="ilmb_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteDBus" SIGIS="undef" SIGNAME="ilmb_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="ilmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="ilmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="ilmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_BE" SIGIS="undef" SIGNAME="ilmb_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_DBus" SIGIS="undef" SIGNAME="ilmb_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="ilmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="ilmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="ilmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="ilmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Rst_A" SIGIS="undef" SIGNAME="ilmb_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_I" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Clk_A" SIGIS="undef" SIGNAME="ilmb_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_I" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Addr_A" SIGIS="undef" SIGNAME="ilmb_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_I" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_EN_A" SIGIS="undef" SIGNAME="ilmb_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_I" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_WEN_A" SIGIS="undef" SIGNAME="ilmb_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_I" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Dout_A" SIGIS="undef" SIGNAME="ilmb_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_I" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BRAM_Din_A" SIGIS="undef" SIGNAME="ilmb_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lmb_bram_I" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ilmb" NAME="SLMB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="LMB_ABus"/>
            <PORTMAP PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP PHYSICAL="LMB_BE"/>
            <PORTMAP PHYSICAL="Sl_CE"/>
            <PORTMAP PHYSICAL="Sl_DBus"/>
            <PORTMAP PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP PHYSICAL="Sl_Ready"/>
            <PORTMAP PHYSICAL="Sl_UE"/>
            <PORTMAP PHYSICAL="Sl_Wait"/>
            <PORTMAP PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ilmb_cntlr_BRAM_PORT" NAME="BRAM_PORT" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP PHYSICAL="BRAM_Dout_A"/>
            <PORTMAP PHYSICAL="BRAM_Din_A"/>
            <PORTMAP PHYSICAL="BRAM_EN_A"/>
            <PORTMAP PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP PHYSICAL="BRAM_WEN_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/iomodule_0" HWVERSION="2.2" INSTANCE="iomodule_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="INTERRUPT_CNTLR" MODTYPE="iomodule" VLNV="xilinx.com:ip:iomodule:2.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=iomodule;v=v2_2;d=pg111-iomodule.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="iomodule_0"/>
        <PARAMETER NAME="C_USE_CONFIG_RESET" VALUE="0"/>
        <PARAMETER NAME="C_AVOID_PRIMITIVES" VALUE="0"/>
        <PARAMETER NAME="C_MASK" VALUE="0xC0000000"/>
        <PARAMETER NAME="C_IO_MASK" VALUE="0xC0000000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_USE_IO_BUS" VALUE="1"/>
        <PARAMETER NAME="C_USE_UART_RX" VALUE="1"/>
        <PARAMETER NAME="C_USE_UART_TX" VALUE="1"/>
        <PARAMETER NAME="C_UART_BAUDRATE" VALUE="115200"/>
        <PARAMETER NAME="C_UART_DATA_BITS" VALUE="8"/>
        <PARAMETER NAME="C_UART_USE_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_UART_ODD_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_UART_RX_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_UART_TX_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_UART_ERROR_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_UART_PROG_BAUDRATE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIT1" VALUE="0"/>
        <PARAMETER NAME="C_FIT1_No_CLOCKS" VALUE="6216"/>
        <PARAMETER NAME="C_FIT1_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIT2" VALUE="0"/>
        <PARAMETER NAME="C_FIT2_No_CLOCKS" VALUE="6216"/>
        <PARAMETER NAME="C_FIT2_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIT3" VALUE="0"/>
        <PARAMETER NAME="C_FIT3_No_CLOCKS" VALUE="6216"/>
        <PARAMETER NAME="C_FIT3_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIT4" VALUE="0"/>
        <PARAMETER NAME="C_FIT4_No_CLOCKS" VALUE="6216"/>
        <PARAMETER NAME="C_FIT4_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIT1" VALUE="0"/>
        <PARAMETER NAME="C_PIT1_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_PIT1_READABLE" VALUE="1"/>
        <PARAMETER NAME="C_PIT1_PRESCALER" VALUE="0"/>
        <PARAMETER NAME="C_PIT1_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIT2" VALUE="0"/>
        <PARAMETER NAME="C_PIT2_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_PIT2_READABLE" VALUE="1"/>
        <PARAMETER NAME="C_PIT2_PRESCALER" VALUE="0"/>
        <PARAMETER NAME="C_PIT2_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIT3" VALUE="0"/>
        <PARAMETER NAME="C_PIT3_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_PIT3_READABLE" VALUE="1"/>
        <PARAMETER NAME="C_PIT3_PRESCALER" VALUE="0"/>
        <PARAMETER NAME="C_PIT3_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIT4" VALUE="0"/>
        <PARAMETER NAME="C_PIT4_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_PIT4_READABLE" VALUE="1"/>
        <PARAMETER NAME="C_PIT4_PRESCALER" VALUE="0"/>
        <PARAMETER NAME="C_PIT4_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_USE_GPO1" VALUE="1"/>
        <PARAMETER NAME="C_GPO1_SIZE" VALUE="3"/>
        <PARAMETER NAME="C_GPO1_INIT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_USE_GPO2" VALUE="0"/>
        <PARAMETER NAME="C_GPO2_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_GPO2_INIT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_USE_GPO3" VALUE="0"/>
        <PARAMETER NAME="C_GPO3_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_GPO3_INIT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_USE_GPO4" VALUE="0"/>
        <PARAMETER NAME="C_GPO4_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_GPO4_INIT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_USE_GPI1" VALUE="1"/>
        <PARAMETER NAME="C_GPI1_SIZE" VALUE="3"/>
        <PARAMETER NAME="C_GPI1_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_USE_GPI2" VALUE="1"/>
        <PARAMETER NAME="C_GPI2_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_GPI2_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_USE_GPI3" VALUE="1"/>
        <PARAMETER NAME="C_GPI3_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_GPI3_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_USE_GPI4" VALUE="0"/>
        <PARAMETER NAME="C_GPI4_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_GPI4_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_INTC_USE_EXT_INTR" VALUE="0"/>
        <PARAMETER NAME="C_INTC_INTR_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_INTC_LEVEL_EDGE" VALUE="0x0000"/>
        <PARAMETER NAME="C_INTC_POSITIVE" VALUE="0xFFFF"/>
        <PARAMETER NAME="C_INTC_HAS_FAST" VALUE="1"/>
        <PARAMETER NAME="C_INTC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INTC_BASE_VECTORS" VALUE="0x00000000"/>
        <PARAMETER NAME="C_INTC_ASYNC_INTR" VALUE="0xFFFF"/>
        <PARAMETER NAME="C_INTC_NUM_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_iomodule_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="GPIO1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO4_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="UART_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="INTR_CTRL"/>
        <PARAMETER NAME="C_IO_BASEADDR" VALUE="0xC0000000"/>
        <PARAMETER NAME="C_IO_HIGHADDR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x80000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x8000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="External_Ports_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Rst" SIGIS="rst" SIGNAME="filter_reset_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_reset" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IO_Addr_Strobe" SIGIS="undef"/>
        <PORT DIR="O" NAME="IO_Read_Strobe" SIGIS="undef"/>
        <PORT DIR="O" NAME="IO_Write_Strobe" SIGIS="undef"/>
        <PORT DIR="O" NAME="IO_Address" SIGIS="undef"/>
        <PORT DIR="O" NAME="IO_Byte_Enable" SIGIS="undef"/>
        <PORT DIR="O" NAME="IO_Write_Data" SIGIS="undef"/>
        <PORT DIR="I" NAME="IO_Read_Data" SIGIS="undef"/>
        <PORT DIR="I" NAME="IO_Ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="UART_Rx" SIGIS="undef"/>
        <PORT DIR="O" NAME="UART_Tx" SIGIS="undef"/>
        <PORT DIR="O" NAME="UART_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_UART_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="UART_Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FIT1_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_FIT1_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIT1_Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FIT1_Toggle" SIGIS="undef" SIGNAME="iomodule_0_FIT1_Toggle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIT1_Toggle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FIT2_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_FIT2_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIT2_Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FIT2_Toggle" SIGIS="undef" SIGNAME="iomodule_0_FIT2_Toggle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIT2_Toggle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FIT3_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_FIT3_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIT3_Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FIT3_Toggle" SIGIS="undef" SIGNAME="iomodule_0_FIT3_Toggle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIT3_Toggle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FIT4_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_FIT4_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIT4_Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FIT4_Toggle" SIGIS="undef" SIGNAME="iomodule_0_FIT4_Toggle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIT4_Toggle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PIT1_Enable" SIGIS="undef" SIGNAME="External_Ports_PIT1_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PIT1_Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PIT1_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_PIT1_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PIT1_Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PIT1_Toggle" SIGIS="undef" SIGNAME="iomodule_0_PIT1_Toggle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PIT1_Toggle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PIT2_Enable" SIGIS="undef" SIGNAME="External_Ports_PIT2_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PIT2_Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PIT2_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_PIT2_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PIT2_Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PIT2_Toggle" SIGIS="undef" SIGNAME="iomodule_0_PIT2_Toggle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PIT2_Toggle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PIT3_Enable" SIGIS="undef" SIGNAME="External_Ports_PIT3_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PIT3_Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PIT3_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_PIT3_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PIT3_Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PIT3_Toggle" SIGIS="undef" SIGNAME="iomodule_0_PIT3_Toggle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PIT3_Toggle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PIT4_Enable" SIGIS="undef" SIGNAME="External_Ports_PIT4_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PIT4_Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PIT4_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_PIT4_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PIT4_Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PIT4_Toggle" SIGIS="undef" SIGNAME="iomodule_0_PIT4_Toggle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PIT4_Toggle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="GPO1" SIGIS="undef"/>
        <PORT DIR="O" NAME="GPO2" SIGIS="undef"/>
        <PORT DIR="O" NAME="GPO3" SIGIS="undef"/>
        <PORT DIR="O" NAME="GPO4" SIGIS="undef"/>
        <PORT DIR="I" NAME="GPI1" SIGIS="undef"/>
        <PORT DIR="O" NAME="GPI1_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_GPI1_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GPI1_Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="GPI2" SIGIS="undef"/>
        <PORT DIR="O" NAME="GPI2_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_GPI2_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GPI2_Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="GPI3" SIGIS="undef"/>
        <PORT DIR="O" NAME="GPI3_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_GPI3_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GPI3_Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="GPI4" SIGIS="undef"/>
        <PORT DIR="O" NAME="GPI4_Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="iomodule_0_GPI4_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GPI4_Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTC_IRQ" SIGIS="undef" SIGNAME="iomodule_0_INTC_IRQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Interrupt"/>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Wakeup"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="INTC_Processor_Ack" SIGIS="undef" SIGNAME="microblaze_I_Interrupt_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Interrupt_Ack"/>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Interrupt_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTC_Interrupt_Address" SIGIS="undef" SIGNAME="iomodule_0_INTC_Interrupt_Address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Interrupt_Address"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Interrupt_Address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ABus" SIGIS="undef" SIGNAME="dlmb_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteDBus" SIGIS="undef" SIGNAME="dlmb_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="dlmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="dlmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="dlmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_BE" SIGIS="undef" SIGNAME="dlmb_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_DBus" SIGIS="undef" SIGNAME="dlmb_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="dlmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="dlmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="dlmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="dlmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dlmb" NAME="SLMB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="LMB_ABus"/>
            <PORTMAP PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP PHYSICAL="LMB_BE"/>
            <PORTMAP PHYSICAL="Sl_CE"/>
            <PORTMAP PHYSICAL="Sl_DBus"/>
            <PORTMAP PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP PHYSICAL="Sl_Ready"/>
            <PORTMAP PHYSICAL="Sl_UE"/>
            <PORTMAP PHYSICAL="Sl_Wait"/>
            <PORTMAP PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE NAME="IO_BUS">
          <PORTMAPS>
            <PORTMAP PHYSICAL="IO_Addr_Strobe"/>
            <PORTMAP PHYSICAL="IO_Address"/>
            <PORTMAP PHYSICAL="IO_Byte_Enable"/>
            <PORTMAP PHYSICAL="IO_Read_Data"/>
            <PORTMAP PHYSICAL="IO_Read_Strobe"/>
            <PORTMAP PHYSICAL="IO_Ready"/>
            <PORTMAP PHYSICAL="IO_Write_Data"/>
            <PORTMAP PHYSICAL="IO_Write_Strobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="iomodule_0_INTC_Irq" NAME="INTC_Irq" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="INTC_Processor_Ack"/>
            <PORTMAP PHYSICAL="INTC_Interrupt_Address"/>
            <PORTMAP PHYSICAL="INTC_IRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE NAME="UART">
          <PORTMAPS>
            <PORTMAP PHYSICAL="UART_Rx"/>
            <PORTMAP PHYSICAL="UART_Tx"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE NAME="GPIO1">
          <PORTMAPS>
            <PORTMAP PHYSICAL="GPI1"/>
            <PORTMAP PHYSICAL="GPO1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE NAME="GPIO2">
          <PORTMAPS>
            <PORTMAP PHYSICAL="GPI2"/>
            <PORTMAP PHYSICAL="GPO2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE NAME="GPIO3">
          <PORTMAPS>
            <PORTMAP PHYSICAL="GPI3"/>
            <PORTMAP PHYSICAL="GPO3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE NAME="GPIO4">
          <PORTMAPS>
            <PORTMAP PHYSICAL="GPI4"/>
            <PORTMAP PHYSICAL="GPO4"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <INTERRUPTINFO INTC_INDEX="0" TYPE="CONTROLLER">
        <TARGET INSTANCE="iomodule_0" INTC_INDEX="0"/>
        <SOURCE/>
        <TARGET INSTANCE="iomodule_0" INTC_INDEX="0"/>
        <SOURCE/>
        <TARGET INSTANCE="iomodule_0" INTC_INDEX="0"/>
        <SOURCE/>
        <TARGET INSTANCE="iomodule_0" INTC_INDEX="0"/>
        <SOURCE/>
        <TARGET INSTANCE="iomodule_0" INTC_INDEX="0"/>
        <SOURCE/>
        <TARGET INSTANCE="iomodule_0" INTC_INDEX="0"/>
        <SOURCE/>
        <TARGET INSTANCE="iomodule_0" INTC_INDEX="0"/>
        <SOURCE/>
        <TARGET INSTANCE="iomodule_0" INTC_INDEX="0"/>
        <SOURCE/>
        <TARGET INSTANCE="iomodule_0" INTC_INDEX="0"/>
        <SOURCE/>
        <TARGET INSTANCE="iomodule_0" INTC_INDEX="0"/>
        <SOURCE/>
        <TARGET INSTANCE="iomodule_0" INTC_INDEX="0"/>
        <SOURCE/>
        <TARGET INSTANCE="iomodule_0" INTC_INDEX="0"/>
        <SOURCE/>
        <TARGET INSTANCE="iomodule_0" INTC_INDEX="0"/>
        <SOURCE/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE FULLNAME="/lmb_bram_I" HWVERSION="8.2" INSTANCE="lmb_bram_I" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="system_lmb_bram_I_0.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="16384"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="16384"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="16384"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="16384"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="16"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="system_lmb_bram_I_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="16384"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="system_lmb_bram_I_0.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="dlmb_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="dlmb_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="dlmb_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wea" SIGIS="undef" SIGNAME="dlmb_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="addra" SIGIS="undef" SIGNAME="dlmb_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dina" SIGIS="undef" SIGNAME="dlmb_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="douta" SIGIS="undef" SIGNAME="dlmb_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb_cntlr" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="ilmb_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="ilmb_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="ilmb_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="web" SIGIS="undef" SIGNAME="ilmb_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="addrb" SIGIS="undef" SIGNAME="ilmb_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dinb" SIGIS="undef" SIGNAME="ilmb_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="doutb" SIGIS="undef" SIGNAME="ilmb_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb_cntlr" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dlmb_cntlr_BRAM_PORT" NAME="BRAM_PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ilmb_cntlr_BRAM_PORT" NAME="BRAM_PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_I" HWVERSION="9.3" INSTANCE="microblaze_mcs_0" IPTYPE="PROCESSOR" IS_ENABLE="1" MODCLASS="PROCESSOR" MODTYPE="microblaze" PROCTYPE="microblaze" VLNV="xilinx.com:ip:microblaze:9.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2014.1;d=ug984-vivado-microblaze-ref.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_SCO" VALUE="0"/>
        <PARAMETER NAME="C_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="C_USE_CONFIG_RESET" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_TOLERANT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_USE_CE_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_DATA_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="system_microblaze_I_0"/>
        <PARAMETER NAME="C_AVOID_PRIMITIVES" VALUE="0"/>
        <PARAMETER NAME="C_AREA_OPTIMIZED" VALUE="1"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="2"/>
        <PARAMETER NAME="C_BASE_VECTORS" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_DP_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DP_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DP_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DP_EXCLUSIVE_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_D_BUS_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IP_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IP_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IP_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_I_BUS_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_D_LMB" VALUE="1"/>
        <PARAMETER NAME="C_D_AXI" VALUE="1"/>
        <PARAMETER NAME="C_I_LMB" VALUE="1"/>
        <PARAMETER NAME="C_I_AXI" VALUE="0"/>
        <PARAMETER NAME="C_USE_MSR_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_USE_PCMP_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_USE_BARREL" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIV" VALUE="0"/>
        <PARAMETER NAME="C_USE_HW_MUL" VALUE="0"/>
        <PARAMETER NAME="C_USE_FPU" VALUE="0"/>
        <PARAMETER NAME="C_USE_REORDER_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_UNALIGNED_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_ILL_OPCODE_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_DIV_ZERO_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_FPU_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_FSL_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_USE_STACK_PROTECTION" VALUE="0"/>
        <PARAMETER NAME="C_USE_INTERRUPT" VALUE="2"/>
        <PARAMETER NAME="C_USE_EXT_BRK" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXT_NM_BRK" VALUE="0"/>
        <PARAMETER NAME="C_USE_MMU" VALUE="0"/>
        <PARAMETER NAME="C_MMU_DTLB_SIZE" VALUE="4"/>
        <PARAMETER NAME="C_MMU_ITLB_SIZE" VALUE="2"/>
        <PARAMETER NAME="C_MMU_TLB_ACCESS" VALUE="3"/>
        <PARAMETER NAME="C_MMU_ZONES" VALUE="16"/>
        <PARAMETER NAME="C_MMU_PRIVILEGED_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRANCH_TARGET_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_BRANCH_TARGET_CACHE_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_PC_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PVR" VALUE="0"/>
        <PARAMETER NAME="C_PVR_USER1" VALUE="0x00"/>
        <PARAMETER NAME="C_PVR_USER2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_DYNAMIC_BUS_SIZING" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_OPCODE_0x0_ILLEGAL" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_ENABLED" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_PC_BRK" VALUE="1"/>
        <PARAMETER NAME="C_NUMBER_OF_RD_ADDR_BRK" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_WR_ADDR_BRK" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_EVENT_COUNTERS" VALUE="5"/>
        <PARAMETER NAME="C_DEBUG_LATENCY_COUNTERS" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_COUNTER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DEBUG_TRACE_SIZE" VALUE="8192"/>
        <PARAMETER NAME="C_DEBUG_PROFILE_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_IS_EDGE" VALUE="0"/>
        <PARAMETER NAME="C_EDGE_IS_POSITIVE" VALUE="0"/>
        <PARAMETER NAME="C_ASYNC_INTERRUPT" VALUE="1"/>
        <PARAMETER NAME="C_FSL_LINKS" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXTENDED_FSL_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_M0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M2_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S2_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M3_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S3_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M4_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S4_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M5_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S5_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M6_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S6_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M7_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S7_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M8_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S8_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M9_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S9_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M10_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S10_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M11_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S11_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M12_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S12_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M13_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S13_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M14_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S14_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M15_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S15_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ICACHE_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_ICACHE_HIGHADDR" VALUE="0x3FFFFFFF"/>
        <PARAMETER NAME="C_USE_ICACHE" VALUE="0"/>
        <PARAMETER NAME="C_ALLOW_ICACHE_WR" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_TAG_BITS" VALUE="0"/>
        <PARAMETER NAME="C_CACHE_BYTE_SIZE" VALUE="8192"/>
        <PARAMETER NAME="C_ICACHE_LINE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_ICACHE_ALWAYS_USED" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_STREAMS" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_VICTIMS" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_FORCE_TAG_LUTRAM" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_DATA_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IC_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IC_USER_VALUE" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_IC_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_IC_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_IC_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_DCACHE_HIGHADDR" VALUE="0x3FFFFFFF"/>
        <PARAMETER NAME="C_USE_DCACHE" VALUE="0"/>
        <PARAMETER NAME="C_ALLOW_DCACHE_WR" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_ADDR_TAG" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_BYTE_SIZE" VALUE="8192"/>
        <PARAMETER NAME="C_DCACHE_LINE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_DCACHE_ALWAYS_USED" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_USE_WRITEBACK" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_VICTIMS" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_FORCE_TAG_LUTRAM" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_DATA_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DC_EXCLUSIVE_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_USER_VALUE" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_DC_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_DC_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_DC_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_SELECT" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DISCRETE_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IC_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="G_TEMPLATE_LIST" VALUE="0"/>
        <PARAMETER NAME="G_USE_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_M0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M2_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S2_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M3_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S3_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M4_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S4_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M5_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S5_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M6_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S6_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M7_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S7_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M8_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S8_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M9_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S9_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M10_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S10_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M11_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S11_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M12_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S12_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M13_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S13_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M14_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S14_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M15_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S15_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="Component_Name" VALUE="system_microblaze_I_0"/>
        <PARAMETER NAME="C_ENDIANNESS" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PROCESSOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="microblaze"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="External_Ports_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" SIGIS="rst" SIGNAME="filter_reset_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_reset" PORT="mb_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Interrupt" SIGIS="INTERRUPT" SIGNAME="iomodule_0_INTC_IRQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iomodule_0" PORT="INTC_IRQ"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="iomodule_0" PORT="INTC_IRQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Interrupt_Address" SIGIS="undef" SIGNAME="iomodule_0_INTC_Interrupt_Address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iomodule_0" PORT="INTC_Interrupt_Address"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="iomodule_0" PORT="INTC_Interrupt_Address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Interrupt_Ack" SIGIS="undef" SIGNAME="microblaze_I_Interrupt_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iomodule_0" PORT="INTC_Processor_Ack"/>
            <CONNECTION INSTANCE="iomodule_0" PORT="INTC_Processor_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Ext_BRK" SIGIS="undef"/>
        <PORT DIR="I" NAME="Ext_NM_BRK" SIGIS="undef"/>
        <PORT DIR="I" NAME="Dbg_Stop" SIGIS="undef"/>
        <PORT DIR="O" NAME="MB_Halted" SIGIS="undef"/>
        <PORT DIR="I" NAME="Wakeup" SIGIS="undef" SIGNAME="iomodule_0_INTC_IRQ &amp; microblaze_I_Dbg_Wakeup">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iomodule_0" PORT="INTC_IRQ"/>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Dbg_Wakeup"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sleep" SIGIS="undef"/>
        <PORT DIR="O" NAME="Dbg_Wakeup" SIGIS="undef" SIGNAME="microblaze_I_Dbg_Wakeup">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_mcs_0" PORT="Wakeup"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset_Mode" SIGIS="undef"/>
        <PORT DIR="O" NAME="Instr_Addr" SIGIS="undef" SIGNAME="ilmb_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Instr" SIGIS="undef" SIGNAME="ilmb_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_ReadDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IFetch" SIGIS="undef" SIGNAME="ilmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="M_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="I_AS" SIGIS="undef" SIGNAME="ilmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="M_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IReady" SIGIS="undef" SIGNAME="ilmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IWAIT" SIGIS="undef" SIGNAME="ilmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ICE" SIGIS="undef" SIGNAME="ilmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IUE" SIGIS="undef" SIGNAME="ilmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilmb" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Data_Addr" SIGIS="undef" SIGNAME="dlmb_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Data_Read" SIGIS="undef" SIGNAME="dlmb_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_ReadDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Data_Write" SIGIS="undef" SIGNAME="dlmb_M_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="M_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AS" SIGIS="undef" SIGNAME="dlmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="M_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Read_Strobe" SIGIS="undef" SIGNAME="dlmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="M_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Write_Strobe" SIGIS="undef" SIGNAME="dlmb_M_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="M_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DReady" SIGIS="undef" SIGNAME="dlmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DWait" SIGIS="undef" SIGNAME="dlmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DCE" SIGIS="undef" SIGNAME="dlmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DUE" SIGIS="undef" SIGNAME="dlmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Byte_Enable" SIGIS="undef" SIGNAME="dlmb_M_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dlmb" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Clk" SIGIS="undef" SIGNAME="debug_mdm_0_Dbg_Clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_mdm_0" PORT="Dbg_Clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_TDI" SIGIS="undef" SIGNAME="debug_mdm_0_Dbg_TDI_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_mdm_0" PORT="Dbg_TDI_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_TDO" SIGIS="undef" SIGNAME="debug_mdm_0_Dbg_TDO_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_mdm_0" PORT="Dbg_TDO_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Reg_En" SIGIS="undef" SIGNAME="debug_mdm_0_Dbg_Reg_En_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_mdm_0" PORT="Dbg_Reg_En_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Shift" SIGIS="undef" SIGNAME="debug_mdm_0_Dbg_Shift_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_mdm_0" PORT="Dbg_Shift_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Capture" SIGIS="undef" SIGNAME="debug_mdm_0_Dbg_Capture_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_mdm_0" PORT="Dbg_Capture_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Update" SIGIS="undef" SIGNAME="debug_mdm_0_Dbg_Update_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_mdm_0" PORT="Dbg_Update_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Debug_Rst" SIGIS="undef" SIGNAME="debug_mdm_0_Dbg_Rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debug_mdm_0" PORT="Dbg_Rst_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="iomodule_0_INTC_Irq" NAME="INTERRUPT" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="Interrupt_Ack"/>
            <PORTMAP PHYSICAL="Interrupt_Address"/>
            <PORTMAP PHYSICAL="Interrupt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dlmb" NAME="DLMB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="Data_Addr"/>
            <PORTMAP PHYSICAL="D_AS"/>
            <PORTMAP PHYSICAL="Byte_Enable"/>
            <PORTMAP PHYSICAL="DCE"/>
            <PORTMAP PHYSICAL="Data_Read"/>
            <PORTMAP PHYSICAL="Read_Strobe"/>
            <PORTMAP PHYSICAL="DReady"/>
            <PORTMAP PHYSICAL="DUE"/>
            <PORTMAP PHYSICAL="DWait"/>
            <PORTMAP PHYSICAL="Data_Write"/>
            <PORTMAP PHYSICAL="Write_Strobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ilmb" NAME="ILMB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="Instr_Addr"/>
            <PORTMAP PHYSICAL="I_AS"/>
            <PORTMAP PHYSICAL="ICE"/>
            <PORTMAP PHYSICAL="Instr"/>
            <PORTMAP PHYSICAL="IFetch"/>
            <PORTMAP PHYSICAL="IReady"/>
            <PORTMAP PHYSICAL="IUE"/>
            <PORTMAP PHYSICAL="IWAIT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="debug_mdm_0_MBDEBUG_0" NAME="DEBUG" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="Dbg_Capture"/>
            <PORTMAP PHYSICAL="Dbg_Clk"/>
            <PORTMAP PHYSICAL="Dbg_Reg_En"/>
            <PORTMAP PHYSICAL="Debug_Rst"/>
            <PORTMAP PHYSICAL="Dbg_Shift"/>
            <PORTMAP PHYSICAL="Dbg_TDI"/>
            <PORTMAP PHYSICAL="Dbg_TDO"/>
            <PORTMAP PHYSICAL="Dbg_Update"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASENAME="C_IO_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_IO_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="iomodule_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8000FFFF" INSTANCE="iomodule_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00001FFF" INSTANCE="dlmb_cntlr" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00001FFF" INSTANCE="ilmb_cntlr" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="iomodule_0"/>
        <PERIPHERAL INSTANCE="dlmb_cntlr"/>
        <PERIPHERAL INSTANCE="ilmb_cntlr"/>
      </PERIPHERALS>
    </MODULE>
  </MODULES>
  <REPOSITORIES/>
</EDKSYSTEM>

