vendor_name = ModelSim
source_file = 1, C:/Users/Estudiante/Documents/Carangui/test2/bloques/comparador.vhd
source_file = 1, C:/Users/Estudiante/Documents/Carangui/test2/Waveform.vwf
source_file = 1, C:/Users/Estudiante/Documents/Carangui/test2/bloques/contador.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Estudiante/Documents/Carangui/test2/db/test2.cbx.xml
design_name = contador
instance = comp, \Q[0]~output\, Q[0]~output, contador, 1
instance = comp, \Q[1]~output\, Q[1]~output, contador, 1
instance = comp, \Q[2]~output\, Q[2]~output, contador, 1
instance = comp, \Q[3]~output\, Q[3]~output, contador, 1
instance = comp, \clock~input\, clock~input, contador, 1
instance = comp, \Ld~input\, Ld~input, contador, 1
instance = comp, \En~input\, En~input, contador, 1
instance = comp, \Ent[0]~input\, Ent[0]~input, contador, 1
instance = comp, \temp~0\, temp~0, contador, 1
instance = comp, \resetn~input\, resetn~input, contador, 1
instance = comp, \band~0\, band~0, contador, 1
instance = comp, \temp[0]~1\, temp[0]~1, contador, 1
instance = comp, \temp[0]\, temp[0], contador, 1
instance = comp, \Ent[1]~input\, Ent[1]~input, contador, 1
instance = comp, \temp~2\, temp~2, contador, 1
instance = comp, \temp[1]\, temp[1], contador, 1
instance = comp, \Ent[2]~input\, Ent[2]~input, contador, 1
instance = comp, \temp~3\, temp~3, contador, 1
instance = comp, \temp[2]\, temp[2], contador, 1
instance = comp, \Ent[3]~input\, Ent[3]~input, contador, 1
instance = comp, \Add0~0\, Add0~0, contador, 1
instance = comp, \temp~4\, temp~4, contador, 1
instance = comp, \temp[3]\, temp[3], contador, 1
