<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group Instance : \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13)</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13)"></a>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13)'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="grp297.html" >Go back</a><br clear=all>
<span class=titlename>Group Instances:</span>
<br clear=all>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15)</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58803</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36064</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13325</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12142</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59140</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35501</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12598</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11451</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59052</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35643</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12843</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11691</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58922</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35551</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12887</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11747</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58048</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36563</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13614</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12450</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59609</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35066</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12433</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11263</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58536</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35855</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13378</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12196</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">57919</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36604</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13601</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12369</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59550</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35317</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12812</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11677</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59402</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35239</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12719</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11589</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58744</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35951</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13289</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12062</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">56957</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">37516</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">14565</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">13378</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58955</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35656</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12706</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11529</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58274</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36401</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13421</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12233</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59387</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35004</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12112</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">10946</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58936</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35587</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12817</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11632</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59858</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35009</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12568</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11374</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59449</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35192</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12411</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11258</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58945</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35750</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13194</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12054</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58322</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36151</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13362</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12173</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59148</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35463</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12545</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11352</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59565</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35110</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12433</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11210</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58671</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35720</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12983</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11828</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59940</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">34583</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12032</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">10843</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58391</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36476</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13263</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12097</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58694</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35947</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13298</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12088</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58789</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35906</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13250</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12087</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59023</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35450</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12764</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11576</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">57954</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36657</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13862</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12717</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">57845</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36830</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13760</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12532</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59558</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">34833</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12206</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11033</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58954</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35569</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12851</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11684</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59261</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35606</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12870</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11673</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59388</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35253</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12452</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11220</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59552</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35143</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12524</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11373</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58141</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36332</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13709</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12529</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59841</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">34770</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12275</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11021</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">57674</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">37001</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">14157</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">13018</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58379</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36012</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13668</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12434</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58508</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36015</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13088</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11851</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58768</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36099</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13530</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12391</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59489</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35152</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12435</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11318</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58655</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36040</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13311</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12077</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(13).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(14).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(16).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(17).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(18).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(19).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(13).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(14).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(16).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(17).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(18).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[18]_(19).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(13).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(14).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(16).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(17).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(18).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[19]_(19).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(13).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(14).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(16).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(17).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(18).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[1]_(19).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(13).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(14).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(16).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(17).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(18).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[20]_(19).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(13).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(14).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[21]_(15).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
