------------------------------------------------
-- Design: RAM_tb
-- Entity: RAM_tb
-- Author: Diogo & George
-- Rev.  : 1.0
-- Date  : 06/19/2020
------------------------------------------------


library ieee;
use ieee.std_logic_1164.all;


entity RAM_tb is 
-- empty
end RAM_tb;



architecture RAM_Arch of RAM_tb is

  component RAM is
  port ( i_CLK   : in std_logic;       
       i_CLR_n   : in std_logic;   
       i_WE      : in  std_logic;  -- enable       
       i_ADDR    : in  std_logic_Vector(8-1 downto 0); -- address
       i_DATA    : in  std_logic_Vector(16-1 downto 0); -- data input
       o_DATA    : out  std_logic_Vector(16-1 downto 0)); -- data output
  end component;  
  
  signal w_CLK, w_CLR_n, w_WE : std_logic;
  signal w_ADDR : std_logic_Vector(8-1 downto 0); -- address
  signal w_i_DATA, w_o_DATA : std_logic_Vector(16-1 downto 0); -- data output

  constant c_CLK_period : time := 2 ns;

begin
 
  u_RAM : RAM port map ( 
       i_CLK  => w_CLK,       
       i_CLR_n => w_CLR_n,   
       i_WE   => w_WE,  -- enable       
       i_ADDR => w_ADDR, -- address
       i_DATA => w_i_DATA, -- data input
       o_DATA => w_o_DATA); -- data output

  p_CLK: process
  begin
    w_CLK <= '1';
    wait for c_CLK_PERIOD/2;  
    w_CLK <= '0';
    wait for c_CLK_PERIOD/2;  
  end process p_CLK;

  p_CLR_n: process
  begin      
    w_CLR_n <= '1';
    wait for c_CLK_PERIOD;  
    w_CLR_n <= '0';
    wait for c_CLK_PERIOD;  
    w_CLR_n <= '1';    
    wait; -- for the end of simulation
  end process p_CLR_n;  
  
  
  p_MEMO: process
  begin
    -- aguarda processo reset
    wait  for 4*c_CLK_PERIOD; 
    
    w_WE <= '1';
    w_ADDR <= "00000000";
    w_i_DATA <= "0000000000000000";
    
    wait  for 10*c_CLK_PERIOD; 

    --Clear inputs
    w_WE <= '0';
    w_ADDR <= "00000000";
    w_i_DATA <= "0000000000000000";
    wait;
    assert false report "Test done." severity note;

  end process p_MEMO;
end RAM_Arch;
