{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493524004690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493524004706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 22:46:44 2017 " "Processing started: Sat Apr 29 22:46:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493524004706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493524004706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493524004706 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1493524006060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1493524006260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_color.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevelColor " "Found entity 1: TopLevelColor" {  } { { "topLevel_color.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/topLevel_color.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_module " "Found entity 1: io_module" {  } { { "io_module.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/io_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getcenters.sv 1 1 " "Found 1 design units, including 1 entities, in source file getcenters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getCenters " "Found entity 1: getCenters" {  } { { "getCenters.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/getCenters.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectstart.sv 1 1 " "Found 1 design units, including 1 entities, in source file detectstart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DetectStart " "Found entity 1: DetectStart" {  } { { "DetectStart.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DetectStart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ColorDetection " "Found entity 1: ColorDetection" {  } { { "Color_Detection.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Color_Detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_clubber.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_clubber.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ColorClubber " "Found entity 1: ColorClubber" {  } { { "Color_Clubber.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Color_Clubber.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ColorChecker " "Found entity 1: ColorChecker" {  } { { "Color_Checker.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Color_Checker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file stack_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack_RAM " "Found entity 1: Stack_RAM" {  } { { "Stack_RAM.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Stack_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_ccd.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_ccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_CCD " "Found entity 1: DE2_CCD" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "I2C_CCD_Config.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/I2C_CCD_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Line_Buffer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053825 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1493524053858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "RAW2RGB.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/RAW2RGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "CCD_Capture.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/CCD_Capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524053962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524053962 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA_DATA_REQ.v " "Can't analyze file -- file VGA_DATA_REQ.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1493524053992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirror_col.v 1 1 " "Found 1 design units, including 1 entities, in source file mirror_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mirror_Col " "Found entity 1: Mirror_Col" {  } { { "Mirror_Col.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Mirror_Col.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524054009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524054009 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "init Color_Checker.sv(11) " "Verilog HDL Implicit Net warning at Color_Checker.sv(11): created implicit net for \"init\"" {  } { { "Color_Checker.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Color_Checker.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524054070 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(57) " "Verilog HDL Instantiation warning at Mirror_Col.v(57): instance has no name" {  } { { "Mirror_Col.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Mirror_Col.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1493524054167 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(65) " "Verilog HDL Instantiation warning at Mirror_Col.v(65): instance has no name" {  } { { "Mirror_Col.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Mirror_Col.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1493524054168 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(73) " "Verilog HDL Instantiation warning at Mirror_Col.v(73): instance has no name" {  } { { "Mirror_Col.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Mirror_Col.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1493524054168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_CCD " "Elaborating entity \"DE2_CCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493524055305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 DE2_CCD.v(389) " "Verilog HDL assignment warning at DE2_CCD.v(389): truncated value with size 11 to match size of target (9)" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524055358 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_CCD.v(215) " "Output port \"FL_ADDR\" at DE2_CCD.v(215) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055359 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE2_CCD.v(222) " "Output port \"SRAM_ADDR\" at DE2_CCD.v(222) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055359 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_CCD.v(230) " "Output port \"OTG_ADDR\" at DE2_CCD.v(230) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 230 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055359 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK_N DE2_CCD.v(241) " "Output port \"OTG_DACK_N\" at DE2_CCD.v(241) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055360 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_CCD.v(195) " "Output port \"UART_TXD\" at DE2_CCD.v(195) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055360 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE2_CCD.v(198) " "Output port \"IRDA_TXD\" at DE2_CCD.v(198) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055360 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_CCD.v(216) " "Output port \"FL_WE_N\" at DE2_CCD.v(216) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055360 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_CCD.v(217) " "Output port \"FL_RST_N\" at DE2_CCD.v(217) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055360 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_CCD.v(218) " "Output port \"FL_OE_N\" at DE2_CCD.v(218) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055361 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_CCD.v(219) " "Output port \"FL_CE_N\" at DE2_CCD.v(219) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055361 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE2_CCD.v(223) " "Output port \"SRAM_UB_N\" at DE2_CCD.v(223) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055361 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE2_CCD.v(224) " "Output port \"SRAM_LB_N\" at DE2_CCD.v(224) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 224 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055362 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE2_CCD.v(225) " "Output port \"SRAM_WE_N\" at DE2_CCD.v(225) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 225 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055362 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE2_CCD.v(226) " "Output port \"SRAM_CE_N\" at DE2_CCD.v(226) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055362 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE2_CCD.v(227) " "Output port \"SRAM_OE_N\" at DE2_CCD.v(227) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055362 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_CCD.v(231) " "Output port \"OTG_CS_N\" at DE2_CCD.v(231) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055363 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_CCD.v(232) " "Output port \"OTG_RD_N\" at DE2_CCD.v(232) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 232 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055363 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N DE2_CCD.v(233) " "Output port \"OTG_WR_N\" at DE2_CCD.v(233) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055363 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_CCD.v(234) " "Output port \"OTG_RST_N\" at DE2_CCD.v(234) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055364 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED DE2_CCD.v(235) " "Output port \"OTG_FSPEED\" at DE2_CCD.v(235) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055364 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED DE2_CCD.v(236) " "Output port \"OTG_LSPEED\" at DE2_CCD.v(236) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055364 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_CCD.v(247) " "Output port \"LCD_RW\" at DE2_CCD.v(247) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 247 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055364 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_CCD.v(248) " "Output port \"LCD_EN\" at DE2_CCD.v(248) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055364 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_CCD.v(249) " "Output port \"LCD_RS\" at DE2_CCD.v(249) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055365 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_CCD.v(254) " "Output port \"SD_CLK\" at DE2_CCD.v(254) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 254 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055365 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO DE2_CCD.v(265) " "Output port \"TDO\" at DE2_CCD.v(265) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 265 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055365 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_CCD.v(257) " "Output port \"I2C_SCLK\" at DE2_CCD.v(257) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 257 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055366 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD DE2_CCD.v(277) " "Output port \"ENET_CMD\" at DE2_CCD.v(277) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055366 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N DE2_CCD.v(278) " "Output port \"ENET_CS_N\" at DE2_CCD.v(278) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055366 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N DE2_CCD.v(279) " "Output port \"ENET_WR_N\" at DE2_CCD.v(279) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 279 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055366 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N DE2_CCD.v(280) " "Output port \"ENET_RD_N\" at DE2_CCD.v(280) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055367 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N DE2_CCD.v(281) " "Output port \"ENET_RST_N\" at DE2_CCD.v(281) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055367 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK DE2_CCD.v(283) " "Output port \"ENET_CLK\" at DE2_CCD.v(283) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055367 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_CCD.v(288) " "Output port \"AUD_DACDAT\" at DE2_CCD.v(288) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055367 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE2_CCD.v(290) " "Output port \"AUD_XCK\" at DE2_CCD.v(290) has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 290 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493524055368 "|DE2_CCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_CCD.v" "u1" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524055373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(55) " "Verilog HDL assignment warning at VGA_Controller.v(55): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/VGA_Controller.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524055378 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(58) " "Verilog HDL assignment warning at VGA_Controller.v(58): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/VGA_Controller.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524055379 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(61) " "Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/VGA_Controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524055379 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(92) " "Verilog HDL assignment warning at VGA_Controller.v(92): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/VGA_Controller.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524055380 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(118) " "Verilog HDL assignment warning at VGA_Controller.v(118): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/VGA_Controller.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524055380 "|DE2_CCD|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "DE2_CCD.v" "u2" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524055397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(22) " "Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)" {  } { { "Reset_Delay.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Reset_Delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524055402 "|DE2_CCD|Reset_Delay:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "DE2_CCD.v" "u3" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524055407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(79) " "Verilog HDL assignment warning at CCD_Capture.v(79): truncated value with size 32 to match size of target (11)" {  } { { "CCD_Capture.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/CCD_Capture.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524055412 "|DE2_CCD|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(83) " "Verilog HDL assignment warning at CCD_Capture.v(83): truncated value with size 32 to match size of target (11)" {  } { { "CCD_Capture.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/CCD_Capture.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524055413 "|DE2_CCD|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "DE2_CCD.v" "u4" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524055420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer RAW2RGB:u4\|Line_Buffer:u0 " "Elaborating entity \"Line_Buffer\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\"" {  } { { "RAW2RGB.v" "u0" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/RAW2RGB.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524055427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "Line_Buffer.v" "altshift_taps_component" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Line_Buffer.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524056285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "Line_Buffer.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Line_Buffer.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524056288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524056320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524056320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524056320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524056320 ""}  } { { "Line_Buffer.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Line_Buffer.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493524056320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2pn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2pn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2pn " "Found entity 1: shift_taps_2pn" {  } { { "db/shift_taps_2pn.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/shift_taps_2pn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524056719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524056719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_2pn RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated " "Elaborating entity \"shift_taps_2pn\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524056720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mq81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mq81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mq81 " "Found entity 1: altsyncram_mq81" {  } { { "db/altsyncram_mq81.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/altsyncram_mq81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524057010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524057010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mq81 RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\|altsyncram_mq81:altsyncram2 " "Elaborating entity \"altsyncram_mq81\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\|altsyncram_mq81:altsyncram2\"" {  } { { "db/shift_taps_2pn.tdf" "altsyncram2" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/shift_taps_2pn.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524057012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lvf " "Found entity 1: cntr_lvf" {  } { { "db/cntr_lvf.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/cntr_lvf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524057291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524057291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lvf RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\|cntr_lvf:cntr1 " "Elaborating entity \"cntr_lvf\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\|cntr_lvf:cntr1\"" {  } { { "db/shift_taps_2pn.tdf" "cntr1" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/shift_taps_2pn.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524057293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8ic " "Found entity 1: cmpr_8ic" {  } { { "db/cmpr_8ic.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/cmpr_8ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524057506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524057506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8ic RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4 " "Elaborating entity \"cmpr_8ic\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4\"" {  } { { "db/cntr_lvf.tdf" "cmpr4" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/cntr_lvf.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524057507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u5 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u5\"" {  } { { "DE2_CCD.v" "u5" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524057521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u5\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u5\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/SEG7_LUT_8.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524057526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u6 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u6\"" {  } { { "DE2_CCD.v" "u6" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524057543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(368) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(368): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524057564 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(412) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(412): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524057564 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(413) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(413): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524057564 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(414) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(414): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524057564 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(415) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(415): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524057565 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(416) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(416): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524057565 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(417) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(417): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524057565 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(406) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493524057565 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(406) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493524057565 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(406) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493524057566 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(406) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493524057566 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057566 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057566 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057567 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057567 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057567 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057567 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057567 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057568 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057568 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057568 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057568 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057568 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057568 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057569 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057569 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057569 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057569 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057569 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057569 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057569 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057570 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057570 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057570 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057570 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057570 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057571 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057571 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057571 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057571 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057571 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057572 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057572 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057572 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057572 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057572 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057572 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057573 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057573 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057573 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057573 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057573 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057573 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057573 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057574 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057574 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057574 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057574 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057574 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057574 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057575 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057575 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057575 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057575 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057575 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057575 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057575 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057576 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057576 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057576 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057576 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057576 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057576 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057576 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057577 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057577 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057577 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057577 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057577 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057578 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057578 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057578 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057578 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057578 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057579 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057579 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057579 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057579 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057579 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057580 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057580 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057580 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057580 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057580 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057580 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057581 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057581 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057581 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057581 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057581 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057582 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057582 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(406) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(406)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 406 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493524057582 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1 " "Elaborating entity \"Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524057585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "altpll_component" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524057979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524058012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058016 ""}  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493524058016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u6\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u6\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524058030 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524058030 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524058030 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u6\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u6\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058033 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493524058037 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493524058038 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493524058038 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u6\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u6\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524058043 "|DE2_CCD|Sdram_Control_4Port:u6|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_FIFO Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1 " "Elaborating entity \"Sdram_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "dcfifo_component" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524058462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058467 ""}  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493524058467 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_87o1.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 162 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1493524058733 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/dcfifo_87o1.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 165 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1493524058734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_87o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_87o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_87o1 " "Found entity 1: dcfifo_87o1" {  } { { "db/dcfifo_87o1.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524058736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524058736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_87o1 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated " "Elaborating entity \"dcfifo_87o1\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/a_gray2bin_6ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524058787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524058787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_87o1.tdf" "rdptr_g_gray2bin" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/a_graycounter_577.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524058993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524058993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_87o1.tdf" "rdptr_g1p" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524058994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524059177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524059177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_87o1.tdf" "wrptr_g1p" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524059178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mf51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mf51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mf51 " "Found entity 1: altsyncram_mf51" {  } { { "db/altsyncram_mf51.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/altsyncram_mf51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524059391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524059391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mf51 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram " "Elaborating entity \"altsyncram_mf51\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\"" {  } { { "db/dcfifo_87o1.tdf" "fifo_ram" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524059393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524059430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524059430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_87o1.tdf" "rs_brp" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524059432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qld " "Found entity 1: alt_synch_pipe_qld" {  } { { "db/alt_synch_pipe_qld.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/alt_synch_pipe_qld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524059472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524059472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qld Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_qld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qld\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\"" {  } { { "db/dcfifo_87o1.tdf" "rs_dgwp" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524059474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524059513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524059513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_qld.tdf" "dffpipe13" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/alt_synch_pipe_qld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524059516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rld " "Found entity 1: alt_synch_pipe_rld" {  } { { "db/alt_synch_pipe_rld.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/alt_synch_pipe_rld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524059572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524059572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rld Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_rld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_rld\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\"" {  } { { "db/dcfifo_87o1.tdf" "ws_dgrp" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524059574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524059618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524059618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_rld.tdf" "dffpipe16" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/alt_synch_pipe_rld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524059620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/cmpr_n76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524059828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524059828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_87o1.tdf" "rdempty_eq_comp" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524059830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u7 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u7\"" {  } { { "DE2_CCD.v" "u7" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(43) " "Verilog HDL assignment warning at I2C_CCD_Config.v(43): truncated value with size 32 to match size of target (16)" {  } { { "I2C_CCD_Config.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/I2C_CCD_Config.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524060465 "|DE2_CCD|I2C_CCD_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(91) " "Verilog HDL assignment warning at I2C_CCD_Config.v(91): truncated value with size 32 to match size of target (6)" {  } { { "I2C_CCD_Config.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/I2C_CCD_Config.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524060466 "|DE2_CCD|I2C_CCD_Config:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u7\|I2C_Controller:u0\"" {  } { { "I2C_CCD_Config.v" "u0" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/I2C_CCD_Config.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524060472 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524060472 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493524060472 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mirror_Col Mirror_Col:u8 " "Elaborating entity \"Mirror_Col\" for hierarchy \"Mirror_Col:u8\"" {  } { { "DE2_CCD.v" "u8" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack_RAM Mirror_Col:u8\|Stack_RAM:comb_62 " "Elaborating entity \"Stack_RAM\" for hierarchy \"Mirror_Col:u8\|Stack_RAM:comb_62\"" {  } { { "Mirror_Col.v" "comb_62" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Mirror_Col.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\"" {  } { { "stack_ram.v" "altsyncram_component" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/stack_ram.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\"" {  } { { "stack_ram.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/stack_ram.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524060700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Instantiated megafunction \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060708 ""}  } { { "stack_ram.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/stack_ram.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493524060708 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/altsyncram_rgn1.tdf" 392 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1493524060906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgn1 " "Found entity 1: altsyncram_rgn1" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/altsyncram_rgn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493524060909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493524060909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgn1 Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated " "Elaborating entity \"altsyncram_rgn1\" for hierarchy \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493524060910 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1493524061890 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/altsyncram_mf51.tdf" 42 2 0 } } { "db/dcfifo_87o1.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 302 0 0 } } { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524063093 "|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/altsyncram_mf51.tdf" 74 2 0 } } { "db/dcfifo_87o1.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 302 0 0 } } { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524063093 "|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/altsyncram_mf51.tdf" 362 2 0 } } { "db/dcfifo_87o1.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 302 0 0 } } { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524063093 "|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/altsyncram_mf51.tdf" 394 2 0 } } { "db/dcfifo_87o1.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 302 0 0 } } { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524063093 "|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/altsyncram_mf51.tdf" 522 2 0 } } { "db/dcfifo_87o1.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 302 0 0 } } { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524063093 "|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/altsyncram_mf51.tdf" 42 2 0 } } { "db/dcfifo_87o1.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 289 0 0 } } { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524063093 "|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/altsyncram_mf51.tdf" 74 2 0 } } { "db/dcfifo_87o1.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 289 0 0 } } { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524063093 "|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_mf51:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_mf51.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/altsyncram_mf51.tdf" 522 2 0 } } { "db/dcfifo_87o1.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 289 0 0 } } { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524063093 "|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1493524063093 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1493524063093 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1493524075317 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1493524075693 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO\[14\]\" and its non-tri-state driver." {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1493524075693 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1493524075693 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "bidirectional pin \"SD_DAT3\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 252 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 253 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493524075694 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1493524075694 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SDAT I2C_CCD_Config:u7\|I2C_Controller:u0\|Selector4 " "Converted the fanout from the open-drain buffer \"I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SDAT\" to the node \"I2C_CCD_Config:u7\|I2C_Controller:u0\|Selector4\" into a wire" {  } { { "I2C_Controller.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/I2C_Controller.v" 61 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1493524075765 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Quartus II" 0 -1 1493524075765 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_577.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/a_graycounter_577.tdf" 33 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/a_graycounter_1lc.tdf" 33 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/a_graycounter_577.tdf" 46 2 0 } } { "I2C_Controller.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/I2C_Controller.v" 72 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/db/a_graycounter_1lc.tdf" 46 2 0 } } { "I2C_Controller.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/I2C_Controller.v" 68 -1 0 } } { "I2C_Controller.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/I2C_Controller.v" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1493524075875 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1493524075882 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524079742 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[14\]~synth " "Node \"GPIO\[14\]~synth\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 298 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524079742 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1493524079742 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_FSPEED GND " "Pin \"OTG_FSPEED\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|OTG_FSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_LSPEED GND " "Pin \"OTG_LSPEED\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|OTG_LSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[0\] GND " "Pin \"OTG_DACK_N\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|OTG_DACK_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[1\] GND " "Pin \"OTG_DACK_N\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|OTG_DACK_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 295 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493524079784 "|DE2_CCD|TD_RESET_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1493524079784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1493524081340 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1493524090197 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1493524092863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493524094364 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524094364 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 177 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 237 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|OTG_INT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 237 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|OTG_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[0\] " "No output dependent on input pin \"OTG_DREQ\[0\]\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|OTG_DREQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[1\] " "No output dependent on input pin \"OTG_DREQ\[1\]\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|OTG_DREQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 263 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 264 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 260 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 282 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493524096918 "|DE2_CCD|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1493524096918 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1998 " "Implemented 1998 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493524096946 ""} { "Info" "ICUT_CUT_TM_OPINS" "212 " "Implemented 212 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493524096946 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "123 " "Implemented 123 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1493524096946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1508 " "Implemented 1508 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493524096946 ""} { "Info" "ICUT_CUT_TM_RAMS" "106 " "Implemented 106 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1493524096946 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1493524096946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493524096946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 241 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 241 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "735 " "Peak virtual memory: 735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493524097475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 29 22:48:17 2017 " "Processing ended: Sat Apr 29 22:48:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493524097475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493524097475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:19 " "Total CPU time (on all processors): 00:02:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493524097475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493524097475 ""}
