$comment
	File created using the following command:
		vcd file bit1.msim.vcd -direction
$end
$date
	Fri May 28 05:11:35 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module bit1_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " Ainvert $end
$var wire 1 # b $end
$var wire 1 $ Binvert $end
$var wire 1 % CarryIn $end
$var wire 1 & CarryOut $end
$var wire 1 ' Operation [1] $end
$var wire 1 ( Operation [0] $end
$var wire 1 ) Result $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var wire 1 - devoe $end
$var wire 1 . devclrn $end
$var wire 1 / devpor $end
$var wire 1 0 ww_devoe $end
$var wire 1 1 ww_devclrn $end
$var wire 1 2 ww_devpor $end
$var wire 1 3 ww_a $end
$var wire 1 4 ww_b $end
$var wire 1 5 ww_Ainvert $end
$var wire 1 6 ww_Binvert $end
$var wire 1 7 ww_CarryIn $end
$var wire 1 8 ww_Operation [1] $end
$var wire 1 9 ww_Operation [0] $end
$var wire 1 : ww_CarryOut $end
$var wire 1 ; ww_Result $end
$var wire 1 < \a~combout\ $end
$var wire 1 = \b~combout\ $end
$var wire 1 > \Binvert~combout\ $end
$var wire 1 ? \I3|Res~0_combout\ $end
$var wire 1 @ \CarryIn~combout\ $end
$var wire 1 A \Ainvert~combout\ $end
$var wire 1 B \I6|CarryOut~0_combout\ $end
$var wire 1 C \I8|Mux0~0_combout\ $end
$var wire 1 D \I8|Mux0~1_combout\ $end
$var wire 1 E \I8|Mux0~2_combout\ $end
$var wire 1 F \Operation~combout\ [1] $end
$var wire 1 G \Operation~combout\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0)
0*
1+
x,
1-
1.
1/
10
11
12
03
04
05
06
07
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
1'
0(
18
09
1F
0G
$end
#10000
1#
14
1=
1?
1E
1;
1)
#20000
0#
1!
04
13
1<
0=
0?
1B
1D
1:
0B
1&
0:
0&
#30000
1#
14
1=
1?
1B
0E
0;
1:
0)
1&
#40000
0#
0!
1$
1%
04
03
16
17
1@
1>
0<
0=
0D
1C
1D
1E
1;
0E
1)
0;
0)
#50000
1#
14
1=
0?
0B
1E
1;
0:
1)
0&
#60000
0#
1!
04
13
1<
0=
1?
1B
0D
1:
1&
#70000
1#
14
1=
0?
0E
0;
0)
#80000
