<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/probe0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/probe1_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/probe2_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_ack_1[1]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_ack_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[31]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[30]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[29]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[28]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[27]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[26]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[25]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[24]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[23]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[22]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[21]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[20]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[19]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[18]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[17]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[16]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[15]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[14]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[13]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[12]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[11]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[10]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[9]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[8]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[7]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[6]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[5]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[4]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[3]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[2]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[1]"/>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_interrupt_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_araddr[6]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_araddr[5]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_araddr[4]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_araddr[3]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_araddr[2]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_araddr[1]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_araddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_arprot[2]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_arprot[1]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_arprot[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_awaddr[6]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_awaddr[5]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_awaddr[4]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_awaddr[3]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_awaddr[2]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_awaddr[1]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_awaddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_awprot[2]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_awprot[1]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_awprot[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_bresp[1]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_bresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[31]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[30]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[29]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[28]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[27]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[26]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[25]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[24]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[23]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[22]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[21]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[20]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[19]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[18]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[17]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[16]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[15]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[14]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[13]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[12]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[11]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[10]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[9]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[8]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[7]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[6]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[5]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[4]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[3]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[2]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[1]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rresp[1]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[31]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[30]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[29]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[28]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[27]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[26]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[25]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[24]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[23]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[22]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[21]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[20]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[19]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[18]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[17]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[16]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[15]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[14]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[13]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[12]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[11]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[10]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[9]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[8]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[7]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[6]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[5]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[4]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[3]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[2]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[1]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_aw_ctrl[1]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_aw_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_w_ctrl[1]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_w_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_b_ctrl[1]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_b_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_ar_ctrl[1]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_ar_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_CPU_System_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_r_ctrl[1]"/>
        <net name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_r_ctrl[0]"/>
      </nets>
    </probe>
    <bus_interfaces>
      <bus_interface name="probe0" vlnv="" connected_bus="axi_quad_spi_0_io0_o" protocol="PROBE">
        <port_maps>
          <port_map>
            <logical_port>probe0</logical_port>
            <physical_port probe_port_index="0" probe_port_name="design_CPU_System_i/system_ila/inst/probe0_1" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
        </port_maps>
      </bus_interface>
      <bus_interface name="probe1" vlnv="" connected_bus="axi_quad_spi_0_sck_o" protocol="PROBE">
        <port_maps>
          <port_map>
            <logical_port>probe1</logical_port>
            <physical_port probe_port_index="1" probe_port_name="design_CPU_System_i/system_ila/inst/probe1_1" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
        </port_maps>
      </bus_interface>
      <bus_interface name="probe2" vlnv="" connected_bus="axi_quad_spi_0_ss_o" protocol="PROBE">
        <port_maps>
          <port_map>
            <logical_port>probe2</logical_port>
            <physical_port probe_port_index="2" probe_port_name="design_CPU_System_i/system_ila/inst/probe2_1" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
        </port_maps>
      </bus_interface>
      <bus_interface name="SLOT_0_MBINTERRUPT" vlnv="xilinx.com:interface:mbinterrupt:1.0" connected_bus="axi_intc_0_interrupt" protocol="">
        <port_maps>
          <port_map>
            <logical_port>ACK</logical_port>
            <physical_port probe_port_index="3" probe_port_name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_ack_1[1:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="2"/>
          </port_map>
          <port_map>
            <logical_port>ADDRESS</logical_port>
            <physical_port probe_port_index="4" probe_port_name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_address_1[31:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="32"/>
          </port_map>
          <port_map>
            <logical_port>INTERRUPT</logical_port>
            <physical_port probe_port_index="5" probe_port_name="design_CPU_System_i/system_ila/inst/SLOT_0_MBINTERRUPT_interrupt_1" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
        </port_maps>
      </bus_interface>
      <bus_interface name="SLOT_1_AXI" vlnv="xilinx.com:interface:aximm:1.0" connected_bus="microblaze_0_axi_periph_M08_AXI" protocol="AXI4LITE">
        <port_maps>
          <port_map>
            <logical_port>ARADDR</logical_port>
            <physical_port probe_port_index="6" probe_port_name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_araddr[6:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="7"/>
          </port_map>
          <port_map>
            <logical_port>ARPROT</logical_port>
            <physical_port probe_port_index="7" probe_port_name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_arprot[2:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="3"/>
          </port_map>
          <port_map>
            <logical_port>ARREADY</logical_port>
            <physical_port probe_port_index="17" probe_port_name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_ar_ctrl[1:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="1" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>ARVALID</logical_port>
            <physical_port probe_port_index="17" probe_port_name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_ar_ctrl[1:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>AWADDR</logical_port>
            <physical_port probe_port_index="8" probe_port_name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_awaddr[6:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="7"/>
          </port_map>
          <port_map>
            <logical_port>AWPROT</logical_port>
            <physical_port probe_port_index="9" probe_port_name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_awprot[2:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="3"/>
          </port_map>
          <port_map>
            <logical_port>AWREADY</logical_port>
            <physical_port probe_port_index="14" probe_port_name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_aw_ctrl[1:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="1" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>AWVALID</logical_port>
            <physical_port probe_port_index="14" probe_port_name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_aw_ctrl[1:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>BREADY</logical_port>
            <physical_port probe_port_index="16" probe_port_name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_b_ctrl[1:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="1" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>BRESP</logical_port>
            <physical_port probe_port_index="10" probe_port_name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_bresp[1:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="2"/>
          </port_map>
          <port_map>
            <logical_port>BVALID</logical_port>
            <physical_port probe_port_index="16" probe_port_name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_b_ctrl[1:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>RDATA</logical_port>
            <physical_port probe_port_index="11" probe_port_name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rdata[31:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="32"/>
          </port_map>
          <port_map>
            <logical_port>RREADY</logical_port>
            <physical_port probe_port_index="18" probe_port_name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_r_ctrl[1:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="1" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>RRESP</logical_port>
            <physical_port probe_port_index="12" probe_port_name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_rresp[1:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="2"/>
          </port_map>
          <port_map>
            <logical_port>RVALID</logical_port>
            <physical_port probe_port_index="18" probe_port_name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_r_ctrl[1:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>WDATA</logical_port>
            <physical_port probe_port_index="13" probe_port_name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_wdata[31:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="32"/>
          </port_map>
          <port_map>
            <logical_port>WREADY</logical_port>
            <physical_port probe_port_index="15" probe_port_name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_w_ctrl[1:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="1" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>WVALID</logical_port>
            <physical_port probe_port_index="15" probe_port_name="design_CPU_System_i/system_ila/inst/net_slot_1_axi_w_ctrl[1:0]" probe_port_core="design_CPU_System_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
        </port_maps>
      </bus_interface>
    </bus_interfaces>
  </probeset>
</probeData>
