
F411CE_IMUCalibration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f668  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000594  0800f808  0800f808  0001f808  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fd9c  0800fd9c  00020350  2**0
                  CONTENTS
  4 .ARM          00000008  0800fd9c  0800fd9c  0001fd9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fda4  0800fda4  00020350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fda4  0800fda4  0001fda4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fda8  0800fda8  0001fda8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000350  20000000  0800fdac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ef8  20000350  080100fc  00020350  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002248  080100fc  00022248  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020350  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022111  00000000  00000000  00020380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000041ed  00000000  00000000  00042491  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017e8  00000000  00000000  00046680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001688  00000000  00000000  00047e68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c514  00000000  00000000  000494f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e44a  00000000  00000000  00065a04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1c04  00000000  00000000  00083e4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00125a52  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000076fc  00000000  00000000  00125aa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000350 	.word	0x20000350
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f7f0 	.word	0x0800f7f0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000354 	.word	0x20000354
 80001dc:	0800f7f0 	.word	0x0800f7f0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96e 	b.w	8000eac <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468c      	mov	ip, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f040 8083 	bne.w	8000cfe <__udivmoddi4+0x116>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d947      	bls.n	8000c8e <__udivmoddi4+0xa6>
 8000bfe:	fab2 f282 	clz	r2, r2
 8000c02:	b142      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	f1c2 0020 	rsb	r0, r2, #32
 8000c08:	fa24 f000 	lsr.w	r0, r4, r0
 8000c0c:	4091      	lsls	r1, r2
 8000c0e:	4097      	lsls	r7, r2
 8000c10:	ea40 0c01 	orr.w	ip, r0, r1
 8000c14:	4094      	lsls	r4, r2
 8000c16:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c1a:	0c23      	lsrs	r3, r4, #16
 8000c1c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c20:	fa1f fe87 	uxth.w	lr, r7
 8000c24:	fb08 c116 	mls	r1, r8, r6, ip
 8000c28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3a:	f080 8119 	bcs.w	8000e70 <__udivmoddi4+0x288>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 8116 	bls.w	8000e70 <__udivmoddi4+0x288>
 8000c44:	3e02      	subs	r6, #2
 8000c46:	443b      	add	r3, r7
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c50:	fb08 3310 	mls	r3, r8, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c5c:	45a6      	cmp	lr, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	193c      	adds	r4, r7, r4
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c66:	f080 8105 	bcs.w	8000e74 <__udivmoddi4+0x28c>
 8000c6a:	45a6      	cmp	lr, r4
 8000c6c:	f240 8102 	bls.w	8000e74 <__udivmoddi4+0x28c>
 8000c70:	3802      	subs	r0, #2
 8000c72:	443c      	add	r4, r7
 8000c74:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c78:	eba4 040e 	sub.w	r4, r4, lr
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	b11d      	cbz	r5, 8000c88 <__udivmoddi4+0xa0>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c5 4300 	strd	r4, r3, [r5]
 8000c88:	4631      	mov	r1, r6
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	b902      	cbnz	r2, 8000c92 <__udivmoddi4+0xaa>
 8000c90:	deff      	udf	#255	; 0xff
 8000c92:	fab2 f282 	clz	r2, r2
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	d150      	bne.n	8000d3c <__udivmoddi4+0x154>
 8000c9a:	1bcb      	subs	r3, r1, r7
 8000c9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ca0:	fa1f f887 	uxth.w	r8, r7
 8000ca4:	2601      	movs	r6, #1
 8000ca6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000caa:	0c21      	lsrs	r1, r4, #16
 8000cac:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cb8:	428b      	cmp	r3, r1
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0xe4>
 8000cbc:	1879      	adds	r1, r7, r1
 8000cbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0xe2>
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	f200 80e9 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000cca:	4684      	mov	ip, r0
 8000ccc:	1ac9      	subs	r1, r1, r3
 8000cce:	b2a3      	uxth	r3, r4
 8000cd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cd8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cdc:	fb08 f800 	mul.w	r8, r8, r0
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x10c>
 8000ce4:	193c      	adds	r4, r7, r4
 8000ce6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x10a>
 8000cec:	45a0      	cmp	r8, r4
 8000cee:	f200 80d9 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	eba4 0408 	sub.w	r4, r4, r8
 8000cf8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cfc:	e7bf      	b.n	8000c7e <__udivmoddi4+0x96>
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x12e>
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	f000 80b1 	beq.w	8000e6a <__udivmoddi4+0x282>
 8000d08:	2600      	movs	r6, #0
 8000d0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d0e:	4630      	mov	r0, r6
 8000d10:	4631      	mov	r1, r6
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	fab3 f683 	clz	r6, r3
 8000d1a:	2e00      	cmp	r6, #0
 8000d1c:	d14a      	bne.n	8000db4 <__udivmoddi4+0x1cc>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d302      	bcc.n	8000d28 <__udivmoddi4+0x140>
 8000d22:	4282      	cmp	r2, r0
 8000d24:	f200 80b8 	bhi.w	8000e98 <__udivmoddi4+0x2b0>
 8000d28:	1a84      	subs	r4, r0, r2
 8000d2a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d2e:	2001      	movs	r0, #1
 8000d30:	468c      	mov	ip, r1
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	d0a8      	beq.n	8000c88 <__udivmoddi4+0xa0>
 8000d36:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d3a:	e7a5      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000d3c:	f1c2 0320 	rsb	r3, r2, #32
 8000d40:	fa20 f603 	lsr.w	r6, r0, r3
 8000d44:	4097      	lsls	r7, r2
 8000d46:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4e:	40d9      	lsrs	r1, r3
 8000d50:	4330      	orrs	r0, r6
 8000d52:	0c03      	lsrs	r3, r0, #16
 8000d54:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d58:	fa1f f887 	uxth.w	r8, r7
 8000d5c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d64:	fb06 f108 	mul.w	r1, r6, r8
 8000d68:	4299      	cmp	r1, r3
 8000d6a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x19c>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d76:	f080 808d 	bcs.w	8000e94 <__udivmoddi4+0x2ac>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 808a 	bls.w	8000e94 <__udivmoddi4+0x2ac>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b281      	uxth	r1, r0
 8000d88:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb00 f308 	mul.w	r3, r0, r8
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x1c4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da2:	d273      	bcs.n	8000e8c <__udivmoddi4+0x2a4>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	d971      	bls.n	8000e8c <__udivmoddi4+0x2a4>
 8000da8:	3802      	subs	r0, #2
 8000daa:	4439      	add	r1, r7
 8000dac:	1acb      	subs	r3, r1, r3
 8000dae:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000db2:	e778      	b.n	8000ca6 <__udivmoddi4+0xbe>
 8000db4:	f1c6 0c20 	rsb	ip, r6, #32
 8000db8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dbc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dc0:	431c      	orrs	r4, r3
 8000dc2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dc6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dca:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dce:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	0c3b      	lsrs	r3, r7, #16
 8000dd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dda:	fa1f f884 	uxth.w	r8, r4
 8000dde:	fb0e 1119 	mls	r1, lr, r9, r1
 8000de2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000de6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dea:	458a      	cmp	sl, r1
 8000dec:	fa02 f206 	lsl.w	r2, r2, r6
 8000df0:	fa00 f306 	lsl.w	r3, r0, r6
 8000df4:	d908      	bls.n	8000e08 <__udivmoddi4+0x220>
 8000df6:	1861      	adds	r1, r4, r1
 8000df8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dfc:	d248      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000dfe:	458a      	cmp	sl, r1
 8000e00:	d946      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e02:	f1a9 0902 	sub.w	r9, r9, #2
 8000e06:	4421      	add	r1, r4
 8000e08:	eba1 010a 	sub.w	r1, r1, sl
 8000e0c:	b2bf      	uxth	r7, r7
 8000e0e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e12:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e16:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e1a:	fb00 f808 	mul.w	r8, r0, r8
 8000e1e:	45b8      	cmp	r8, r7
 8000e20:	d907      	bls.n	8000e32 <__udivmoddi4+0x24a>
 8000e22:	19e7      	adds	r7, r4, r7
 8000e24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e28:	d22e      	bcs.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2a:	45b8      	cmp	r8, r7
 8000e2c:	d92c      	bls.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	4427      	add	r7, r4
 8000e32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e36:	eba7 0708 	sub.w	r7, r7, r8
 8000e3a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e3e:	454f      	cmp	r7, r9
 8000e40:	46c6      	mov	lr, r8
 8000e42:	4649      	mov	r1, r9
 8000e44:	d31a      	bcc.n	8000e7c <__udivmoddi4+0x294>
 8000e46:	d017      	beq.n	8000e78 <__udivmoddi4+0x290>
 8000e48:	b15d      	cbz	r5, 8000e62 <__udivmoddi4+0x27a>
 8000e4a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e4e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e52:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e56:	40f2      	lsrs	r2, r6
 8000e58:	ea4c 0202 	orr.w	r2, ip, r2
 8000e5c:	40f7      	lsrs	r7, r6
 8000e5e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e62:	2600      	movs	r6, #0
 8000e64:	4631      	mov	r1, r6
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e70b      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e9      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6fd      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e78:	4543      	cmp	r3, r8
 8000e7a:	d2e5      	bcs.n	8000e48 <__udivmoddi4+0x260>
 8000e7c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e80:	eb69 0104 	sbc.w	r1, r9, r4
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7df      	b.n	8000e48 <__udivmoddi4+0x260>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e7d2      	b.n	8000e32 <__udivmoddi4+0x24a>
 8000e8c:	4660      	mov	r0, ip
 8000e8e:	e78d      	b.n	8000dac <__udivmoddi4+0x1c4>
 8000e90:	4681      	mov	r9, r0
 8000e92:	e7b9      	b.n	8000e08 <__udivmoddi4+0x220>
 8000e94:	4666      	mov	r6, ip
 8000e96:	e775      	b.n	8000d84 <__udivmoddi4+0x19c>
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e74a      	b.n	8000d32 <__udivmoddi4+0x14a>
 8000e9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea0:	4439      	add	r1, r7
 8000ea2:	e713      	b.n	8000ccc <__udivmoddi4+0xe4>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	443c      	add	r4, r7
 8000ea8:	e724      	b.n	8000cf4 <__udivmoddi4+0x10c>
 8000eaa:	bf00      	nop

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000eb4:	b0a8      	sub	sp, #160	; 0xa0
 8000eb6:	af06      	add	r7, sp, #24
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000eb8:	f001 fa8e 	bl	80023d8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000ebc:	f000 fbd4 	bl	8001668 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000ec0:	f000 fdf8 	bl	8001ab4 <MX_GPIO_Init>
	MX_USB_DEVICE_Init();
 8000ec4:	f00b f8a8 	bl	800c018 <MX_USB_DEVICE_Init>
	MX_USART1_UART_Init();
 8000ec8:	f000 fd84 	bl	80019d4 <MX_USART1_UART_Init>
	MX_ADC1_Init();
 8000ecc:	f000 fc34 	bl	8001738 <MX_ADC1_Init>
	MX_I2C1_Init();
 8000ed0:	f000 fc84 	bl	80017dc <MX_I2C1_Init>
	MX_TIM11_Init();
 8000ed4:	f000 fd5a 	bl	800198c <MX_TIM11_Init>
	MX_TIM9_Init();
 8000ed8:	f000 fcfc 	bl	80018d4 <MX_TIM9_Init>
	MX_TIM5_Init();
 8000edc:	f000 fcac 	bl	8001838 <MX_TIM5_Init>
	MX_DMA_Init();
 8000ee0:	f000 fda2 	bl	8001a28 <MX_DMA_Init>
	MX_TIM10_Init();
 8000ee4:	f000 fd30 	bl	8001948 <MX_TIM10_Init>
	static const uint8_t CAL_STATUS = 0x35; //BNO055 Doc
	static const uint8_t CAL_CONSTANTS = 0x55;
	static const uint8_t CHIP_ID = 0x00;

	//Simplify this whole section? Should be able to make only one calculation from buf to float value
	int16_t eulheading = 0; //Could I simplify this? probably.. Just make sure it works for now
 8000ee8:	2300      	movs	r3, #0
 8000eea:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
	int16_t eulroll = 0;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
	int16_t eulpitch = 0;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a

	int16_t gyrx = 0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
	int16_t gyry = 0;
 8000f00:	2300      	movs	r3, #0
 8000f02:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
	int16_t gyrz = 0;
 8000f06:	2300      	movs	r3, #0
 8000f08:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74

	//IMU Parameters:
	float EulerX = 0; //Estimated angular displacement of X axis rotation (gamma)
 8000f0c:	f04f 0300 	mov.w	r3, #0
 8000f10:	673b      	str	r3, [r7, #112]	; 0x70
	float EulerY = 0; //Estimated angular displacement of Y axis rotation (beta)
 8000f12:	f04f 0300 	mov.w	r3, #0
 8000f16:	66fb      	str	r3, [r7, #108]	; 0x6c
	float EulerZ = 0; //Estimated angular displacement of Z axis rotation
 8000f18:	f04f 0300 	mov.w	r3, #0
 8000f1c:	66bb      	str	r3, [r7, #104]	; 0x68

	float AngularVelX = 0; //Estimated angular velocity of X axis rotation (gamma_dot)
 8000f1e:	f04f 0300 	mov.w	r3, #0
 8000f22:	667b      	str	r3, [r7, #100]	; 0x64
	float AngularVelY = 0; //Estimated angular velocity of Y axis rotation (beta_dot)
 8000f24:	f04f 0300 	mov.w	r3, #0
 8000f28:	663b      	str	r3, [r7, #96]	; 0x60
	float AngularVelZ = 0; //Estimated angular velocity of Z axis rotation
 8000f2a:	f04f 0300 	mov.w	r3, #0
 8000f2e:	65fb      	str	r3, [r7, #92]	; 0x5c

	HAL_StatusTypeDef ret; //StatusDef to return any errors with IMU communication

	char str[64] = {0}; //for messages to send through I2C
 8000f30:	2300      	movs	r3, #0
 8000f32:	61bb      	str	r3, [r7, #24]
 8000f34:	f107 031c 	add.w	r3, r7, #28
 8000f38:	223c      	movs	r2, #60	; 0x3c
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f00b fdc9 	bl	800cad4 <memset>

	uint8_t buf[24] = {0}; //Modify size to work with class
 8000f42:	2300      	movs	r3, #0
 8000f44:	603b      	str	r3, [r7, #0]
 8000f46:	1d3b      	adds	r3, r7, #4
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	609a      	str	r2, [r3, #8]
 8000f50:	60da      	str	r2, [r3, #12]
 8000f52:	611a      	str	r2, [r3, #16]
	uint8_t calibration = 0;
 8000f54:	2300      	movs	r3, #0
 8000f56:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
	char UXinput = 0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a

	//Clear buffer and message for next prompt
	memset(buffer, '\0', sizeof(buffer));  // clear the buffer for next message
 8000f60:	2240      	movs	r2, #64	; 0x40
 8000f62:	2100      	movs	r1, #0
 8000f64:	48b0      	ldr	r0, [pc, #704]	; (8001228 <main+0x378>)
 8000f66:	f00b fdb5 	bl	800cad4 <memset>

	HAL_Delay(1000);
 8000f6a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f6e:	f001 faa5 	bl	80024bc <HAL_Delay>

	//Rest of initialization
	//Note: Since during system start-up (no multitasking requirement), HAL_Delays are used.

	buf[0] = 0x00; //Put IMU Into Config Mode (How... did I forget this...)
 8000f72:	2300      	movs	r3, #0
 8000f74:	703b      	strb	r3, [r7, #0]

	ret = HAL_I2C_Mem_Write(&hi2c1, BNO055_ADDR, OPR_MODE, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8000f76:	4bad      	ldr	r3, [pc, #692]	; (800122c <main+0x37c>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	b299      	uxth	r1, r3
 8000f7c:	4bac      	ldr	r3, [pc, #688]	; (8001230 <main+0x380>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	b29a      	uxth	r2, r3
 8000f82:	f04f 33ff 	mov.w	r3, #4294967295
 8000f86:	9302      	str	r3, [sp, #8]
 8000f88:	2301      	movs	r3, #1
 8000f8a:	9301      	str	r3, [sp, #4]
 8000f8c:	463b      	mov	r3, r7
 8000f8e:	9300      	str	r3, [sp, #0]
 8000f90:	2301      	movs	r3, #1
 8000f92:	48a8      	ldr	r0, [pc, #672]	; (8001234 <main+0x384>)
 8000f94:	f002 fcca 	bl	800392c <HAL_I2C_Mem_Write>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
	if ( ret != HAL_OK ) //If BNO055 Device is not found, throw error. Will be important for debugging
	{

	}

	HAL_Delay(100);
 8000f9e:	2064      	movs	r0, #100	; 0x64
 8000fa0:	f001 fa8c 	bl	80024bc <HAL_Delay>

	buf[0] = 0x00; //Test for PWR MODE
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	703b      	strb	r3, [r7, #0]

	ret = HAL_I2C_Mem_Write(&hi2c1, BNO055_ADDR, PWR_MODE, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8000fa8:	4ba0      	ldr	r3, [pc, #640]	; (800122c <main+0x37c>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	b299      	uxth	r1, r3
 8000fae:	4ba2      	ldr	r3, [pc, #648]	; (8001238 <main+0x388>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	b29a      	uxth	r2, r3
 8000fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb8:	9302      	str	r3, [sp, #8]
 8000fba:	2301      	movs	r3, #1
 8000fbc:	9301      	str	r3, [sp, #4]
 8000fbe:	463b      	mov	r3, r7
 8000fc0:	9300      	str	r3, [sp, #0]
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	489b      	ldr	r0, [pc, #620]	; (8001234 <main+0x384>)
 8000fc6:	f002 fcb1 	bl	800392c <HAL_I2C_Mem_Write>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
	if ( ret != HAL_OK ) //If BNO055 Device is not found, throw error. Will be important for debugging
	{

	}

	HAL_Delay(100);
 8000fd0:	2064      	movs	r0, #100	; 0x64
 8000fd2:	f001 fa73 	bl	80024bc <HAL_Delay>

	buf[0] = 0x00; //Set UNIT_SEL for degrees in model
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	703b      	strb	r3, [r7, #0]

	ret = HAL_I2C_Mem_Write(&hi2c1, BNO055_ADDR, UNIT_SEL, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8000fda:	4b94      	ldr	r3, [pc, #592]	; (800122c <main+0x37c>)
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	b299      	uxth	r1, r3
 8000fe0:	4b96      	ldr	r3, [pc, #600]	; (800123c <main+0x38c>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	b29a      	uxth	r2, r3
 8000fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8000fea:	9302      	str	r3, [sp, #8]
 8000fec:	2301      	movs	r3, #1
 8000fee:	9301      	str	r3, [sp, #4]
 8000ff0:	463b      	mov	r3, r7
 8000ff2:	9300      	str	r3, [sp, #0]
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	488f      	ldr	r0, [pc, #572]	; (8001234 <main+0x384>)
 8000ff8:	f002 fc98 	bl	800392c <HAL_I2C_Mem_Write>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
	if ( ret != HAL_OK ) //If BNO055 Device is not found, throw error. Will be important for debugging
	{

	}

	HAL_Delay(100);
 8001002:	2064      	movs	r0, #100	; 0x64
 8001004:	f001 fa5a 	bl	80024bc <HAL_Delay>

	buf[0] = 0x01; //Configure Axis to be negative sign of both y and z axes due to how BNO055 is attached to platform.
 8001008:	2301      	movs	r3, #1
 800100a:	703b      	strb	r3, [r7, #0]

	ret = HAL_I2C_Mem_Write(&hi2c1, BNO055_ADDR, AXIS_MAP_SIGN, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 800100c:	4b87      	ldr	r3, [pc, #540]	; (800122c <main+0x37c>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	b299      	uxth	r1, r3
 8001012:	4b8b      	ldr	r3, [pc, #556]	; (8001240 <main+0x390>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	b29a      	uxth	r2, r3
 8001018:	f04f 33ff 	mov.w	r3, #4294967295
 800101c:	9302      	str	r3, [sp, #8]
 800101e:	2301      	movs	r3, #1
 8001020:	9301      	str	r3, [sp, #4]
 8001022:	463b      	mov	r3, r7
 8001024:	9300      	str	r3, [sp, #0]
 8001026:	2301      	movs	r3, #1
 8001028:	4882      	ldr	r0, [pc, #520]	; (8001234 <main+0x384>)
 800102a:	f002 fc7f 	bl	800392c <HAL_I2C_Mem_Write>
 800102e:	4603      	mov	r3, r0
 8001030:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
	if ( ret != HAL_OK ) //If BNO055 Device is not found, throw error. Will be important for debugging
	{

	}

	HAL_Delay(100);
 8001034:	2064      	movs	r0, #100	; 0x64
 8001036:	f001 fa41 	bl	80024bc <HAL_Delay>

	buf[0] = 0x24; //Configure Axis.
 800103a:	2324      	movs	r3, #36	; 0x24
 800103c:	703b      	strb	r3, [r7, #0]

	ret = HAL_I2C_Mem_Write(&hi2c1, BNO055_ADDR, AXIS_MAP_CONFIG, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 800103e:	4b7b      	ldr	r3, [pc, #492]	; (800122c <main+0x37c>)
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	b299      	uxth	r1, r3
 8001044:	4b7f      	ldr	r3, [pc, #508]	; (8001244 <main+0x394>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	b29a      	uxth	r2, r3
 800104a:	f04f 33ff 	mov.w	r3, #4294967295
 800104e:	9302      	str	r3, [sp, #8]
 8001050:	2301      	movs	r3, #1
 8001052:	9301      	str	r3, [sp, #4]
 8001054:	463b      	mov	r3, r7
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	2301      	movs	r3, #1
 800105a:	4876      	ldr	r0, [pc, #472]	; (8001234 <main+0x384>)
 800105c:	f002 fc66 	bl	800392c <HAL_I2C_Mem_Write>
 8001060:	4603      	mov	r3, r0
 8001062:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59

	//*====================================*
	// WRITE CALIBRATION CONSTANTS TO IMU
	//*====================================*

	HAL_Delay(100);
 8001066:	2064      	movs	r0, #100	; 0x64
 8001068:	f001 fa28 	bl	80024bc <HAL_Delay>

	buf[0] = 0x0C; //Put IMU into IMU config mode, starts IMU.
 800106c:	230c      	movs	r3, #12
 800106e:	703b      	strb	r3, [r7, #0]

	ret = HAL_I2C_Mem_Write(&hi2c1, BNO055_ADDR, OPR_MODE, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 8001070:	4b6e      	ldr	r3, [pc, #440]	; (800122c <main+0x37c>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	b299      	uxth	r1, r3
 8001076:	4b6e      	ldr	r3, [pc, #440]	; (8001230 <main+0x380>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	b29a      	uxth	r2, r3
 800107c:	f04f 33ff 	mov.w	r3, #4294967295
 8001080:	9302      	str	r3, [sp, #8]
 8001082:	2301      	movs	r3, #1
 8001084:	9301      	str	r3, [sp, #4]
 8001086:	463b      	mov	r3, r7
 8001088:	9300      	str	r3, [sp, #0]
 800108a:	2301      	movs	r3, #1
 800108c:	4869      	ldr	r0, [pc, #420]	; (8001234 <main+0x384>)
 800108e:	f002 fc4d 	bl	800392c <HAL_I2C_Mem_Write>
 8001092:	4603      	mov	r3, r0
 8001094:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{

		HAL_Delay(1000);
 8001098:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800109c:	f001 fa0e 	bl	80024bc <HAL_Delay>

		ret = HAL_I2C_Mem_Read(&hi2c1, BNO055_ADDR, CAL_STATUS, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 80010a0:	4b62      	ldr	r3, [pc, #392]	; (800122c <main+0x37c>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	b299      	uxth	r1, r3
 80010a6:	4b68      	ldr	r3, [pc, #416]	; (8001248 <main+0x398>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	b29a      	uxth	r2, r3
 80010ac:	f04f 33ff 	mov.w	r3, #4294967295
 80010b0:	9302      	str	r3, [sp, #8]
 80010b2:	2301      	movs	r3, #1
 80010b4:	9301      	str	r3, [sp, #4]
 80010b6:	463b      	mov	r3, r7
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	2301      	movs	r3, #1
 80010bc:	485d      	ldr	r0, [pc, #372]	; (8001234 <main+0x384>)
 80010be:	f002 fd2f 	bl	8003b20 <HAL_I2C_Mem_Read>
 80010c2:	4603      	mov	r3, r0
 80010c4:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
		if ( ret != HAL_OK ) //If BNO055 Device is not found, throw error. Will be important for debugging
 80010c8:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d012      	beq.n	80010f6 <main+0x246>
		{
			sprintf(str,"Error, cannot connect to IMU\n");
 80010d0:	f107 0318 	add.w	r3, r7, #24
 80010d4:	495d      	ldr	r1, [pc, #372]	; (800124c <main+0x39c>)
 80010d6:	4618      	mov	r0, r3
 80010d8:	f00c f96e 	bl	800d3b8 <siprintf>
			CDC_Transmit_FS((uint8_t *) str, strlen(str));
 80010dc:	f107 0318 	add.w	r3, r7, #24
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff f87d 	bl	80001e0 <strlen>
 80010e6:	4602      	mov	r2, r0
 80010e8:	f107 0318 	add.w	r3, r7, #24
 80010ec:	4611      	mov	r1, r2
 80010ee:	4618      	mov	r0, r3
 80010f0:	f00b f866 	bl	800c1c0 <CDC_Transmit_FS>
 80010f4:	e013      	b.n	800111e <main+0x26e>
		}
		else
		{
			sprintf(str,"Calibration Register: %u\n", buf[0]);
 80010f6:	783b      	ldrb	r3, [r7, #0]
 80010f8:	461a      	mov	r2, r3
 80010fa:	f107 0318 	add.w	r3, r7, #24
 80010fe:	4954      	ldr	r1, [pc, #336]	; (8001250 <main+0x3a0>)
 8001100:	4618      	mov	r0, r3
 8001102:	f00c f959 	bl	800d3b8 <siprintf>
			CDC_Transmit_FS((uint8_t *) str, strlen(str));
 8001106:	f107 0318 	add.w	r3, r7, #24
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff f868 	bl	80001e0 <strlen>
 8001110:	4602      	mov	r2, r0
 8001112:	f107 0318 	add.w	r3, r7, #24
 8001116:	4611      	mov	r1, r2
 8001118:	4618      	mov	r0, r3
 800111a:	f00b f851 	bl	800c1c0 <CDC_Transmit_FS>
		}

		if (buf[0] == 60)
 800111e:	783b      	ldrb	r3, [r7, #0]
 8001120:	2b3c      	cmp	r3, #60	; 0x3c
 8001122:	d1b9      	bne.n	8001098 <main+0x1e8>
		{
			sprintf(str,"IMU Mode fully calibrated. Gathering values...\n");
 8001124:	f107 0318 	add.w	r3, r7, #24
 8001128:	494a      	ldr	r1, [pc, #296]	; (8001254 <main+0x3a4>)
 800112a:	4618      	mov	r0, r3
 800112c:	f00c f944 	bl	800d3b8 <siprintf>
			CDC_Transmit_FS((uint8_t *) str, strlen(str));
 8001130:	f107 0318 	add.w	r3, r7, #24
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff f853 	bl	80001e0 <strlen>
 800113a:	4602      	mov	r2, r0
 800113c:	f107 0318 	add.w	r3, r7, #24
 8001140:	4611      	mov	r1, r2
 8001142:	4618      	mov	r0, r3
 8001144:	f00b f83c 	bl	800c1c0 <CDC_Transmit_FS>

			//Set IMU into CONFIG mode:
			buf[0] = 0x00; //Put IMU into IMU config mode, starts IMU.
 8001148:	2300      	movs	r3, #0
 800114a:	703b      	strb	r3, [r7, #0]

			ret = HAL_I2C_Mem_Write(&hi2c1, BNO055_ADDR, OPR_MODE, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 800114c:	4b37      	ldr	r3, [pc, #220]	; (800122c <main+0x37c>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	b299      	uxth	r1, r3
 8001152:	4b37      	ldr	r3, [pc, #220]	; (8001230 <main+0x380>)
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	b29a      	uxth	r2, r3
 8001158:	f04f 33ff 	mov.w	r3, #4294967295
 800115c:	9302      	str	r3, [sp, #8]
 800115e:	2301      	movs	r3, #1
 8001160:	9301      	str	r3, [sp, #4]
 8001162:	463b      	mov	r3, r7
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	2301      	movs	r3, #1
 8001168:	4832      	ldr	r0, [pc, #200]	; (8001234 <main+0x384>)
 800116a:	f002 fbdf 	bl	800392c <HAL_I2C_Mem_Write>
 800116e:	4603      	mov	r3, r0
 8001170:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
			if ( ret != HAL_OK ) //If BNO055 Device is not found, throw error. Will be important for debugging
 8001174:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001178:	2b00      	cmp	r3, #0
 800117a:	d011      	beq.n	80011a0 <main+0x2f0>
			{
				sprintf(str,"Error, cannot connect to IMU\n");
 800117c:	f107 0318 	add.w	r3, r7, #24
 8001180:	4932      	ldr	r1, [pc, #200]	; (800124c <main+0x39c>)
 8001182:	4618      	mov	r0, r3
 8001184:	f00c f918 	bl	800d3b8 <siprintf>
				CDC_Transmit_FS((uint8_t *) str, strlen(str));
 8001188:	f107 0318 	add.w	r3, r7, #24
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff f827 	bl	80001e0 <strlen>
 8001192:	4602      	mov	r2, r0
 8001194:	f107 0318 	add.w	r3, r7, #24
 8001198:	4611      	mov	r1, r2
 800119a:	4618      	mov	r0, r3
 800119c:	f00b f810 	bl	800c1c0 <CDC_Transmit_FS>
			}

			HAL_Delay(10);
 80011a0:	200a      	movs	r0, #10
 80011a2:	f001 f98b 	bl	80024bc <HAL_Delay>

			//Read from calibration constant registers:
			ret = HAL_I2C_Mem_Read(&hi2c1, BNO055_ADDR, CAL_CONSTANTS, I2C_MEMADD_SIZE_8BIT, buf, 22, HAL_MAX_DELAY);
 80011a6:	4b21      	ldr	r3, [pc, #132]	; (800122c <main+0x37c>)
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	b299      	uxth	r1, r3
 80011ac:	4b2a      	ldr	r3, [pc, #168]	; (8001258 <main+0x3a8>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	b29a      	uxth	r2, r3
 80011b2:	f04f 33ff 	mov.w	r3, #4294967295
 80011b6:	9302      	str	r3, [sp, #8]
 80011b8:	2316      	movs	r3, #22
 80011ba:	9301      	str	r3, [sp, #4]
 80011bc:	463b      	mov	r3, r7
 80011be:	9300      	str	r3, [sp, #0]
 80011c0:	2301      	movs	r3, #1
 80011c2:	481c      	ldr	r0, [pc, #112]	; (8001234 <main+0x384>)
 80011c4:	f002 fcac 	bl	8003b20 <HAL_I2C_Mem_Read>
 80011c8:	4603      	mov	r3, r0
 80011ca:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
			if ( ret != HAL_OK ) //If BNO055 Device is not found, throw error. Will be important for debugging
 80011ce:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d012      	beq.n	80011fc <main+0x34c>
			{
				sprintf(str,"Error, cannot connect to IMU\n");
 80011d6:	f107 0318 	add.w	r3, r7, #24
 80011da:	491c      	ldr	r1, [pc, #112]	; (800124c <main+0x39c>)
 80011dc:	4618      	mov	r0, r3
 80011de:	f00c f8eb 	bl	800d3b8 <siprintf>
				CDC_Transmit_FS((uint8_t *) str, strlen(str));
 80011e2:	f107 0318 	add.w	r3, r7, #24
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7fe fffa 	bl	80001e0 <strlen>
 80011ec:	4602      	mov	r2, r0
 80011ee:	f107 0318 	add.w	r3, r7, #24
 80011f2:	4611      	mov	r1, r2
 80011f4:	4618      	mov	r0, r3
 80011f6:	f00a ffe3 	bl	800c1c0 <CDC_Transmit_FS>
 80011fa:	e74d      	b.n	8001098 <main+0x1e8>
			}
			else
			{
				sprintf(str,"Values of Calibration Constants:\n");
 80011fc:	f107 0318 	add.w	r3, r7, #24
 8001200:	4916      	ldr	r1, [pc, #88]	; (800125c <main+0x3ac>)
 8001202:	4618      	mov	r0, r3
 8001204:	f00c f8d8 	bl	800d3b8 <siprintf>
				CDC_Transmit_FS((uint8_t *) str, strlen(str));
 8001208:	f107 0318 	add.w	r3, r7, #24
 800120c:	4618      	mov	r0, r3
 800120e:	f7fe ffe7 	bl	80001e0 <strlen>
 8001212:	4602      	mov	r2, r0
 8001214:	f107 0318 	add.w	r3, r7, #24
 8001218:	4611      	mov	r1, r2
 800121a:	4618      	mov	r0, r3
 800121c:	f00a ffd0 	bl	800c1c0 <CDC_Transmit_FS>

				for(int i = 0; i < 22; i++)
 8001220:	2300      	movs	r3, #0
 8001222:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001226:	e03b      	b.n	80012a0 <main+0x3f0>
 8001228:	20001bf0 	.word	0x20001bf0
 800122c:	0800f98e 	.word	0x0800f98e
 8001230:	0800f98f 	.word	0x0800f98f
 8001234:	2000059c 	.word	0x2000059c
 8001238:	0800f990 	.word	0x0800f990
 800123c:	0800f991 	.word	0x0800f991
 8001240:	0800f992 	.word	0x0800f992
 8001244:	0800f993 	.word	0x0800f993
 8001248:	0800f994 	.word	0x0800f994
 800124c:	0800f808 	.word	0x0800f808
 8001250:	0800f828 	.word	0x0800f828
 8001254:	0800f844 	.word	0x0800f844
 8001258:	0800f995 	.word	0x0800f995
 800125c:	0800f874 	.word	0x0800f874
				{
					sprintf(str,"Buffer [%u]: %u\n", i, buf[i]);
 8001260:	463a      	mov	r2, r7
 8001262:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001266:	4413      	add	r3, r2
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	f107 0018 	add.w	r0, r7, #24
 800126e:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001272:	49c1      	ldr	r1, [pc, #772]	; (8001578 <main+0x6c8>)
 8001274:	f00c f8a0 	bl	800d3b8 <siprintf>
					CDC_Transmit_FS((uint8_t *) str, strlen(str));
 8001278:	f107 0318 	add.w	r3, r7, #24
 800127c:	4618      	mov	r0, r3
 800127e:	f7fe ffaf 	bl	80001e0 <strlen>
 8001282:	4602      	mov	r2, r0
 8001284:	f107 0318 	add.w	r3, r7, #24
 8001288:	4611      	mov	r1, r2
 800128a:	4618      	mov	r0, r3
 800128c:	f00a ff98 	bl	800c1c0 <CDC_Transmit_FS>
					HAL_Delay(20);
 8001290:	2014      	movs	r0, #20
 8001292:	f001 f913 	bl	80024bc <HAL_Delay>
				for(int i = 0; i < 22; i++)
 8001296:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800129a:	3301      	adds	r3, #1
 800129c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80012a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80012a4:	2b15      	cmp	r3, #21
 80012a6:	dddb      	ble.n	8001260 <main+0x3b0>
				}

				HAL_Delay(10000);
 80012a8:	f242 7010 	movw	r0, #10000	; 0x2710
 80012ac:	f001 f906 	bl	80024bc <HAL_Delay>

				sprintf(str,"Now, value readouts. Press c to read new values, e to end.\n");
 80012b0:	f107 0318 	add.w	r3, r7, #24
 80012b4:	49b1      	ldr	r1, [pc, #708]	; (800157c <main+0x6cc>)
 80012b6:	4618      	mov	r0, r3
 80012b8:	f00c f87e 	bl	800d3b8 <siprintf>
				CDC_Transmit_FS((uint8_t *) str, strlen(str));
 80012bc:	f107 0318 	add.w	r3, r7, #24
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7fe ff8d 	bl	80001e0 <strlen>
 80012c6:	4602      	mov	r2, r0
 80012c8:	f107 0318 	add.w	r3, r7, #24
 80012cc:	4611      	mov	r1, r2
 80012ce:	4618      	mov	r0, r3
 80012d0:	f00a ff76 	bl	800c1c0 <CDC_Transmit_FS>

				//Set IMU into NDOF mode:
				buf[0] = 0x0C; //Put IMU into NDOF, starts IMU.
 80012d4:	230c      	movs	r3, #12
 80012d6:	703b      	strb	r3, [r7, #0]

				ret = HAL_I2C_Mem_Write(&hi2c1, BNO055_ADDR, OPR_MODE, I2C_MEMADD_SIZE_8BIT, buf, 1, HAL_MAX_DELAY);
 80012d8:	4ba9      	ldr	r3, [pc, #676]	; (8001580 <main+0x6d0>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	b299      	uxth	r1, r3
 80012de:	4ba9      	ldr	r3, [pc, #676]	; (8001584 <main+0x6d4>)
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	b29a      	uxth	r2, r3
 80012e4:	f04f 33ff 	mov.w	r3, #4294967295
 80012e8:	9302      	str	r3, [sp, #8]
 80012ea:	2301      	movs	r3, #1
 80012ec:	9301      	str	r3, [sp, #4]
 80012ee:	463b      	mov	r3, r7
 80012f0:	9300      	str	r3, [sp, #0]
 80012f2:	2301      	movs	r3, #1
 80012f4:	48a4      	ldr	r0, [pc, #656]	; (8001588 <main+0x6d8>)
 80012f6:	f002 fb19 	bl	800392c <HAL_I2C_Mem_Write>
 80012fa:	4603      	mov	r3, r0
 80012fc:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
				if ( ret != HAL_OK ) //If BNO055 Device is not found, throw error. Will be important for debugging
 8001300:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001304:	2b00      	cmp	r3, #0
 8001306:	d011      	beq.n	800132c <main+0x47c>
				{
					sprintf(str,"Error, cannot connect to IMU\n");
 8001308:	f107 0318 	add.w	r3, r7, #24
 800130c:	499f      	ldr	r1, [pc, #636]	; (800158c <main+0x6dc>)
 800130e:	4618      	mov	r0, r3
 8001310:	f00c f852 	bl	800d3b8 <siprintf>
					CDC_Transmit_FS((uint8_t *) str, strlen(str));
 8001314:	f107 0318 	add.w	r3, r7, #24
 8001318:	4618      	mov	r0, r3
 800131a:	f7fe ff61 	bl	80001e0 <strlen>
 800131e:	4602      	mov	r2, r0
 8001320:	f107 0318 	add.w	r3, r7, #24
 8001324:	4611      	mov	r1, r2
 8001326:	4618      	mov	r0, r3
 8001328:	f00a ff4a 	bl	800c1c0 <CDC_Transmit_FS>
				}

				HAL_Delay(10);
 800132c:	200a      	movs	r0, #10
 800132e:	f001 f8c5 	bl	80024bc <HAL_Delay>

				while(1)
				{
					HAL_Delay(1000);
 8001332:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001336:	f001 f8c1 	bl	80024bc <HAL_Delay>

					HAL_I2C_Mem_Read(&hi2c1, BNO055_ADDR, GYR_ADDR, I2C_MEMADD_SIZE_8BIT, buf, 12, HAL_MAX_DELAY);
 800133a:	4b91      	ldr	r3, [pc, #580]	; (8001580 <main+0x6d0>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	b299      	uxth	r1, r3
 8001340:	4b93      	ldr	r3, [pc, #588]	; (8001590 <main+0x6e0>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	b29a      	uxth	r2, r3
 8001346:	f04f 33ff 	mov.w	r3, #4294967295
 800134a:	9302      	str	r3, [sp, #8]
 800134c:	230c      	movs	r3, #12
 800134e:	9301      	str	r3, [sp, #4]
 8001350:	463b      	mov	r3, r7
 8001352:	9300      	str	r3, [sp, #0]
 8001354:	2301      	movs	r3, #1
 8001356:	488c      	ldr	r0, [pc, #560]	; (8001588 <main+0x6d8>)
 8001358:	f002 fbe2 	bl	8003b20 <HAL_I2C_Mem_Read>

					gyrx = (int16_t)buf[0]+(buf[1] << 8); //Bit-shift for MSB register
 800135c:	783b      	ldrb	r3, [r7, #0]
 800135e:	b29a      	uxth	r2, r3
 8001360:	787b      	ldrb	r3, [r7, #1]
 8001362:	b29b      	uxth	r3, r3
 8001364:	021b      	lsls	r3, r3, #8
 8001366:	b29b      	uxth	r3, r3
 8001368:	4413      	add	r3, r2
 800136a:	b29b      	uxth	r3, r3
 800136c:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
					gyry = (int16_t)buf[2]+(buf[3] << 8); //Bit-shift for MSB register
 8001370:	78bb      	ldrb	r3, [r7, #2]
 8001372:	b29a      	uxth	r2, r3
 8001374:	78fb      	ldrb	r3, [r7, #3]
 8001376:	b29b      	uxth	r3, r3
 8001378:	021b      	lsls	r3, r3, #8
 800137a:	b29b      	uxth	r3, r3
 800137c:	4413      	add	r3, r2
 800137e:	b29b      	uxth	r3, r3
 8001380:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
					gyrz = (int16_t)buf[4]+(buf[5] << 8); //Bit-shift for MSB register
 8001384:	793b      	ldrb	r3, [r7, #4]
 8001386:	b29a      	uxth	r2, r3
 8001388:	797b      	ldrb	r3, [r7, #5]
 800138a:	b29b      	uxth	r3, r3
 800138c:	021b      	lsls	r3, r3, #8
 800138e:	b29b      	uxth	r3, r3
 8001390:	4413      	add	r3, r2
 8001392:	b29b      	uxth	r3, r3
 8001394:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74

					eulheading = (int16_t)buf[6]+(buf[7] << 8); //Bit-shift for MSB register
 8001398:	79bb      	ldrb	r3, [r7, #6]
 800139a:	b29a      	uxth	r2, r3
 800139c:	79fb      	ldrb	r3, [r7, #7]
 800139e:	b29b      	uxth	r3, r3
 80013a0:	021b      	lsls	r3, r3, #8
 80013a2:	b29b      	uxth	r3, r3
 80013a4:	4413      	add	r3, r2
 80013a6:	b29b      	uxth	r3, r3
 80013a8:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
					eulroll = (int16_t)buf[8]+(buf[9] << 8); //Bit-shift for MSB register
 80013ac:	7a3b      	ldrb	r3, [r7, #8]
 80013ae:	b29a      	uxth	r2, r3
 80013b0:	7a7b      	ldrb	r3, [r7, #9]
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	021b      	lsls	r3, r3, #8
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	4413      	add	r3, r2
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
					eulpitch = (int16_t)buf[10]+(buf[11] << 8); //Bit-shift for MSB register
 80013c0:	7abb      	ldrb	r3, [r7, #10]
 80013c2:	b29a      	uxth	r2, r3
 80013c4:	7afb      	ldrb	r3, [r7, #11]
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	021b      	lsls	r3, r3, #8
 80013ca:	b29b      	uxth	r3, r3
 80013cc:	4413      	add	r3, r2
 80013ce:	b29b      	uxth	r3, r3
 80013d0:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a

					EulerZ = (float)eulheading/(float)16; //Convert to 16 LSB to 1 Degree
 80013d4:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 80013d8:	ee07 3a90 	vmov	s15, r3
 80013dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013e0:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80013e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013e8:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
					EulerY = (float)eulroll/(float)16; //Convert to 16 LSB to 1 Degree
 80013ec:	f9b7 307c 	ldrsh.w	r3, [r7, #124]	; 0x7c
 80013f0:	ee07 3a90 	vmov	s15, r3
 80013f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013f8:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80013fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001400:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
					EulerX = -(float)eulpitch/(float)16; //Convert to 16 LSB to 1 Degree
 8001404:	f9b7 307a 	ldrsh.w	r3, [r7, #122]	; 0x7a
 8001408:	ee07 3a90 	vmov	s15, r3
 800140c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001410:	eeb1 7a67 	vneg.f32	s14, s15
 8001414:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001418:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800141c:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70

					AngularVelX = -(float)gyrx/(float)16;
 8001420:	f9b7 3078 	ldrsh.w	r3, [r7, #120]	; 0x78
 8001424:	ee07 3a90 	vmov	s15, r3
 8001428:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800142c:	eeb1 7a67 	vneg.f32	s14, s15
 8001430:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001434:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001438:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
					AngularVelY = -(float)gyry/(float)16;
 800143c:	f9b7 3076 	ldrsh.w	r3, [r7, #118]	; 0x76
 8001440:	ee07 3a90 	vmov	s15, r3
 8001444:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001448:	eeb1 7a67 	vneg.f32	s14, s15
 800144c:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001450:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001454:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
					AngularVelZ = (float)gyrz/(float)16;
 8001458:	f9b7 3074 	ldrsh.w	r3, [r7, #116]	; 0x74
 800145c:	ee07 3a90 	vmov	s15, r3
 8001460:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001464:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001468:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800146c:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c

					//Stretch what an Interrupt can do to see what's possible
					sprintf(str,"X: %.2f Xdot: %.2f Y: %.2f Ydot: %.2f\n",
 8001470:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8001472:	f7ff f871 	bl	8000558 <__aeabi_f2d>
 8001476:	4682      	mov	sl, r0
 8001478:	468b      	mov	fp, r1
 800147a:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800147c:	f7ff f86c 	bl	8000558 <__aeabi_f2d>
 8001480:	4604      	mov	r4, r0
 8001482:	460d      	mov	r5, r1
 8001484:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001486:	f7ff f867 	bl	8000558 <__aeabi_f2d>
 800148a:	4680      	mov	r8, r0
 800148c:	4689      	mov	r9, r1
 800148e:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8001490:	f7ff f862 	bl	8000558 <__aeabi_f2d>
 8001494:	4602      	mov	r2, r0
 8001496:	460b      	mov	r3, r1
 8001498:	f107 0018 	add.w	r0, r7, #24
 800149c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80014a0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80014a4:	e9cd 4500 	strd	r4, r5, [sp]
 80014a8:	4652      	mov	r2, sl
 80014aa:	465b      	mov	r3, fp
 80014ac:	4939      	ldr	r1, [pc, #228]	; (8001594 <main+0x6e4>)
 80014ae:	f00b ff83 	bl	800d3b8 <siprintf>
							EulerX, AngularVelX, EulerY, AngularVelY);

					CDC_Transmit_FS((uint8_t *) str, strlen(str));
 80014b2:	f107 0318 	add.w	r3, r7, #24
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7fe fe92 	bl	80001e0 <strlen>
 80014bc:	4602      	mov	r2, r0
 80014be:	f107 0318 	add.w	r3, r7, #24
 80014c2:	4611      	mov	r1, r2
 80014c4:	4618      	mov	r0, r3
 80014c6:	f00a fe7b 	bl	800c1c0 <CDC_Transmit_FS>

					if (buffer[0] != '\0')
 80014ca:	4b33      	ldr	r3, [pc, #204]	; (8001598 <main+0x6e8>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	f43f af2f 	beq.w	8001332 <main+0x482>
					{

						UXinput = '\0';
 80014d4:	2300      	movs	r3, #0
 80014d6:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a

						UXinput = buffer[0];
 80014da:	4b2f      	ldr	r3, [pc, #188]	; (8001598 <main+0x6e8>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a

						//Clear buffer and message for next prompt
						memset(buffer, '\0', sizeof(buffer));  // clear the buffer for next message
 80014e2:	2240      	movs	r2, #64	; 0x40
 80014e4:	2100      	movs	r1, #0
 80014e6:	482c      	ldr	r0, [pc, #176]	; (8001598 <main+0x6e8>)
 80014e8:	f00b faf4 	bl	800cad4 <memset>

						if(UXinput == 'c')
 80014ec:	f897 305a 	ldrb.w	r3, [r7, #90]	; 0x5a
 80014f0:	2b63      	cmp	r3, #99	; 0x63
 80014f2:	f040 8092 	bne.w	800161a <main+0x76a>
						{
							//Read from calibration constant registers:
							ret = HAL_I2C_Mem_Read(&hi2c1, BNO055_ADDR, CAL_CONSTANTS, I2C_MEMADD_SIZE_8BIT, buf, 22, HAL_MAX_DELAY);
 80014f6:	4b22      	ldr	r3, [pc, #136]	; (8001580 <main+0x6d0>)
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	b299      	uxth	r1, r3
 80014fc:	4b27      	ldr	r3, [pc, #156]	; (800159c <main+0x6ec>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	b29a      	uxth	r2, r3
 8001502:	f04f 33ff 	mov.w	r3, #4294967295
 8001506:	9302      	str	r3, [sp, #8]
 8001508:	2316      	movs	r3, #22
 800150a:	9301      	str	r3, [sp, #4]
 800150c:	463b      	mov	r3, r7
 800150e:	9300      	str	r3, [sp, #0]
 8001510:	2301      	movs	r3, #1
 8001512:	481d      	ldr	r0, [pc, #116]	; (8001588 <main+0x6d8>)
 8001514:	f002 fb04 	bl	8003b20 <HAL_I2C_Mem_Read>
 8001518:	4603      	mov	r3, r0
 800151a:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
							if ( ret != HAL_OK ) //If BNO055 Device is not found, throw error. Will be important for debugging
 800151e:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001522:	2b00      	cmp	r3, #0
 8001524:	d012      	beq.n	800154c <main+0x69c>
							{
								sprintf(str,"Error, cannot connect to IMU\n");
 8001526:	f107 0318 	add.w	r3, r7, #24
 800152a:	4918      	ldr	r1, [pc, #96]	; (800158c <main+0x6dc>)
 800152c:	4618      	mov	r0, r3
 800152e:	f00b ff43 	bl	800d3b8 <siprintf>
								CDC_Transmit_FS((uint8_t *) str, strlen(str));
 8001532:	f107 0318 	add.w	r3, r7, #24
 8001536:	4618      	mov	r0, r3
 8001538:	f7fe fe52 	bl	80001e0 <strlen>
 800153c:	4602      	mov	r2, r0
 800153e:	f107 0318 	add.w	r3, r7, #24
 8001542:	4611      	mov	r1, r2
 8001544:	4618      	mov	r0, r3
 8001546:	f00a fe3b 	bl	800c1c0 <CDC_Transmit_FS>
 800154a:	e6f2      	b.n	8001332 <main+0x482>
							}
							else
							{
								sprintf(str,"Values of New Calibration Constants:\n");
 800154c:	f107 0318 	add.w	r3, r7, #24
 8001550:	4913      	ldr	r1, [pc, #76]	; (80015a0 <main+0x6f0>)
 8001552:	4618      	mov	r0, r3
 8001554:	f00b ff30 	bl	800d3b8 <siprintf>
								CDC_Transmit_FS((uint8_t *) str, strlen(str));
 8001558:	f107 0318 	add.w	r3, r7, #24
 800155c:	4618      	mov	r0, r3
 800155e:	f7fe fe3f 	bl	80001e0 <strlen>
 8001562:	4602      	mov	r2, r0
 8001564:	f107 0318 	add.w	r3, r7, #24
 8001568:	4611      	mov	r1, r2
 800156a:	4618      	mov	r0, r3
 800156c:	f00a fe28 	bl	800c1c0 <CDC_Transmit_FS>

								for(int i = 0; i < 22; i++)
 8001570:	2300      	movs	r3, #0
 8001572:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001576:	e035      	b.n	80015e4 <main+0x734>
 8001578:	0800f898 	.word	0x0800f898
 800157c:	0800f8ac 	.word	0x0800f8ac
 8001580:	0800f98e 	.word	0x0800f98e
 8001584:	0800f98f 	.word	0x0800f98f
 8001588:	2000059c 	.word	0x2000059c
 800158c:	0800f808 	.word	0x0800f808
 8001590:	0800f996 	.word	0x0800f996
 8001594:	0800f8e8 	.word	0x0800f8e8
 8001598:	20001bf0 	.word	0x20001bf0
 800159c:	0800f995 	.word	0x0800f995
 80015a0:	0800f910 	.word	0x0800f910
								{
									sprintf(str,"Buffer [%u]: %u\n", i, buf[i]);
 80015a4:	463a      	mov	r2, r7
 80015a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80015aa:	4413      	add	r3, r2
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	f107 0018 	add.w	r0, r7, #24
 80015b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80015b6:	4929      	ldr	r1, [pc, #164]	; (800165c <main+0x7ac>)
 80015b8:	f00b fefe 	bl	800d3b8 <siprintf>
									CDC_Transmit_FS((uint8_t *) str, strlen(str));
 80015bc:	f107 0318 	add.w	r3, r7, #24
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7fe fe0d 	bl	80001e0 <strlen>
 80015c6:	4602      	mov	r2, r0
 80015c8:	f107 0318 	add.w	r3, r7, #24
 80015cc:	4611      	mov	r1, r2
 80015ce:	4618      	mov	r0, r3
 80015d0:	f00a fdf6 	bl	800c1c0 <CDC_Transmit_FS>
									HAL_Delay(5);
 80015d4:	2005      	movs	r0, #5
 80015d6:	f000 ff71 	bl	80024bc <HAL_Delay>
								for(int i = 0; i < 22; i++)
 80015da:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80015de:	3301      	adds	r3, #1
 80015e0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80015e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80015e8:	2b15      	cmp	r3, #21
 80015ea:	dddb      	ble.n	80015a4 <main+0x6f4>
								}

								HAL_Delay(10000);
 80015ec:	f242 7010 	movw	r0, #10000	; 0x2710
 80015f0:	f000 ff64 	bl	80024bc <HAL_Delay>
								sprintf(str,"Now, value readouts. Press c to read new values, e to end.\n");
 80015f4:	f107 0318 	add.w	r3, r7, #24
 80015f8:	4919      	ldr	r1, [pc, #100]	; (8001660 <main+0x7b0>)
 80015fa:	4618      	mov	r0, r3
 80015fc:	f00b fedc 	bl	800d3b8 <siprintf>
								CDC_Transmit_FS((uint8_t *) str, strlen(str));
 8001600:	f107 0318 	add.w	r3, r7, #24
 8001604:	4618      	mov	r0, r3
 8001606:	f7fe fdeb 	bl	80001e0 <strlen>
 800160a:	4602      	mov	r2, r0
 800160c:	f107 0318 	add.w	r3, r7, #24
 8001610:	4611      	mov	r1, r2
 8001612:	4618      	mov	r0, r3
 8001614:	f00a fdd4 	bl	800c1c0 <CDC_Transmit_FS>
 8001618:	e68b      	b.n	8001332 <main+0x482>
							}
						}
						else if (UXinput == 'e')
 800161a:	f897 305a 	ldrb.w	r3, [r7, #90]	; 0x5a
 800161e:	2b65      	cmp	r3, #101	; 0x65
 8001620:	f47f ae87 	bne.w	8001332 <main+0x482>
						{
							sprintf(str,"Program Ending.");
 8001624:	f107 0318 	add.w	r3, r7, #24
 8001628:	490e      	ldr	r1, [pc, #56]	; (8001664 <main+0x7b4>)
 800162a:	4618      	mov	r0, r3
 800162c:	f00b fec4 	bl	800d3b8 <siprintf>
							CDC_Transmit_FS((uint8_t *) str, strlen(str));
 8001630:	f107 0318 	add.w	r3, r7, #24
 8001634:	4618      	mov	r0, r3
 8001636:	f7fe fdd3 	bl	80001e0 <strlen>
 800163a:	4602      	mov	r2, r0
 800163c:	f107 0318 	add.w	r3, r7, #24
 8001640:	4611      	mov	r1, r2
 8001642:	4618      	mov	r0, r3
 8001644:	f00a fdbc 	bl	800c1c0 <CDC_Transmit_FS>

							HAL_Delay(1000);
 8001648:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800164c:	f000 ff36 	bl	80024bc <HAL_Delay>

							return;
 8001650:	bf00      	nop


			}
		}
	}
}
 8001652:	4618      	mov	r0, r3
 8001654:	3788      	adds	r7, #136	; 0x88
 8001656:	46bd      	mov	sp, r7
 8001658:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800165c:	0800f898 	.word	0x0800f898
 8001660:	0800f8ac 	.word	0x0800f8ac
 8001664:	0800f938 	.word	0x0800f938

08001668 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b094      	sub	sp, #80	; 0x50
 800166c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800166e:	f107 0320 	add.w	r3, r7, #32
 8001672:	2230      	movs	r2, #48	; 0x30
 8001674:	2100      	movs	r1, #0
 8001676:	4618      	mov	r0, r3
 8001678:	f00b fa2c 	bl	800cad4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800167c:	f107 030c 	add.w	r3, r7, #12
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	60da      	str	r2, [r3, #12]
 800168a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800168c:	2300      	movs	r3, #0
 800168e:	60bb      	str	r3, [r7, #8]
 8001690:	4b27      	ldr	r3, [pc, #156]	; (8001730 <SystemClock_Config+0xc8>)
 8001692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001694:	4a26      	ldr	r2, [pc, #152]	; (8001730 <SystemClock_Config+0xc8>)
 8001696:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800169a:	6413      	str	r3, [r2, #64]	; 0x40
 800169c:	4b24      	ldr	r3, [pc, #144]	; (8001730 <SystemClock_Config+0xc8>)
 800169e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a4:	60bb      	str	r3, [r7, #8]
 80016a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016a8:	2300      	movs	r3, #0
 80016aa:	607b      	str	r3, [r7, #4]
 80016ac:	4b21      	ldr	r3, [pc, #132]	; (8001734 <SystemClock_Config+0xcc>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a20      	ldr	r2, [pc, #128]	; (8001734 <SystemClock_Config+0xcc>)
 80016b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80016b6:	6013      	str	r3, [r2, #0]
 80016b8:	4b1e      	ldr	r3, [pc, #120]	; (8001734 <SystemClock_Config+0xcc>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016c0:	607b      	str	r3, [r7, #4]
 80016c2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016c4:	2301      	movs	r3, #1
 80016c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016cc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ce:	2302      	movs	r3, #2
 80016d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016d2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80016d8:	2319      	movs	r3, #25
 80016da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80016dc:	23c0      	movs	r3, #192	; 0xc0
 80016de:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016e0:	2302      	movs	r3, #2
 80016e2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80016e4:	2304      	movs	r3, #4
 80016e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016e8:	f107 0320 	add.w	r3, r7, #32
 80016ec:	4618      	mov	r0, r3
 80016ee:	f005 fded 	bl	80072cc <HAL_RCC_OscConfig>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016f8:	f000 fa80 	bl	8001bfc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016fc:	230f      	movs	r3, #15
 80016fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001700:	2302      	movs	r3, #2
 8001702:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001704:	2300      	movs	r3, #0
 8001706:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001708:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800170c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800170e:	2300      	movs	r3, #0
 8001710:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001712:	f107 030c 	add.w	r3, r7, #12
 8001716:	2103      	movs	r1, #3
 8001718:	4618      	mov	r0, r3
 800171a:	f006 f84f 	bl	80077bc <HAL_RCC_ClockConfig>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001724:	f000 fa6a 	bl	8001bfc <Error_Handler>
  }
}
 8001728:	bf00      	nop
 800172a:	3750      	adds	r7, #80	; 0x50
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40023800 	.word	0x40023800
 8001734:	40007000 	.word	0x40007000

08001738 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800173e:	463b      	mov	r3, r7
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800174a:	4b21      	ldr	r3, [pc, #132]	; (80017d0 <MX_ADC1_Init+0x98>)
 800174c:	4a21      	ldr	r2, [pc, #132]	; (80017d4 <MX_ADC1_Init+0x9c>)
 800174e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001750:	4b1f      	ldr	r3, [pc, #124]	; (80017d0 <MX_ADC1_Init+0x98>)
 8001752:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001756:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001758:	4b1d      	ldr	r3, [pc, #116]	; (80017d0 <MX_ADC1_Init+0x98>)
 800175a:	2200      	movs	r2, #0
 800175c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800175e:	4b1c      	ldr	r3, [pc, #112]	; (80017d0 <MX_ADC1_Init+0x98>)
 8001760:	2200      	movs	r2, #0
 8001762:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001764:	4b1a      	ldr	r3, [pc, #104]	; (80017d0 <MX_ADC1_Init+0x98>)
 8001766:	2201      	movs	r2, #1
 8001768:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800176a:	4b19      	ldr	r3, [pc, #100]	; (80017d0 <MX_ADC1_Init+0x98>)
 800176c:	2200      	movs	r2, #0
 800176e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001772:	4b17      	ldr	r3, [pc, #92]	; (80017d0 <MX_ADC1_Init+0x98>)
 8001774:	2200      	movs	r2, #0
 8001776:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001778:	4b15      	ldr	r3, [pc, #84]	; (80017d0 <MX_ADC1_Init+0x98>)
 800177a:	4a17      	ldr	r2, [pc, #92]	; (80017d8 <MX_ADC1_Init+0xa0>)
 800177c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800177e:	4b14      	ldr	r3, [pc, #80]	; (80017d0 <MX_ADC1_Init+0x98>)
 8001780:	2200      	movs	r2, #0
 8001782:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001784:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <MX_ADC1_Init+0x98>)
 8001786:	2201      	movs	r2, #1
 8001788:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800178a:	4b11      	ldr	r3, [pc, #68]	; (80017d0 <MX_ADC1_Init+0x98>)
 800178c:	2201      	movs	r2, #1
 800178e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001792:	4b0f      	ldr	r3, [pc, #60]	; (80017d0 <MX_ADC1_Init+0x98>)
 8001794:	2200      	movs	r2, #0
 8001796:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001798:	480d      	ldr	r0, [pc, #52]	; (80017d0 <MX_ADC1_Init+0x98>)
 800179a:	f000 feb3 	bl	8002504 <HAL_ADC_Init>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80017a4:	f000 fa2a 	bl	8001bfc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80017a8:	2303      	movs	r3, #3
 80017aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80017ac:	2301      	movs	r3, #1
 80017ae:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80017b0:	2300      	movs	r3, #0
 80017b2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017b4:	463b      	mov	r3, r7
 80017b6:	4619      	mov	r1, r3
 80017b8:	4805      	ldr	r0, [pc, #20]	; (80017d0 <MX_ADC1_Init+0x98>)
 80017ba:	f000 fee7 	bl	800258c <HAL_ADC_ConfigChannel>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80017c4:	f000 fa1a 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017c8:	bf00      	nop
 80017ca:	3710      	adds	r7, #16
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	200006e0 	.word	0x200006e0
 80017d4:	40012000 	.word	0x40012000
 80017d8:	0f000001 	.word	0x0f000001

080017dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017e0:	4b12      	ldr	r3, [pc, #72]	; (800182c <MX_I2C1_Init+0x50>)
 80017e2:	4a13      	ldr	r2, [pc, #76]	; (8001830 <MX_I2C1_Init+0x54>)
 80017e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80017e6:	4b11      	ldr	r3, [pc, #68]	; (800182c <MX_I2C1_Init+0x50>)
 80017e8:	4a12      	ldr	r2, [pc, #72]	; (8001834 <MX_I2C1_Init+0x58>)
 80017ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017ec:	4b0f      	ldr	r3, [pc, #60]	; (800182c <MX_I2C1_Init+0x50>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80017f2:	4b0e      	ldr	r3, [pc, #56]	; (800182c <MX_I2C1_Init+0x50>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017f8:	4b0c      	ldr	r3, [pc, #48]	; (800182c <MX_I2C1_Init+0x50>)
 80017fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017fe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001800:	4b0a      	ldr	r3, [pc, #40]	; (800182c <MX_I2C1_Init+0x50>)
 8001802:	2200      	movs	r2, #0
 8001804:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001806:	4b09      	ldr	r3, [pc, #36]	; (800182c <MX_I2C1_Init+0x50>)
 8001808:	2200      	movs	r2, #0
 800180a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800180c:	4b07      	ldr	r3, [pc, #28]	; (800182c <MX_I2C1_Init+0x50>)
 800180e:	2200      	movs	r2, #0
 8001810:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001812:	4b06      	ldr	r3, [pc, #24]	; (800182c <MX_I2C1_Init+0x50>)
 8001814:	2200      	movs	r2, #0
 8001816:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001818:	4804      	ldr	r0, [pc, #16]	; (800182c <MX_I2C1_Init+0x50>)
 800181a:	f001 ff43 	bl	80036a4 <HAL_I2C_Init>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001824:	f000 f9ea 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001828:	bf00      	nop
 800182a:	bd80      	pop	{r7, pc}
 800182c:	2000059c 	.word	0x2000059c
 8001830:	40005400 	.word	0x40005400
 8001834:	000186a0 	.word	0x000186a0

08001838 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800183e:	f107 0308 	add.w	r3, r7, #8
 8001842:	2200      	movs	r2, #0
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	605a      	str	r2, [r3, #4]
 8001848:	609a      	str	r2, [r3, #8]
 800184a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800184c:	463b      	mov	r3, r7
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001854:	4b1d      	ldr	r3, [pc, #116]	; (80018cc <MX_TIM5_Init+0x94>)
 8001856:	4a1e      	ldr	r2, [pc, #120]	; (80018d0 <MX_TIM5_Init+0x98>)
 8001858:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800185a:	4b1c      	ldr	r3, [pc, #112]	; (80018cc <MX_TIM5_Init+0x94>)
 800185c:	2200      	movs	r2, #0
 800185e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001860:	4b1a      	ldr	r3, [pc, #104]	; (80018cc <MX_TIM5_Init+0x94>)
 8001862:	2200      	movs	r2, #0
 8001864:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001866:	4b19      	ldr	r3, [pc, #100]	; (80018cc <MX_TIM5_Init+0x94>)
 8001868:	f04f 32ff 	mov.w	r2, #4294967295
 800186c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800186e:	4b17      	ldr	r3, [pc, #92]	; (80018cc <MX_TIM5_Init+0x94>)
 8001870:	2200      	movs	r2, #0
 8001872:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001874:	4b15      	ldr	r3, [pc, #84]	; (80018cc <MX_TIM5_Init+0x94>)
 8001876:	2200      	movs	r2, #0
 8001878:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800187a:	4814      	ldr	r0, [pc, #80]	; (80018cc <MX_TIM5_Init+0x94>)
 800187c:	f006 f96e 	bl	8007b5c <HAL_TIM_Base_Init>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001886:	f000 f9b9 	bl	8001bfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800188a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800188e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001890:	f107 0308 	add.w	r3, r7, #8
 8001894:	4619      	mov	r1, r3
 8001896:	480d      	ldr	r0, [pc, #52]	; (80018cc <MX_TIM5_Init+0x94>)
 8001898:	f006 fab7 	bl	8007e0a <HAL_TIM_ConfigClockSource>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 80018a2:	f000 f9ab 	bl	8001bfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018a6:	2300      	movs	r3, #0
 80018a8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018aa:	2300      	movs	r3, #0
 80018ac:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80018ae:	463b      	mov	r3, r7
 80018b0:	4619      	mov	r1, r3
 80018b2:	4806      	ldr	r0, [pc, #24]	; (80018cc <MX_TIM5_Init+0x94>)
 80018b4:	f006 fcbc 	bl	8008230 <HAL_TIMEx_MasterConfigSynchronization>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80018be:	f000 f99d 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80018c2:	bf00      	nop
 80018c4:	3718      	adds	r7, #24
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	20000638 	.word	0x20000638
 80018d0:	40000c00 	.word	0x40000c00

080018d4 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018da:	463b      	mov	r3, r7
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	605a      	str	r2, [r3, #4]
 80018e2:	609a      	str	r2, [r3, #8]
 80018e4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80018e6:	4b16      	ldr	r3, [pc, #88]	; (8001940 <MX_TIM9_Init+0x6c>)
 80018e8:	4a16      	ldr	r2, [pc, #88]	; (8001944 <MX_TIM9_Init+0x70>)
 80018ea:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 96-1;
 80018ec:	4b14      	ldr	r3, [pc, #80]	; (8001940 <MX_TIM9_Init+0x6c>)
 80018ee:	225f      	movs	r2, #95	; 0x5f
 80018f0:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018f2:	4b13      	ldr	r3, [pc, #76]	; (8001940 <MX_TIM9_Init+0x6c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 80018f8:	4b11      	ldr	r3, [pc, #68]	; (8001940 <MX_TIM9_Init+0x6c>)
 80018fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018fe:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001900:	4b0f      	ldr	r3, [pc, #60]	; (8001940 <MX_TIM9_Init+0x6c>)
 8001902:	2200      	movs	r2, #0
 8001904:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001906:	4b0e      	ldr	r3, [pc, #56]	; (8001940 <MX_TIM9_Init+0x6c>)
 8001908:	2200      	movs	r2, #0
 800190a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800190c:	480c      	ldr	r0, [pc, #48]	; (8001940 <MX_TIM9_Init+0x6c>)
 800190e:	f006 f925 	bl	8007b5c <HAL_TIM_Base_Init>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8001918:	f000 f970 	bl	8001bfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800191c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001920:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001922:	463b      	mov	r3, r7
 8001924:	4619      	mov	r1, r3
 8001926:	4806      	ldr	r0, [pc, #24]	; (8001940 <MX_TIM9_Init+0x6c>)
 8001928:	f006 fa6f 	bl	8007e0a <HAL_TIM_ConfigClockSource>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 8001932:	f000 f963 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001936:	bf00      	nop
 8001938:	3710      	adds	r7, #16
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	200008d4 	.word	0x200008d4
 8001944:	40014000 	.word	0x40014000

08001948 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800194c:	4b0d      	ldr	r3, [pc, #52]	; (8001984 <MX_TIM10_Init+0x3c>)
 800194e:	4a0e      	ldr	r2, [pc, #56]	; (8001988 <MX_TIM10_Init+0x40>)
 8001950:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 96-1;
 8001952:	4b0c      	ldr	r3, [pc, #48]	; (8001984 <MX_TIM10_Init+0x3c>)
 8001954:	225f      	movs	r2, #95	; 0x5f
 8001956:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001958:	4b0a      	ldr	r3, [pc, #40]	; (8001984 <MX_TIM10_Init+0x3c>)
 800195a:	2200      	movs	r2, #0
 800195c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 150-1;
 800195e:	4b09      	ldr	r3, [pc, #36]	; (8001984 <MX_TIM10_Init+0x3c>)
 8001960:	2295      	movs	r2, #149	; 0x95
 8001962:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001964:	4b07      	ldr	r3, [pc, #28]	; (8001984 <MX_TIM10_Init+0x3c>)
 8001966:	2200      	movs	r2, #0
 8001968:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800196a:	4b06      	ldr	r3, [pc, #24]	; (8001984 <MX_TIM10_Init+0x3c>)
 800196c:	2200      	movs	r2, #0
 800196e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001970:	4804      	ldr	r0, [pc, #16]	; (8001984 <MX_TIM10_Init+0x3c>)
 8001972:	f006 f8f3 	bl	8007b5c <HAL_TIM_Base_Init>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d001      	beq.n	8001980 <MX_TIM10_Init+0x38>
  {
    Error_Handler();
 800197c:	f000 f93e 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001980:	bf00      	nop
 8001982:	bd80      	pop	{r7, pc}
 8001984:	200005f0 	.word	0x200005f0
 8001988:	40014400 	.word	0x40014400

0800198c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001990:	4b0e      	ldr	r3, [pc, #56]	; (80019cc <MX_TIM11_Init+0x40>)
 8001992:	4a0f      	ldr	r2, [pc, #60]	; (80019d0 <MX_TIM11_Init+0x44>)
 8001994:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 96 - 1;
 8001996:	4b0d      	ldr	r3, [pc, #52]	; (80019cc <MX_TIM11_Init+0x40>)
 8001998:	225f      	movs	r2, #95	; 0x5f
 800199a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800199c:	4b0b      	ldr	r3, [pc, #44]	; (80019cc <MX_TIM11_Init+0x40>)
 800199e:	2200      	movs	r2, #0
 80019a0:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 10000 - 1;
 80019a2:	4b0a      	ldr	r3, [pc, #40]	; (80019cc <MX_TIM11_Init+0x40>)
 80019a4:	f242 720f 	movw	r2, #9999	; 0x270f
 80019a8:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019aa:	4b08      	ldr	r3, [pc, #32]	; (80019cc <MX_TIM11_Init+0x40>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019b0:	4b06      	ldr	r3, [pc, #24]	; (80019cc <MX_TIM11_Init+0x40>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80019b6:	4805      	ldr	r0, [pc, #20]	; (80019cc <MX_TIM11_Init+0x40>)
 80019b8:	f006 f8d0 	bl	8007b5c <HAL_TIM_Base_Init>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 80019c2:	f000 f91b 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80019c6:	bf00      	nop
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	200007cc 	.word	0x200007cc
 80019d0:	40014800 	.word	0x40014800

080019d4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019d8:	4b11      	ldr	r3, [pc, #68]	; (8001a20 <MX_USART1_UART_Init+0x4c>)
 80019da:	4a12      	ldr	r2, [pc, #72]	; (8001a24 <MX_USART1_UART_Init+0x50>)
 80019dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80019de:	4b10      	ldr	r3, [pc, #64]	; (8001a20 <MX_USART1_UART_Init+0x4c>)
 80019e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019e6:	4b0e      	ldr	r3, [pc, #56]	; (8001a20 <MX_USART1_UART_Init+0x4c>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019ec:	4b0c      	ldr	r3, [pc, #48]	; (8001a20 <MX_USART1_UART_Init+0x4c>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019f2:	4b0b      	ldr	r3, [pc, #44]	; (8001a20 <MX_USART1_UART_Init+0x4c>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019f8:	4b09      	ldr	r3, [pc, #36]	; (8001a20 <MX_USART1_UART_Init+0x4c>)
 80019fa:	220c      	movs	r2, #12
 80019fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019fe:	4b08      	ldr	r3, [pc, #32]	; (8001a20 <MX_USART1_UART_Init+0x4c>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a04:	4b06      	ldr	r3, [pc, #24]	; (8001a20 <MX_USART1_UART_Init+0x4c>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a0a:	4805      	ldr	r0, [pc, #20]	; (8001a20 <MX_USART1_UART_Init+0x4c>)
 8001a0c:	f006 fc92 	bl	8008334 <HAL_UART_Init>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a16:	f000 f8f1 	bl	8001bfc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000788 	.word	0x20000788
 8001a24:	40011000 	.word	0x40011000

08001a28 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	607b      	str	r3, [r7, #4]
 8001a32:	4b1f      	ldr	r3, [pc, #124]	; (8001ab0 <MX_DMA_Init+0x88>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	4a1e      	ldr	r2, [pc, #120]	; (8001ab0 <MX_DMA_Init+0x88>)
 8001a38:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3e:	4b1c      	ldr	r3, [pc, #112]	; (8001ab0 <MX_DMA_Init+0x88>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a46:	607b      	str	r3, [r7, #4]
 8001a48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	603b      	str	r3, [r7, #0]
 8001a4e:	4b18      	ldr	r3, [pc, #96]	; (8001ab0 <MX_DMA_Init+0x88>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a52:	4a17      	ldr	r2, [pc, #92]	; (8001ab0 <MX_DMA_Init+0x88>)
 8001a54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a58:	6313      	str	r3, [r2, #48]	; 0x30
 8001a5a:	4b15      	ldr	r3, [pc, #84]	; (8001ab0 <MX_DMA_Init+0x88>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a62:	603b      	str	r3, [r7, #0]
 8001a64:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001a66:	2200      	movs	r2, #0
 8001a68:	2100      	movs	r1, #0
 8001a6a:	200b      	movs	r0, #11
 8001a6c:	f001 f897 	bl	8002b9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001a70:	200b      	movs	r0, #11
 8001a72:	f001 f8b0 	bl	8002bd6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001a76:	2200      	movs	r2, #0
 8001a78:	2100      	movs	r1, #0
 8001a7a:	2038      	movs	r0, #56	; 0x38
 8001a7c:	f001 f88f 	bl	8002b9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001a80:	2038      	movs	r0, #56	; 0x38
 8001a82:	f001 f8a8 	bl	8002bd6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001a86:	2200      	movs	r2, #0
 8001a88:	2100      	movs	r1, #0
 8001a8a:	203a      	movs	r0, #58	; 0x3a
 8001a8c:	f001 f887 	bl	8002b9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001a90:	203a      	movs	r0, #58	; 0x3a
 8001a92:	f001 f8a0 	bl	8002bd6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001a96:	2200      	movs	r2, #0
 8001a98:	2100      	movs	r1, #0
 8001a9a:	2046      	movs	r0, #70	; 0x46
 8001a9c:	f001 f87f 	bl	8002b9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001aa0:	2046      	movs	r0, #70	; 0x46
 8001aa2:	f001 f898 	bl	8002bd6 <HAL_NVIC_EnableIRQ>

}
 8001aa6:	bf00      	nop
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	40023800 	.word	0x40023800

08001ab4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b08a      	sub	sp, #40	; 0x28
 8001ab8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aba:	f107 0314 	add.w	r3, r7, #20
 8001abe:	2200      	movs	r2, #0
 8001ac0:	601a      	str	r2, [r3, #0]
 8001ac2:	605a      	str	r2, [r3, #4]
 8001ac4:	609a      	str	r2, [r3, #8]
 8001ac6:	60da      	str	r2, [r3, #12]
 8001ac8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	613b      	str	r3, [r7, #16]
 8001ace:	4b47      	ldr	r3, [pc, #284]	; (8001bec <MX_GPIO_Init+0x138>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad2:	4a46      	ldr	r2, [pc, #280]	; (8001bec <MX_GPIO_Init+0x138>)
 8001ad4:	f043 0304 	orr.w	r3, r3, #4
 8001ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8001ada:	4b44      	ldr	r3, [pc, #272]	; (8001bec <MX_GPIO_Init+0x138>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ade:	f003 0304 	and.w	r3, r3, #4
 8001ae2:	613b      	str	r3, [r7, #16]
 8001ae4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60fb      	str	r3, [r7, #12]
 8001aea:	4b40      	ldr	r3, [pc, #256]	; (8001bec <MX_GPIO_Init+0x138>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aee:	4a3f      	ldr	r2, [pc, #252]	; (8001bec <MX_GPIO_Init+0x138>)
 8001af0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001af4:	6313      	str	r3, [r2, #48]	; 0x30
 8001af6:	4b3d      	ldr	r3, [pc, #244]	; (8001bec <MX_GPIO_Init+0x138>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001afe:	60fb      	str	r3, [r7, #12]
 8001b00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	60bb      	str	r3, [r7, #8]
 8001b06:	4b39      	ldr	r3, [pc, #228]	; (8001bec <MX_GPIO_Init+0x138>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0a:	4a38      	ldr	r2, [pc, #224]	; (8001bec <MX_GPIO_Init+0x138>)
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	6313      	str	r3, [r2, #48]	; 0x30
 8001b12:	4b36      	ldr	r3, [pc, #216]	; (8001bec <MX_GPIO_Init+0x138>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	60bb      	str	r3, [r7, #8]
 8001b1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	607b      	str	r3, [r7, #4]
 8001b22:	4b32      	ldr	r3, [pc, #200]	; (8001bec <MX_GPIO_Init+0x138>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b26:	4a31      	ldr	r2, [pc, #196]	; (8001bec <MX_GPIO_Init+0x138>)
 8001b28:	f043 0302 	orr.w	r3, r3, #2
 8001b2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2e:	4b2f      	ldr	r3, [pc, #188]	; (8001bec <MX_GPIO_Init+0x138>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b32:	f003 0302 	and.w	r3, r3, #2
 8001b36:	607b      	str	r3, [r7, #4]
 8001b38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b40:	482b      	ldr	r0, [pc, #172]	; (8001bf0 <MX_GPIO_Init+0x13c>)
 8001b42:	f001 fd71 	bl	8003628 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TS_LL_Pin|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10, GPIO_PIN_RESET);
 8001b46:	2200      	movs	r2, #0
 8001b48:	f240 4107 	movw	r1, #1031	; 0x407
 8001b4c:	4829      	ldr	r0, [pc, #164]	; (8001bf4 <MX_GPIO_Init+0x140>)
 8001b4e:	f001 fd6b 	bl	8003628 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001b52:	2200      	movs	r2, #0
 8001b54:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b58:	4827      	ldr	r0, [pc, #156]	; (8001bf8 <MX_GPIO_Init+0x144>)
 8001b5a:	f001 fd65 	bl	8003628 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001b5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b64:	2301      	movs	r3, #1
 8001b66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b70:	f107 0314 	add.w	r3, r7, #20
 8001b74:	4619      	mov	r1, r3
 8001b76:	481e      	ldr	r0, [pc, #120]	; (8001bf0 <MX_GPIO_Init+0x13c>)
 8001b78:	f001 fbd2 	bl	8003320 <HAL_GPIO_Init>

  /*Configure GPIO pins : TS_LL_Pin PB1 PB2 PB10 */
  GPIO_InitStruct.Pin = TS_LL_Pin|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10;
 8001b7c:	f240 4307 	movw	r3, #1031	; 0x407
 8001b80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b82:	2301      	movs	r3, #1
 8001b84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b86:	2300      	movs	r3, #0
 8001b88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b8e:	f107 0314 	add.w	r3, r7, #20
 8001b92:	4619      	mov	r1, r3
 8001b94:	4817      	ldr	r0, [pc, #92]	; (8001bf4 <MX_GPIO_Init+0x140>)
 8001b96:	f001 fbc3 	bl	8003320 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001b9a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ba0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001ba4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001baa:	f107 0314 	add.w	r3, r7, #20
 8001bae:	4619      	mov	r1, r3
 8001bb0:	4810      	ldr	r0, [pc, #64]	; (8001bf4 <MX_GPIO_Init+0x140>)
 8001bb2:	f001 fbb5 	bl	8003320 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001bb6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc8:	f107 0314 	add.w	r3, r7, #20
 8001bcc:	4619      	mov	r1, r3
 8001bce:	480a      	ldr	r0, [pc, #40]	; (8001bf8 <MX_GPIO_Init+0x144>)
 8001bd0:	f001 fba6 	bl	8003320 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2101      	movs	r1, #1
 8001bd8:	2028      	movs	r0, #40	; 0x28
 8001bda:	f000 ffe0 	bl	8002b9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001bde:	2028      	movs	r0, #40	; 0x28
 8001be0:	f000 fff9 	bl	8002bd6 <HAL_NVIC_EnableIRQ>

}
 8001be4:	bf00      	nop
 8001be6:	3728      	adds	r7, #40	; 0x28
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	40023800 	.word	0x40023800
 8001bf0:	40020800 	.word	0x40020800
 8001bf4:	40020400 	.word	0x40020400
 8001bf8:	40020000 	.word	0x40020000

08001bfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c00:	b672      	cpsid	i
}
 8001c02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c04:	e7fe      	b.n	8001c04 <Error_Handler+0x8>
	...

08001c08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	607b      	str	r3, [r7, #4]
 8001c12:	4b10      	ldr	r3, [pc, #64]	; (8001c54 <HAL_MspInit+0x4c>)
 8001c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c16:	4a0f      	ldr	r2, [pc, #60]	; (8001c54 <HAL_MspInit+0x4c>)
 8001c18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c1e:	4b0d      	ldr	r3, [pc, #52]	; (8001c54 <HAL_MspInit+0x4c>)
 8001c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c26:	607b      	str	r3, [r7, #4]
 8001c28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	603b      	str	r3, [r7, #0]
 8001c2e:	4b09      	ldr	r3, [pc, #36]	; (8001c54 <HAL_MspInit+0x4c>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	4a08      	ldr	r2, [pc, #32]	; (8001c54 <HAL_MspInit+0x4c>)
 8001c34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c38:	6413      	str	r3, [r2, #64]	; 0x40
 8001c3a:	4b06      	ldr	r3, [pc, #24]	; (8001c54 <HAL_MspInit+0x4c>)
 8001c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c42:	603b      	str	r3, [r7, #0]
 8001c44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c46:	bf00      	nop
 8001c48:	370c      	adds	r7, #12
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	40023800 	.word	0x40023800

08001c58 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b08a      	sub	sp, #40	; 0x28
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c60:	f107 0314 	add.w	r3, r7, #20
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	60da      	str	r2, [r3, #12]
 8001c6e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a2e      	ldr	r2, [pc, #184]	; (8001d30 <HAL_ADC_MspInit+0xd8>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d156      	bne.n	8001d28 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	613b      	str	r3, [r7, #16]
 8001c7e:	4b2d      	ldr	r3, [pc, #180]	; (8001d34 <HAL_ADC_MspInit+0xdc>)
 8001c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c82:	4a2c      	ldr	r2, [pc, #176]	; (8001d34 <HAL_ADC_MspInit+0xdc>)
 8001c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c88:	6453      	str	r3, [r2, #68]	; 0x44
 8001c8a:	4b2a      	ldr	r3, [pc, #168]	; (8001d34 <HAL_ADC_MspInit+0xdc>)
 8001c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c92:	613b      	str	r3, [r7, #16]
 8001c94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	4b26      	ldr	r3, [pc, #152]	; (8001d34 <HAL_ADC_MspInit+0xdc>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	4a25      	ldr	r2, [pc, #148]	; (8001d34 <HAL_ADC_MspInit+0xdc>)
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca6:	4b23      	ldr	r3, [pc, #140]	; (8001d34 <HAL_ADC_MspInit+0xdc>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	60fb      	str	r3, [r7, #12]
 8001cb0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001cb2:	2308      	movs	r3, #8
 8001cb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cbe:	f107 0314 	add.w	r3, r7, #20
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	481c      	ldr	r0, [pc, #112]	; (8001d38 <HAL_ADC_MspInit+0xe0>)
 8001cc6:	f001 fb2b 	bl	8003320 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001cca:	4b1c      	ldr	r3, [pc, #112]	; (8001d3c <HAL_ADC_MspInit+0xe4>)
 8001ccc:	4a1c      	ldr	r2, [pc, #112]	; (8001d40 <HAL_ADC_MspInit+0xe8>)
 8001cce:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001cd0:	4b1a      	ldr	r3, [pc, #104]	; (8001d3c <HAL_ADC_MspInit+0xe4>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cd6:	4b19      	ldr	r3, [pc, #100]	; (8001d3c <HAL_ADC_MspInit+0xe4>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cdc:	4b17      	ldr	r3, [pc, #92]	; (8001d3c <HAL_ADC_MspInit+0xe4>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001ce2:	4b16      	ldr	r3, [pc, #88]	; (8001d3c <HAL_ADC_MspInit+0xe4>)
 8001ce4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ce8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001cea:	4b14      	ldr	r3, [pc, #80]	; (8001d3c <HAL_ADC_MspInit+0xe4>)
 8001cec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001cf0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001cf2:	4b12      	ldr	r3, [pc, #72]	; (8001d3c <HAL_ADC_MspInit+0xe4>)
 8001cf4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cf8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001cfa:	4b10      	ldr	r3, [pc, #64]	; (8001d3c <HAL_ADC_MspInit+0xe4>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001d00:	4b0e      	ldr	r3, [pc, #56]	; (8001d3c <HAL_ADC_MspInit+0xe4>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d06:	4b0d      	ldr	r3, [pc, #52]	; (8001d3c <HAL_ADC_MspInit+0xe4>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001d0c:	480b      	ldr	r0, [pc, #44]	; (8001d3c <HAL_ADC_MspInit+0xe4>)
 8001d0e:	f000 ff7d 	bl	8002c0c <HAL_DMA_Init>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001d18:	f7ff ff70 	bl	8001bfc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4a07      	ldr	r2, [pc, #28]	; (8001d3c <HAL_ADC_MspInit+0xe4>)
 8001d20:	639a      	str	r2, [r3, #56]	; 0x38
 8001d22:	4a06      	ldr	r2, [pc, #24]	; (8001d3c <HAL_ADC_MspInit+0xe4>)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d28:	bf00      	nop
 8001d2a:	3728      	adds	r7, #40	; 0x28
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40012000 	.word	0x40012000
 8001d34:	40023800 	.word	0x40023800
 8001d38:	40020000 	.word	0x40020000
 8001d3c:	20000814 	.word	0x20000814
 8001d40:	40026410 	.word	0x40026410

08001d44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b08a      	sub	sp, #40	; 0x28
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4c:	f107 0314 	add.w	r3, r7, #20
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	60da      	str	r2, [r3, #12]
 8001d5a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a38      	ldr	r2, [pc, #224]	; (8001e44 <HAL_I2C_MspInit+0x100>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d16a      	bne.n	8001e3c <HAL_I2C_MspInit+0xf8>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	613b      	str	r3, [r7, #16]
 8001d6a:	4b37      	ldr	r3, [pc, #220]	; (8001e48 <HAL_I2C_MspInit+0x104>)
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6e:	4a36      	ldr	r2, [pc, #216]	; (8001e48 <HAL_I2C_MspInit+0x104>)
 8001d70:	f043 0302 	orr.w	r3, r3, #2
 8001d74:	6313      	str	r3, [r2, #48]	; 0x30
 8001d76:	4b34      	ldr	r3, [pc, #208]	; (8001e48 <HAL_I2C_MspInit+0x104>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	613b      	str	r3, [r7, #16]
 8001d80:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001d82:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001d86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d88:	2312      	movs	r3, #18
 8001d8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d90:	2303      	movs	r3, #3
 8001d92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d94:	2304      	movs	r3, #4
 8001d96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d98:	f107 0314 	add.w	r3, r7, #20
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	482b      	ldr	r0, [pc, #172]	; (8001e4c <HAL_I2C_MspInit+0x108>)
 8001da0:	f001 fabe 	bl	8003320 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001da4:	2300      	movs	r3, #0
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	4b27      	ldr	r3, [pc, #156]	; (8001e48 <HAL_I2C_MspInit+0x104>)
 8001daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dac:	4a26      	ldr	r2, [pc, #152]	; (8001e48 <HAL_I2C_MspInit+0x104>)
 8001dae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001db2:	6413      	str	r3, [r2, #64]	; 0x40
 8001db4:	4b24      	ldr	r3, [pc, #144]	; (8001e48 <HAL_I2C_MspInit+0x104>)
 8001db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dbc:	60fb      	str	r3, [r7, #12]
 8001dbe:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001dc0:	4b23      	ldr	r3, [pc, #140]	; (8001e50 <HAL_I2C_MspInit+0x10c>)
 8001dc2:	4a24      	ldr	r2, [pc, #144]	; (8001e54 <HAL_I2C_MspInit+0x110>)
 8001dc4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001dc6:	4b22      	ldr	r3, [pc, #136]	; (8001e50 <HAL_I2C_MspInit+0x10c>)
 8001dc8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001dcc:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dce:	4b20      	ldr	r3, [pc, #128]	; (8001e50 <HAL_I2C_MspInit+0x10c>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dd4:	4b1e      	ldr	r3, [pc, #120]	; (8001e50 <HAL_I2C_MspInit+0x10c>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001dda:	4b1d      	ldr	r3, [pc, #116]	; (8001e50 <HAL_I2C_MspInit+0x10c>)
 8001ddc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001de0:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001de2:	4b1b      	ldr	r3, [pc, #108]	; (8001e50 <HAL_I2C_MspInit+0x10c>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001de8:	4b19      	ldr	r3, [pc, #100]	; (8001e50 <HAL_I2C_MspInit+0x10c>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001dee:	4b18      	ldr	r3, [pc, #96]	; (8001e50 <HAL_I2C_MspInit+0x10c>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001df4:	4b16      	ldr	r3, [pc, #88]	; (8001e50 <HAL_I2C_MspInit+0x10c>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001dfa:	4b15      	ldr	r3, [pc, #84]	; (8001e50 <HAL_I2C_MspInit+0x10c>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001e00:	4813      	ldr	r0, [pc, #76]	; (8001e50 <HAL_I2C_MspInit+0x10c>)
 8001e02:	f000 ff03 	bl	8002c0c <HAL_DMA_Init>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8001e0c:	f7ff fef6 	bl	8001bfc <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	4a0f      	ldr	r2, [pc, #60]	; (8001e50 <HAL_I2C_MspInit+0x10c>)
 8001e14:	639a      	str	r2, [r3, #56]	; 0x38
 8001e16:	4a0e      	ldr	r2, [pc, #56]	; (8001e50 <HAL_I2C_MspInit+0x10c>)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	2100      	movs	r1, #0
 8001e20:	201f      	movs	r0, #31
 8001e22:	f000 febc 	bl	8002b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001e26:	201f      	movs	r0, #31
 8001e28:	f000 fed5 	bl	8002bd6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	2100      	movs	r1, #0
 8001e30:	2020      	movs	r0, #32
 8001e32:	f000 feb4 	bl	8002b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001e36:	2020      	movs	r0, #32
 8001e38:	f000 fecd 	bl	8002bd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001e3c:	bf00      	nop
 8001e3e:	3728      	adds	r7, #40	; 0x28
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	40005400 	.word	0x40005400
 8001e48:	40023800 	.word	0x40023800
 8001e4c:	40020400 	.word	0x40020400
 8001e50:	20000874 	.word	0x20000874
 8001e54:	40026010 	.word	0x40026010

08001e58 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b086      	sub	sp, #24
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a30      	ldr	r2, [pc, #192]	; (8001f28 <HAL_TIM_Base_MspInit+0xd0>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d10e      	bne.n	8001e88 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	617b      	str	r3, [r7, #20]
 8001e6e:	4b2f      	ldr	r3, [pc, #188]	; (8001f2c <HAL_TIM_Base_MspInit+0xd4>)
 8001e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e72:	4a2e      	ldr	r2, [pc, #184]	; (8001f2c <HAL_TIM_Base_MspInit+0xd4>)
 8001e74:	f043 0308 	orr.w	r3, r3, #8
 8001e78:	6413      	str	r3, [r2, #64]	; 0x40
 8001e7a:	4b2c      	ldr	r3, [pc, #176]	; (8001f2c <HAL_TIM_Base_MspInit+0xd4>)
 8001e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7e:	f003 0308 	and.w	r3, r3, #8
 8001e82:	617b      	str	r3, [r7, #20]
 8001e84:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001e86:	e04a      	b.n	8001f1e <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM9)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a28      	ldr	r2, [pc, #160]	; (8001f30 <HAL_TIM_Base_MspInit+0xd8>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d10e      	bne.n	8001eb0 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001e92:	2300      	movs	r3, #0
 8001e94:	613b      	str	r3, [r7, #16]
 8001e96:	4b25      	ldr	r3, [pc, #148]	; (8001f2c <HAL_TIM_Base_MspInit+0xd4>)
 8001e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9a:	4a24      	ldr	r2, [pc, #144]	; (8001f2c <HAL_TIM_Base_MspInit+0xd4>)
 8001e9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ea0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ea2:	4b22      	ldr	r3, [pc, #136]	; (8001f2c <HAL_TIM_Base_MspInit+0xd4>)
 8001ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001eaa:	613b      	str	r3, [r7, #16]
 8001eac:	693b      	ldr	r3, [r7, #16]
}
 8001eae:	e036      	b.n	8001f1e <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM10)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a1f      	ldr	r2, [pc, #124]	; (8001f34 <HAL_TIM_Base_MspInit+0xdc>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d116      	bne.n	8001ee8 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60fb      	str	r3, [r7, #12]
 8001ebe:	4b1b      	ldr	r3, [pc, #108]	; (8001f2c <HAL_TIM_Base_MspInit+0xd4>)
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec2:	4a1a      	ldr	r2, [pc, #104]	; (8001f2c <HAL_TIM_Base_MspInit+0xd4>)
 8001ec4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ec8:	6453      	str	r3, [r2, #68]	; 0x44
 8001eca:	4b18      	ldr	r3, [pc, #96]	; (8001f2c <HAL_TIM_Base_MspInit+0xd4>)
 8001ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ed2:	60fb      	str	r3, [r7, #12]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 3, 0);
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	2103      	movs	r1, #3
 8001eda:	2019      	movs	r0, #25
 8001edc:	f000 fe5f 	bl	8002b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001ee0:	2019      	movs	r0, #25
 8001ee2:	f000 fe78 	bl	8002bd6 <HAL_NVIC_EnableIRQ>
}
 8001ee6:	e01a      	b.n	8001f1e <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM11)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a12      	ldr	r2, [pc, #72]	; (8001f38 <HAL_TIM_Base_MspInit+0xe0>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d115      	bne.n	8001f1e <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	60bb      	str	r3, [r7, #8]
 8001ef6:	4b0d      	ldr	r3, [pc, #52]	; (8001f2c <HAL_TIM_Base_MspInit+0xd4>)
 8001ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001efa:	4a0c      	ldr	r2, [pc, #48]	; (8001f2c <HAL_TIM_Base_MspInit+0xd4>)
 8001efc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f00:	6453      	str	r3, [r2, #68]	; 0x44
 8001f02:	4b0a      	ldr	r3, [pc, #40]	; (8001f2c <HAL_TIM_Base_MspInit+0xd4>)
 8001f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f0a:	60bb      	str	r3, [r7, #8]
 8001f0c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001f0e:	2200      	movs	r2, #0
 8001f10:	2100      	movs	r1, #0
 8001f12:	201a      	movs	r0, #26
 8001f14:	f000 fe43 	bl	8002b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001f18:	201a      	movs	r0, #26
 8001f1a:	f000 fe5c 	bl	8002bd6 <HAL_NVIC_EnableIRQ>
}
 8001f1e:	bf00      	nop
 8001f20:	3718      	adds	r7, #24
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40000c00 	.word	0x40000c00
 8001f2c:	40023800 	.word	0x40023800
 8001f30:	40014000 	.word	0x40014000
 8001f34:	40014400 	.word	0x40014400
 8001f38:	40014800 	.word	0x40014800

08001f3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08a      	sub	sp, #40	; 0x28
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f44:	f107 0314 	add.w	r3, r7, #20
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	60da      	str	r2, [r3, #12]
 8001f52:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a4c      	ldr	r2, [pc, #304]	; (800208c <HAL_UART_MspInit+0x150>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	f040 8092 	bne.w	8002084 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f60:	2300      	movs	r3, #0
 8001f62:	613b      	str	r3, [r7, #16]
 8001f64:	4b4a      	ldr	r3, [pc, #296]	; (8002090 <HAL_UART_MspInit+0x154>)
 8001f66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f68:	4a49      	ldr	r2, [pc, #292]	; (8002090 <HAL_UART_MspInit+0x154>)
 8001f6a:	f043 0310 	orr.w	r3, r3, #16
 8001f6e:	6453      	str	r3, [r2, #68]	; 0x44
 8001f70:	4b47      	ldr	r3, [pc, #284]	; (8002090 <HAL_UART_MspInit+0x154>)
 8001f72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f74:	f003 0310 	and.w	r3, r3, #16
 8001f78:	613b      	str	r3, [r7, #16]
 8001f7a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	60fb      	str	r3, [r7, #12]
 8001f80:	4b43      	ldr	r3, [pc, #268]	; (8002090 <HAL_UART_MspInit+0x154>)
 8001f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f84:	4a42      	ldr	r2, [pc, #264]	; (8002090 <HAL_UART_MspInit+0x154>)
 8001f86:	f043 0302 	orr.w	r3, r3, #2
 8001f8a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f8c:	4b40      	ldr	r3, [pc, #256]	; (8002090 <HAL_UART_MspInit+0x154>)
 8001f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f90:	f003 0302 	and.w	r3, r3, #2
 8001f94:	60fb      	str	r3, [r7, #12]
 8001f96:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB3     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8001f98:	2348      	movs	r3, #72	; 0x48
 8001f9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001fa8:	2307      	movs	r3, #7
 8001faa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4838      	ldr	r0, [pc, #224]	; (8002094 <HAL_UART_MspInit+0x158>)
 8001fb4:	f001 f9b4 	bl	8003320 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001fb8:	4b37      	ldr	r3, [pc, #220]	; (8002098 <HAL_UART_MspInit+0x15c>)
 8001fba:	4a38      	ldr	r2, [pc, #224]	; (800209c <HAL_UART_MspInit+0x160>)
 8001fbc:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001fbe:	4b36      	ldr	r3, [pc, #216]	; (8002098 <HAL_UART_MspInit+0x15c>)
 8001fc0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001fc4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001fc6:	4b34      	ldr	r3, [pc, #208]	; (8002098 <HAL_UART_MspInit+0x15c>)
 8001fc8:	2240      	movs	r2, #64	; 0x40
 8001fca:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fcc:	4b32      	ldr	r3, [pc, #200]	; (8002098 <HAL_UART_MspInit+0x15c>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001fd2:	4b31      	ldr	r3, [pc, #196]	; (8002098 <HAL_UART_MspInit+0x15c>)
 8001fd4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fd8:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001fda:	4b2f      	ldr	r3, [pc, #188]	; (8002098 <HAL_UART_MspInit+0x15c>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001fe0:	4b2d      	ldr	r3, [pc, #180]	; (8002098 <HAL_UART_MspInit+0x15c>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001fe6:	4b2c      	ldr	r3, [pc, #176]	; (8002098 <HAL_UART_MspInit+0x15c>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001fec:	4b2a      	ldr	r3, [pc, #168]	; (8002098 <HAL_UART_MspInit+0x15c>)
 8001fee:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001ff2:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ff4:	4b28      	ldr	r3, [pc, #160]	; (8002098 <HAL_UART_MspInit+0x15c>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001ffa:	4827      	ldr	r0, [pc, #156]	; (8002098 <HAL_UART_MspInit+0x15c>)
 8001ffc:	f000 fe06 	bl	8002c0c <HAL_DMA_Init>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002006:	f7ff fdf9 	bl	8001bfc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a22      	ldr	r2, [pc, #136]	; (8002098 <HAL_UART_MspInit+0x15c>)
 800200e:	635a      	str	r2, [r3, #52]	; 0x34
 8002010:	4a21      	ldr	r2, [pc, #132]	; (8002098 <HAL_UART_MspInit+0x15c>)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002016:	4b22      	ldr	r3, [pc, #136]	; (80020a0 <HAL_UART_MspInit+0x164>)
 8002018:	4a22      	ldr	r2, [pc, #136]	; (80020a4 <HAL_UART_MspInit+0x168>)
 800201a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800201c:	4b20      	ldr	r3, [pc, #128]	; (80020a0 <HAL_UART_MspInit+0x164>)
 800201e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002022:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002024:	4b1e      	ldr	r3, [pc, #120]	; (80020a0 <HAL_UART_MspInit+0x164>)
 8002026:	2200      	movs	r2, #0
 8002028:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800202a:	4b1d      	ldr	r3, [pc, #116]	; (80020a0 <HAL_UART_MspInit+0x164>)
 800202c:	2200      	movs	r2, #0
 800202e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002030:	4b1b      	ldr	r3, [pc, #108]	; (80020a0 <HAL_UART_MspInit+0x164>)
 8002032:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002036:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002038:	4b19      	ldr	r3, [pc, #100]	; (80020a0 <HAL_UART_MspInit+0x164>)
 800203a:	2200      	movs	r2, #0
 800203c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800203e:	4b18      	ldr	r3, [pc, #96]	; (80020a0 <HAL_UART_MspInit+0x164>)
 8002040:	2200      	movs	r2, #0
 8002042:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002044:	4b16      	ldr	r3, [pc, #88]	; (80020a0 <HAL_UART_MspInit+0x164>)
 8002046:	2200      	movs	r2, #0
 8002048:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800204a:	4b15      	ldr	r3, [pc, #84]	; (80020a0 <HAL_UART_MspInit+0x164>)
 800204c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002050:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002052:	4b13      	ldr	r3, [pc, #76]	; (80020a0 <HAL_UART_MspInit+0x164>)
 8002054:	2200      	movs	r2, #0
 8002056:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002058:	4811      	ldr	r0, [pc, #68]	; (80020a0 <HAL_UART_MspInit+0x164>)
 800205a:	f000 fdd7 	bl	8002c0c <HAL_DMA_Init>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8002064:	f7ff fdca 	bl	8001bfc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	4a0d      	ldr	r2, [pc, #52]	; (80020a0 <HAL_UART_MspInit+0x164>)
 800206c:	639a      	str	r2, [r3, #56]	; 0x38
 800206e:	4a0c      	ldr	r2, [pc, #48]	; (80020a0 <HAL_UART_MspInit+0x164>)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002074:	2200      	movs	r2, #0
 8002076:	2101      	movs	r1, #1
 8002078:	2025      	movs	r0, #37	; 0x25
 800207a:	f000 fd90 	bl	8002b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800207e:	2025      	movs	r0, #37	; 0x25
 8002080:	f000 fda9 	bl	8002bd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002084:	bf00      	nop
 8002086:	3728      	adds	r7, #40	; 0x28
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	40011000 	.word	0x40011000
 8002090:	40023800 	.word	0x40023800
 8002094:	40020400 	.word	0x40020400
 8002098:	20000680 	.word	0x20000680
 800209c:	400264b8 	.word	0x400264b8
 80020a0:	20000728 	.word	0x20000728
 80020a4:	40026440 	.word	0x40026440

080020a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020ac:	e7fe      	b.n	80020ac <NMI_Handler+0x4>

080020ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020ae:	b480      	push	{r7}
 80020b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020b2:	e7fe      	b.n	80020b2 <HardFault_Handler+0x4>

080020b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020b8:	e7fe      	b.n	80020b8 <MemManage_Handler+0x4>

080020ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020ba:	b480      	push	{r7}
 80020bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020be:	e7fe      	b.n	80020be <BusFault_Handler+0x4>

080020c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020c4:	e7fe      	b.n	80020c4 <UsageFault_Handler+0x4>

080020c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020c6:	b480      	push	{r7}
 80020c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020ca:	bf00      	nop
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020d8:	bf00      	nop
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr

080020e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020e2:	b480      	push	{r7}
 80020e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020e6:	bf00      	nop
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020f4:	f000 f9c2 	bl	800247c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020f8:	bf00      	nop
 80020fa:	bd80      	pop	{r7, pc}

080020fc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002100:	4802      	ldr	r0, [pc, #8]	; (800210c <DMA1_Stream0_IRQHandler+0x10>)
 8002102:	f000 fec3 	bl	8002e8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002106:	bf00      	nop
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	20000874 	.word	0x20000874

08002110 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002114:	4802      	ldr	r0, [pc, #8]	; (8002120 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002116:	f005 fd70 	bl	8007bfa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	200005f0 	.word	0x200005f0

08002124 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002128:	4802      	ldr	r0, [pc, #8]	; (8002134 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800212a:	f005 fd66 	bl	8007bfa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	200007cc 	.word	0x200007cc

08002138 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800213c:	4802      	ldr	r0, [pc, #8]	; (8002148 <I2C1_EV_IRQHandler+0x10>)
 800213e:	f001 ff15 	bl	8003f6c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002142:	bf00      	nop
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	2000059c 	.word	0x2000059c

0800214c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002150:	4802      	ldr	r0, [pc, #8]	; (800215c <I2C1_ER_IRQHandler+0x10>)
 8002152:	f002 f87c 	bl	800424e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	2000059c 	.word	0x2000059c

08002160 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002164:	4802      	ldr	r0, [pc, #8]	; (8002170 <USART1_IRQHandler+0x10>)
 8002166:	f006 f933 	bl	80083d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800216a:	bf00      	nop
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	20000788 	.word	0x20000788

08002174 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002178:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800217c:	f001 fa6e 	bl	800365c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002180:	bf00      	nop
 8002182:	bd80      	pop	{r7, pc}

08002184 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002188:	4802      	ldr	r0, [pc, #8]	; (8002194 <DMA2_Stream0_IRQHandler+0x10>)
 800218a:	f000 fe7f 	bl	8002e8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	20000814 	.word	0x20000814

08002198 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800219c:	4802      	ldr	r0, [pc, #8]	; (80021a8 <DMA2_Stream2_IRQHandler+0x10>)
 800219e:	f000 fe75 	bl	8002e8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	20000728 	.word	0x20000728

080021ac <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80021b0:	4802      	ldr	r0, [pc, #8]	; (80021bc <OTG_FS_IRQHandler+0x10>)
 80021b2:	f004 f857 	bl	8006264 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	20001e30 	.word	0x20001e30

080021c0 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80021c4:	4802      	ldr	r0, [pc, #8]	; (80021d0 <DMA2_Stream7_IRQHandler+0x10>)
 80021c6:	f000 fe61 	bl	8002e8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80021ca:	bf00      	nop
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	20000680 	.word	0x20000680

080021d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
	return 1;
 80021d8:	2301      	movs	r3, #1
}
 80021da:	4618      	mov	r0, r3
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <_kill>:

int _kill(int pid, int sig)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80021ee:	f00a fc39 	bl	800ca64 <__errno>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2216      	movs	r2, #22
 80021f6:	601a      	str	r2, [r3, #0]
	return -1;
 80021f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3708      	adds	r7, #8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <_exit>:

void _exit (int status)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800220c:	f04f 31ff 	mov.w	r1, #4294967295
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f7ff ffe7 	bl	80021e4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002216:	e7fe      	b.n	8002216 <_exit+0x12>

08002218 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	60b9      	str	r1, [r7, #8]
 8002222:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002224:	2300      	movs	r3, #0
 8002226:	617b      	str	r3, [r7, #20]
 8002228:	e00a      	b.n	8002240 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800222a:	f3af 8000 	nop.w
 800222e:	4601      	mov	r1, r0
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	1c5a      	adds	r2, r3, #1
 8002234:	60ba      	str	r2, [r7, #8]
 8002236:	b2ca      	uxtb	r2, r1
 8002238:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	3301      	adds	r3, #1
 800223e:	617b      	str	r3, [r7, #20]
 8002240:	697a      	ldr	r2, [r7, #20]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	429a      	cmp	r2, r3
 8002246:	dbf0      	blt.n	800222a <_read+0x12>
	}

return len;
 8002248:	687b      	ldr	r3, [r7, #4]
}
 800224a:	4618      	mov	r0, r3
 800224c:	3718      	adds	r7, #24
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002252:	b580      	push	{r7, lr}
 8002254:	b086      	sub	sp, #24
 8002256:	af00      	add	r7, sp, #0
 8002258:	60f8      	str	r0, [r7, #12]
 800225a:	60b9      	str	r1, [r7, #8]
 800225c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800225e:	2300      	movs	r3, #0
 8002260:	617b      	str	r3, [r7, #20]
 8002262:	e009      	b.n	8002278 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	1c5a      	adds	r2, r3, #1
 8002268:	60ba      	str	r2, [r7, #8]
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	4618      	mov	r0, r3
 800226e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	3301      	adds	r3, #1
 8002276:	617b      	str	r3, [r7, #20]
 8002278:	697a      	ldr	r2, [r7, #20]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	429a      	cmp	r2, r3
 800227e:	dbf1      	blt.n	8002264 <_write+0x12>
	}
	return len;
 8002280:	687b      	ldr	r3, [r7, #4]
}
 8002282:	4618      	mov	r0, r3
 8002284:	3718      	adds	r7, #24
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <_close>:

int _close(int file)
{
 800228a:	b480      	push	{r7}
 800228c:	b083      	sub	sp, #12
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
	return -1;
 8002292:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002296:	4618      	mov	r0, r3
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr

080022a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022a2:	b480      	push	{r7}
 80022a4:	b083      	sub	sp, #12
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
 80022aa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022b2:	605a      	str	r2, [r3, #4]
	return 0;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	370c      	adds	r7, #12
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr

080022c2 <_isatty>:

int _isatty(int file)
{
 80022c2:	b480      	push	{r7}
 80022c4:	b083      	sub	sp, #12
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
	return 1;
 80022ca:	2301      	movs	r3, #1
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]
	return 0;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3714      	adds	r7, #20
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
	...

080022f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022fc:	4a14      	ldr	r2, [pc, #80]	; (8002350 <_sbrk+0x5c>)
 80022fe:	4b15      	ldr	r3, [pc, #84]	; (8002354 <_sbrk+0x60>)
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002308:	4b13      	ldr	r3, [pc, #76]	; (8002358 <_sbrk+0x64>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d102      	bne.n	8002316 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002310:	4b11      	ldr	r3, [pc, #68]	; (8002358 <_sbrk+0x64>)
 8002312:	4a12      	ldr	r2, [pc, #72]	; (800235c <_sbrk+0x68>)
 8002314:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002316:	4b10      	ldr	r3, [pc, #64]	; (8002358 <_sbrk+0x64>)
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4413      	add	r3, r2
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	429a      	cmp	r2, r3
 8002322:	d207      	bcs.n	8002334 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002324:	f00a fb9e 	bl	800ca64 <__errno>
 8002328:	4603      	mov	r3, r0
 800232a:	220c      	movs	r2, #12
 800232c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800232e:	f04f 33ff 	mov.w	r3, #4294967295
 8002332:	e009      	b.n	8002348 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002334:	4b08      	ldr	r3, [pc, #32]	; (8002358 <_sbrk+0x64>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800233a:	4b07      	ldr	r3, [pc, #28]	; (8002358 <_sbrk+0x64>)
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4413      	add	r3, r2
 8002342:	4a05      	ldr	r2, [pc, #20]	; (8002358 <_sbrk+0x64>)
 8002344:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002346:	68fb      	ldr	r3, [r7, #12]
}
 8002348:	4618      	mov	r0, r3
 800234a:	3718      	adds	r7, #24
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	20020000 	.word	0x20020000
 8002354:	00000400 	.word	0x00000400
 8002358:	2000036c 	.word	0x2000036c
 800235c:	20002248 	.word	0x20002248

08002360 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002364:	4b06      	ldr	r3, [pc, #24]	; (8002380 <SystemInit+0x20>)
 8002366:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800236a:	4a05      	ldr	r2, [pc, #20]	; (8002380 <SystemInit+0x20>)
 800236c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002370:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002374:	bf00      	nop
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	e000ed00 	.word	0xe000ed00

08002384 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002384:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002388:	480d      	ldr	r0, [pc, #52]	; (80023c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800238a:	490e      	ldr	r1, [pc, #56]	; (80023c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800238c:	4a0e      	ldr	r2, [pc, #56]	; (80023c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800238e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002390:	e002      	b.n	8002398 <LoopCopyDataInit>

08002392 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002392:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002394:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002396:	3304      	adds	r3, #4

08002398 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002398:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800239a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800239c:	d3f9      	bcc.n	8002392 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800239e:	4a0b      	ldr	r2, [pc, #44]	; (80023cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80023a0:	4c0b      	ldr	r4, [pc, #44]	; (80023d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80023a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023a4:	e001      	b.n	80023aa <LoopFillZerobss>

080023a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023a8:	3204      	adds	r2, #4

080023aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023ac:	d3fb      	bcc.n	80023a6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80023ae:	f7ff ffd7 	bl	8002360 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023b2:	f00a fb5d 	bl	800ca70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023b6:	f7fe fd7b 	bl	8000eb0 <main>
  bx  lr    
 80023ba:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80023bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023c4:	20000350 	.word	0x20000350
  ldr r2, =_sidata
 80023c8:	0800fdac 	.word	0x0800fdac
  ldr r2, =_sbss
 80023cc:	20000350 	.word	0x20000350
  ldr r4, =_ebss
 80023d0:	20002248 	.word	0x20002248

080023d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023d4:	e7fe      	b.n	80023d4 <ADC_IRQHandler>
	...

080023d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023dc:	4b0e      	ldr	r3, [pc, #56]	; (8002418 <HAL_Init+0x40>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a0d      	ldr	r2, [pc, #52]	; (8002418 <HAL_Init+0x40>)
 80023e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023e8:	4b0b      	ldr	r3, [pc, #44]	; (8002418 <HAL_Init+0x40>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a0a      	ldr	r2, [pc, #40]	; (8002418 <HAL_Init+0x40>)
 80023ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023f4:	4b08      	ldr	r3, [pc, #32]	; (8002418 <HAL_Init+0x40>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a07      	ldr	r2, [pc, #28]	; (8002418 <HAL_Init+0x40>)
 80023fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002400:	2003      	movs	r0, #3
 8002402:	f000 fbc1 	bl	8002b88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002406:	2000      	movs	r0, #0
 8002408:	f000 f808 	bl	800241c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800240c:	f7ff fbfc 	bl	8001c08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002410:	2300      	movs	r3, #0
}
 8002412:	4618      	mov	r0, r3
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	40023c00 	.word	0x40023c00

0800241c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002424:	4b12      	ldr	r3, [pc, #72]	; (8002470 <HAL_InitTick+0x54>)
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	4b12      	ldr	r3, [pc, #72]	; (8002474 <HAL_InitTick+0x58>)
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	4619      	mov	r1, r3
 800242e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002432:	fbb3 f3f1 	udiv	r3, r3, r1
 8002436:	fbb2 f3f3 	udiv	r3, r2, r3
 800243a:	4618      	mov	r0, r3
 800243c:	f000 fbd9 	bl	8002bf2 <HAL_SYSTICK_Config>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e00e      	b.n	8002468 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2b0f      	cmp	r3, #15
 800244e:	d80a      	bhi.n	8002466 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002450:	2200      	movs	r2, #0
 8002452:	6879      	ldr	r1, [r7, #4]
 8002454:	f04f 30ff 	mov.w	r0, #4294967295
 8002458:	f000 fba1 	bl	8002b9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800245c:	4a06      	ldr	r2, [pc, #24]	; (8002478 <HAL_InitTick+0x5c>)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002462:	2300      	movs	r3, #0
 8002464:	e000      	b.n	8002468 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
}
 8002468:	4618      	mov	r0, r3
 800246a:	3708      	adds	r7, #8
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	20000000 	.word	0x20000000
 8002474:	20000008 	.word	0x20000008
 8002478:	20000004 	.word	0x20000004

0800247c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002480:	4b06      	ldr	r3, [pc, #24]	; (800249c <HAL_IncTick+0x20>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	461a      	mov	r2, r3
 8002486:	4b06      	ldr	r3, [pc, #24]	; (80024a0 <HAL_IncTick+0x24>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4413      	add	r3, r2
 800248c:	4a04      	ldr	r2, [pc, #16]	; (80024a0 <HAL_IncTick+0x24>)
 800248e:	6013      	str	r3, [r2, #0]
}
 8002490:	bf00      	nop
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	20000008 	.word	0x20000008
 80024a0:	2000091c 	.word	0x2000091c

080024a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  return uwTick;
 80024a8:	4b03      	ldr	r3, [pc, #12]	; (80024b8 <HAL_GetTick+0x14>)
 80024aa:	681b      	ldr	r3, [r3, #0]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	2000091c 	.word	0x2000091c

080024bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024c4:	f7ff ffee 	bl	80024a4 <HAL_GetTick>
 80024c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d4:	d005      	beq.n	80024e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024d6:	4b0a      	ldr	r3, [pc, #40]	; (8002500 <HAL_Delay+0x44>)
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	461a      	mov	r2, r3
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	4413      	add	r3, r2
 80024e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024e2:	bf00      	nop
 80024e4:	f7ff ffde 	bl	80024a4 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	68fa      	ldr	r2, [r7, #12]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d8f7      	bhi.n	80024e4 <HAL_Delay+0x28>
  {
  }
}
 80024f4:	bf00      	nop
 80024f6:	bf00      	nop
 80024f8:	3710      	adds	r7, #16
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	20000008 	.word	0x20000008

08002504 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800250c:	2300      	movs	r3, #0
 800250e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e033      	b.n	8002582 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251e:	2b00      	cmp	r3, #0
 8002520:	d109      	bne.n	8002536 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f7ff fb98 	bl	8001c58 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2200      	movs	r2, #0
 800252c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253a:	f003 0310 	and.w	r3, r3, #16
 800253e:	2b00      	cmp	r3, #0
 8002540:	d118      	bne.n	8002574 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002546:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800254a:	f023 0302 	bic.w	r3, r3, #2
 800254e:	f043 0202 	orr.w	r2, r3, #2
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f000 f94a 	bl	80027f0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002566:	f023 0303 	bic.w	r3, r3, #3
 800256a:	f043 0201 	orr.w	r2, r3, #1
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	641a      	str	r2, [r3, #64]	; 0x40
 8002572:	e001      	b.n	8002578 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2200      	movs	r2, #0
 800257c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002580:	7bfb      	ldrb	r3, [r7, #15]
}
 8002582:	4618      	mov	r0, r3
 8002584:	3710      	adds	r7, #16
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
	...

0800258c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800258c:	b480      	push	{r7}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002596:	2300      	movs	r3, #0
 8002598:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d101      	bne.n	80025a8 <HAL_ADC_ConfigChannel+0x1c>
 80025a4:	2302      	movs	r3, #2
 80025a6:	e113      	b.n	80027d0 <HAL_ADC_ConfigChannel+0x244>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2201      	movs	r2, #1
 80025ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2b09      	cmp	r3, #9
 80025b6:	d925      	bls.n	8002604 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	68d9      	ldr	r1, [r3, #12]
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	461a      	mov	r2, r3
 80025c6:	4613      	mov	r3, r2
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	4413      	add	r3, r2
 80025cc:	3b1e      	subs	r3, #30
 80025ce:	2207      	movs	r2, #7
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	43da      	mvns	r2, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	400a      	ands	r2, r1
 80025dc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	68d9      	ldr	r1, [r3, #12]
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	689a      	ldr	r2, [r3, #8]
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	4618      	mov	r0, r3
 80025f0:	4603      	mov	r3, r0
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	4403      	add	r3, r0
 80025f6:	3b1e      	subs	r3, #30
 80025f8:	409a      	lsls	r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	430a      	orrs	r2, r1
 8002600:	60da      	str	r2, [r3, #12]
 8002602:	e022      	b.n	800264a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	6919      	ldr	r1, [r3, #16]
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	b29b      	uxth	r3, r3
 8002610:	461a      	mov	r2, r3
 8002612:	4613      	mov	r3, r2
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	4413      	add	r3, r2
 8002618:	2207      	movs	r2, #7
 800261a:	fa02 f303 	lsl.w	r3, r2, r3
 800261e:	43da      	mvns	r2, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	400a      	ands	r2, r1
 8002626:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	6919      	ldr	r1, [r3, #16]
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	689a      	ldr	r2, [r3, #8]
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	b29b      	uxth	r3, r3
 8002638:	4618      	mov	r0, r3
 800263a:	4603      	mov	r3, r0
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	4403      	add	r3, r0
 8002640:	409a      	lsls	r2, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	430a      	orrs	r2, r1
 8002648:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	2b06      	cmp	r3, #6
 8002650:	d824      	bhi.n	800269c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685a      	ldr	r2, [r3, #4]
 800265c:	4613      	mov	r3, r2
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	4413      	add	r3, r2
 8002662:	3b05      	subs	r3, #5
 8002664:	221f      	movs	r2, #31
 8002666:	fa02 f303 	lsl.w	r3, r2, r3
 800266a:	43da      	mvns	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	400a      	ands	r2, r1
 8002672:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	b29b      	uxth	r3, r3
 8002680:	4618      	mov	r0, r3
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	685a      	ldr	r2, [r3, #4]
 8002686:	4613      	mov	r3, r2
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	4413      	add	r3, r2
 800268c:	3b05      	subs	r3, #5
 800268e:	fa00 f203 	lsl.w	r2, r0, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	430a      	orrs	r2, r1
 8002698:	635a      	str	r2, [r3, #52]	; 0x34
 800269a:	e04c      	b.n	8002736 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	2b0c      	cmp	r3, #12
 80026a2:	d824      	bhi.n	80026ee <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	685a      	ldr	r2, [r3, #4]
 80026ae:	4613      	mov	r3, r2
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	4413      	add	r3, r2
 80026b4:	3b23      	subs	r3, #35	; 0x23
 80026b6:	221f      	movs	r2, #31
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	43da      	mvns	r2, r3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	400a      	ands	r2, r1
 80026c4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	b29b      	uxth	r3, r3
 80026d2:	4618      	mov	r0, r3
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	4613      	mov	r3, r2
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	4413      	add	r3, r2
 80026de:	3b23      	subs	r3, #35	; 0x23
 80026e0:	fa00 f203 	lsl.w	r2, r0, r3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	430a      	orrs	r2, r1
 80026ea:	631a      	str	r2, [r3, #48]	; 0x30
 80026ec:	e023      	b.n	8002736 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685a      	ldr	r2, [r3, #4]
 80026f8:	4613      	mov	r3, r2
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	4413      	add	r3, r2
 80026fe:	3b41      	subs	r3, #65	; 0x41
 8002700:	221f      	movs	r2, #31
 8002702:	fa02 f303 	lsl.w	r3, r2, r3
 8002706:	43da      	mvns	r2, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	400a      	ands	r2, r1
 800270e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	b29b      	uxth	r3, r3
 800271c:	4618      	mov	r0, r3
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685a      	ldr	r2, [r3, #4]
 8002722:	4613      	mov	r3, r2
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	4413      	add	r3, r2
 8002728:	3b41      	subs	r3, #65	; 0x41
 800272a:	fa00 f203 	lsl.w	r2, r0, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	430a      	orrs	r2, r1
 8002734:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002736:	4b29      	ldr	r3, [pc, #164]	; (80027dc <HAL_ADC_ConfigChannel+0x250>)
 8002738:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a28      	ldr	r2, [pc, #160]	; (80027e0 <HAL_ADC_ConfigChannel+0x254>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d10f      	bne.n	8002764 <HAL_ADC_ConfigChannel+0x1d8>
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2b12      	cmp	r3, #18
 800274a:	d10b      	bne.n	8002764 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a1d      	ldr	r2, [pc, #116]	; (80027e0 <HAL_ADC_ConfigChannel+0x254>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d12b      	bne.n	80027c6 <HAL_ADC_ConfigChannel+0x23a>
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a1c      	ldr	r2, [pc, #112]	; (80027e4 <HAL_ADC_ConfigChannel+0x258>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d003      	beq.n	8002780 <HAL_ADC_ConfigChannel+0x1f4>
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2b11      	cmp	r3, #17
 800277e:	d122      	bne.n	80027c6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a11      	ldr	r2, [pc, #68]	; (80027e4 <HAL_ADC_ConfigChannel+0x258>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d111      	bne.n	80027c6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027a2:	4b11      	ldr	r3, [pc, #68]	; (80027e8 <HAL_ADC_ConfigChannel+0x25c>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a11      	ldr	r2, [pc, #68]	; (80027ec <HAL_ADC_ConfigChannel+0x260>)
 80027a8:	fba2 2303 	umull	r2, r3, r2, r3
 80027ac:	0c9a      	lsrs	r2, r3, #18
 80027ae:	4613      	mov	r3, r2
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	4413      	add	r3, r2
 80027b4:	005b      	lsls	r3, r3, #1
 80027b6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80027b8:	e002      	b.n	80027c0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	3b01      	subs	r3, #1
 80027be:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d1f9      	bne.n	80027ba <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80027ce:	2300      	movs	r3, #0
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3714      	adds	r7, #20
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr
 80027dc:	40012300 	.word	0x40012300
 80027e0:	40012000 	.word	0x40012000
 80027e4:	10000012 	.word	0x10000012
 80027e8:	20000000 	.word	0x20000000
 80027ec:	431bde83 	.word	0x431bde83

080027f0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b085      	sub	sp, #20
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027f8:	4b79      	ldr	r3, [pc, #484]	; (80029e0 <ADC_Init+0x1f0>)
 80027fa:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	431a      	orrs	r2, r3
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	685a      	ldr	r2, [r3, #4]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002824:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	6859      	ldr	r1, [r3, #4]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	691b      	ldr	r3, [r3, #16]
 8002830:	021a      	lsls	r2, r3, #8
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	430a      	orrs	r2, r1
 8002838:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	685a      	ldr	r2, [r3, #4]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002848:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	6859      	ldr	r1, [r3, #4]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	430a      	orrs	r2, r1
 800285a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	689a      	ldr	r2, [r3, #8]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800286a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	6899      	ldr	r1, [r3, #8]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	68da      	ldr	r2, [r3, #12]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	430a      	orrs	r2, r1
 800287c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002882:	4a58      	ldr	r2, [pc, #352]	; (80029e4 <ADC_Init+0x1f4>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d022      	beq.n	80028ce <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	689a      	ldr	r2, [r3, #8]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002896:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	6899      	ldr	r1, [r3, #8]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	430a      	orrs	r2, r1
 80028a8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	689a      	ldr	r2, [r3, #8]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80028b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	6899      	ldr	r1, [r3, #8]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	430a      	orrs	r2, r1
 80028ca:	609a      	str	r2, [r3, #8]
 80028cc:	e00f      	b.n	80028ee <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	689a      	ldr	r2, [r3, #8]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80028dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	689a      	ldr	r2, [r3, #8]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80028ec:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	689a      	ldr	r2, [r3, #8]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f022 0202 	bic.w	r2, r2, #2
 80028fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	6899      	ldr	r1, [r3, #8]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	7e1b      	ldrb	r3, [r3, #24]
 8002908:	005a      	lsls	r2, r3, #1
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	430a      	orrs	r2, r1
 8002910:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d01b      	beq.n	8002954 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	685a      	ldr	r2, [r3, #4]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800292a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	685a      	ldr	r2, [r3, #4]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800293a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	6859      	ldr	r1, [r3, #4]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002946:	3b01      	subs	r3, #1
 8002948:	035a      	lsls	r2, r3, #13
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	430a      	orrs	r2, r1
 8002950:	605a      	str	r2, [r3, #4]
 8002952:	e007      	b.n	8002964 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	685a      	ldr	r2, [r3, #4]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002962:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002972:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	69db      	ldr	r3, [r3, #28]
 800297e:	3b01      	subs	r3, #1
 8002980:	051a      	lsls	r2, r3, #20
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	430a      	orrs	r2, r1
 8002988:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	689a      	ldr	r2, [r3, #8]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002998:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	6899      	ldr	r1, [r3, #8]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80029a6:	025a      	lsls	r2, r3, #9
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	430a      	orrs	r2, r1
 80029ae:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	689a      	ldr	r2, [r3, #8]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	6899      	ldr	r1, [r3, #8]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	695b      	ldr	r3, [r3, #20]
 80029ca:	029a      	lsls	r2, r3, #10
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	430a      	orrs	r2, r1
 80029d2:	609a      	str	r2, [r3, #8]
}
 80029d4:	bf00      	nop
 80029d6:	3714      	adds	r7, #20
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr
 80029e0:	40012300 	.word	0x40012300
 80029e4:	0f000001 	.word	0x0f000001

080029e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f003 0307 	and.w	r3, r3, #7
 80029f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029f8:	4b0c      	ldr	r3, [pc, #48]	; (8002a2c <__NVIC_SetPriorityGrouping+0x44>)
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029fe:	68ba      	ldr	r2, [r7, #8]
 8002a00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a04:	4013      	ands	r3, r2
 8002a06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a1a:	4a04      	ldr	r2, [pc, #16]	; (8002a2c <__NVIC_SetPriorityGrouping+0x44>)
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	60d3      	str	r3, [r2, #12]
}
 8002a20:	bf00      	nop
 8002a22:	3714      	adds	r7, #20
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr
 8002a2c:	e000ed00 	.word	0xe000ed00

08002a30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a34:	4b04      	ldr	r3, [pc, #16]	; (8002a48 <__NVIC_GetPriorityGrouping+0x18>)
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	0a1b      	lsrs	r3, r3, #8
 8002a3a:	f003 0307 	and.w	r3, r3, #7
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr
 8002a48:	e000ed00 	.word	0xe000ed00

08002a4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	4603      	mov	r3, r0
 8002a54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	db0b      	blt.n	8002a76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a5e:	79fb      	ldrb	r3, [r7, #7]
 8002a60:	f003 021f 	and.w	r2, r3, #31
 8002a64:	4907      	ldr	r1, [pc, #28]	; (8002a84 <__NVIC_EnableIRQ+0x38>)
 8002a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a6a:	095b      	lsrs	r3, r3, #5
 8002a6c:	2001      	movs	r0, #1
 8002a6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a76:	bf00      	nop
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	e000e100 	.word	0xe000e100

08002a88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	4603      	mov	r3, r0
 8002a90:	6039      	str	r1, [r7, #0]
 8002a92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	db0a      	blt.n	8002ab2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	b2da      	uxtb	r2, r3
 8002aa0:	490c      	ldr	r1, [pc, #48]	; (8002ad4 <__NVIC_SetPriority+0x4c>)
 8002aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa6:	0112      	lsls	r2, r2, #4
 8002aa8:	b2d2      	uxtb	r2, r2
 8002aaa:	440b      	add	r3, r1
 8002aac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ab0:	e00a      	b.n	8002ac8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	b2da      	uxtb	r2, r3
 8002ab6:	4908      	ldr	r1, [pc, #32]	; (8002ad8 <__NVIC_SetPriority+0x50>)
 8002ab8:	79fb      	ldrb	r3, [r7, #7]
 8002aba:	f003 030f 	and.w	r3, r3, #15
 8002abe:	3b04      	subs	r3, #4
 8002ac0:	0112      	lsls	r2, r2, #4
 8002ac2:	b2d2      	uxtb	r2, r2
 8002ac4:	440b      	add	r3, r1
 8002ac6:	761a      	strb	r2, [r3, #24]
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr
 8002ad4:	e000e100 	.word	0xe000e100
 8002ad8:	e000ed00 	.word	0xe000ed00

08002adc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b089      	sub	sp, #36	; 0x24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f003 0307 	and.w	r3, r3, #7
 8002aee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	f1c3 0307 	rsb	r3, r3, #7
 8002af6:	2b04      	cmp	r3, #4
 8002af8:	bf28      	it	cs
 8002afa:	2304      	movcs	r3, #4
 8002afc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	3304      	adds	r3, #4
 8002b02:	2b06      	cmp	r3, #6
 8002b04:	d902      	bls.n	8002b0c <NVIC_EncodePriority+0x30>
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	3b03      	subs	r3, #3
 8002b0a:	e000      	b.n	8002b0e <NVIC_EncodePriority+0x32>
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b10:	f04f 32ff 	mov.w	r2, #4294967295
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1a:	43da      	mvns	r2, r3
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	401a      	ands	r2, r3
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b24:	f04f 31ff 	mov.w	r1, #4294967295
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b2e:	43d9      	mvns	r1, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b34:	4313      	orrs	r3, r2
         );
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3724      	adds	r7, #36	; 0x24
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
	...

08002b44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b54:	d301      	bcc.n	8002b5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b56:	2301      	movs	r3, #1
 8002b58:	e00f      	b.n	8002b7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b5a:	4a0a      	ldr	r2, [pc, #40]	; (8002b84 <SysTick_Config+0x40>)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b62:	210f      	movs	r1, #15
 8002b64:	f04f 30ff 	mov.w	r0, #4294967295
 8002b68:	f7ff ff8e 	bl	8002a88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b6c:	4b05      	ldr	r3, [pc, #20]	; (8002b84 <SysTick_Config+0x40>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b72:	4b04      	ldr	r3, [pc, #16]	; (8002b84 <SysTick_Config+0x40>)
 8002b74:	2207      	movs	r2, #7
 8002b76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	e000e010 	.word	0xe000e010

08002b88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f7ff ff29 	bl	80029e8 <__NVIC_SetPriorityGrouping>
}
 8002b96:	bf00      	nop
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b086      	sub	sp, #24
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	60b9      	str	r1, [r7, #8]
 8002ba8:	607a      	str	r2, [r7, #4]
 8002baa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bac:	2300      	movs	r3, #0
 8002bae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bb0:	f7ff ff3e 	bl	8002a30 <__NVIC_GetPriorityGrouping>
 8002bb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	68b9      	ldr	r1, [r7, #8]
 8002bba:	6978      	ldr	r0, [r7, #20]
 8002bbc:	f7ff ff8e 	bl	8002adc <NVIC_EncodePriority>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bc6:	4611      	mov	r1, r2
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7ff ff5d 	bl	8002a88 <__NVIC_SetPriority>
}
 8002bce:	bf00      	nop
 8002bd0:	3718      	adds	r7, #24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	b082      	sub	sp, #8
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	4603      	mov	r3, r0
 8002bde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002be0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7ff ff31 	bl	8002a4c <__NVIC_EnableIRQ>
}
 8002bea:	bf00      	nop
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}

08002bf2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bf2:	b580      	push	{r7, lr}
 8002bf4:	b082      	sub	sp, #8
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f7ff ffa2 	bl	8002b44 <SysTick_Config>
 8002c00:	4603      	mov	r3, r0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
	...

08002c0c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b086      	sub	sp, #24
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c14:	2300      	movs	r3, #0
 8002c16:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002c18:	f7ff fc44 	bl	80024a4 <HAL_GetTick>
 8002c1c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d101      	bne.n	8002c28 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e099      	b.n	8002d5c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2202      	movs	r2, #2
 8002c2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f022 0201 	bic.w	r2, r2, #1
 8002c46:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c48:	e00f      	b.n	8002c6a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c4a:	f7ff fc2b 	bl	80024a4 <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	2b05      	cmp	r3, #5
 8002c56:	d908      	bls.n	8002c6a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2220      	movs	r2, #32
 8002c5c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2203      	movs	r2, #3
 8002c62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e078      	b.n	8002d5c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 0301 	and.w	r3, r3, #1
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d1e8      	bne.n	8002c4a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002c80:	697a      	ldr	r2, [r7, #20]
 8002c82:	4b38      	ldr	r3, [pc, #224]	; (8002d64 <HAL_DMA_Init+0x158>)
 8002c84:	4013      	ands	r3, r2
 8002c86:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685a      	ldr	r2, [r3, #4]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c96:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	691b      	ldr	r3, [r3, #16]
 8002c9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ca2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	699b      	ldr	r3, [r3, #24]
 8002ca8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6a1b      	ldr	r3, [r3, #32]
 8002cb4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cb6:	697a      	ldr	r2, [r7, #20]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc0:	2b04      	cmp	r3, #4
 8002cc2:	d107      	bne.n	8002cd4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	697a      	ldr	r2, [r7, #20]
 8002cda:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	f023 0307 	bic.w	r3, r3, #7
 8002cea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf0:	697a      	ldr	r2, [r7, #20]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cfa:	2b04      	cmp	r3, #4
 8002cfc:	d117      	bne.n	8002d2e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d02:	697a      	ldr	r2, [r7, #20]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d00e      	beq.n	8002d2e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f000 fa89 	bl	8003228 <DMA_CheckFifoParam>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d008      	beq.n	8002d2e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2240      	movs	r2, #64	; 0x40
 8002d20:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2201      	movs	r2, #1
 8002d26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e016      	b.n	8002d5c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	697a      	ldr	r2, [r7, #20]
 8002d34:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 fa40 	bl	80031bc <DMA_CalcBaseAndBitshift>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d44:	223f      	movs	r2, #63	; 0x3f
 8002d46:	409a      	lsls	r2, r3
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2201      	movs	r2, #1
 8002d56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002d5a:	2300      	movs	r3, #0
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3718      	adds	r7, #24
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	f010803f 	.word	0xf010803f

08002d68 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d74:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002d76:	f7ff fb95 	bl	80024a4 <HAL_GetTick>
 8002d7a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d008      	beq.n	8002d9a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2280      	movs	r2, #128	; 0x80
 8002d8c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e052      	b.n	8002e40 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f022 0216 	bic.w	r2, r2, #22
 8002da8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	695a      	ldr	r2, [r3, #20]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002db8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d103      	bne.n	8002dca <HAL_DMA_Abort+0x62>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d007      	beq.n	8002dda <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f022 0208 	bic.w	r2, r2, #8
 8002dd8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f022 0201 	bic.w	r2, r2, #1
 8002de8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dea:	e013      	b.n	8002e14 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dec:	f7ff fb5a 	bl	80024a4 <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	2b05      	cmp	r3, #5
 8002df8:	d90c      	bls.n	8002e14 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2220      	movs	r2, #32
 8002dfe:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2203      	movs	r2, #3
 8002e04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002e10:	2303      	movs	r3, #3
 8002e12:	e015      	b.n	8002e40 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d1e4      	bne.n	8002dec <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e26:	223f      	movs	r2, #63	; 0x3f
 8002e28:	409a      	lsls	r2, r3
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2201      	movs	r2, #1
 8002e32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002e3e:	2300      	movs	r3, #0
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3710      	adds	r7, #16
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d004      	beq.n	8002e66 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2280      	movs	r2, #128	; 0x80
 8002e60:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e00c      	b.n	8002e80 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2205      	movs	r2, #5
 8002e6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f022 0201 	bic.w	r2, r2, #1
 8002e7c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b086      	sub	sp, #24
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002e94:	2300      	movs	r3, #0
 8002e96:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e98:	4b92      	ldr	r3, [pc, #584]	; (80030e4 <HAL_DMA_IRQHandler+0x258>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a92      	ldr	r2, [pc, #584]	; (80030e8 <HAL_DMA_IRQHandler+0x25c>)
 8002e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea2:	0a9b      	lsrs	r3, r3, #10
 8002ea4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eaa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eb6:	2208      	movs	r2, #8
 8002eb8:	409a      	lsls	r2, r3
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d01a      	beq.n	8002ef8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0304 	and.w	r3, r3, #4
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d013      	beq.n	8002ef8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f022 0204 	bic.w	r2, r2, #4
 8002ede:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee4:	2208      	movs	r2, #8
 8002ee6:	409a      	lsls	r2, r3
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ef0:	f043 0201 	orr.w	r2, r3, #1
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002efc:	2201      	movs	r2, #1
 8002efe:	409a      	lsls	r2, r3
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	4013      	ands	r3, r2
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d012      	beq.n	8002f2e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	695b      	ldr	r3, [r3, #20]
 8002f0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d00b      	beq.n	8002f2e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	409a      	lsls	r2, r3
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f26:	f043 0202 	orr.w	r2, r3, #2
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f32:	2204      	movs	r2, #4
 8002f34:	409a      	lsls	r2, r3
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	4013      	ands	r3, r2
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d012      	beq.n	8002f64 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0302 	and.w	r3, r3, #2
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d00b      	beq.n	8002f64 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f50:	2204      	movs	r2, #4
 8002f52:	409a      	lsls	r2, r3
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f5c:	f043 0204 	orr.w	r2, r3, #4
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f68:	2210      	movs	r2, #16
 8002f6a:	409a      	lsls	r2, r3
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	4013      	ands	r3, r2
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d043      	beq.n	8002ffc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0308 	and.w	r3, r3, #8
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d03c      	beq.n	8002ffc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f86:	2210      	movs	r2, #16
 8002f88:	409a      	lsls	r2, r3
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d018      	beq.n	8002fce <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d108      	bne.n	8002fbc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d024      	beq.n	8002ffc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	4798      	blx	r3
 8002fba:	e01f      	b.n	8002ffc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d01b      	beq.n	8002ffc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	4798      	blx	r3
 8002fcc:	e016      	b.n	8002ffc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d107      	bne.n	8002fec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f022 0208 	bic.w	r2, r2, #8
 8002fea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d003      	beq.n	8002ffc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003000:	2220      	movs	r2, #32
 8003002:	409a      	lsls	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	4013      	ands	r3, r2
 8003008:	2b00      	cmp	r3, #0
 800300a:	f000 808e 	beq.w	800312a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0310 	and.w	r3, r3, #16
 8003018:	2b00      	cmp	r3, #0
 800301a:	f000 8086 	beq.w	800312a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003022:	2220      	movs	r2, #32
 8003024:	409a      	lsls	r2, r3
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003030:	b2db      	uxtb	r3, r3
 8003032:	2b05      	cmp	r3, #5
 8003034:	d136      	bne.n	80030a4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f022 0216 	bic.w	r2, r2, #22
 8003044:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	695a      	ldr	r2, [r3, #20]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003054:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305a:	2b00      	cmp	r3, #0
 800305c:	d103      	bne.n	8003066 <HAL_DMA_IRQHandler+0x1da>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003062:	2b00      	cmp	r3, #0
 8003064:	d007      	beq.n	8003076 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f022 0208 	bic.w	r2, r2, #8
 8003074:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800307a:	223f      	movs	r2, #63	; 0x3f
 800307c:	409a      	lsls	r2, r3
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2201      	movs	r2, #1
 8003086:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003096:	2b00      	cmp	r3, #0
 8003098:	d07d      	beq.n	8003196 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	4798      	blx	r3
        }
        return;
 80030a2:	e078      	b.n	8003196 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d01c      	beq.n	80030ec <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d108      	bne.n	80030d2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d030      	beq.n	800312a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	4798      	blx	r3
 80030d0:	e02b      	b.n	800312a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d027      	beq.n	800312a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	4798      	blx	r3
 80030e2:	e022      	b.n	800312a <HAL_DMA_IRQHandler+0x29e>
 80030e4:	20000000 	.word	0x20000000
 80030e8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d10f      	bne.n	800311a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f022 0210 	bic.w	r2, r2, #16
 8003108:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2201      	movs	r2, #1
 800310e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2200      	movs	r2, #0
 8003116:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800311e:	2b00      	cmp	r3, #0
 8003120:	d003      	beq.n	800312a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800312e:	2b00      	cmp	r3, #0
 8003130:	d032      	beq.n	8003198 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	2b00      	cmp	r3, #0
 800313c:	d022      	beq.n	8003184 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2205      	movs	r2, #5
 8003142:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f022 0201 	bic.w	r2, r2, #1
 8003154:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	3301      	adds	r3, #1
 800315a:	60bb      	str	r3, [r7, #8]
 800315c:	697a      	ldr	r2, [r7, #20]
 800315e:	429a      	cmp	r2, r3
 8003160:	d307      	bcc.n	8003172 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0301 	and.w	r3, r3, #1
 800316c:	2b00      	cmp	r3, #0
 800316e:	d1f2      	bne.n	8003156 <HAL_DMA_IRQHandler+0x2ca>
 8003170:	e000      	b.n	8003174 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003172:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003188:	2b00      	cmp	r3, #0
 800318a:	d005      	beq.n	8003198 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	4798      	blx	r3
 8003194:	e000      	b.n	8003198 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003196:	bf00      	nop
    }
  }
}
 8003198:	3718      	adds	r7, #24
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop

080031a0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031ae:	b2db      	uxtb	r3, r3
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	370c      	adds	r7, #12
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80031bc:	b480      	push	{r7}
 80031be:	b085      	sub	sp, #20
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	3b10      	subs	r3, #16
 80031cc:	4a14      	ldr	r2, [pc, #80]	; (8003220 <DMA_CalcBaseAndBitshift+0x64>)
 80031ce:	fba2 2303 	umull	r2, r3, r2, r3
 80031d2:	091b      	lsrs	r3, r3, #4
 80031d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80031d6:	4a13      	ldr	r2, [pc, #76]	; (8003224 <DMA_CalcBaseAndBitshift+0x68>)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	4413      	add	r3, r2
 80031dc:	781b      	ldrb	r3, [r3, #0]
 80031de:	461a      	mov	r2, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2b03      	cmp	r3, #3
 80031e8:	d909      	bls.n	80031fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80031f2:	f023 0303 	bic.w	r3, r3, #3
 80031f6:	1d1a      	adds	r2, r3, #4
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	659a      	str	r2, [r3, #88]	; 0x58
 80031fc:	e007      	b.n	800320e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003206:	f023 0303 	bic.w	r3, r3, #3
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003212:	4618      	mov	r0, r3
 8003214:	3714      	adds	r7, #20
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr
 800321e:	bf00      	nop
 8003220:	aaaaaaab 	.word	0xaaaaaaab
 8003224:	0800f9b0 	.word	0x0800f9b0

08003228 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003228:	b480      	push	{r7}
 800322a:	b085      	sub	sp, #20
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003230:	2300      	movs	r3, #0
 8003232:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003238:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d11f      	bne.n	8003282 <DMA_CheckFifoParam+0x5a>
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	2b03      	cmp	r3, #3
 8003246:	d856      	bhi.n	80032f6 <DMA_CheckFifoParam+0xce>
 8003248:	a201      	add	r2, pc, #4	; (adr r2, 8003250 <DMA_CheckFifoParam+0x28>)
 800324a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800324e:	bf00      	nop
 8003250:	08003261 	.word	0x08003261
 8003254:	08003273 	.word	0x08003273
 8003258:	08003261 	.word	0x08003261
 800325c:	080032f7 	.word	0x080032f7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003264:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003268:	2b00      	cmp	r3, #0
 800326a:	d046      	beq.n	80032fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003270:	e043      	b.n	80032fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003276:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800327a:	d140      	bne.n	80032fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003280:	e03d      	b.n	80032fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800328a:	d121      	bne.n	80032d0 <DMA_CheckFifoParam+0xa8>
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	2b03      	cmp	r3, #3
 8003290:	d837      	bhi.n	8003302 <DMA_CheckFifoParam+0xda>
 8003292:	a201      	add	r2, pc, #4	; (adr r2, 8003298 <DMA_CheckFifoParam+0x70>)
 8003294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003298:	080032a9 	.word	0x080032a9
 800329c:	080032af 	.word	0x080032af
 80032a0:	080032a9 	.word	0x080032a9
 80032a4:	080032c1 	.word	0x080032c1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	73fb      	strb	r3, [r7, #15]
      break;
 80032ac:	e030      	b.n	8003310 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d025      	beq.n	8003306 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032be:	e022      	b.n	8003306 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80032c8:	d11f      	bne.n	800330a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80032ce:	e01c      	b.n	800330a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	d903      	bls.n	80032de <DMA_CheckFifoParam+0xb6>
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	2b03      	cmp	r3, #3
 80032da:	d003      	beq.n	80032e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80032dc:	e018      	b.n	8003310 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	73fb      	strb	r3, [r7, #15]
      break;
 80032e2:	e015      	b.n	8003310 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d00e      	beq.n	800330e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	73fb      	strb	r3, [r7, #15]
      break;
 80032f4:	e00b      	b.n	800330e <DMA_CheckFifoParam+0xe6>
      break;
 80032f6:	bf00      	nop
 80032f8:	e00a      	b.n	8003310 <DMA_CheckFifoParam+0xe8>
      break;
 80032fa:	bf00      	nop
 80032fc:	e008      	b.n	8003310 <DMA_CheckFifoParam+0xe8>
      break;
 80032fe:	bf00      	nop
 8003300:	e006      	b.n	8003310 <DMA_CheckFifoParam+0xe8>
      break;
 8003302:	bf00      	nop
 8003304:	e004      	b.n	8003310 <DMA_CheckFifoParam+0xe8>
      break;
 8003306:	bf00      	nop
 8003308:	e002      	b.n	8003310 <DMA_CheckFifoParam+0xe8>
      break;   
 800330a:	bf00      	nop
 800330c:	e000      	b.n	8003310 <DMA_CheckFifoParam+0xe8>
      break;
 800330e:	bf00      	nop
    }
  } 
  
  return status; 
 8003310:	7bfb      	ldrb	r3, [r7, #15]
}
 8003312:	4618      	mov	r0, r3
 8003314:	3714      	adds	r7, #20
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop

08003320 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003320:	b480      	push	{r7}
 8003322:	b089      	sub	sp, #36	; 0x24
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800332a:	2300      	movs	r3, #0
 800332c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800332e:	2300      	movs	r3, #0
 8003330:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003332:	2300      	movs	r3, #0
 8003334:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003336:	2300      	movs	r3, #0
 8003338:	61fb      	str	r3, [r7, #28]
 800333a:	e159      	b.n	80035f0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800333c:	2201      	movs	r2, #1
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	697a      	ldr	r2, [r7, #20]
 800334c:	4013      	ands	r3, r2
 800334e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003350:	693a      	ldr	r2, [r7, #16]
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	429a      	cmp	r2, r3
 8003356:	f040 8148 	bne.w	80035ea <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	f003 0303 	and.w	r3, r3, #3
 8003362:	2b01      	cmp	r3, #1
 8003364:	d005      	beq.n	8003372 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800336e:	2b02      	cmp	r3, #2
 8003370:	d130      	bne.n	80033d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	005b      	lsls	r3, r3, #1
 800337c:	2203      	movs	r2, #3
 800337e:	fa02 f303 	lsl.w	r3, r2, r3
 8003382:	43db      	mvns	r3, r3
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	4013      	ands	r3, r2
 8003388:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	68da      	ldr	r2, [r3, #12]
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	005b      	lsls	r3, r3, #1
 8003392:	fa02 f303 	lsl.w	r3, r2, r3
 8003396:	69ba      	ldr	r2, [r7, #24]
 8003398:	4313      	orrs	r3, r2
 800339a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	69ba      	ldr	r2, [r7, #24]
 80033a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033a8:	2201      	movs	r2, #1
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	43db      	mvns	r3, r3
 80033b2:	69ba      	ldr	r2, [r7, #24]
 80033b4:	4013      	ands	r3, r2
 80033b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	091b      	lsrs	r3, r3, #4
 80033be:	f003 0201 	and.w	r2, r3, #1
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	fa02 f303 	lsl.w	r3, r2, r3
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	69ba      	ldr	r2, [r7, #24]
 80033d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f003 0303 	and.w	r3, r3, #3
 80033dc:	2b03      	cmp	r3, #3
 80033de:	d017      	beq.n	8003410 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	2203      	movs	r2, #3
 80033ec:	fa02 f303 	lsl.w	r3, r2, r3
 80033f0:	43db      	mvns	r3, r3
 80033f2:	69ba      	ldr	r2, [r7, #24]
 80033f4:	4013      	ands	r3, r2
 80033f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	689a      	ldr	r2, [r3, #8]
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	005b      	lsls	r3, r3, #1
 8003400:	fa02 f303 	lsl.w	r3, r2, r3
 8003404:	69ba      	ldr	r2, [r7, #24]
 8003406:	4313      	orrs	r3, r2
 8003408:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	69ba      	ldr	r2, [r7, #24]
 800340e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f003 0303 	and.w	r3, r3, #3
 8003418:	2b02      	cmp	r3, #2
 800341a:	d123      	bne.n	8003464 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	08da      	lsrs	r2, r3, #3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	3208      	adds	r2, #8
 8003424:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003428:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800342a:	69fb      	ldr	r3, [r7, #28]
 800342c:	f003 0307 	and.w	r3, r3, #7
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	220f      	movs	r2, #15
 8003434:	fa02 f303 	lsl.w	r3, r2, r3
 8003438:	43db      	mvns	r3, r3
 800343a:	69ba      	ldr	r2, [r7, #24]
 800343c:	4013      	ands	r3, r2
 800343e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	691a      	ldr	r2, [r3, #16]
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	f003 0307 	and.w	r3, r3, #7
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	fa02 f303 	lsl.w	r3, r2, r3
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	4313      	orrs	r3, r2
 8003454:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	08da      	lsrs	r2, r3, #3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	3208      	adds	r2, #8
 800345e:	69b9      	ldr	r1, [r7, #24]
 8003460:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	2203      	movs	r2, #3
 8003470:	fa02 f303 	lsl.w	r3, r2, r3
 8003474:	43db      	mvns	r3, r3
 8003476:	69ba      	ldr	r2, [r7, #24]
 8003478:	4013      	ands	r3, r2
 800347a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f003 0203 	and.w	r2, r3, #3
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	005b      	lsls	r3, r3, #1
 8003488:	fa02 f303 	lsl.w	r3, r2, r3
 800348c:	69ba      	ldr	r2, [r7, #24]
 800348e:	4313      	orrs	r3, r2
 8003490:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	f000 80a2 	beq.w	80035ea <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034a6:	2300      	movs	r3, #0
 80034a8:	60fb      	str	r3, [r7, #12]
 80034aa:	4b57      	ldr	r3, [pc, #348]	; (8003608 <HAL_GPIO_Init+0x2e8>)
 80034ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ae:	4a56      	ldr	r2, [pc, #344]	; (8003608 <HAL_GPIO_Init+0x2e8>)
 80034b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80034b4:	6453      	str	r3, [r2, #68]	; 0x44
 80034b6:	4b54      	ldr	r3, [pc, #336]	; (8003608 <HAL_GPIO_Init+0x2e8>)
 80034b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034be:	60fb      	str	r3, [r7, #12]
 80034c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034c2:	4a52      	ldr	r2, [pc, #328]	; (800360c <HAL_GPIO_Init+0x2ec>)
 80034c4:	69fb      	ldr	r3, [r7, #28]
 80034c6:	089b      	lsrs	r3, r3, #2
 80034c8:	3302      	adds	r3, #2
 80034ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	f003 0303 	and.w	r3, r3, #3
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	220f      	movs	r2, #15
 80034da:	fa02 f303 	lsl.w	r3, r2, r3
 80034de:	43db      	mvns	r3, r3
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	4013      	ands	r3, r2
 80034e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4a49      	ldr	r2, [pc, #292]	; (8003610 <HAL_GPIO_Init+0x2f0>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d019      	beq.n	8003522 <HAL_GPIO_Init+0x202>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4a48      	ldr	r2, [pc, #288]	; (8003614 <HAL_GPIO_Init+0x2f4>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d013      	beq.n	800351e <HAL_GPIO_Init+0x1fe>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a47      	ldr	r2, [pc, #284]	; (8003618 <HAL_GPIO_Init+0x2f8>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d00d      	beq.n	800351a <HAL_GPIO_Init+0x1fa>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4a46      	ldr	r2, [pc, #280]	; (800361c <HAL_GPIO_Init+0x2fc>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d007      	beq.n	8003516 <HAL_GPIO_Init+0x1f6>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4a45      	ldr	r2, [pc, #276]	; (8003620 <HAL_GPIO_Init+0x300>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d101      	bne.n	8003512 <HAL_GPIO_Init+0x1f2>
 800350e:	2304      	movs	r3, #4
 8003510:	e008      	b.n	8003524 <HAL_GPIO_Init+0x204>
 8003512:	2307      	movs	r3, #7
 8003514:	e006      	b.n	8003524 <HAL_GPIO_Init+0x204>
 8003516:	2303      	movs	r3, #3
 8003518:	e004      	b.n	8003524 <HAL_GPIO_Init+0x204>
 800351a:	2302      	movs	r3, #2
 800351c:	e002      	b.n	8003524 <HAL_GPIO_Init+0x204>
 800351e:	2301      	movs	r3, #1
 8003520:	e000      	b.n	8003524 <HAL_GPIO_Init+0x204>
 8003522:	2300      	movs	r3, #0
 8003524:	69fa      	ldr	r2, [r7, #28]
 8003526:	f002 0203 	and.w	r2, r2, #3
 800352a:	0092      	lsls	r2, r2, #2
 800352c:	4093      	lsls	r3, r2
 800352e:	69ba      	ldr	r2, [r7, #24]
 8003530:	4313      	orrs	r3, r2
 8003532:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003534:	4935      	ldr	r1, [pc, #212]	; (800360c <HAL_GPIO_Init+0x2ec>)
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	089b      	lsrs	r3, r3, #2
 800353a:	3302      	adds	r3, #2
 800353c:	69ba      	ldr	r2, [r7, #24]
 800353e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003542:	4b38      	ldr	r3, [pc, #224]	; (8003624 <HAL_GPIO_Init+0x304>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	43db      	mvns	r3, r3
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	4013      	ands	r3, r2
 8003550:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d003      	beq.n	8003566 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	4313      	orrs	r3, r2
 8003564:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003566:	4a2f      	ldr	r2, [pc, #188]	; (8003624 <HAL_GPIO_Init+0x304>)
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800356c:	4b2d      	ldr	r3, [pc, #180]	; (8003624 <HAL_GPIO_Init+0x304>)
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	43db      	mvns	r3, r3
 8003576:	69ba      	ldr	r2, [r7, #24]
 8003578:	4013      	ands	r3, r2
 800357a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d003      	beq.n	8003590 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	4313      	orrs	r3, r2
 800358e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003590:	4a24      	ldr	r2, [pc, #144]	; (8003624 <HAL_GPIO_Init+0x304>)
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003596:	4b23      	ldr	r3, [pc, #140]	; (8003624 <HAL_GPIO_Init+0x304>)
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	43db      	mvns	r3, r3
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	4013      	ands	r3, r2
 80035a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d003      	beq.n	80035ba <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80035b2:	69ba      	ldr	r2, [r7, #24]
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035ba:	4a1a      	ldr	r2, [pc, #104]	; (8003624 <HAL_GPIO_Init+0x304>)
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035c0:	4b18      	ldr	r3, [pc, #96]	; (8003624 <HAL_GPIO_Init+0x304>)
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	43db      	mvns	r3, r3
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	4013      	ands	r3, r2
 80035ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d003      	beq.n	80035e4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80035dc:	69ba      	ldr	r2, [r7, #24]
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035e4:	4a0f      	ldr	r2, [pc, #60]	; (8003624 <HAL_GPIO_Init+0x304>)
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	3301      	adds	r3, #1
 80035ee:	61fb      	str	r3, [r7, #28]
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	2b0f      	cmp	r3, #15
 80035f4:	f67f aea2 	bls.w	800333c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80035f8:	bf00      	nop
 80035fa:	bf00      	nop
 80035fc:	3724      	adds	r7, #36	; 0x24
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	40023800 	.word	0x40023800
 800360c:	40013800 	.word	0x40013800
 8003610:	40020000 	.word	0x40020000
 8003614:	40020400 	.word	0x40020400
 8003618:	40020800 	.word	0x40020800
 800361c:	40020c00 	.word	0x40020c00
 8003620:	40021000 	.word	0x40021000
 8003624:	40013c00 	.word	0x40013c00

08003628 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003628:	b480      	push	{r7}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	460b      	mov	r3, r1
 8003632:	807b      	strh	r3, [r7, #2]
 8003634:	4613      	mov	r3, r2
 8003636:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003638:	787b      	ldrb	r3, [r7, #1]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d003      	beq.n	8003646 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800363e:	887a      	ldrh	r2, [r7, #2]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003644:	e003      	b.n	800364e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003646:	887b      	ldrh	r3, [r7, #2]
 8003648:	041a      	lsls	r2, r3, #16
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	619a      	str	r2, [r3, #24]
}
 800364e:	bf00      	nop
 8003650:	370c      	adds	r7, #12
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr
	...

0800365c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b082      	sub	sp, #8
 8003660:	af00      	add	r7, sp, #0
 8003662:	4603      	mov	r3, r0
 8003664:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003666:	4b08      	ldr	r3, [pc, #32]	; (8003688 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003668:	695a      	ldr	r2, [r3, #20]
 800366a:	88fb      	ldrh	r3, [r7, #6]
 800366c:	4013      	ands	r3, r2
 800366e:	2b00      	cmp	r3, #0
 8003670:	d006      	beq.n	8003680 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003672:	4a05      	ldr	r2, [pc, #20]	; (8003688 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003674:	88fb      	ldrh	r3, [r7, #6]
 8003676:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003678:	88fb      	ldrh	r3, [r7, #6]
 800367a:	4618      	mov	r0, r3
 800367c:	f000 f806 	bl	800368c <HAL_GPIO_EXTI_Callback>
  }
}
 8003680:	bf00      	nop
 8003682:	3708      	adds	r7, #8
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	40013c00 	.word	0x40013c00

0800368c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	4603      	mov	r3, r0
 8003694:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003696:	bf00      	nop
 8003698:	370c      	adds	r7, #12
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
	...

080036a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e12b      	b.n	800390e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d106      	bne.n	80036d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f7fe fb3a 	bl	8001d44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2224      	movs	r2, #36	; 0x24
 80036d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f022 0201 	bic.w	r2, r2, #1
 80036e6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80036f6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003706:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003708:	f004 fa00 	bl	8007b0c <HAL_RCC_GetPCLK1Freq>
 800370c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	4a81      	ldr	r2, [pc, #516]	; (8003918 <HAL_I2C_Init+0x274>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d807      	bhi.n	8003728 <HAL_I2C_Init+0x84>
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	4a80      	ldr	r2, [pc, #512]	; (800391c <HAL_I2C_Init+0x278>)
 800371c:	4293      	cmp	r3, r2
 800371e:	bf94      	ite	ls
 8003720:	2301      	movls	r3, #1
 8003722:	2300      	movhi	r3, #0
 8003724:	b2db      	uxtb	r3, r3
 8003726:	e006      	b.n	8003736 <HAL_I2C_Init+0x92>
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	4a7d      	ldr	r2, [pc, #500]	; (8003920 <HAL_I2C_Init+0x27c>)
 800372c:	4293      	cmp	r3, r2
 800372e:	bf94      	ite	ls
 8003730:	2301      	movls	r3, #1
 8003732:	2300      	movhi	r3, #0
 8003734:	b2db      	uxtb	r3, r3
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e0e7      	b.n	800390e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	4a78      	ldr	r2, [pc, #480]	; (8003924 <HAL_I2C_Init+0x280>)
 8003742:	fba2 2303 	umull	r2, r3, r2, r3
 8003746:	0c9b      	lsrs	r3, r3, #18
 8003748:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	68ba      	ldr	r2, [r7, #8]
 800375a:	430a      	orrs	r2, r1
 800375c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	6a1b      	ldr	r3, [r3, #32]
 8003764:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	4a6a      	ldr	r2, [pc, #424]	; (8003918 <HAL_I2C_Init+0x274>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d802      	bhi.n	8003778 <HAL_I2C_Init+0xd4>
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	3301      	adds	r3, #1
 8003776:	e009      	b.n	800378c <HAL_I2C_Init+0xe8>
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800377e:	fb02 f303 	mul.w	r3, r2, r3
 8003782:	4a69      	ldr	r2, [pc, #420]	; (8003928 <HAL_I2C_Init+0x284>)
 8003784:	fba2 2303 	umull	r2, r3, r2, r3
 8003788:	099b      	lsrs	r3, r3, #6
 800378a:	3301      	adds	r3, #1
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	6812      	ldr	r2, [r2, #0]
 8003790:	430b      	orrs	r3, r1
 8003792:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	69db      	ldr	r3, [r3, #28]
 800379a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800379e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	495c      	ldr	r1, [pc, #368]	; (8003918 <HAL_I2C_Init+0x274>)
 80037a8:	428b      	cmp	r3, r1
 80037aa:	d819      	bhi.n	80037e0 <HAL_I2C_Init+0x13c>
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	1e59      	subs	r1, r3, #1
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	005b      	lsls	r3, r3, #1
 80037b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80037ba:	1c59      	adds	r1, r3, #1
 80037bc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80037c0:	400b      	ands	r3, r1
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d00a      	beq.n	80037dc <HAL_I2C_Init+0x138>
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	1e59      	subs	r1, r3, #1
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	005b      	lsls	r3, r3, #1
 80037d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80037d4:	3301      	adds	r3, #1
 80037d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037da:	e051      	b.n	8003880 <HAL_I2C_Init+0x1dc>
 80037dc:	2304      	movs	r3, #4
 80037de:	e04f      	b.n	8003880 <HAL_I2C_Init+0x1dc>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d111      	bne.n	800380c <HAL_I2C_Init+0x168>
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	1e58      	subs	r0, r3, #1
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6859      	ldr	r1, [r3, #4]
 80037f0:	460b      	mov	r3, r1
 80037f2:	005b      	lsls	r3, r3, #1
 80037f4:	440b      	add	r3, r1
 80037f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80037fa:	3301      	adds	r3, #1
 80037fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003800:	2b00      	cmp	r3, #0
 8003802:	bf0c      	ite	eq
 8003804:	2301      	moveq	r3, #1
 8003806:	2300      	movne	r3, #0
 8003808:	b2db      	uxtb	r3, r3
 800380a:	e012      	b.n	8003832 <HAL_I2C_Init+0x18e>
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	1e58      	subs	r0, r3, #1
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6859      	ldr	r1, [r3, #4]
 8003814:	460b      	mov	r3, r1
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	440b      	add	r3, r1
 800381a:	0099      	lsls	r1, r3, #2
 800381c:	440b      	add	r3, r1
 800381e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003822:	3301      	adds	r3, #1
 8003824:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003828:	2b00      	cmp	r3, #0
 800382a:	bf0c      	ite	eq
 800382c:	2301      	moveq	r3, #1
 800382e:	2300      	movne	r3, #0
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b00      	cmp	r3, #0
 8003834:	d001      	beq.n	800383a <HAL_I2C_Init+0x196>
 8003836:	2301      	movs	r3, #1
 8003838:	e022      	b.n	8003880 <HAL_I2C_Init+0x1dc>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d10e      	bne.n	8003860 <HAL_I2C_Init+0x1bc>
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	1e58      	subs	r0, r3, #1
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6859      	ldr	r1, [r3, #4]
 800384a:	460b      	mov	r3, r1
 800384c:	005b      	lsls	r3, r3, #1
 800384e:	440b      	add	r3, r1
 8003850:	fbb0 f3f3 	udiv	r3, r0, r3
 8003854:	3301      	adds	r3, #1
 8003856:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800385a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800385e:	e00f      	b.n	8003880 <HAL_I2C_Init+0x1dc>
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	1e58      	subs	r0, r3, #1
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6859      	ldr	r1, [r3, #4]
 8003868:	460b      	mov	r3, r1
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	440b      	add	r3, r1
 800386e:	0099      	lsls	r1, r3, #2
 8003870:	440b      	add	r3, r1
 8003872:	fbb0 f3f3 	udiv	r3, r0, r3
 8003876:	3301      	adds	r3, #1
 8003878:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800387c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003880:	6879      	ldr	r1, [r7, #4]
 8003882:	6809      	ldr	r1, [r1, #0]
 8003884:	4313      	orrs	r3, r2
 8003886:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	69da      	ldr	r2, [r3, #28]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a1b      	ldr	r3, [r3, #32]
 800389a:	431a      	orrs	r2, r3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	430a      	orrs	r2, r1
 80038a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80038ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	6911      	ldr	r1, [r2, #16]
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	68d2      	ldr	r2, [r2, #12]
 80038ba:	4311      	orrs	r1, r2
 80038bc:	687a      	ldr	r2, [r7, #4]
 80038be:	6812      	ldr	r2, [r2, #0]
 80038c0:	430b      	orrs	r3, r1
 80038c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	695a      	ldr	r2, [r3, #20]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	699b      	ldr	r3, [r3, #24]
 80038d6:	431a      	orrs	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	430a      	orrs	r2, r1
 80038de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f042 0201 	orr.w	r2, r2, #1
 80038ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2220      	movs	r2, #32
 80038fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800390c:	2300      	movs	r3, #0
}
 800390e:	4618      	mov	r0, r3
 8003910:	3710      	adds	r7, #16
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	000186a0 	.word	0x000186a0
 800391c:	001e847f 	.word	0x001e847f
 8003920:	003d08ff 	.word	0x003d08ff
 8003924:	431bde83 	.word	0x431bde83
 8003928:	10624dd3 	.word	0x10624dd3

0800392c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b088      	sub	sp, #32
 8003930:	af02      	add	r7, sp, #8
 8003932:	60f8      	str	r0, [r7, #12]
 8003934:	4608      	mov	r0, r1
 8003936:	4611      	mov	r1, r2
 8003938:	461a      	mov	r2, r3
 800393a:	4603      	mov	r3, r0
 800393c:	817b      	strh	r3, [r7, #10]
 800393e:	460b      	mov	r3, r1
 8003940:	813b      	strh	r3, [r7, #8]
 8003942:	4613      	mov	r3, r2
 8003944:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003946:	f7fe fdad 	bl	80024a4 <HAL_GetTick>
 800394a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b20      	cmp	r3, #32
 8003956:	f040 80d9 	bne.w	8003b0c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	9300      	str	r3, [sp, #0]
 800395e:	2319      	movs	r3, #25
 8003960:	2201      	movs	r2, #1
 8003962:	496d      	ldr	r1, [pc, #436]	; (8003b18 <HAL_I2C_Mem_Write+0x1ec>)
 8003964:	68f8      	ldr	r0, [r7, #12]
 8003966:	f002 f903 	bl	8005b70 <I2C_WaitOnFlagUntilTimeout>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d001      	beq.n	8003974 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003970:	2302      	movs	r3, #2
 8003972:	e0cc      	b.n	8003b0e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800397a:	2b01      	cmp	r3, #1
 800397c:	d101      	bne.n	8003982 <HAL_I2C_Mem_Write+0x56>
 800397e:	2302      	movs	r3, #2
 8003980:	e0c5      	b.n	8003b0e <HAL_I2C_Mem_Write+0x1e2>
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2201      	movs	r2, #1
 8003986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0301 	and.w	r3, r3, #1
 8003994:	2b01      	cmp	r3, #1
 8003996:	d007      	beq.n	80039a8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f042 0201 	orr.w	r2, r2, #1
 80039a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2221      	movs	r2, #33	; 0x21
 80039bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2240      	movs	r2, #64	; 0x40
 80039c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2200      	movs	r2, #0
 80039cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6a3a      	ldr	r2, [r7, #32]
 80039d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80039d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039de:	b29a      	uxth	r2, r3
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	4a4d      	ldr	r2, [pc, #308]	; (8003b1c <HAL_I2C_Mem_Write+0x1f0>)
 80039e8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80039ea:	88f8      	ldrh	r0, [r7, #6]
 80039ec:	893a      	ldrh	r2, [r7, #8]
 80039ee:	8979      	ldrh	r1, [r7, #10]
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	9301      	str	r3, [sp, #4]
 80039f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039f6:	9300      	str	r3, [sp, #0]
 80039f8:	4603      	mov	r3, r0
 80039fa:	68f8      	ldr	r0, [r7, #12]
 80039fc:	f001 fe92 	bl	8005724 <I2C_RequestMemoryWrite>
 8003a00:	4603      	mov	r3, r0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d052      	beq.n	8003aac <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e081      	b.n	8003b0e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a0a:	697a      	ldr	r2, [r7, #20]
 8003a0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a0e:	68f8      	ldr	r0, [r7, #12]
 8003a10:	f002 f984 	bl	8005d1c <I2C_WaitOnTXEFlagUntilTimeout>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00d      	beq.n	8003a36 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1e:	2b04      	cmp	r3, #4
 8003a20:	d107      	bne.n	8003a32 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a30:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e06b      	b.n	8003b0e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a3a:	781a      	ldrb	r2, [r3, #0]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a46:	1c5a      	adds	r2, r3, #1
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a50:	3b01      	subs	r3, #1
 8003a52:	b29a      	uxth	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	3b01      	subs	r3, #1
 8003a60:	b29a      	uxth	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	f003 0304 	and.w	r3, r3, #4
 8003a70:	2b04      	cmp	r3, #4
 8003a72:	d11b      	bne.n	8003aac <HAL_I2C_Mem_Write+0x180>
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d017      	beq.n	8003aac <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a80:	781a      	ldrb	r2, [r3, #0]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8c:	1c5a      	adds	r2, r3, #1
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a96:	3b01      	subs	r3, #1
 8003a98:	b29a      	uxth	r2, r3
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	3b01      	subs	r3, #1
 8003aa6:	b29a      	uxth	r2, r3
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1aa      	bne.n	8003a0a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ab4:	697a      	ldr	r2, [r7, #20]
 8003ab6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ab8:	68f8      	ldr	r0, [r7, #12]
 8003aba:	f002 f970 	bl	8005d9e <I2C_WaitOnBTFFlagUntilTimeout>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d00d      	beq.n	8003ae0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac8:	2b04      	cmp	r3, #4
 8003aca:	d107      	bne.n	8003adc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ada:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e016      	b.n	8003b0e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003aee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2220      	movs	r2, #32
 8003af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	e000      	b.n	8003b0e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003b0c:	2302      	movs	r3, #2
  }
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3718      	adds	r7, #24
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	00100002 	.word	0x00100002
 8003b1c:	ffff0000 	.word	0xffff0000

08003b20 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b08c      	sub	sp, #48	; 0x30
 8003b24:	af02      	add	r7, sp, #8
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	4608      	mov	r0, r1
 8003b2a:	4611      	mov	r1, r2
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	4603      	mov	r3, r0
 8003b30:	817b      	strh	r3, [r7, #10]
 8003b32:	460b      	mov	r3, r1
 8003b34:	813b      	strh	r3, [r7, #8]
 8003b36:	4613      	mov	r3, r2
 8003b38:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003b3a:	f7fe fcb3 	bl	80024a4 <HAL_GetTick>
 8003b3e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2b20      	cmp	r3, #32
 8003b4a:	f040 8208 	bne.w	8003f5e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b50:	9300      	str	r3, [sp, #0]
 8003b52:	2319      	movs	r3, #25
 8003b54:	2201      	movs	r2, #1
 8003b56:	497b      	ldr	r1, [pc, #492]	; (8003d44 <HAL_I2C_Mem_Read+0x224>)
 8003b58:	68f8      	ldr	r0, [r7, #12]
 8003b5a:	f002 f809 	bl	8005b70 <I2C_WaitOnFlagUntilTimeout>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d001      	beq.n	8003b68 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003b64:	2302      	movs	r3, #2
 8003b66:	e1fb      	b.n	8003f60 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d101      	bne.n	8003b76 <HAL_I2C_Mem_Read+0x56>
 8003b72:	2302      	movs	r3, #2
 8003b74:	e1f4      	b.n	8003f60 <HAL_I2C_Mem_Read+0x440>
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2201      	movs	r2, #1
 8003b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 0301 	and.w	r3, r3, #1
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d007      	beq.n	8003b9c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f042 0201 	orr.w	r2, r2, #1
 8003b9a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003baa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2222      	movs	r2, #34	; 0x22
 8003bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2240      	movs	r2, #64	; 0x40
 8003bb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003bc6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003bcc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bd2:	b29a      	uxth	r2, r3
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	4a5b      	ldr	r2, [pc, #364]	; (8003d48 <HAL_I2C_Mem_Read+0x228>)
 8003bdc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003bde:	88f8      	ldrh	r0, [r7, #6]
 8003be0:	893a      	ldrh	r2, [r7, #8]
 8003be2:	8979      	ldrh	r1, [r7, #10]
 8003be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be6:	9301      	str	r3, [sp, #4]
 8003be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bea:	9300      	str	r3, [sp, #0]
 8003bec:	4603      	mov	r3, r0
 8003bee:	68f8      	ldr	r0, [r7, #12]
 8003bf0:	f001 fe2e 	bl	8005850 <I2C_RequestMemoryRead>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d001      	beq.n	8003bfe <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e1b0      	b.n	8003f60 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d113      	bne.n	8003c2e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c06:	2300      	movs	r3, #0
 8003c08:	623b      	str	r3, [r7, #32]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	695b      	ldr	r3, [r3, #20]
 8003c10:	623b      	str	r3, [r7, #32]
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	699b      	ldr	r3, [r3, #24]
 8003c18:	623b      	str	r3, [r7, #32]
 8003c1a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c2a:	601a      	str	r2, [r3, #0]
 8003c2c:	e184      	b.n	8003f38 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d11b      	bne.n	8003c6e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c44:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c46:	2300      	movs	r3, #0
 8003c48:	61fb      	str	r3, [r7, #28]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	695b      	ldr	r3, [r3, #20]
 8003c50:	61fb      	str	r3, [r7, #28]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	699b      	ldr	r3, [r3, #24]
 8003c58:	61fb      	str	r3, [r7, #28]
 8003c5a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c6a:	601a      	str	r2, [r3, #0]
 8003c6c:	e164      	b.n	8003f38 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d11b      	bne.n	8003cae <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c84:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c94:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c96:	2300      	movs	r3, #0
 8003c98:	61bb      	str	r3, [r7, #24]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	695b      	ldr	r3, [r3, #20]
 8003ca0:	61bb      	str	r3, [r7, #24]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	699b      	ldr	r3, [r3, #24]
 8003ca8:	61bb      	str	r3, [r7, #24]
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	e144      	b.n	8003f38 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cae:	2300      	movs	r3, #0
 8003cb0:	617b      	str	r3, [r7, #20]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	695b      	ldr	r3, [r3, #20]
 8003cb8:	617b      	str	r3, [r7, #20]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	699b      	ldr	r3, [r3, #24]
 8003cc0:	617b      	str	r3, [r7, #20]
 8003cc2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003cc4:	e138      	b.n	8003f38 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cca:	2b03      	cmp	r3, #3
 8003ccc:	f200 80f1 	bhi.w	8003eb2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d123      	bne.n	8003d20 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cda:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003cdc:	68f8      	ldr	r0, [r7, #12]
 8003cde:	f002 f8d1 	bl	8005e84 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d001      	beq.n	8003cec <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e139      	b.n	8003f60 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	691a      	ldr	r2, [r3, #16]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf6:	b2d2      	uxtb	r2, r2
 8003cf8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfe:	1c5a      	adds	r2, r3, #1
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d08:	3b01      	subs	r3, #1
 8003d0a:	b29a      	uxth	r2, r3
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d14:	b29b      	uxth	r3, r3
 8003d16:	3b01      	subs	r3, #1
 8003d18:	b29a      	uxth	r2, r3
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d1e:	e10b      	b.n	8003f38 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d24:	2b02      	cmp	r3, #2
 8003d26:	d14e      	bne.n	8003dc6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2a:	9300      	str	r3, [sp, #0]
 8003d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d2e:	2200      	movs	r2, #0
 8003d30:	4906      	ldr	r1, [pc, #24]	; (8003d4c <HAL_I2C_Mem_Read+0x22c>)
 8003d32:	68f8      	ldr	r0, [r7, #12]
 8003d34:	f001 ff1c 	bl	8005b70 <I2C_WaitOnFlagUntilTimeout>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d008      	beq.n	8003d50 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e10e      	b.n	8003f60 <HAL_I2C_Mem_Read+0x440>
 8003d42:	bf00      	nop
 8003d44:	00100002 	.word	0x00100002
 8003d48:	ffff0000 	.word	0xffff0000
 8003d4c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d5e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	691a      	ldr	r2, [r3, #16]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d6a:	b2d2      	uxtb	r2, r2
 8003d6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d72:	1c5a      	adds	r2, r3, #1
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	b29a      	uxth	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	691a      	ldr	r2, [r3, #16]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9c:	b2d2      	uxtb	r2, r2
 8003d9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da4:	1c5a      	adds	r2, r3, #1
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dae:	3b01      	subs	r3, #1
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	3b01      	subs	r3, #1
 8003dbe:	b29a      	uxth	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003dc4:	e0b8      	b.n	8003f38 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc8:	9300      	str	r3, [sp, #0]
 8003dca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dcc:	2200      	movs	r2, #0
 8003dce:	4966      	ldr	r1, [pc, #408]	; (8003f68 <HAL_I2C_Mem_Read+0x448>)
 8003dd0:	68f8      	ldr	r0, [r7, #12]
 8003dd2:	f001 fecd 	bl	8005b70 <I2C_WaitOnFlagUntilTimeout>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d001      	beq.n	8003de0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e0bf      	b.n	8003f60 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	691a      	ldr	r2, [r3, #16]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfa:	b2d2      	uxtb	r2, r2
 8003dfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e02:	1c5a      	adds	r2, r3, #1
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e0c:	3b01      	subs	r3, #1
 8003e0e:	b29a      	uxth	r2, r3
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	3b01      	subs	r3, #1
 8003e1c:	b29a      	uxth	r2, r3
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e24:	9300      	str	r3, [sp, #0]
 8003e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e28:	2200      	movs	r2, #0
 8003e2a:	494f      	ldr	r1, [pc, #316]	; (8003f68 <HAL_I2C_Mem_Read+0x448>)
 8003e2c:	68f8      	ldr	r0, [r7, #12]
 8003e2e:	f001 fe9f 	bl	8005b70 <I2C_WaitOnFlagUntilTimeout>
 8003e32:	4603      	mov	r3, r0
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d001      	beq.n	8003e3c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e091      	b.n	8003f60 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e4a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	691a      	ldr	r2, [r3, #16]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e56:	b2d2      	uxtb	r2, r2
 8003e58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5e:	1c5a      	adds	r2, r3, #1
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e68:	3b01      	subs	r3, #1
 8003e6a:	b29a      	uxth	r2, r3
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	3b01      	subs	r3, #1
 8003e78:	b29a      	uxth	r2, r3
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	691a      	ldr	r2, [r3, #16]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e88:	b2d2      	uxtb	r2, r2
 8003e8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e90:	1c5a      	adds	r2, r3, #1
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	b29a      	uxth	r2, r3
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	3b01      	subs	r3, #1
 8003eaa:	b29a      	uxth	r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003eb0:	e042      	b.n	8003f38 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003eb4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003eb6:	68f8      	ldr	r0, [r7, #12]
 8003eb8:	f001 ffe4 	bl	8005e84 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d001      	beq.n	8003ec6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e04c      	b.n	8003f60 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	691a      	ldr	r2, [r3, #16]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed0:	b2d2      	uxtb	r2, r2
 8003ed2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed8:	1c5a      	adds	r2, r3, #1
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ee2:	3b01      	subs	r3, #1
 8003ee4:	b29a      	uxth	r2, r3
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	3b01      	subs	r3, #1
 8003ef2:	b29a      	uxth	r2, r3
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	695b      	ldr	r3, [r3, #20]
 8003efe:	f003 0304 	and.w	r3, r3, #4
 8003f02:	2b04      	cmp	r3, #4
 8003f04:	d118      	bne.n	8003f38 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	691a      	ldr	r2, [r3, #16]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f10:	b2d2      	uxtb	r2, r2
 8003f12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f18:	1c5a      	adds	r2, r3, #1
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f22:	3b01      	subs	r3, #1
 8003f24:	b29a      	uxth	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	3b01      	subs	r3, #1
 8003f32:	b29a      	uxth	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	f47f aec2 	bne.w	8003cc6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2220      	movs	r2, #32
 8003f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2200      	movs	r2, #0
 8003f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	e000      	b.n	8003f60 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003f5e:	2302      	movs	r3, #2
  }
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3728      	adds	r7, #40	; 0x28
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	00010004 	.word	0x00010004

08003f6c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b088      	sub	sp, #32
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003f74:	2300      	movs	r3, #0
 8003f76:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f84:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f8c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f94:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003f96:	7bfb      	ldrb	r3, [r7, #15]
 8003f98:	2b10      	cmp	r3, #16
 8003f9a:	d003      	beq.n	8003fa4 <HAL_I2C_EV_IRQHandler+0x38>
 8003f9c:	7bfb      	ldrb	r3, [r7, #15]
 8003f9e:	2b40      	cmp	r3, #64	; 0x40
 8003fa0:	f040 80c1 	bne.w	8004126 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	699b      	ldr	r3, [r3, #24]
 8003faa:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	f003 0301 	and.w	r3, r3, #1
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d10d      	bne.n	8003fda <HAL_I2C_EV_IRQHandler+0x6e>
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003fc4:	d003      	beq.n	8003fce <HAL_I2C_EV_IRQHandler+0x62>
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003fcc:	d101      	bne.n	8003fd2 <HAL_I2C_EV_IRQHandler+0x66>
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e000      	b.n	8003fd4 <HAL_I2C_EV_IRQHandler+0x68>
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	f000 8132 	beq.w	800423e <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	f003 0301 	and.w	r3, r3, #1
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d00c      	beq.n	8003ffe <HAL_I2C_EV_IRQHandler+0x92>
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	0a5b      	lsrs	r3, r3, #9
 8003fe8:	f003 0301 	and.w	r3, r3, #1
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d006      	beq.n	8003ffe <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f001 ffcc 	bl	8005f8e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f000 fd79 	bl	8004aee <I2C_Master_SB>
 8003ffc:	e092      	b.n	8004124 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	08db      	lsrs	r3, r3, #3
 8004002:	f003 0301 	and.w	r3, r3, #1
 8004006:	2b00      	cmp	r3, #0
 8004008:	d009      	beq.n	800401e <HAL_I2C_EV_IRQHandler+0xb2>
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	0a5b      	lsrs	r3, r3, #9
 800400e:	f003 0301 	and.w	r3, r3, #1
 8004012:	2b00      	cmp	r3, #0
 8004014:	d003      	beq.n	800401e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 fdef 	bl	8004bfa <I2C_Master_ADD10>
 800401c:	e082      	b.n	8004124 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	085b      	lsrs	r3, r3, #1
 8004022:	f003 0301 	and.w	r3, r3, #1
 8004026:	2b00      	cmp	r3, #0
 8004028:	d009      	beq.n	800403e <HAL_I2C_EV_IRQHandler+0xd2>
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	0a5b      	lsrs	r3, r3, #9
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	2b00      	cmp	r3, #0
 8004034:	d003      	beq.n	800403e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 fe09 	bl	8004c4e <I2C_Master_ADDR>
 800403c:	e072      	b.n	8004124 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	089b      	lsrs	r3, r3, #2
 8004042:	f003 0301 	and.w	r3, r3, #1
 8004046:	2b00      	cmp	r3, #0
 8004048:	d03b      	beq.n	80040c2 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004054:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004058:	f000 80f3 	beq.w	8004242 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800405c:	69fb      	ldr	r3, [r7, #28]
 800405e:	09db      	lsrs	r3, r3, #7
 8004060:	f003 0301 	and.w	r3, r3, #1
 8004064:	2b00      	cmp	r3, #0
 8004066:	d00f      	beq.n	8004088 <HAL_I2C_EV_IRQHandler+0x11c>
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	0a9b      	lsrs	r3, r3, #10
 800406c:	f003 0301 	and.w	r3, r3, #1
 8004070:	2b00      	cmp	r3, #0
 8004072:	d009      	beq.n	8004088 <HAL_I2C_EV_IRQHandler+0x11c>
 8004074:	69fb      	ldr	r3, [r7, #28]
 8004076:	089b      	lsrs	r3, r3, #2
 8004078:	f003 0301 	and.w	r3, r3, #1
 800407c:	2b00      	cmp	r3, #0
 800407e:	d103      	bne.n	8004088 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f000 f9f3 	bl	800446c <I2C_MasterTransmit_TXE>
 8004086:	e04d      	b.n	8004124 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	089b      	lsrs	r3, r3, #2
 800408c:	f003 0301 	and.w	r3, r3, #1
 8004090:	2b00      	cmp	r3, #0
 8004092:	f000 80d6 	beq.w	8004242 <HAL_I2C_EV_IRQHandler+0x2d6>
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	0a5b      	lsrs	r3, r3, #9
 800409a:	f003 0301 	and.w	r3, r3, #1
 800409e:	2b00      	cmp	r3, #0
 80040a0:	f000 80cf 	beq.w	8004242 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80040a4:	7bbb      	ldrb	r3, [r7, #14]
 80040a6:	2b21      	cmp	r3, #33	; 0x21
 80040a8:	d103      	bne.n	80040b2 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 fa7a 	bl	80045a4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040b0:	e0c7      	b.n	8004242 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80040b2:	7bfb      	ldrb	r3, [r7, #15]
 80040b4:	2b40      	cmp	r3, #64	; 0x40
 80040b6:	f040 80c4 	bne.w	8004242 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 fae8 	bl	8004690 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040c0:	e0bf      	b.n	8004242 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040d0:	f000 80b7 	beq.w	8004242 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	099b      	lsrs	r3, r3, #6
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d00f      	beq.n	8004100 <HAL_I2C_EV_IRQHandler+0x194>
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	0a9b      	lsrs	r3, r3, #10
 80040e4:	f003 0301 	and.w	r3, r3, #1
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d009      	beq.n	8004100 <HAL_I2C_EV_IRQHandler+0x194>
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	089b      	lsrs	r3, r3, #2
 80040f0:	f003 0301 	and.w	r3, r3, #1
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d103      	bne.n	8004100 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f000 fb5d 	bl	80047b8 <I2C_MasterReceive_RXNE>
 80040fe:	e011      	b.n	8004124 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004100:	69fb      	ldr	r3, [r7, #28]
 8004102:	089b      	lsrs	r3, r3, #2
 8004104:	f003 0301 	and.w	r3, r3, #1
 8004108:	2b00      	cmp	r3, #0
 800410a:	f000 809a 	beq.w	8004242 <HAL_I2C_EV_IRQHandler+0x2d6>
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	0a5b      	lsrs	r3, r3, #9
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	2b00      	cmp	r3, #0
 8004118:	f000 8093 	beq.w	8004242 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f000 fbfc 	bl	800491a <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004122:	e08e      	b.n	8004242 <HAL_I2C_EV_IRQHandler+0x2d6>
 8004124:	e08d      	b.n	8004242 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412a:	2b00      	cmp	r3, #0
 800412c:	d004      	beq.n	8004138 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	695b      	ldr	r3, [r3, #20]
 8004134:	61fb      	str	r3, [r7, #28]
 8004136:	e007      	b.n	8004148 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	699b      	ldr	r3, [r3, #24]
 800413e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	695b      	ldr	r3, [r3, #20]
 8004146:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	085b      	lsrs	r3, r3, #1
 800414c:	f003 0301 	and.w	r3, r3, #1
 8004150:	2b00      	cmp	r3, #0
 8004152:	d012      	beq.n	800417a <HAL_I2C_EV_IRQHandler+0x20e>
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	0a5b      	lsrs	r3, r3, #9
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	2b00      	cmp	r3, #0
 800415e:	d00c      	beq.n	800417a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004164:	2b00      	cmp	r3, #0
 8004166:	d003      	beq.n	8004170 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	699b      	ldr	r3, [r3, #24]
 800416e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004170:	69b9      	ldr	r1, [r7, #24]
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f000 ffba 	bl	80050ec <I2C_Slave_ADDR>
 8004178:	e066      	b.n	8004248 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800417a:	69fb      	ldr	r3, [r7, #28]
 800417c:	091b      	lsrs	r3, r3, #4
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b00      	cmp	r3, #0
 8004184:	d009      	beq.n	800419a <HAL_I2C_EV_IRQHandler+0x22e>
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	0a5b      	lsrs	r3, r3, #9
 800418a:	f003 0301 	and.w	r3, r3, #1
 800418e:	2b00      	cmp	r3, #0
 8004190:	d003      	beq.n	800419a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 fff4 	bl	8005180 <I2C_Slave_STOPF>
 8004198:	e056      	b.n	8004248 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800419a:	7bbb      	ldrb	r3, [r7, #14]
 800419c:	2b21      	cmp	r3, #33	; 0x21
 800419e:	d002      	beq.n	80041a6 <HAL_I2C_EV_IRQHandler+0x23a>
 80041a0:	7bbb      	ldrb	r3, [r7, #14]
 80041a2:	2b29      	cmp	r3, #41	; 0x29
 80041a4:	d125      	bne.n	80041f2 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	09db      	lsrs	r3, r3, #7
 80041aa:	f003 0301 	and.w	r3, r3, #1
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d00f      	beq.n	80041d2 <HAL_I2C_EV_IRQHandler+0x266>
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	0a9b      	lsrs	r3, r3, #10
 80041b6:	f003 0301 	and.w	r3, r3, #1
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d009      	beq.n	80041d2 <HAL_I2C_EV_IRQHandler+0x266>
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	089b      	lsrs	r3, r3, #2
 80041c2:	f003 0301 	and.w	r3, r3, #1
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d103      	bne.n	80041d2 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f000 fed0 	bl	8004f70 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80041d0:	e039      	b.n	8004246 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	089b      	lsrs	r3, r3, #2
 80041d6:	f003 0301 	and.w	r3, r3, #1
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d033      	beq.n	8004246 <HAL_I2C_EV_IRQHandler+0x2da>
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	0a5b      	lsrs	r3, r3, #9
 80041e2:	f003 0301 	and.w	r3, r3, #1
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d02d      	beq.n	8004246 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 fefd 	bl	8004fea <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80041f0:	e029      	b.n	8004246 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80041f2:	69fb      	ldr	r3, [r7, #28]
 80041f4:	099b      	lsrs	r3, r3, #6
 80041f6:	f003 0301 	and.w	r3, r3, #1
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d00f      	beq.n	800421e <HAL_I2C_EV_IRQHandler+0x2b2>
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	0a9b      	lsrs	r3, r3, #10
 8004202:	f003 0301 	and.w	r3, r3, #1
 8004206:	2b00      	cmp	r3, #0
 8004208:	d009      	beq.n	800421e <HAL_I2C_EV_IRQHandler+0x2b2>
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	089b      	lsrs	r3, r3, #2
 800420e:	f003 0301 	and.w	r3, r3, #1
 8004212:	2b00      	cmp	r3, #0
 8004214:	d103      	bne.n	800421e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 ff08 	bl	800502c <I2C_SlaveReceive_RXNE>
 800421c:	e014      	b.n	8004248 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800421e:	69fb      	ldr	r3, [r7, #28]
 8004220:	089b      	lsrs	r3, r3, #2
 8004222:	f003 0301 	and.w	r3, r3, #1
 8004226:	2b00      	cmp	r3, #0
 8004228:	d00e      	beq.n	8004248 <HAL_I2C_EV_IRQHandler+0x2dc>
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	0a5b      	lsrs	r3, r3, #9
 800422e:	f003 0301 	and.w	r3, r3, #1
 8004232:	2b00      	cmp	r3, #0
 8004234:	d008      	beq.n	8004248 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 ff36 	bl	80050a8 <I2C_SlaveReceive_BTF>
 800423c:	e004      	b.n	8004248 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800423e:	bf00      	nop
 8004240:	e002      	b.n	8004248 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004242:	bf00      	nop
 8004244:	e000      	b.n	8004248 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004246:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004248:	3720      	adds	r7, #32
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}

0800424e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800424e:	b580      	push	{r7, lr}
 8004250:	b08a      	sub	sp, #40	; 0x28
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	695b      	ldr	r3, [r3, #20]
 800425c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004266:	2300      	movs	r3, #0
 8004268:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004270:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004272:	6a3b      	ldr	r3, [r7, #32]
 8004274:	0a1b      	lsrs	r3, r3, #8
 8004276:	f003 0301 	and.w	r3, r3, #1
 800427a:	2b00      	cmp	r3, #0
 800427c:	d00e      	beq.n	800429c <HAL_I2C_ER_IRQHandler+0x4e>
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	0a1b      	lsrs	r3, r3, #8
 8004282:	f003 0301 	and.w	r3, r3, #1
 8004286:	2b00      	cmp	r3, #0
 8004288:	d008      	beq.n	800429c <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800428a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800428c:	f043 0301 	orr.w	r3, r3, #1
 8004290:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800429a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800429c:	6a3b      	ldr	r3, [r7, #32]
 800429e:	0a5b      	lsrs	r3, r3, #9
 80042a0:	f003 0301 	and.w	r3, r3, #1
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d00e      	beq.n	80042c6 <HAL_I2C_ER_IRQHandler+0x78>
 80042a8:	69fb      	ldr	r3, [r7, #28]
 80042aa:	0a1b      	lsrs	r3, r3, #8
 80042ac:	f003 0301 	and.w	r3, r3, #1
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d008      	beq.n	80042c6 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80042b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b6:	f043 0302 	orr.w	r3, r3, #2
 80042ba:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80042c4:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80042c6:	6a3b      	ldr	r3, [r7, #32]
 80042c8:	0a9b      	lsrs	r3, r3, #10
 80042ca:	f003 0301 	and.w	r3, r3, #1
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d03f      	beq.n	8004352 <HAL_I2C_ER_IRQHandler+0x104>
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	0a1b      	lsrs	r3, r3, #8
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d039      	beq.n	8004352 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80042de:	7efb      	ldrb	r3, [r7, #27]
 80042e0:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042f0:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042f6:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80042f8:	7ebb      	ldrb	r3, [r7, #26]
 80042fa:	2b20      	cmp	r3, #32
 80042fc:	d112      	bne.n	8004324 <HAL_I2C_ER_IRQHandler+0xd6>
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d10f      	bne.n	8004324 <HAL_I2C_ER_IRQHandler+0xd6>
 8004304:	7cfb      	ldrb	r3, [r7, #19]
 8004306:	2b21      	cmp	r3, #33	; 0x21
 8004308:	d008      	beq.n	800431c <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800430a:	7cfb      	ldrb	r3, [r7, #19]
 800430c:	2b29      	cmp	r3, #41	; 0x29
 800430e:	d005      	beq.n	800431c <HAL_I2C_ER_IRQHandler+0xce>
 8004310:	7cfb      	ldrb	r3, [r7, #19]
 8004312:	2b28      	cmp	r3, #40	; 0x28
 8004314:	d106      	bne.n	8004324 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2b21      	cmp	r3, #33	; 0x21
 800431a:	d103      	bne.n	8004324 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f001 f85f 	bl	80053e0 <I2C_Slave_AF>
 8004322:	e016      	b.n	8004352 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800432c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800432e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004330:	f043 0304 	orr.w	r3, r3, #4
 8004334:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004336:	7efb      	ldrb	r3, [r7, #27]
 8004338:	2b10      	cmp	r3, #16
 800433a:	d002      	beq.n	8004342 <HAL_I2C_ER_IRQHandler+0xf4>
 800433c:	7efb      	ldrb	r3, [r7, #27]
 800433e:	2b40      	cmp	r3, #64	; 0x40
 8004340:	d107      	bne.n	8004352 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004350:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004352:	6a3b      	ldr	r3, [r7, #32]
 8004354:	0adb      	lsrs	r3, r3, #11
 8004356:	f003 0301 	and.w	r3, r3, #1
 800435a:	2b00      	cmp	r3, #0
 800435c:	d00e      	beq.n	800437c <HAL_I2C_ER_IRQHandler+0x12e>
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	0a1b      	lsrs	r3, r3, #8
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b00      	cmp	r3, #0
 8004368:	d008      	beq.n	800437c <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800436a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800436c:	f043 0308 	orr.w	r3, r3, #8
 8004370:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 800437a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800437c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437e:	2b00      	cmp	r3, #0
 8004380:	d008      	beq.n	8004394 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004388:	431a      	orrs	r2, r3
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f001 f896 	bl	80054c0 <I2C_ITError>
  }
}
 8004394:	bf00      	nop
 8004396:	3728      	adds	r7, #40	; 0x28
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}

0800439c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80043a4:	bf00      	nop
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b083      	sub	sp, #12
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80043b8:	bf00      	nop
 80043ba:	370c      	adds	r7, #12
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr

080043c4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80043cc:	bf00      	nop
 80043ce:	370c      	adds	r7, #12
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr

080043d8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80043e0:	bf00      	nop
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b083      	sub	sp, #12
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	460b      	mov	r3, r1
 80043f6:	70fb      	strb	r3, [r7, #3]
 80043f8:	4613      	mov	r3, r2
 80043fa:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80043fc:	bf00      	nop
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004410:	bf00      	nop
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr

0800441c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004424:	bf00      	nop
 8004426:	370c      	adds	r7, #12
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr

08004430 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800444c:	bf00      	nop
 800444e:	370c      	adds	r7, #12
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004460:	bf00      	nop
 8004462:	370c      	adds	r7, #12
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr

0800446c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800447a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004482:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004488:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800448e:	2b00      	cmp	r3, #0
 8004490:	d150      	bne.n	8004534 <I2C_MasterTransmit_TXE+0xc8>
 8004492:	7bfb      	ldrb	r3, [r7, #15]
 8004494:	2b21      	cmp	r3, #33	; 0x21
 8004496:	d14d      	bne.n	8004534 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	2b08      	cmp	r3, #8
 800449c:	d01d      	beq.n	80044da <I2C_MasterTransmit_TXE+0x6e>
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	2b20      	cmp	r3, #32
 80044a2:	d01a      	beq.n	80044da <I2C_MasterTransmit_TXE+0x6e>
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80044aa:	d016      	beq.n	80044da <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	685a      	ldr	r2, [r3, #4]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80044ba:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2211      	movs	r2, #17
 80044c0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2220      	movs	r2, #32
 80044ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f7ff ff62 	bl	800439c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80044d8:	e060      	b.n	800459c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	685a      	ldr	r2, [r3, #4]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80044e8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044f8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2220      	movs	r2, #32
 8004504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800450e:	b2db      	uxtb	r3, r3
 8004510:	2b40      	cmp	r3, #64	; 0x40
 8004512:	d107      	bne.n	8004524 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2200      	movs	r2, #0
 8004518:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f7ff ff7d 	bl	800441c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004522:	e03b      	b.n	800459c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f7ff ff35 	bl	800439c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004532:	e033      	b.n	800459c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004534:	7bfb      	ldrb	r3, [r7, #15]
 8004536:	2b21      	cmp	r3, #33	; 0x21
 8004538:	d005      	beq.n	8004546 <I2C_MasterTransmit_TXE+0xda>
 800453a:	7bbb      	ldrb	r3, [r7, #14]
 800453c:	2b40      	cmp	r3, #64	; 0x40
 800453e:	d12d      	bne.n	800459c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004540:	7bfb      	ldrb	r3, [r7, #15]
 8004542:	2b22      	cmp	r3, #34	; 0x22
 8004544:	d12a      	bne.n	800459c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800454a:	b29b      	uxth	r3, r3
 800454c:	2b00      	cmp	r3, #0
 800454e:	d108      	bne.n	8004562 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	685a      	ldr	r2, [r3, #4]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800455e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004560:	e01c      	b.n	800459c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004568:	b2db      	uxtb	r3, r3
 800456a:	2b40      	cmp	r3, #64	; 0x40
 800456c:	d103      	bne.n	8004576 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 f88e 	bl	8004690 <I2C_MemoryTransmit_TXE_BTF>
}
 8004574:	e012      	b.n	800459c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800457a:	781a      	ldrb	r2, [r3, #0]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004586:	1c5a      	adds	r2, r3, #1
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004590:	b29b      	uxth	r3, r3
 8004592:	3b01      	subs	r3, #1
 8004594:	b29a      	uxth	r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800459a:	e7ff      	b.n	800459c <I2C_MasterTransmit_TXE+0x130>
 800459c:	bf00      	nop
 800459e:	3710      	adds	r7, #16
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	2b21      	cmp	r3, #33	; 0x21
 80045bc:	d164      	bne.n	8004688 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d012      	beq.n	80045ee <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045cc:	781a      	ldrb	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d8:	1c5a      	adds	r2, r3, #1
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	3b01      	subs	r3, #1
 80045e6:	b29a      	uxth	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80045ec:	e04c      	b.n	8004688 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2b08      	cmp	r3, #8
 80045f2:	d01d      	beq.n	8004630 <I2C_MasterTransmit_BTF+0x8c>
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2b20      	cmp	r3, #32
 80045f8:	d01a      	beq.n	8004630 <I2C_MasterTransmit_BTF+0x8c>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004600:	d016      	beq.n	8004630 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	685a      	ldr	r2, [r3, #4]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004610:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2211      	movs	r2, #17
 8004616:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2220      	movs	r2, #32
 8004624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	f7ff feb7 	bl	800439c <HAL_I2C_MasterTxCpltCallback>
}
 800462e:	e02b      	b.n	8004688 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	685a      	ldr	r2, [r3, #4]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800463e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800464e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2220      	movs	r2, #32
 800465a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b40      	cmp	r3, #64	; 0x40
 8004668:	d107      	bne.n	800467a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f7ff fed2 	bl	800441c <HAL_I2C_MemTxCpltCallback>
}
 8004678:	e006      	b.n	8004688 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f7ff fe8a 	bl	800439c <HAL_I2C_MasterTxCpltCallback>
}
 8004688:	bf00      	nop
 800468a:	3710      	adds	r7, #16
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800469e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d11d      	bne.n	80046e4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d10b      	bne.n	80046c8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046b4:	b2da      	uxtb	r2, r3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046c0:	1c9a      	adds	r2, r3, #2
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80046c6:	e073      	b.n	80047b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	121b      	asrs	r3, r3, #8
 80046d0:	b2da      	uxtb	r2, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046dc:	1c5a      	adds	r2, r3, #1
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	651a      	str	r2, [r3, #80]	; 0x50
}
 80046e2:	e065      	b.n	80047b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d10b      	bne.n	8004704 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046f0:	b2da      	uxtb	r2, r3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046fc:	1c5a      	adds	r2, r3, #1
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004702:	e055      	b.n	80047b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004708:	2b02      	cmp	r3, #2
 800470a:	d151      	bne.n	80047b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800470c:	7bfb      	ldrb	r3, [r7, #15]
 800470e:	2b22      	cmp	r3, #34	; 0x22
 8004710:	d10d      	bne.n	800472e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004720:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004726:	1c5a      	adds	r2, r3, #1
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800472c:	e040      	b.n	80047b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004732:	b29b      	uxth	r3, r3
 8004734:	2b00      	cmp	r3, #0
 8004736:	d015      	beq.n	8004764 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004738:	7bfb      	ldrb	r3, [r7, #15]
 800473a:	2b21      	cmp	r3, #33	; 0x21
 800473c:	d112      	bne.n	8004764 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004742:	781a      	ldrb	r2, [r3, #0]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800474e:	1c5a      	adds	r2, r3, #1
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004758:	b29b      	uxth	r3, r3
 800475a:	3b01      	subs	r3, #1
 800475c:	b29a      	uxth	r2, r3
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004762:	e025      	b.n	80047b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004768:	b29b      	uxth	r3, r3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d120      	bne.n	80047b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
 800476e:	7bfb      	ldrb	r3, [r7, #15]
 8004770:	2b21      	cmp	r3, #33	; 0x21
 8004772:	d11d      	bne.n	80047b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	685a      	ldr	r2, [r3, #4]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004782:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004792:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2220      	movs	r2, #32
 800479e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f7ff fe36 	bl	800441c <HAL_I2C_MemTxCpltCallback>
}
 80047b0:	bf00      	nop
 80047b2:	3710      	adds	r7, #16
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	2b22      	cmp	r3, #34	; 0x22
 80047ca:	f040 80a2 	bne.w	8004912 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2b03      	cmp	r3, #3
 80047da:	d921      	bls.n	8004820 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	691a      	ldr	r2, [r3, #16]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e6:	b2d2      	uxtb	r2, r2
 80047e8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ee:	1c5a      	adds	r2, r3, #1
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	3b01      	subs	r3, #1
 80047fc:	b29a      	uxth	r2, r3
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004806:	b29b      	uxth	r3, r3
 8004808:	2b03      	cmp	r3, #3
 800480a:	f040 8082 	bne.w	8004912 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	685a      	ldr	r2, [r3, #4]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800481c:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800481e:	e078      	b.n	8004912 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004824:	2b02      	cmp	r3, #2
 8004826:	d074      	beq.n	8004912 <I2C_MasterReceive_RXNE+0x15a>
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2b01      	cmp	r3, #1
 800482c:	d002      	beq.n	8004834 <I2C_MasterReceive_RXNE+0x7c>
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d16e      	bne.n	8004912 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f001 faf3 	bl	8005e20 <I2C_WaitOnSTOPRequestThroughIT>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d142      	bne.n	80048c6 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800484e:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	685a      	ldr	r2, [r3, #4]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800485e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	691a      	ldr	r2, [r3, #16]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486a:	b2d2      	uxtb	r2, r2
 800486c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004872:	1c5a      	adds	r2, r3, #1
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800487c:	b29b      	uxth	r3, r3
 800487e:	3b01      	subs	r3, #1
 8004880:	b29a      	uxth	r2, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2220      	movs	r2, #32
 800488a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004894:	b2db      	uxtb	r3, r3
 8004896:	2b40      	cmp	r3, #64	; 0x40
 8004898:	d10a      	bne.n	80048b0 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	f7ff fdc1 	bl	8004430 <HAL_I2C_MemRxCpltCallback>
}
 80048ae:	e030      	b.n	8004912 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2212      	movs	r2, #18
 80048bc:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f7ff fd76 	bl	80043b0 <HAL_I2C_MasterRxCpltCallback>
}
 80048c4:	e025      	b.n	8004912 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	685a      	ldr	r2, [r3, #4]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80048d4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	691a      	ldr	r2, [r3, #16]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e0:	b2d2      	uxtb	r2, r2
 80048e2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e8:	1c5a      	adds	r2, r3, #1
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	3b01      	subs	r3, #1
 80048f6:	b29a      	uxth	r2, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2220      	movs	r2, #32
 8004900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	f7ff fd99 	bl	8004444 <HAL_I2C_ErrorCallback>
}
 8004912:	bf00      	nop
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}

0800491a <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800491a:	b580      	push	{r7, lr}
 800491c:	b084      	sub	sp, #16
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004926:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800492c:	b29b      	uxth	r3, r3
 800492e:	2b04      	cmp	r3, #4
 8004930:	d11b      	bne.n	800496a <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	685a      	ldr	r2, [r3, #4]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004940:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	691a      	ldr	r2, [r3, #16]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800494c:	b2d2      	uxtb	r2, r2
 800494e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004954:	1c5a      	adds	r2, r3, #1
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800495e:	b29b      	uxth	r3, r3
 8004960:	3b01      	subs	r3, #1
 8004962:	b29a      	uxth	r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004968:	e0bd      	b.n	8004ae6 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800496e:	b29b      	uxth	r3, r3
 8004970:	2b03      	cmp	r3, #3
 8004972:	d129      	bne.n	80049c8 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	685a      	ldr	r2, [r3, #4]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004982:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2b04      	cmp	r3, #4
 8004988:	d00a      	beq.n	80049a0 <I2C_MasterReceive_BTF+0x86>
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2b02      	cmp	r3, #2
 800498e:	d007      	beq.n	80049a0 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800499e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	691a      	ldr	r2, [r3, #16]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049aa:	b2d2      	uxtb	r2, r2
 80049ac:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b2:	1c5a      	adds	r2, r3, #1
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049bc:	b29b      	uxth	r3, r3
 80049be:	3b01      	subs	r3, #1
 80049c0:	b29a      	uxth	r2, r3
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80049c6:	e08e      	b.n	8004ae6 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d176      	bne.n	8004ac0 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	d002      	beq.n	80049de <I2C_MasterReceive_BTF+0xc4>
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2b10      	cmp	r3, #16
 80049dc:	d108      	bne.n	80049f0 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049ec:	601a      	str	r2, [r3, #0]
 80049ee:	e019      	b.n	8004a24 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2b04      	cmp	r3, #4
 80049f4:	d002      	beq.n	80049fc <I2C_MasterReceive_BTF+0xe2>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2b02      	cmp	r3, #2
 80049fa:	d108      	bne.n	8004a0e <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a0a:	601a      	str	r2, [r3, #0]
 8004a0c:	e00a      	b.n	8004a24 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2b10      	cmp	r3, #16
 8004a12:	d007      	beq.n	8004a24 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a22:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	691a      	ldr	r2, [r3, #16]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a2e:	b2d2      	uxtb	r2, r2
 8004a30:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a36:	1c5a      	adds	r2, r3, #1
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a40:	b29b      	uxth	r3, r3
 8004a42:	3b01      	subs	r3, #1
 8004a44:	b29a      	uxth	r2, r3
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	691a      	ldr	r2, [r3, #16]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a54:	b2d2      	uxtb	r2, r2
 8004a56:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a5c:	1c5a      	adds	r2, r3, #1
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	685a      	ldr	r2, [r3, #4]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004a7e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2220      	movs	r2, #32
 8004a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b40      	cmp	r3, #64	; 0x40
 8004a92:	d10a      	bne.n	8004aaa <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f7ff fcc4 	bl	8004430 <HAL_I2C_MemRxCpltCallback>
}
 8004aa8:	e01d      	b.n	8004ae6 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2212      	movs	r2, #18
 8004ab6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f7ff fc79 	bl	80043b0 <HAL_I2C_MasterRxCpltCallback>
}
 8004abe:	e012      	b.n	8004ae6 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	691a      	ldr	r2, [r3, #16]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aca:	b2d2      	uxtb	r2, r2
 8004acc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad2:	1c5a      	adds	r2, r3, #1
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	b29a      	uxth	r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004ae6:	bf00      	nop
 8004ae8:	3710      	adds	r7, #16
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}

08004aee <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004aee:	b480      	push	{r7}
 8004af0:	b083      	sub	sp, #12
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	2b40      	cmp	r3, #64	; 0x40
 8004b00:	d117      	bne.n	8004b32 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d109      	bne.n	8004b1e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	461a      	mov	r2, r3
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004b1a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004b1c:	e067      	b.n	8004bee <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	f043 0301 	orr.w	r3, r3, #1
 8004b28:	b2da      	uxtb	r2, r3
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	611a      	str	r2, [r3, #16]
}
 8004b30:	e05d      	b.n	8004bee <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b3a:	d133      	bne.n	8004ba4 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	2b21      	cmp	r3, #33	; 0x21
 8004b46:	d109      	bne.n	8004b5c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	461a      	mov	r2, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004b58:	611a      	str	r2, [r3, #16]
 8004b5a:	e008      	b.n	8004b6e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	f043 0301 	orr.w	r3, r3, #1
 8004b66:	b2da      	uxtb	r2, r3
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d004      	beq.n	8004b80 <I2C_Master_SB+0x92>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d108      	bne.n	8004b92 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d032      	beq.n	8004bee <I2C_Master_SB+0x100>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d02d      	beq.n	8004bee <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	685a      	ldr	r2, [r3, #4]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ba0:	605a      	str	r2, [r3, #4]
}
 8004ba2:	e024      	b.n	8004bee <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d10e      	bne.n	8004bca <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	11db      	asrs	r3, r3, #7
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	f003 0306 	and.w	r3, r3, #6
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	f063 030f 	orn	r3, r3, #15
 8004bc0:	b2da      	uxtb	r2, r3
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	611a      	str	r2, [r3, #16]
}
 8004bc8:	e011      	b.n	8004bee <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d10d      	bne.n	8004bee <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	11db      	asrs	r3, r3, #7
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	f003 0306 	and.w	r3, r3, #6
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	f063 030e 	orn	r3, r3, #14
 8004be6:	b2da      	uxtb	r2, r3
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	611a      	str	r2, [r3, #16]
}
 8004bee:	bf00      	nop
 8004bf0:	370c      	adds	r7, #12
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr

08004bfa <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004bfa:	b480      	push	{r7}
 8004bfc:	b083      	sub	sp, #12
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c06:	b2da      	uxtb	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d004      	beq.n	8004c20 <I2C_Master_ADD10+0x26>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d108      	bne.n	8004c32 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d00c      	beq.n	8004c42 <I2C_Master_ADD10+0x48>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d007      	beq.n	8004c42 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	685a      	ldr	r2, [r3, #4]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c40:	605a      	str	r2, [r3, #4]
  }
}
 8004c42:	bf00      	nop
 8004c44:	370c      	adds	r7, #12
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr

08004c4e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004c4e:	b480      	push	{r7}
 8004c50:	b091      	sub	sp, #68	; 0x44
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c5c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c64:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c6a:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	2b22      	cmp	r3, #34	; 0x22
 8004c76:	f040 8169 	bne.w	8004f4c <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d10f      	bne.n	8004ca2 <I2C_Master_ADDR+0x54>
 8004c82:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004c86:	2b40      	cmp	r3, #64	; 0x40
 8004c88:	d10b      	bne.n	8004ca2 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	633b      	str	r3, [r7, #48]	; 0x30
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	633b      	str	r3, [r7, #48]	; 0x30
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	699b      	ldr	r3, [r3, #24]
 8004c9c:	633b      	str	r3, [r7, #48]	; 0x30
 8004c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ca0:	e160      	b.n	8004f64 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d11d      	bne.n	8004ce6 <I2C_Master_ADDR+0x98>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	691b      	ldr	r3, [r3, #16]
 8004cae:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004cb2:	d118      	bne.n	8004ce6 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	695b      	ldr	r3, [r3, #20]
 8004cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	699b      	ldr	r3, [r3, #24]
 8004cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004cd8:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cde:	1c5a      	adds	r2, r3, #1
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	651a      	str	r2, [r3, #80]	; 0x50
 8004ce4:	e13e      	b.n	8004f64 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cea:	b29b      	uxth	r3, r3
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d113      	bne.n	8004d18 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	62bb      	str	r3, [r7, #40]	; 0x28
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	695b      	ldr	r3, [r3, #20]
 8004cfa:	62bb      	str	r3, [r7, #40]	; 0x28
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	699b      	ldr	r3, [r3, #24]
 8004d02:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d04:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d14:	601a      	str	r2, [r3, #0]
 8004d16:	e115      	b.n	8004f44 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	2b01      	cmp	r3, #1
 8004d20:	f040 808a 	bne.w	8004e38 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d26:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004d2a:	d137      	bne.n	8004d9c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d3a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d4a:	d113      	bne.n	8004d74 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d5a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	627b      	str	r3, [r7, #36]	; 0x24
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	695b      	ldr	r3, [r3, #20]
 8004d66:	627b      	str	r3, [r7, #36]	; 0x24
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	699b      	ldr	r3, [r3, #24]
 8004d6e:	627b      	str	r3, [r7, #36]	; 0x24
 8004d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d72:	e0e7      	b.n	8004f44 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d74:	2300      	movs	r3, #0
 8004d76:	623b      	str	r3, [r7, #32]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	695b      	ldr	r3, [r3, #20]
 8004d7e:	623b      	str	r3, [r7, #32]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	699b      	ldr	r3, [r3, #24]
 8004d86:	623b      	str	r3, [r7, #32]
 8004d88:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d98:	601a      	str	r2, [r3, #0]
 8004d9a:	e0d3      	b.n	8004f44 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004d9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d9e:	2b08      	cmp	r3, #8
 8004da0:	d02e      	beq.n	8004e00 <I2C_Master_ADDR+0x1b2>
 8004da2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004da4:	2b20      	cmp	r3, #32
 8004da6:	d02b      	beq.n	8004e00 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004da8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004daa:	2b12      	cmp	r3, #18
 8004dac:	d102      	bne.n	8004db4 <I2C_Master_ADDR+0x166>
 8004dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d125      	bne.n	8004e00 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004db6:	2b04      	cmp	r3, #4
 8004db8:	d00e      	beq.n	8004dd8 <I2C_Master_ADDR+0x18a>
 8004dba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d00b      	beq.n	8004dd8 <I2C_Master_ADDR+0x18a>
 8004dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dc2:	2b10      	cmp	r3, #16
 8004dc4:	d008      	beq.n	8004dd8 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dd4:	601a      	str	r2, [r3, #0]
 8004dd6:	e007      	b.n	8004de8 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004de6:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004de8:	2300      	movs	r3, #0
 8004dea:	61fb      	str	r3, [r7, #28]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	61fb      	str	r3, [r7, #28]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	699b      	ldr	r3, [r3, #24]
 8004dfa:	61fb      	str	r3, [r7, #28]
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	e0a1      	b.n	8004f44 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e0e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e10:	2300      	movs	r3, #0
 8004e12:	61bb      	str	r3, [r7, #24]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	695b      	ldr	r3, [r3, #20]
 8004e1a:	61bb      	str	r3, [r7, #24]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	699b      	ldr	r3, [r3, #24]
 8004e22:	61bb      	str	r3, [r7, #24]
 8004e24:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e34:	601a      	str	r2, [r3, #0]
 8004e36:	e085      	b.n	8004f44 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	2b02      	cmp	r3, #2
 8004e40:	d14d      	bne.n	8004ede <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004e42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e44:	2b04      	cmp	r3, #4
 8004e46:	d016      	beq.n	8004e76 <I2C_Master_ADDR+0x228>
 8004e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e4a:	2b02      	cmp	r3, #2
 8004e4c:	d013      	beq.n	8004e76 <I2C_Master_ADDR+0x228>
 8004e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e50:	2b10      	cmp	r3, #16
 8004e52:	d010      	beq.n	8004e76 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e62:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e72:	601a      	str	r2, [r3, #0]
 8004e74:	e007      	b.n	8004e86 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e84:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e94:	d117      	bne.n	8004ec6 <I2C_Master_ADDR+0x278>
 8004e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e98:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004e9c:	d00b      	beq.n	8004eb6 <I2C_Master_ADDR+0x268>
 8004e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d008      	beq.n	8004eb6 <I2C_Master_ADDR+0x268>
 8004ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ea6:	2b08      	cmp	r3, #8
 8004ea8:	d005      	beq.n	8004eb6 <I2C_Master_ADDR+0x268>
 8004eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eac:	2b10      	cmp	r3, #16
 8004eae:	d002      	beq.n	8004eb6 <I2C_Master_ADDR+0x268>
 8004eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eb2:	2b20      	cmp	r3, #32
 8004eb4:	d107      	bne.n	8004ec6 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	685a      	ldr	r2, [r3, #4]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004ec4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	617b      	str	r3, [r7, #20]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	695b      	ldr	r3, [r3, #20]
 8004ed0:	617b      	str	r3, [r7, #20]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	699b      	ldr	r3, [r3, #24]
 8004ed8:	617b      	str	r3, [r7, #20]
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	e032      	b.n	8004f44 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004eec:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ef8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004efc:	d117      	bne.n	8004f2e <I2C_Master_ADDR+0x2e0>
 8004efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f00:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004f04:	d00b      	beq.n	8004f1e <I2C_Master_ADDR+0x2d0>
 8004f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d008      	beq.n	8004f1e <I2C_Master_ADDR+0x2d0>
 8004f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f0e:	2b08      	cmp	r3, #8
 8004f10:	d005      	beq.n	8004f1e <I2C_Master_ADDR+0x2d0>
 8004f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f14:	2b10      	cmp	r3, #16
 8004f16:	d002      	beq.n	8004f1e <I2C_Master_ADDR+0x2d0>
 8004f18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f1a:	2b20      	cmp	r3, #32
 8004f1c:	d107      	bne.n	8004f2e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	685a      	ldr	r2, [r3, #4]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004f2c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f2e:	2300      	movs	r3, #0
 8004f30:	613b      	str	r3, [r7, #16]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	695b      	ldr	r3, [r3, #20]
 8004f38:	613b      	str	r3, [r7, #16]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	699b      	ldr	r3, [r3, #24]
 8004f40:	613b      	str	r3, [r7, #16]
 8004f42:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004f4a:	e00b      	b.n	8004f64 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	60fb      	str	r3, [r7, #12]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	695b      	ldr	r3, [r3, #20]
 8004f56:	60fb      	str	r3, [r7, #12]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	60fb      	str	r3, [r7, #12]
 8004f60:	68fb      	ldr	r3, [r7, #12]
}
 8004f62:	e7ff      	b.n	8004f64 <I2C_Master_ADDR+0x316>
 8004f64:	bf00      	nop
 8004f66:	3744      	adds	r7, #68	; 0x44
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6e:	4770      	bx	lr

08004f70 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b084      	sub	sp, #16
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f7e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d02b      	beq.n	8004fe2 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8e:	781a      	ldrb	r2, [r3, #0]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f9a:	1c5a      	adds	r2, r3, #1
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	3b01      	subs	r3, #1
 8004fa8:	b29a      	uxth	r2, r3
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d114      	bne.n	8004fe2 <I2C_SlaveTransmit_TXE+0x72>
 8004fb8:	7bfb      	ldrb	r3, [r7, #15]
 8004fba:	2b29      	cmp	r3, #41	; 0x29
 8004fbc:	d111      	bne.n	8004fe2 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	685a      	ldr	r2, [r3, #4]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fcc:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2221      	movs	r2, #33	; 0x21
 8004fd2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2228      	movs	r2, #40	; 0x28
 8004fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f7ff f9f1 	bl	80043c4 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004fe2:	bf00      	nop
 8004fe4:	3710      	adds	r7, #16
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}

08004fea <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004fea:	b480      	push	{r7}
 8004fec:	b083      	sub	sp, #12
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d011      	beq.n	8005020 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005000:	781a      	ldrb	r2, [r3, #0]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500c:	1c5a      	adds	r2, r3, #1
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005016:	b29b      	uxth	r3, r3
 8005018:	3b01      	subs	r3, #1
 800501a:	b29a      	uxth	r2, r3
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005020:	bf00      	nop
 8005022:	370c      	adds	r7, #12
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr

0800502c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800503a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005040:	b29b      	uxth	r3, r3
 8005042:	2b00      	cmp	r3, #0
 8005044:	d02c      	beq.n	80050a0 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	691a      	ldr	r2, [r3, #16]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005050:	b2d2      	uxtb	r2, r2
 8005052:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005058:	1c5a      	adds	r2, r3, #1
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005062:	b29b      	uxth	r3, r3
 8005064:	3b01      	subs	r3, #1
 8005066:	b29a      	uxth	r2, r3
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005070:	b29b      	uxth	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	d114      	bne.n	80050a0 <I2C_SlaveReceive_RXNE+0x74>
 8005076:	7bfb      	ldrb	r3, [r7, #15]
 8005078:	2b2a      	cmp	r3, #42	; 0x2a
 800507a:	d111      	bne.n	80050a0 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	685a      	ldr	r2, [r3, #4]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800508a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2222      	movs	r2, #34	; 0x22
 8005090:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2228      	movs	r2, #40	; 0x28
 8005096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f7ff f99c 	bl	80043d8 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80050a0:	bf00      	nop
 80050a2:	3710      	adds	r7, #16
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d012      	beq.n	80050e0 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	691a      	ldr	r2, [r3, #16]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c4:	b2d2      	uxtb	r2, r2
 80050c6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050cc:	1c5a      	adds	r2, r3, #1
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	3b01      	subs	r3, #1
 80050da:	b29a      	uxth	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80050e0:	bf00      	nop
 80050e2:	370c      	adds	r7, #12
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr

080050ec <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80050f6:	2300      	movs	r3, #0
 80050f8:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005100:	b2db      	uxtb	r3, r3
 8005102:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005106:	2b28      	cmp	r3, #40	; 0x28
 8005108:	d127      	bne.n	800515a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	685a      	ldr	r2, [r3, #4]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005118:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	089b      	lsrs	r3, r3, #2
 800511e:	f003 0301 	and.w	r3, r3, #1
 8005122:	2b00      	cmp	r3, #0
 8005124:	d101      	bne.n	800512a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005126:	2301      	movs	r3, #1
 8005128:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	09db      	lsrs	r3, r3, #7
 800512e:	f003 0301 	and.w	r3, r3, #1
 8005132:	2b00      	cmp	r3, #0
 8005134:	d103      	bne.n	800513e <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	81bb      	strh	r3, [r7, #12]
 800513c:	e002      	b.n	8005144 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	699b      	ldr	r3, [r3, #24]
 8005142:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2200      	movs	r2, #0
 8005148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800514c:	89ba      	ldrh	r2, [r7, #12]
 800514e:	7bfb      	ldrb	r3, [r7, #15]
 8005150:	4619      	mov	r1, r3
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f7ff f94a 	bl	80043ec <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005158:	e00e      	b.n	8005178 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800515a:	2300      	movs	r3, #0
 800515c:	60bb      	str	r3, [r7, #8]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	695b      	ldr	r3, [r3, #20]
 8005164:	60bb      	str	r3, [r7, #8]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	699b      	ldr	r3, [r3, #24]
 800516c:	60bb      	str	r3, [r7, #8]
 800516e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2200      	movs	r2, #0
 8005174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005178:	bf00      	nop
 800517a:	3710      	adds	r7, #16
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}

08005180 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800518e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	685a      	ldr	r2, [r3, #4]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800519e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80051a0:	2300      	movs	r3, #0
 80051a2:	60bb      	str	r3, [r7, #8]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	695b      	ldr	r3, [r3, #20]
 80051aa:	60bb      	str	r3, [r7, #8]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f042 0201 	orr.w	r2, r2, #1
 80051ba:	601a      	str	r2, [r3, #0]
 80051bc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051cc:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80051d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051dc:	d172      	bne.n	80052c4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80051de:	7bfb      	ldrb	r3, [r7, #15]
 80051e0:	2b22      	cmp	r3, #34	; 0x22
 80051e2:	d002      	beq.n	80051ea <I2C_Slave_STOPF+0x6a>
 80051e4:	7bfb      	ldrb	r3, [r7, #15]
 80051e6:	2b2a      	cmp	r3, #42	; 0x2a
 80051e8:	d135      	bne.n	8005256 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	b29a      	uxth	r2, r3
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d005      	beq.n	800520e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005206:	f043 0204 	orr.w	r2, r3, #4
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	685a      	ldr	r2, [r3, #4]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800521c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005222:	4618      	mov	r0, r3
 8005224:	f7fd ffbc 	bl	80031a0 <HAL_DMA_GetState>
 8005228:	4603      	mov	r3, r0
 800522a:	2b01      	cmp	r3, #1
 800522c:	d049      	beq.n	80052c2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005232:	4a69      	ldr	r2, [pc, #420]	; (80053d8 <I2C_Slave_STOPF+0x258>)
 8005234:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800523a:	4618      	mov	r0, r3
 800523c:	f7fd fe04 	bl	8002e48 <HAL_DMA_Abort_IT>
 8005240:	4603      	mov	r3, r0
 8005242:	2b00      	cmp	r3, #0
 8005244:	d03d      	beq.n	80052c2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800524a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800524c:	687a      	ldr	r2, [r7, #4]
 800524e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005250:	4610      	mov	r0, r2
 8005252:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005254:	e035      	b.n	80052c2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	b29a      	uxth	r2, r3
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005268:	b29b      	uxth	r3, r3
 800526a:	2b00      	cmp	r3, #0
 800526c:	d005      	beq.n	800527a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005272:	f043 0204 	orr.w	r2, r3, #4
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	685a      	ldr	r2, [r3, #4]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005288:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800528e:	4618      	mov	r0, r3
 8005290:	f7fd ff86 	bl	80031a0 <HAL_DMA_GetState>
 8005294:	4603      	mov	r3, r0
 8005296:	2b01      	cmp	r3, #1
 8005298:	d014      	beq.n	80052c4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800529e:	4a4e      	ldr	r2, [pc, #312]	; (80053d8 <I2C_Slave_STOPF+0x258>)
 80052a0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052a6:	4618      	mov	r0, r3
 80052a8:	f7fd fdce 	bl	8002e48 <HAL_DMA_Abort_IT>
 80052ac:	4603      	mov	r3, r0
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d008      	beq.n	80052c4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80052bc:	4610      	mov	r0, r2
 80052be:	4798      	blx	r3
 80052c0:	e000      	b.n	80052c4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80052c2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d03e      	beq.n	800534c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	695b      	ldr	r3, [r3, #20]
 80052d4:	f003 0304 	and.w	r3, r3, #4
 80052d8:	2b04      	cmp	r3, #4
 80052da:	d112      	bne.n	8005302 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	691a      	ldr	r2, [r3, #16]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e6:	b2d2      	uxtb	r2, r2
 80052e8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ee:	1c5a      	adds	r2, r3, #1
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	3b01      	subs	r3, #1
 80052fc:	b29a      	uxth	r2, r3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	695b      	ldr	r3, [r3, #20]
 8005308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800530c:	2b40      	cmp	r3, #64	; 0x40
 800530e:	d112      	bne.n	8005336 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	691a      	ldr	r2, [r3, #16]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531a:	b2d2      	uxtb	r2, r2
 800531c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005322:	1c5a      	adds	r2, r3, #1
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800532c:	b29b      	uxth	r3, r3
 800532e:	3b01      	subs	r3, #1
 8005330:	b29a      	uxth	r2, r3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800533a:	b29b      	uxth	r3, r3
 800533c:	2b00      	cmp	r3, #0
 800533e:	d005      	beq.n	800534c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005344:	f043 0204 	orr.w	r2, r3, #4
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005350:	2b00      	cmp	r3, #0
 8005352:	d003      	beq.n	800535c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f000 f8b3 	bl	80054c0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800535a:	e039      	b.n	80053d0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800535c:	7bfb      	ldrb	r3, [r7, #15]
 800535e:	2b2a      	cmp	r3, #42	; 0x2a
 8005360:	d109      	bne.n	8005376 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2200      	movs	r2, #0
 8005366:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2228      	movs	r2, #40	; 0x28
 800536c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005370:	6878      	ldr	r0, [r7, #4]
 8005372:	f7ff f831 	bl	80043d8 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800537c:	b2db      	uxtb	r3, r3
 800537e:	2b28      	cmp	r3, #40	; 0x28
 8005380:	d111      	bne.n	80053a6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a15      	ldr	r2, [pc, #84]	; (80053dc <I2C_Slave_STOPF+0x25c>)
 8005386:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2220      	movs	r2, #32
 8005392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f7ff f832 	bl	8004408 <HAL_I2C_ListenCpltCallback>
}
 80053a4:	e014      	b.n	80053d0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053aa:	2b22      	cmp	r3, #34	; 0x22
 80053ac:	d002      	beq.n	80053b4 <I2C_Slave_STOPF+0x234>
 80053ae:	7bfb      	ldrb	r3, [r7, #15]
 80053b0:	2b22      	cmp	r3, #34	; 0x22
 80053b2:	d10d      	bne.n	80053d0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2200      	movs	r2, #0
 80053b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2220      	movs	r2, #32
 80053be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f7ff f804 	bl	80043d8 <HAL_I2C_SlaveRxCpltCallback>
}
 80053d0:	bf00      	nop
 80053d2:	3710      	adds	r7, #16
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}
 80053d8:	08005a21 	.word	0x08005a21
 80053dc:	ffff0000 	.word	0xffff0000

080053e0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053ee:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	2b08      	cmp	r3, #8
 80053fa:	d002      	beq.n	8005402 <I2C_Slave_AF+0x22>
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	2b20      	cmp	r3, #32
 8005400:	d129      	bne.n	8005456 <I2C_Slave_AF+0x76>
 8005402:	7bfb      	ldrb	r3, [r7, #15]
 8005404:	2b28      	cmp	r3, #40	; 0x28
 8005406:	d126      	bne.n	8005456 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a2c      	ldr	r2, [pc, #176]	; (80054bc <I2C_Slave_AF+0xdc>)
 800540c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	685a      	ldr	r2, [r3, #4]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800541c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005426:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005436:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2200      	movs	r2, #0
 800543c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2220      	movs	r2, #32
 8005442:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f7fe ffda 	bl	8004408 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005454:	e02e      	b.n	80054b4 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005456:	7bfb      	ldrb	r3, [r7, #15]
 8005458:	2b21      	cmp	r3, #33	; 0x21
 800545a:	d126      	bne.n	80054aa <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	4a17      	ldr	r2, [pc, #92]	; (80054bc <I2C_Slave_AF+0xdc>)
 8005460:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2221      	movs	r2, #33	; 0x21
 8005466:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2220      	movs	r2, #32
 800546c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	685a      	ldr	r2, [r3, #4]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005486:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005490:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054a0:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f7fe ff8e 	bl	80043c4 <HAL_I2C_SlaveTxCpltCallback>
}
 80054a8:	e004      	b.n	80054b4 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80054b2:	615a      	str	r2, [r3, #20]
}
 80054b4:	bf00      	nop
 80054b6:	3710      	adds	r7, #16
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bd80      	pop	{r7, pc}
 80054bc:	ffff0000 	.word	0xffff0000

080054c0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b084      	sub	sp, #16
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054ce:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054d6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80054d8:	7bbb      	ldrb	r3, [r7, #14]
 80054da:	2b10      	cmp	r3, #16
 80054dc:	d002      	beq.n	80054e4 <I2C_ITError+0x24>
 80054de:	7bbb      	ldrb	r3, [r7, #14]
 80054e0:	2b40      	cmp	r3, #64	; 0x40
 80054e2:	d10a      	bne.n	80054fa <I2C_ITError+0x3a>
 80054e4:	7bfb      	ldrb	r3, [r7, #15]
 80054e6:	2b22      	cmp	r3, #34	; 0x22
 80054e8:	d107      	bne.n	80054fa <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80054f8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80054fa:	7bfb      	ldrb	r3, [r7, #15]
 80054fc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005500:	2b28      	cmp	r3, #40	; 0x28
 8005502:	d107      	bne.n	8005514 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2228      	movs	r2, #40	; 0x28
 800550e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005512:	e015      	b.n	8005540 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800551e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005522:	d00a      	beq.n	800553a <I2C_ITError+0x7a>
 8005524:	7bfb      	ldrb	r3, [r7, #15]
 8005526:	2b60      	cmp	r3, #96	; 0x60
 8005528:	d007      	beq.n	800553a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2220      	movs	r2, #32
 800552e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800554a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800554e:	d162      	bne.n	8005616 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	685a      	ldr	r2, [r3, #4]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800555e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005564:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005568:	b2db      	uxtb	r3, r3
 800556a:	2b01      	cmp	r3, #1
 800556c:	d020      	beq.n	80055b0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005572:	4a6a      	ldr	r2, [pc, #424]	; (800571c <I2C_ITError+0x25c>)
 8005574:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800557a:	4618      	mov	r0, r3
 800557c:	f7fd fc64 	bl	8002e48 <HAL_DMA_Abort_IT>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	f000 8089 	beq.w	800569a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f022 0201 	bic.w	r2, r2, #1
 8005596:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2220      	movs	r2, #32
 800559c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80055aa:	4610      	mov	r0, r2
 80055ac:	4798      	blx	r3
 80055ae:	e074      	b.n	800569a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055b4:	4a59      	ldr	r2, [pc, #356]	; (800571c <I2C_ITError+0x25c>)
 80055b6:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055bc:	4618      	mov	r0, r3
 80055be:	f7fd fc43 	bl	8002e48 <HAL_DMA_Abort_IT>
 80055c2:	4603      	mov	r3, r0
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d068      	beq.n	800569a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	695b      	ldr	r3, [r3, #20]
 80055ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055d2:	2b40      	cmp	r3, #64	; 0x40
 80055d4:	d10b      	bne.n	80055ee <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	691a      	ldr	r2, [r3, #16]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e0:	b2d2      	uxtb	r2, r2
 80055e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e8:	1c5a      	adds	r2, r3, #1
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f022 0201 	bic.w	r2, r2, #1
 80055fc:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2220      	movs	r2, #32
 8005602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800560a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005610:	4610      	mov	r0, r2
 8005612:	4798      	blx	r3
 8005614:	e041      	b.n	800569a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800561c:	b2db      	uxtb	r3, r3
 800561e:	2b60      	cmp	r3, #96	; 0x60
 8005620:	d125      	bne.n	800566e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2220      	movs	r2, #32
 8005626:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	695b      	ldr	r3, [r3, #20]
 8005636:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800563a:	2b40      	cmp	r3, #64	; 0x40
 800563c:	d10b      	bne.n	8005656 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	691a      	ldr	r2, [r3, #16]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005648:	b2d2      	uxtb	r2, r2
 800564a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005650:	1c5a      	adds	r2, r3, #1
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f022 0201 	bic.w	r2, r2, #1
 8005664:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f7fe fef6 	bl	8004458 <HAL_I2C_AbortCpltCallback>
 800566c:	e015      	b.n	800569a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	695b      	ldr	r3, [r3, #20]
 8005674:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005678:	2b40      	cmp	r3, #64	; 0x40
 800567a:	d10b      	bne.n	8005694 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	691a      	ldr	r2, [r3, #16]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005686:	b2d2      	uxtb	r2, r2
 8005688:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800568e:	1c5a      	adds	r2, r3, #1
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f7fe fed5 	bl	8004444 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	f003 0301 	and.w	r3, r3, #1
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d10e      	bne.n	80056c8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d109      	bne.n	80056c8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d104      	bne.n	80056c8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d007      	beq.n	80056d8 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	685a      	ldr	r2, [r3, #4]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80056d6:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056de:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056e4:	f003 0304 	and.w	r3, r3, #4
 80056e8:	2b04      	cmp	r3, #4
 80056ea:	d113      	bne.n	8005714 <I2C_ITError+0x254>
 80056ec:	7bfb      	ldrb	r3, [r7, #15]
 80056ee:	2b28      	cmp	r3, #40	; 0x28
 80056f0:	d110      	bne.n	8005714 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	4a0a      	ldr	r2, [pc, #40]	; (8005720 <I2C_ITError+0x260>)
 80056f6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2200      	movs	r2, #0
 80056fc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2220      	movs	r2, #32
 8005702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2200      	movs	r2, #0
 800570a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f7fe fe7a 	bl	8004408 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005714:	bf00      	nop
 8005716:	3710      	adds	r7, #16
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}
 800571c:	08005a21 	.word	0x08005a21
 8005720:	ffff0000 	.word	0xffff0000

08005724 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b088      	sub	sp, #32
 8005728:	af02      	add	r7, sp, #8
 800572a:	60f8      	str	r0, [r7, #12]
 800572c:	4608      	mov	r0, r1
 800572e:	4611      	mov	r1, r2
 8005730:	461a      	mov	r2, r3
 8005732:	4603      	mov	r3, r0
 8005734:	817b      	strh	r3, [r7, #10]
 8005736:	460b      	mov	r3, r1
 8005738:	813b      	strh	r3, [r7, #8]
 800573a:	4613      	mov	r3, r2
 800573c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800574c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800574e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005750:	9300      	str	r3, [sp, #0]
 8005752:	6a3b      	ldr	r3, [r7, #32]
 8005754:	2200      	movs	r2, #0
 8005756:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800575a:	68f8      	ldr	r0, [r7, #12]
 800575c:	f000 fa08 	bl	8005b70 <I2C_WaitOnFlagUntilTimeout>
 8005760:	4603      	mov	r3, r0
 8005762:	2b00      	cmp	r3, #0
 8005764:	d00d      	beq.n	8005782 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005770:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005774:	d103      	bne.n	800577e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	f44f 7200 	mov.w	r2, #512	; 0x200
 800577c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800577e:	2303      	movs	r3, #3
 8005780:	e05f      	b.n	8005842 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005782:	897b      	ldrh	r3, [r7, #10]
 8005784:	b2db      	uxtb	r3, r3
 8005786:	461a      	mov	r2, r3
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005790:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005794:	6a3a      	ldr	r2, [r7, #32]
 8005796:	492d      	ldr	r1, [pc, #180]	; (800584c <I2C_RequestMemoryWrite+0x128>)
 8005798:	68f8      	ldr	r0, [r7, #12]
 800579a:	f000 fa40 	bl	8005c1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800579e:	4603      	mov	r3, r0
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d001      	beq.n	80057a8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e04c      	b.n	8005842 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057a8:	2300      	movs	r3, #0
 80057aa:	617b      	str	r3, [r7, #20]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	695b      	ldr	r3, [r3, #20]
 80057b2:	617b      	str	r3, [r7, #20]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	699b      	ldr	r3, [r3, #24]
 80057ba:	617b      	str	r3, [r7, #20]
 80057bc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057c0:	6a39      	ldr	r1, [r7, #32]
 80057c2:	68f8      	ldr	r0, [r7, #12]
 80057c4:	f000 faaa 	bl	8005d1c <I2C_WaitOnTXEFlagUntilTimeout>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d00d      	beq.n	80057ea <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057d2:	2b04      	cmp	r3, #4
 80057d4:	d107      	bne.n	80057e6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681a      	ldr	r2, [r3, #0]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057e4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e02b      	b.n	8005842 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80057ea:	88fb      	ldrh	r3, [r7, #6]
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d105      	bne.n	80057fc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80057f0:	893b      	ldrh	r3, [r7, #8]
 80057f2:	b2da      	uxtb	r2, r3
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	611a      	str	r2, [r3, #16]
 80057fa:	e021      	b.n	8005840 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80057fc:	893b      	ldrh	r3, [r7, #8]
 80057fe:	0a1b      	lsrs	r3, r3, #8
 8005800:	b29b      	uxth	r3, r3
 8005802:	b2da      	uxtb	r2, r3
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800580a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800580c:	6a39      	ldr	r1, [r7, #32]
 800580e:	68f8      	ldr	r0, [r7, #12]
 8005810:	f000 fa84 	bl	8005d1c <I2C_WaitOnTXEFlagUntilTimeout>
 8005814:	4603      	mov	r3, r0
 8005816:	2b00      	cmp	r3, #0
 8005818:	d00d      	beq.n	8005836 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800581e:	2b04      	cmp	r3, #4
 8005820:	d107      	bne.n	8005832 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005830:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e005      	b.n	8005842 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005836:	893b      	ldrh	r3, [r7, #8]
 8005838:	b2da      	uxtb	r2, r3
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005840:	2300      	movs	r3, #0
}
 8005842:	4618      	mov	r0, r3
 8005844:	3718      	adds	r7, #24
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}
 800584a:	bf00      	nop
 800584c:	00010002 	.word	0x00010002

08005850 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b088      	sub	sp, #32
 8005854:	af02      	add	r7, sp, #8
 8005856:	60f8      	str	r0, [r7, #12]
 8005858:	4608      	mov	r0, r1
 800585a:	4611      	mov	r1, r2
 800585c:	461a      	mov	r2, r3
 800585e:	4603      	mov	r3, r0
 8005860:	817b      	strh	r3, [r7, #10]
 8005862:	460b      	mov	r3, r1
 8005864:	813b      	strh	r3, [r7, #8]
 8005866:	4613      	mov	r3, r2
 8005868:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005878:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005888:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800588a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800588c:	9300      	str	r3, [sp, #0]
 800588e:	6a3b      	ldr	r3, [r7, #32]
 8005890:	2200      	movs	r2, #0
 8005892:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005896:	68f8      	ldr	r0, [r7, #12]
 8005898:	f000 f96a 	bl	8005b70 <I2C_WaitOnFlagUntilTimeout>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d00d      	beq.n	80058be <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058b0:	d103      	bne.n	80058ba <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058b8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e0aa      	b.n	8005a14 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80058be:	897b      	ldrh	r3, [r7, #10]
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	461a      	mov	r2, r3
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80058cc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80058ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d0:	6a3a      	ldr	r2, [r7, #32]
 80058d2:	4952      	ldr	r1, [pc, #328]	; (8005a1c <I2C_RequestMemoryRead+0x1cc>)
 80058d4:	68f8      	ldr	r0, [r7, #12]
 80058d6:	f000 f9a2 	bl	8005c1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058da:	4603      	mov	r3, r0
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d001      	beq.n	80058e4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	e097      	b.n	8005a14 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058e4:	2300      	movs	r3, #0
 80058e6:	617b      	str	r3, [r7, #20]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	695b      	ldr	r3, [r3, #20]
 80058ee:	617b      	str	r3, [r7, #20]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	699b      	ldr	r3, [r3, #24]
 80058f6:	617b      	str	r3, [r7, #20]
 80058f8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058fc:	6a39      	ldr	r1, [r7, #32]
 80058fe:	68f8      	ldr	r0, [r7, #12]
 8005900:	f000 fa0c 	bl	8005d1c <I2C_WaitOnTXEFlagUntilTimeout>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d00d      	beq.n	8005926 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800590e:	2b04      	cmp	r3, #4
 8005910:	d107      	bne.n	8005922 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005920:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005922:	2301      	movs	r3, #1
 8005924:	e076      	b.n	8005a14 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005926:	88fb      	ldrh	r3, [r7, #6]
 8005928:	2b01      	cmp	r3, #1
 800592a:	d105      	bne.n	8005938 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800592c:	893b      	ldrh	r3, [r7, #8]
 800592e:	b2da      	uxtb	r2, r3
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	611a      	str	r2, [r3, #16]
 8005936:	e021      	b.n	800597c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005938:	893b      	ldrh	r3, [r7, #8]
 800593a:	0a1b      	lsrs	r3, r3, #8
 800593c:	b29b      	uxth	r3, r3
 800593e:	b2da      	uxtb	r2, r3
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005946:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005948:	6a39      	ldr	r1, [r7, #32]
 800594a:	68f8      	ldr	r0, [r7, #12]
 800594c:	f000 f9e6 	bl	8005d1c <I2C_WaitOnTXEFlagUntilTimeout>
 8005950:	4603      	mov	r3, r0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d00d      	beq.n	8005972 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800595a:	2b04      	cmp	r3, #4
 800595c:	d107      	bne.n	800596e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800596c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	e050      	b.n	8005a14 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005972:	893b      	ldrh	r3, [r7, #8]
 8005974:	b2da      	uxtb	r2, r3
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800597c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800597e:	6a39      	ldr	r1, [r7, #32]
 8005980:	68f8      	ldr	r0, [r7, #12]
 8005982:	f000 f9cb 	bl	8005d1c <I2C_WaitOnTXEFlagUntilTimeout>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d00d      	beq.n	80059a8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005990:	2b04      	cmp	r3, #4
 8005992:	d107      	bne.n	80059a4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059a2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e035      	b.n	8005a14 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059b6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80059b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ba:	9300      	str	r3, [sp, #0]
 80059bc:	6a3b      	ldr	r3, [r7, #32]
 80059be:	2200      	movs	r2, #0
 80059c0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80059c4:	68f8      	ldr	r0, [r7, #12]
 80059c6:	f000 f8d3 	bl	8005b70 <I2C_WaitOnFlagUntilTimeout>
 80059ca:	4603      	mov	r3, r0
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d00d      	beq.n	80059ec <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059de:	d103      	bne.n	80059e8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80059e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80059e8:	2303      	movs	r3, #3
 80059ea:	e013      	b.n	8005a14 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80059ec:	897b      	ldrh	r3, [r7, #10]
 80059ee:	b2db      	uxtb	r3, r3
 80059f0:	f043 0301 	orr.w	r3, r3, #1
 80059f4:	b2da      	uxtb	r2, r3
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80059fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059fe:	6a3a      	ldr	r2, [r7, #32]
 8005a00:	4906      	ldr	r1, [pc, #24]	; (8005a1c <I2C_RequestMemoryRead+0x1cc>)
 8005a02:	68f8      	ldr	r0, [r7, #12]
 8005a04:	f000 f90b 	bl	8005c1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d001      	beq.n	8005a12 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e000      	b.n	8005a14 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005a12:	2300      	movs	r3, #0
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3718      	adds	r7, #24
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}
 8005a1c:	00010002 	.word	0x00010002

08005a20 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b086      	sub	sp, #24
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a30:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a38:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005a3a:	4b4b      	ldr	r3, [pc, #300]	; (8005b68 <I2C_DMAAbort+0x148>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	08db      	lsrs	r3, r3, #3
 8005a40:	4a4a      	ldr	r2, [pc, #296]	; (8005b6c <I2C_DMAAbort+0x14c>)
 8005a42:	fba2 2303 	umull	r2, r3, r2, r3
 8005a46:	0a1a      	lsrs	r2, r3, #8
 8005a48:	4613      	mov	r3, r2
 8005a4a:	009b      	lsls	r3, r3, #2
 8005a4c:	4413      	add	r3, r2
 8005a4e:	00da      	lsls	r2, r3, #3
 8005a50:	1ad3      	subs	r3, r2, r3
 8005a52:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d106      	bne.n	8005a68 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a5e:	f043 0220 	orr.w	r2, r3, #32
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8005a66:	e00a      	b.n	8005a7e <I2C_DMAAbort+0x5e>
    }
    count--;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	3b01      	subs	r3, #1
 8005a6c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a7c:	d0ea      	beq.n	8005a54 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d003      	beq.n	8005a8e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d003      	beq.n	8005a9e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	681a      	ldr	r2, [r3, #0]
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005aac:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d003      	beq.n	8005ac4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d003      	beq.n	8005ad4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f022 0201 	bic.w	r2, r2, #1
 8005ae2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	2b60      	cmp	r3, #96	; 0x60
 8005aee:	d10e      	bne.n	8005b0e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	2220      	movs	r2, #32
 8005af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	2200      	movs	r2, #0
 8005afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	2200      	movs	r2, #0
 8005b04:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005b06:	6978      	ldr	r0, [r7, #20]
 8005b08:	f7fe fca6 	bl	8004458 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005b0c:	e027      	b.n	8005b5e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005b0e:	7cfb      	ldrb	r3, [r7, #19]
 8005b10:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005b14:	2b28      	cmp	r3, #40	; 0x28
 8005b16:	d117      	bne.n	8005b48 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f042 0201 	orr.w	r2, r2, #1
 8005b26:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681a      	ldr	r2, [r3, #0]
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005b36:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	2228      	movs	r2, #40	; 0x28
 8005b42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005b46:	e007      	b.n	8005b58 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	2220      	movs	r2, #32
 8005b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	2200      	movs	r2, #0
 8005b54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005b58:	6978      	ldr	r0, [r7, #20]
 8005b5a:	f7fe fc73 	bl	8004444 <HAL_I2C_ErrorCallback>
}
 8005b5e:	bf00      	nop
 8005b60:	3718      	adds	r7, #24
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}
 8005b66:	bf00      	nop
 8005b68:	20000000 	.word	0x20000000
 8005b6c:	14f8b589 	.word	0x14f8b589

08005b70 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b084      	sub	sp, #16
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	60f8      	str	r0, [r7, #12]
 8005b78:	60b9      	str	r1, [r7, #8]
 8005b7a:	603b      	str	r3, [r7, #0]
 8005b7c:	4613      	mov	r3, r2
 8005b7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b80:	e025      	b.n	8005bce <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b88:	d021      	beq.n	8005bce <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b8a:	f7fc fc8b 	bl	80024a4 <HAL_GetTick>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	1ad3      	subs	r3, r2, r3
 8005b94:	683a      	ldr	r2, [r7, #0]
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d302      	bcc.n	8005ba0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d116      	bne.n	8005bce <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2220      	movs	r2, #32
 8005baa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bba:	f043 0220 	orr.w	r2, r3, #32
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e023      	b.n	8005c16 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	0c1b      	lsrs	r3, r3, #16
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d10d      	bne.n	8005bf4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	695b      	ldr	r3, [r3, #20]
 8005bde:	43da      	mvns	r2, r3
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	4013      	ands	r3, r2
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	bf0c      	ite	eq
 8005bea:	2301      	moveq	r3, #1
 8005bec:	2300      	movne	r3, #0
 8005bee:	b2db      	uxtb	r3, r3
 8005bf0:	461a      	mov	r2, r3
 8005bf2:	e00c      	b.n	8005c0e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	699b      	ldr	r3, [r3, #24]
 8005bfa:	43da      	mvns	r2, r3
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	4013      	ands	r3, r2
 8005c00:	b29b      	uxth	r3, r3
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	bf0c      	ite	eq
 8005c06:	2301      	moveq	r3, #1
 8005c08:	2300      	movne	r3, #0
 8005c0a:	b2db      	uxtb	r3, r3
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	79fb      	ldrb	r3, [r7, #7]
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d0b6      	beq.n	8005b82 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005c14:	2300      	movs	r3, #0
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	3710      	adds	r7, #16
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}

08005c1e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005c1e:	b580      	push	{r7, lr}
 8005c20:	b084      	sub	sp, #16
 8005c22:	af00      	add	r7, sp, #0
 8005c24:	60f8      	str	r0, [r7, #12]
 8005c26:	60b9      	str	r1, [r7, #8]
 8005c28:	607a      	str	r2, [r7, #4]
 8005c2a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005c2c:	e051      	b.n	8005cd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	695b      	ldr	r3, [r3, #20]
 8005c34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c3c:	d123      	bne.n	8005c86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c4c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c56:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2220      	movs	r2, #32
 8005c62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c72:	f043 0204 	orr.w	r2, r3, #4
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e046      	b.n	8005d14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c8c:	d021      	beq.n	8005cd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c8e:	f7fc fc09 	bl	80024a4 <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	687a      	ldr	r2, [r7, #4]
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d302      	bcc.n	8005ca4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d116      	bne.n	8005cd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2220      	movs	r2, #32
 8005cae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cbe:	f043 0220 	orr.w	r2, r3, #32
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	e020      	b.n	8005d14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	0c1b      	lsrs	r3, r3, #16
 8005cd6:	b2db      	uxtb	r3, r3
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d10c      	bne.n	8005cf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	695b      	ldr	r3, [r3, #20]
 8005ce2:	43da      	mvns	r2, r3
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	bf14      	ite	ne
 8005cee:	2301      	movne	r3, #1
 8005cf0:	2300      	moveq	r3, #0
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	e00b      	b.n	8005d0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	699b      	ldr	r3, [r3, #24]
 8005cfc:	43da      	mvns	r2, r3
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	4013      	ands	r3, r2
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	bf14      	ite	ne
 8005d08:	2301      	movne	r3, #1
 8005d0a:	2300      	moveq	r3, #0
 8005d0c:	b2db      	uxtb	r3, r3
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d18d      	bne.n	8005c2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005d12:	2300      	movs	r3, #0
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	3710      	adds	r7, #16
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}

08005d1c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b084      	sub	sp, #16
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	60b9      	str	r1, [r7, #8]
 8005d26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d28:	e02d      	b.n	8005d86 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d2a:	68f8      	ldr	r0, [r7, #12]
 8005d2c:	f000 f900 	bl	8005f30 <I2C_IsAcknowledgeFailed>
 8005d30:	4603      	mov	r3, r0
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d001      	beq.n	8005d3a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005d36:	2301      	movs	r3, #1
 8005d38:	e02d      	b.n	8005d96 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d40:	d021      	beq.n	8005d86 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d42:	f7fc fbaf 	bl	80024a4 <HAL_GetTick>
 8005d46:	4602      	mov	r2, r0
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	1ad3      	subs	r3, r2, r3
 8005d4c:	68ba      	ldr	r2, [r7, #8]
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d302      	bcc.n	8005d58 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d116      	bne.n	8005d86 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2220      	movs	r2, #32
 8005d62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d72:	f043 0220 	orr.w	r2, r3, #32
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e007      	b.n	8005d96 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	695b      	ldr	r3, [r3, #20]
 8005d8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d90:	2b80      	cmp	r3, #128	; 0x80
 8005d92:	d1ca      	bne.n	8005d2a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005d94:	2300      	movs	r3, #0
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	3710      	adds	r7, #16
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}

08005d9e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d9e:	b580      	push	{r7, lr}
 8005da0:	b084      	sub	sp, #16
 8005da2:	af00      	add	r7, sp, #0
 8005da4:	60f8      	str	r0, [r7, #12]
 8005da6:	60b9      	str	r1, [r7, #8]
 8005da8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005daa:	e02d      	b.n	8005e08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005dac:	68f8      	ldr	r0, [r7, #12]
 8005dae:	f000 f8bf 	bl	8005f30 <I2C_IsAcknowledgeFailed>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d001      	beq.n	8005dbc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e02d      	b.n	8005e18 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dc2:	d021      	beq.n	8005e08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dc4:	f7fc fb6e 	bl	80024a4 <HAL_GetTick>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	1ad3      	subs	r3, r2, r3
 8005dce:	68ba      	ldr	r2, [r7, #8]
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d302      	bcc.n	8005dda <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d116      	bne.n	8005e08 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2220      	movs	r2, #32
 8005de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2200      	movs	r2, #0
 8005dec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df4:	f043 0220 	orr.w	r2, r3, #32
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e04:	2301      	movs	r3, #1
 8005e06:	e007      	b.n	8005e18 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	695b      	ldr	r3, [r3, #20]
 8005e0e:	f003 0304 	and.w	r3, r3, #4
 8005e12:	2b04      	cmp	r3, #4
 8005e14:	d1ca      	bne.n	8005dac <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005e16:	2300      	movs	r3, #0
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	3710      	adds	r7, #16
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}

08005e20 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b085      	sub	sp, #20
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005e2c:	4b13      	ldr	r3, [pc, #76]	; (8005e7c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	08db      	lsrs	r3, r3, #3
 8005e32:	4a13      	ldr	r2, [pc, #76]	; (8005e80 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005e34:	fba2 2303 	umull	r2, r3, r2, r3
 8005e38:	0a1a      	lsrs	r2, r3, #8
 8005e3a:	4613      	mov	r3, r2
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	4413      	add	r3, r2
 8005e40:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	3b01      	subs	r3, #1
 8005e46:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d107      	bne.n	8005e5e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e52:	f043 0220 	orr.w	r2, r3, #32
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e008      	b.n	8005e70 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e6c:	d0e9      	beq.n	8005e42 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005e6e:	2300      	movs	r3, #0
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3714      	adds	r7, #20
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr
 8005e7c:	20000000 	.word	0x20000000
 8005e80:	14f8b589 	.word	0x14f8b589

08005e84 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b084      	sub	sp, #16
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	60f8      	str	r0, [r7, #12]
 8005e8c:	60b9      	str	r1, [r7, #8]
 8005e8e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005e90:	e042      	b.n	8005f18 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	695b      	ldr	r3, [r3, #20]
 8005e98:	f003 0310 	and.w	r3, r3, #16
 8005e9c:	2b10      	cmp	r3, #16
 8005e9e:	d119      	bne.n	8005ed4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f06f 0210 	mvn.w	r2, #16
 8005ea8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	2200      	movs	r2, #0
 8005eae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2220      	movs	r2, #32
 8005eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e029      	b.n	8005f28 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ed4:	f7fc fae6 	bl	80024a4 <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	68ba      	ldr	r2, [r7, #8]
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d302      	bcc.n	8005eea <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d116      	bne.n	8005f18 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2200      	movs	r2, #0
 8005eee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2220      	movs	r2, #32
 8005ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f04:	f043 0220 	orr.w	r2, r3, #32
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	e007      	b.n	8005f28 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	695b      	ldr	r3, [r3, #20]
 8005f1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f22:	2b40      	cmp	r3, #64	; 0x40
 8005f24:	d1b5      	bne.n	8005e92 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005f26:	2300      	movs	r3, #0
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3710      	adds	r7, #16
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b083      	sub	sp, #12
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	695b      	ldr	r3, [r3, #20]
 8005f3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f46:	d11b      	bne.n	8005f80 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f50:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2220      	movs	r2, #32
 8005f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f6c:	f043 0204 	orr.w	r2, r3, #4
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2200      	movs	r2, #0
 8005f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	e000      	b.n	8005f82 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	370c      	adds	r7, #12
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr

08005f8e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005f8e:	b480      	push	{r7}
 8005f90:	b083      	sub	sp, #12
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f9a:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005f9e:	d103      	bne.n	8005fa8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005fa6:	e007      	b.n	8005fb8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fac:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005fb0:	d102      	bne.n	8005fb8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2208      	movs	r2, #8
 8005fb6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005fb8:	bf00      	nop
 8005fba:	370c      	adds	r7, #12
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr

08005fc4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fc6:	b08f      	sub	sp, #60	; 0x3c
 8005fc8:	af0a      	add	r7, sp, #40	; 0x28
 8005fca:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d101      	bne.n	8005fd6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e10f      	b.n	80061f6 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d106      	bne.n	8005ff6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2200      	movs	r2, #0
 8005fec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f006 fa2d 	bl	800c450 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2203      	movs	r2, #3
 8005ffa:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006002:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006006:	2b00      	cmp	r3, #0
 8006008:	d102      	bne.n	8006010 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2200      	movs	r2, #0
 800600e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4618      	mov	r0, r3
 8006016:	f003 f90a 	bl	800922e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	603b      	str	r3, [r7, #0]
 8006020:	687e      	ldr	r6, [r7, #4]
 8006022:	466d      	mov	r5, sp
 8006024:	f106 0410 	add.w	r4, r6, #16
 8006028:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800602a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800602c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800602e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006030:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006034:	e885 0003 	stmia.w	r5, {r0, r1}
 8006038:	1d33      	adds	r3, r6, #4
 800603a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800603c:	6838      	ldr	r0, [r7, #0]
 800603e:	f002 ffe1 	bl	8009004 <USB_CoreInit>
 8006042:	4603      	mov	r3, r0
 8006044:	2b00      	cmp	r3, #0
 8006046:	d005      	beq.n	8006054 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2202      	movs	r2, #2
 800604c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8006050:	2301      	movs	r3, #1
 8006052:	e0d0      	b.n	80061f6 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	2100      	movs	r1, #0
 800605a:	4618      	mov	r0, r3
 800605c:	f003 f8f8 	bl	8009250 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006060:	2300      	movs	r3, #0
 8006062:	73fb      	strb	r3, [r7, #15]
 8006064:	e04a      	b.n	80060fc <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006066:	7bfa      	ldrb	r2, [r7, #15]
 8006068:	6879      	ldr	r1, [r7, #4]
 800606a:	4613      	mov	r3, r2
 800606c:	00db      	lsls	r3, r3, #3
 800606e:	1a9b      	subs	r3, r3, r2
 8006070:	009b      	lsls	r3, r3, #2
 8006072:	440b      	add	r3, r1
 8006074:	333d      	adds	r3, #61	; 0x3d
 8006076:	2201      	movs	r2, #1
 8006078:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800607a:	7bfa      	ldrb	r2, [r7, #15]
 800607c:	6879      	ldr	r1, [r7, #4]
 800607e:	4613      	mov	r3, r2
 8006080:	00db      	lsls	r3, r3, #3
 8006082:	1a9b      	subs	r3, r3, r2
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	440b      	add	r3, r1
 8006088:	333c      	adds	r3, #60	; 0x3c
 800608a:	7bfa      	ldrb	r2, [r7, #15]
 800608c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800608e:	7bfa      	ldrb	r2, [r7, #15]
 8006090:	7bfb      	ldrb	r3, [r7, #15]
 8006092:	b298      	uxth	r0, r3
 8006094:	6879      	ldr	r1, [r7, #4]
 8006096:	4613      	mov	r3, r2
 8006098:	00db      	lsls	r3, r3, #3
 800609a:	1a9b      	subs	r3, r3, r2
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	440b      	add	r3, r1
 80060a0:	3342      	adds	r3, #66	; 0x42
 80060a2:	4602      	mov	r2, r0
 80060a4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80060a6:	7bfa      	ldrb	r2, [r7, #15]
 80060a8:	6879      	ldr	r1, [r7, #4]
 80060aa:	4613      	mov	r3, r2
 80060ac:	00db      	lsls	r3, r3, #3
 80060ae:	1a9b      	subs	r3, r3, r2
 80060b0:	009b      	lsls	r3, r3, #2
 80060b2:	440b      	add	r3, r1
 80060b4:	333f      	adds	r3, #63	; 0x3f
 80060b6:	2200      	movs	r2, #0
 80060b8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80060ba:	7bfa      	ldrb	r2, [r7, #15]
 80060bc:	6879      	ldr	r1, [r7, #4]
 80060be:	4613      	mov	r3, r2
 80060c0:	00db      	lsls	r3, r3, #3
 80060c2:	1a9b      	subs	r3, r3, r2
 80060c4:	009b      	lsls	r3, r3, #2
 80060c6:	440b      	add	r3, r1
 80060c8:	3344      	adds	r3, #68	; 0x44
 80060ca:	2200      	movs	r2, #0
 80060cc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80060ce:	7bfa      	ldrb	r2, [r7, #15]
 80060d0:	6879      	ldr	r1, [r7, #4]
 80060d2:	4613      	mov	r3, r2
 80060d4:	00db      	lsls	r3, r3, #3
 80060d6:	1a9b      	subs	r3, r3, r2
 80060d8:	009b      	lsls	r3, r3, #2
 80060da:	440b      	add	r3, r1
 80060dc:	3348      	adds	r3, #72	; 0x48
 80060de:	2200      	movs	r2, #0
 80060e0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80060e2:	7bfa      	ldrb	r2, [r7, #15]
 80060e4:	6879      	ldr	r1, [r7, #4]
 80060e6:	4613      	mov	r3, r2
 80060e8:	00db      	lsls	r3, r3, #3
 80060ea:	1a9b      	subs	r3, r3, r2
 80060ec:	009b      	lsls	r3, r3, #2
 80060ee:	440b      	add	r3, r1
 80060f0:	3350      	adds	r3, #80	; 0x50
 80060f2:	2200      	movs	r2, #0
 80060f4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80060f6:	7bfb      	ldrb	r3, [r7, #15]
 80060f8:	3301      	adds	r3, #1
 80060fa:	73fb      	strb	r3, [r7, #15]
 80060fc:	7bfa      	ldrb	r2, [r7, #15]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	429a      	cmp	r2, r3
 8006104:	d3af      	bcc.n	8006066 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006106:	2300      	movs	r3, #0
 8006108:	73fb      	strb	r3, [r7, #15]
 800610a:	e044      	b.n	8006196 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800610c:	7bfa      	ldrb	r2, [r7, #15]
 800610e:	6879      	ldr	r1, [r7, #4]
 8006110:	4613      	mov	r3, r2
 8006112:	00db      	lsls	r3, r3, #3
 8006114:	1a9b      	subs	r3, r3, r2
 8006116:	009b      	lsls	r3, r3, #2
 8006118:	440b      	add	r3, r1
 800611a:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800611e:	2200      	movs	r2, #0
 8006120:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006122:	7bfa      	ldrb	r2, [r7, #15]
 8006124:	6879      	ldr	r1, [r7, #4]
 8006126:	4613      	mov	r3, r2
 8006128:	00db      	lsls	r3, r3, #3
 800612a:	1a9b      	subs	r3, r3, r2
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	440b      	add	r3, r1
 8006130:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8006134:	7bfa      	ldrb	r2, [r7, #15]
 8006136:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006138:	7bfa      	ldrb	r2, [r7, #15]
 800613a:	6879      	ldr	r1, [r7, #4]
 800613c:	4613      	mov	r3, r2
 800613e:	00db      	lsls	r3, r3, #3
 8006140:	1a9b      	subs	r3, r3, r2
 8006142:	009b      	lsls	r3, r3, #2
 8006144:	440b      	add	r3, r1
 8006146:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800614a:	2200      	movs	r2, #0
 800614c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800614e:	7bfa      	ldrb	r2, [r7, #15]
 8006150:	6879      	ldr	r1, [r7, #4]
 8006152:	4613      	mov	r3, r2
 8006154:	00db      	lsls	r3, r3, #3
 8006156:	1a9b      	subs	r3, r3, r2
 8006158:	009b      	lsls	r3, r3, #2
 800615a:	440b      	add	r3, r1
 800615c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006160:	2200      	movs	r2, #0
 8006162:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006164:	7bfa      	ldrb	r2, [r7, #15]
 8006166:	6879      	ldr	r1, [r7, #4]
 8006168:	4613      	mov	r3, r2
 800616a:	00db      	lsls	r3, r3, #3
 800616c:	1a9b      	subs	r3, r3, r2
 800616e:	009b      	lsls	r3, r3, #2
 8006170:	440b      	add	r3, r1
 8006172:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006176:	2200      	movs	r2, #0
 8006178:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800617a:	7bfa      	ldrb	r2, [r7, #15]
 800617c:	6879      	ldr	r1, [r7, #4]
 800617e:	4613      	mov	r3, r2
 8006180:	00db      	lsls	r3, r3, #3
 8006182:	1a9b      	subs	r3, r3, r2
 8006184:	009b      	lsls	r3, r3, #2
 8006186:	440b      	add	r3, r1
 8006188:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800618c:	2200      	movs	r2, #0
 800618e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006190:	7bfb      	ldrb	r3, [r7, #15]
 8006192:	3301      	adds	r3, #1
 8006194:	73fb      	strb	r3, [r7, #15]
 8006196:	7bfa      	ldrb	r2, [r7, #15]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	429a      	cmp	r2, r3
 800619e:	d3b5      	bcc.n	800610c <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	603b      	str	r3, [r7, #0]
 80061a6:	687e      	ldr	r6, [r7, #4]
 80061a8:	466d      	mov	r5, sp
 80061aa:	f106 0410 	add.w	r4, r6, #16
 80061ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80061b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80061b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80061b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80061b6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80061ba:	e885 0003 	stmia.w	r5, {r0, r1}
 80061be:	1d33      	adds	r3, r6, #4
 80061c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80061c2:	6838      	ldr	r0, [r7, #0]
 80061c4:	f003 f890 	bl	80092e8 <USB_DevInit>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d005      	beq.n	80061da <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2202      	movs	r2, #2
 80061d2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	e00d      	b.n	80061f6 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2201      	movs	r2, #1
 80061e6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4618      	mov	r0, r3
 80061f0:	f004 f90c 	bl	800a40c <USB_DevDisconnect>

  return HAL_OK;
 80061f4:	2300      	movs	r3, #0
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3714      	adds	r7, #20
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080061fe <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80061fe:	b580      	push	{r7, lr}
 8006200:	b084      	sub	sp, #16
 8006202:	af00      	add	r7, sp, #0
 8006204:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006212:	2b01      	cmp	r3, #1
 8006214:	d101      	bne.n	800621a <HAL_PCD_Start+0x1c>
 8006216:	2302      	movs	r3, #2
 8006218:	e020      	b.n	800625c <HAL_PCD_Start+0x5e>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006226:	2b01      	cmp	r3, #1
 8006228:	d109      	bne.n	800623e <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800622e:	2b01      	cmp	r3, #1
 8006230:	d005      	beq.n	800623e <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006236:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4618      	mov	r0, r3
 8006244:	f002 ffe2 	bl	800920c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4618      	mov	r0, r3
 800624e:	f004 f8bc 	bl	800a3ca <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2200      	movs	r2, #0
 8006256:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800625a:	2300      	movs	r3, #0
}
 800625c:	4618      	mov	r0, r3
 800625e:	3710      	adds	r7, #16
 8006260:	46bd      	mov	sp, r7
 8006262:	bd80      	pop	{r7, pc}

08006264 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006264:	b590      	push	{r4, r7, lr}
 8006266:	b08d      	sub	sp, #52	; 0x34
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006272:	6a3b      	ldr	r3, [r7, #32]
 8006274:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4618      	mov	r0, r3
 800627c:	f004 f97a 	bl	800a574 <USB_GetMode>
 8006280:	4603      	mov	r3, r0
 8006282:	2b00      	cmp	r3, #0
 8006284:	f040 839d 	bne.w	80069c2 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4618      	mov	r0, r3
 800628e:	f004 f8de 	bl	800a44e <USB_ReadInterrupts>
 8006292:	4603      	mov	r3, r0
 8006294:	2b00      	cmp	r3, #0
 8006296:	f000 8393 	beq.w	80069c0 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4618      	mov	r0, r3
 80062a0:	f004 f8d5 	bl	800a44e <USB_ReadInterrupts>
 80062a4:	4603      	mov	r3, r0
 80062a6:	f003 0302 	and.w	r3, r3, #2
 80062aa:	2b02      	cmp	r3, #2
 80062ac:	d107      	bne.n	80062be <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	695a      	ldr	r2, [r3, #20]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f002 0202 	and.w	r2, r2, #2
 80062bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4618      	mov	r0, r3
 80062c4:	f004 f8c3 	bl	800a44e <USB_ReadInterrupts>
 80062c8:	4603      	mov	r3, r0
 80062ca:	f003 0310 	and.w	r3, r3, #16
 80062ce:	2b10      	cmp	r3, #16
 80062d0:	d161      	bne.n	8006396 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	699a      	ldr	r2, [r3, #24]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f022 0210 	bic.w	r2, r2, #16
 80062e0:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80062e2:	6a3b      	ldr	r3, [r7, #32]
 80062e4:	6a1b      	ldr	r3, [r3, #32]
 80062e6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80062e8:	69bb      	ldr	r3, [r7, #24]
 80062ea:	f003 020f 	and.w	r2, r3, #15
 80062ee:	4613      	mov	r3, r2
 80062f0:	00db      	lsls	r3, r3, #3
 80062f2:	1a9b      	subs	r3, r3, r2
 80062f4:	009b      	lsls	r3, r3, #2
 80062f6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80062fa:	687a      	ldr	r2, [r7, #4]
 80062fc:	4413      	add	r3, r2
 80062fe:	3304      	adds	r3, #4
 8006300:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006302:	69bb      	ldr	r3, [r7, #24]
 8006304:	0c5b      	lsrs	r3, r3, #17
 8006306:	f003 030f 	and.w	r3, r3, #15
 800630a:	2b02      	cmp	r3, #2
 800630c:	d124      	bne.n	8006358 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800630e:	69ba      	ldr	r2, [r7, #24]
 8006310:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8006314:	4013      	ands	r3, r2
 8006316:	2b00      	cmp	r3, #0
 8006318:	d035      	beq.n	8006386 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800631e:	69bb      	ldr	r3, [r7, #24]
 8006320:	091b      	lsrs	r3, r3, #4
 8006322:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006324:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006328:	b29b      	uxth	r3, r3
 800632a:	461a      	mov	r2, r3
 800632c:	6a38      	ldr	r0, [r7, #32]
 800632e:	f003 fefa 	bl	800a126 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	68da      	ldr	r2, [r3, #12]
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	091b      	lsrs	r3, r3, #4
 800633a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800633e:	441a      	add	r2, r3
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	699a      	ldr	r2, [r3, #24]
 8006348:	69bb      	ldr	r3, [r7, #24]
 800634a:	091b      	lsrs	r3, r3, #4
 800634c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006350:	441a      	add	r2, r3
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	619a      	str	r2, [r3, #24]
 8006356:	e016      	b.n	8006386 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8006358:	69bb      	ldr	r3, [r7, #24]
 800635a:	0c5b      	lsrs	r3, r3, #17
 800635c:	f003 030f 	and.w	r3, r3, #15
 8006360:	2b06      	cmp	r3, #6
 8006362:	d110      	bne.n	8006386 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800636a:	2208      	movs	r2, #8
 800636c:	4619      	mov	r1, r3
 800636e:	6a38      	ldr	r0, [r7, #32]
 8006370:	f003 fed9 	bl	800a126 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	699a      	ldr	r2, [r3, #24]
 8006378:	69bb      	ldr	r3, [r7, #24]
 800637a:	091b      	lsrs	r3, r3, #4
 800637c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006380:	441a      	add	r2, r3
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	699a      	ldr	r2, [r3, #24]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f042 0210 	orr.w	r2, r2, #16
 8006394:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4618      	mov	r0, r3
 800639c:	f004 f857 	bl	800a44e <USB_ReadInterrupts>
 80063a0:	4603      	mov	r3, r0
 80063a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80063a6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80063aa:	d16e      	bne.n	800648a <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80063ac:	2300      	movs	r3, #0
 80063ae:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4618      	mov	r0, r3
 80063b6:	f004 f85d 	bl	800a474 <USB_ReadDevAllOutEpInterrupt>
 80063ba:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80063bc:	e062      	b.n	8006484 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80063be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063c0:	f003 0301 	and.w	r3, r3, #1
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d057      	beq.n	8006478 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063ce:	b2d2      	uxtb	r2, r2
 80063d0:	4611      	mov	r1, r2
 80063d2:	4618      	mov	r0, r3
 80063d4:	f004 f882 	bl	800a4dc <USB_ReadDevOutEPInterrupt>
 80063d8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	f003 0301 	and.w	r3, r3, #1
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d00c      	beq.n	80063fe <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80063e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063e6:	015a      	lsls	r2, r3, #5
 80063e8:	69fb      	ldr	r3, [r7, #28]
 80063ea:	4413      	add	r3, r2
 80063ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063f0:	461a      	mov	r2, r3
 80063f2:	2301      	movs	r3, #1
 80063f4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80063f6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f000 fdb1 	bl	8006f60 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	f003 0308 	and.w	r3, r3, #8
 8006404:	2b00      	cmp	r3, #0
 8006406:	d00c      	beq.n	8006422 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800640a:	015a      	lsls	r2, r3, #5
 800640c:	69fb      	ldr	r3, [r7, #28]
 800640e:	4413      	add	r3, r2
 8006410:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006414:	461a      	mov	r2, r3
 8006416:	2308      	movs	r3, #8
 8006418:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800641a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800641c:	6878      	ldr	r0, [r7, #4]
 800641e:	f000 feab 	bl	8007178 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	f003 0310 	and.w	r3, r3, #16
 8006428:	2b00      	cmp	r3, #0
 800642a:	d008      	beq.n	800643e <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800642c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800642e:	015a      	lsls	r2, r3, #5
 8006430:	69fb      	ldr	r3, [r7, #28]
 8006432:	4413      	add	r3, r2
 8006434:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006438:	461a      	mov	r2, r3
 800643a:	2310      	movs	r3, #16
 800643c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	f003 0320 	and.w	r3, r3, #32
 8006444:	2b00      	cmp	r3, #0
 8006446:	d008      	beq.n	800645a <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800644a:	015a      	lsls	r2, r3, #5
 800644c:	69fb      	ldr	r3, [r7, #28]
 800644e:	4413      	add	r3, r2
 8006450:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006454:	461a      	mov	r2, r3
 8006456:	2320      	movs	r3, #32
 8006458:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006460:	2b00      	cmp	r3, #0
 8006462:	d009      	beq.n	8006478 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006466:	015a      	lsls	r2, r3, #5
 8006468:	69fb      	ldr	r3, [r7, #28]
 800646a:	4413      	add	r3, r2
 800646c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006470:	461a      	mov	r2, r3
 8006472:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006476:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647a:	3301      	adds	r3, #1
 800647c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800647e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006480:	085b      	lsrs	r3, r3, #1
 8006482:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006486:	2b00      	cmp	r3, #0
 8006488:	d199      	bne.n	80063be <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4618      	mov	r0, r3
 8006490:	f003 ffdd 	bl	800a44e <USB_ReadInterrupts>
 8006494:	4603      	mov	r3, r0
 8006496:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800649a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800649e:	f040 80c0 	bne.w	8006622 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4618      	mov	r0, r3
 80064a8:	f003 fffe 	bl	800a4a8 <USB_ReadDevAllInEpInterrupt>
 80064ac:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80064ae:	2300      	movs	r3, #0
 80064b0:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80064b2:	e0b2      	b.n	800661a <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80064b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064b6:	f003 0301 	and.w	r3, r3, #1
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	f000 80a7 	beq.w	800660e <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064c6:	b2d2      	uxtb	r2, r2
 80064c8:	4611      	mov	r1, r2
 80064ca:	4618      	mov	r0, r3
 80064cc:	f004 f824 	bl	800a518 <USB_ReadDevInEPInterrupt>
 80064d0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	f003 0301 	and.w	r3, r3, #1
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d057      	beq.n	800658c <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80064dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064de:	f003 030f 	and.w	r3, r3, #15
 80064e2:	2201      	movs	r2, #1
 80064e4:	fa02 f303 	lsl.w	r3, r2, r3
 80064e8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80064ea:	69fb      	ldr	r3, [r7, #28]
 80064ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80064f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	43db      	mvns	r3, r3
 80064f6:	69f9      	ldr	r1, [r7, #28]
 80064f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80064fc:	4013      	ands	r3, r2
 80064fe:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006502:	015a      	lsls	r2, r3, #5
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	4413      	add	r3, r2
 8006508:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800650c:	461a      	mov	r2, r3
 800650e:	2301      	movs	r3, #1
 8006510:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	2b01      	cmp	r3, #1
 8006518:	d132      	bne.n	8006580 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800651a:	6879      	ldr	r1, [r7, #4]
 800651c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800651e:	4613      	mov	r3, r2
 8006520:	00db      	lsls	r3, r3, #3
 8006522:	1a9b      	subs	r3, r3, r2
 8006524:	009b      	lsls	r3, r3, #2
 8006526:	440b      	add	r3, r1
 8006528:	3348      	adds	r3, #72	; 0x48
 800652a:	6819      	ldr	r1, [r3, #0]
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006530:	4613      	mov	r3, r2
 8006532:	00db      	lsls	r3, r3, #3
 8006534:	1a9b      	subs	r3, r3, r2
 8006536:	009b      	lsls	r3, r3, #2
 8006538:	4403      	add	r3, r0
 800653a:	3344      	adds	r3, #68	; 0x44
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4419      	add	r1, r3
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006544:	4613      	mov	r3, r2
 8006546:	00db      	lsls	r3, r3, #3
 8006548:	1a9b      	subs	r3, r3, r2
 800654a:	009b      	lsls	r3, r3, #2
 800654c:	4403      	add	r3, r0
 800654e:	3348      	adds	r3, #72	; 0x48
 8006550:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006554:	2b00      	cmp	r3, #0
 8006556:	d113      	bne.n	8006580 <HAL_PCD_IRQHandler+0x31c>
 8006558:	6879      	ldr	r1, [r7, #4]
 800655a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800655c:	4613      	mov	r3, r2
 800655e:	00db      	lsls	r3, r3, #3
 8006560:	1a9b      	subs	r3, r3, r2
 8006562:	009b      	lsls	r3, r3, #2
 8006564:	440b      	add	r3, r1
 8006566:	3350      	adds	r3, #80	; 0x50
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d108      	bne.n	8006580 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6818      	ldr	r0, [r3, #0]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006578:	461a      	mov	r2, r3
 800657a:	2101      	movs	r1, #1
 800657c:	f004 f82c 	bl	800a5d8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006582:	b2db      	uxtb	r3, r3
 8006584:	4619      	mov	r1, r3
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f005 ffe3 	bl	800c552 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800658c:	693b      	ldr	r3, [r7, #16]
 800658e:	f003 0308 	and.w	r3, r3, #8
 8006592:	2b00      	cmp	r3, #0
 8006594:	d008      	beq.n	80065a8 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006598:	015a      	lsls	r2, r3, #5
 800659a:	69fb      	ldr	r3, [r7, #28]
 800659c:	4413      	add	r3, r2
 800659e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065a2:	461a      	mov	r2, r3
 80065a4:	2308      	movs	r3, #8
 80065a6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	f003 0310 	and.w	r3, r3, #16
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d008      	beq.n	80065c4 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80065b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b4:	015a      	lsls	r2, r3, #5
 80065b6:	69fb      	ldr	r3, [r7, #28]
 80065b8:	4413      	add	r3, r2
 80065ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065be:	461a      	mov	r2, r3
 80065c0:	2310      	movs	r3, #16
 80065c2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d008      	beq.n	80065e0 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80065ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d0:	015a      	lsls	r2, r3, #5
 80065d2:	69fb      	ldr	r3, [r7, #28]
 80065d4:	4413      	add	r3, r2
 80065d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065da:	461a      	mov	r2, r3
 80065dc:	2340      	movs	r3, #64	; 0x40
 80065de:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	f003 0302 	and.w	r3, r3, #2
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d008      	beq.n	80065fc <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80065ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ec:	015a      	lsls	r2, r3, #5
 80065ee:	69fb      	ldr	r3, [r7, #28]
 80065f0:	4413      	add	r3, r2
 80065f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065f6:	461a      	mov	r2, r3
 80065f8:	2302      	movs	r3, #2
 80065fa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006602:	2b00      	cmp	r3, #0
 8006604:	d003      	beq.n	800660e <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006606:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f000 fc1b 	bl	8006e44 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800660e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006610:	3301      	adds	r3, #1
 8006612:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006616:	085b      	lsrs	r3, r3, #1
 8006618:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800661a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800661c:	2b00      	cmp	r3, #0
 800661e:	f47f af49 	bne.w	80064b4 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4618      	mov	r0, r3
 8006628:	f003 ff11 	bl	800a44e <USB_ReadInterrupts>
 800662c:	4603      	mov	r3, r0
 800662e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006632:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006636:	d122      	bne.n	800667e <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006638:	69fb      	ldr	r3, [r7, #28]
 800663a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	69fa      	ldr	r2, [r7, #28]
 8006642:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006646:	f023 0301 	bic.w	r3, r3, #1
 800664a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8006652:	2b01      	cmp	r3, #1
 8006654:	d108      	bne.n	8006668 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2200      	movs	r2, #0
 800665a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800665e:	2100      	movs	r1, #0
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f000 fe27 	bl	80072b4 <HAL_PCDEx_LPM_Callback>
 8006666:	e002      	b.n	800666e <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f005 ffdf 	bl	800c62c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	695a      	ldr	r2, [r3, #20]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800667c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4618      	mov	r0, r3
 8006684:	f003 fee3 	bl	800a44e <USB_ReadInterrupts>
 8006688:	4603      	mov	r3, r0
 800668a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800668e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006692:	d112      	bne.n	80066ba <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006694:	69fb      	ldr	r3, [r7, #28]
 8006696:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	f003 0301 	and.w	r3, r3, #1
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	d102      	bne.n	80066aa <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f005 ff9b 	bl	800c5e0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	695a      	ldr	r2, [r3, #20]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80066b8:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4618      	mov	r0, r3
 80066c0:	f003 fec5 	bl	800a44e <USB_ReadInterrupts>
 80066c4:	4603      	mov	r3, r0
 80066c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80066ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066ce:	f040 80c7 	bne.w	8006860 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80066d2:	69fb      	ldr	r3, [r7, #28]
 80066d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	69fa      	ldr	r2, [r7, #28]
 80066dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80066e0:	f023 0301 	bic.w	r3, r3, #1
 80066e4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	2110      	movs	r1, #16
 80066ec:	4618      	mov	r0, r3
 80066ee:	f002 ff5f 	bl	80095b0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80066f2:	2300      	movs	r3, #0
 80066f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80066f6:	e056      	b.n	80067a6 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80066f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066fa:	015a      	lsls	r2, r3, #5
 80066fc:	69fb      	ldr	r3, [r7, #28]
 80066fe:	4413      	add	r3, r2
 8006700:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006704:	461a      	mov	r2, r3
 8006706:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800670a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800670c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800670e:	015a      	lsls	r2, r3, #5
 8006710:	69fb      	ldr	r3, [r7, #28]
 8006712:	4413      	add	r3, r2
 8006714:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800671c:	0151      	lsls	r1, r2, #5
 800671e:	69fa      	ldr	r2, [r7, #28]
 8006720:	440a      	add	r2, r1
 8006722:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006726:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800672a:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800672c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800672e:	015a      	lsls	r2, r3, #5
 8006730:	69fb      	ldr	r3, [r7, #28]
 8006732:	4413      	add	r3, r2
 8006734:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800673c:	0151      	lsls	r1, r2, #5
 800673e:	69fa      	ldr	r2, [r7, #28]
 8006740:	440a      	add	r2, r1
 8006742:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006746:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800674a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800674c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800674e:	015a      	lsls	r2, r3, #5
 8006750:	69fb      	ldr	r3, [r7, #28]
 8006752:	4413      	add	r3, r2
 8006754:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006758:	461a      	mov	r2, r3
 800675a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800675e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006762:	015a      	lsls	r2, r3, #5
 8006764:	69fb      	ldr	r3, [r7, #28]
 8006766:	4413      	add	r3, r2
 8006768:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006770:	0151      	lsls	r1, r2, #5
 8006772:	69fa      	ldr	r2, [r7, #28]
 8006774:	440a      	add	r2, r1
 8006776:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800677a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800677e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006782:	015a      	lsls	r2, r3, #5
 8006784:	69fb      	ldr	r3, [r7, #28]
 8006786:	4413      	add	r3, r2
 8006788:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006790:	0151      	lsls	r1, r2, #5
 8006792:	69fa      	ldr	r2, [r7, #28]
 8006794:	440a      	add	r2, r1
 8006796:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800679a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800679e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80067a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067a2:	3301      	adds	r3, #1
 80067a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d3a3      	bcc.n	80066f8 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80067b0:	69fb      	ldr	r3, [r7, #28]
 80067b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067b6:	69db      	ldr	r3, [r3, #28]
 80067b8:	69fa      	ldr	r2, [r7, #28]
 80067ba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067be:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80067c2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d016      	beq.n	80067fa <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80067cc:	69fb      	ldr	r3, [r7, #28]
 80067ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80067d6:	69fa      	ldr	r2, [r7, #28]
 80067d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067dc:	f043 030b 	orr.w	r3, r3, #11
 80067e0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80067e4:	69fb      	ldr	r3, [r7, #28]
 80067e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067ec:	69fa      	ldr	r2, [r7, #28]
 80067ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067f2:	f043 030b 	orr.w	r3, r3, #11
 80067f6:	6453      	str	r3, [r2, #68]	; 0x44
 80067f8:	e015      	b.n	8006826 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80067fa:	69fb      	ldr	r3, [r7, #28]
 80067fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006800:	695b      	ldr	r3, [r3, #20]
 8006802:	69fa      	ldr	r2, [r7, #28]
 8006804:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006808:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800680c:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8006810:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006812:	69fb      	ldr	r3, [r7, #28]
 8006814:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006818:	691b      	ldr	r3, [r3, #16]
 800681a:	69fa      	ldr	r2, [r7, #28]
 800681c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006820:	f043 030b 	orr.w	r3, r3, #11
 8006824:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006826:	69fb      	ldr	r3, [r7, #28]
 8006828:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	69fa      	ldr	r2, [r7, #28]
 8006830:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006834:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006838:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6818      	ldr	r0, [r3, #0]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	691b      	ldr	r3, [r3, #16]
 8006842:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800684a:	461a      	mov	r2, r3
 800684c:	f003 fec4 	bl	800a5d8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	695a      	ldr	r2, [r3, #20]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800685e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4618      	mov	r0, r3
 8006866:	f003 fdf2 	bl	800a44e <USB_ReadInterrupts>
 800686a:	4603      	mov	r3, r0
 800686c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006870:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006874:	d124      	bne.n	80068c0 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4618      	mov	r0, r3
 800687c:	f003 fe88 	bl	800a590 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4618      	mov	r0, r3
 8006886:	f002 fef0 	bl	800966a <USB_GetDevSpeed>
 800688a:	4603      	mov	r3, r0
 800688c:	461a      	mov	r2, r3
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681c      	ldr	r4, [r3, #0]
 8006896:	f001 f92d 	bl	8007af4 <HAL_RCC_GetHCLKFreq>
 800689a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80068a0:	b2db      	uxtb	r3, r3
 80068a2:	461a      	mov	r2, r3
 80068a4:	4620      	mov	r0, r4
 80068a6:	f002 fc0f 	bl	80090c8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f005 fe79 	bl	800c5a2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	695a      	ldr	r2, [r3, #20]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80068be:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4618      	mov	r0, r3
 80068c6:	f003 fdc2 	bl	800a44e <USB_ReadInterrupts>
 80068ca:	4603      	mov	r3, r0
 80068cc:	f003 0308 	and.w	r3, r3, #8
 80068d0:	2b08      	cmp	r3, #8
 80068d2:	d10a      	bne.n	80068ea <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f005 fe56 	bl	800c586 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	695a      	ldr	r2, [r3, #20]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f002 0208 	and.w	r2, r2, #8
 80068e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4618      	mov	r0, r3
 80068f0:	f003 fdad 	bl	800a44e <USB_ReadInterrupts>
 80068f4:	4603      	mov	r3, r0
 80068f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80068fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80068fe:	d10f      	bne.n	8006920 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8006900:	2300      	movs	r3, #0
 8006902:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006906:	b2db      	uxtb	r3, r3
 8006908:	4619      	mov	r1, r3
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f005 feae 	bl	800c66c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	695a      	ldr	r2, [r3, #20]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800691e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4618      	mov	r0, r3
 8006926:	f003 fd92 	bl	800a44e <USB_ReadInterrupts>
 800692a:	4603      	mov	r3, r0
 800692c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006930:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006934:	d10f      	bne.n	8006956 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8006936:	2300      	movs	r3, #0
 8006938:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800693a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800693c:	b2db      	uxtb	r3, r3
 800693e:	4619      	mov	r1, r3
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f005 fe81 	bl	800c648 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	695a      	ldr	r2, [r3, #20]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8006954:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4618      	mov	r0, r3
 800695c:	f003 fd77 	bl	800a44e <USB_ReadInterrupts>
 8006960:	4603      	mov	r3, r0
 8006962:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006966:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800696a:	d10a      	bne.n	8006982 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f005 fe8f 	bl	800c690 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	695a      	ldr	r2, [r3, #20]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8006980:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4618      	mov	r0, r3
 8006988:	f003 fd61 	bl	800a44e <USB_ReadInterrupts>
 800698c:	4603      	mov	r3, r0
 800698e:	f003 0304 	and.w	r3, r3, #4
 8006992:	2b04      	cmp	r3, #4
 8006994:	d115      	bne.n	80069c2 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800699e:	69bb      	ldr	r3, [r7, #24]
 80069a0:	f003 0304 	and.w	r3, r3, #4
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d002      	beq.n	80069ae <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f005 fe7f 	bl	800c6ac <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	6859      	ldr	r1, [r3, #4]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	69ba      	ldr	r2, [r7, #24]
 80069ba:	430a      	orrs	r2, r1
 80069bc:	605a      	str	r2, [r3, #4]
 80069be:	e000      	b.n	80069c2 <HAL_PCD_IRQHandler+0x75e>
      return;
 80069c0:	bf00      	nop
    }
  }
}
 80069c2:	3734      	adds	r7, #52	; 0x34
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd90      	pop	{r4, r7, pc}

080069c8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b082      	sub	sp, #8
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	460b      	mov	r3, r1
 80069d2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80069da:	2b01      	cmp	r3, #1
 80069dc:	d101      	bne.n	80069e2 <HAL_PCD_SetAddress+0x1a>
 80069de:	2302      	movs	r3, #2
 80069e0:	e013      	b.n	8006a0a <HAL_PCD_SetAddress+0x42>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2201      	movs	r2, #1
 80069e6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	78fa      	ldrb	r2, [r7, #3]
 80069ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	78fa      	ldrb	r2, [r7, #3]
 80069f8:	4611      	mov	r1, r2
 80069fa:	4618      	mov	r0, r3
 80069fc:	f003 fcbf 	bl	800a37e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006a08:	2300      	movs	r3, #0
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3708      	adds	r7, #8
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}

08006a12 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b084      	sub	sp, #16
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
 8006a1a:	4608      	mov	r0, r1
 8006a1c:	4611      	mov	r1, r2
 8006a1e:	461a      	mov	r2, r3
 8006a20:	4603      	mov	r3, r0
 8006a22:	70fb      	strb	r3, [r7, #3]
 8006a24:	460b      	mov	r3, r1
 8006a26:	803b      	strh	r3, [r7, #0]
 8006a28:	4613      	mov	r3, r2
 8006a2a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006a30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	da0f      	bge.n	8006a58 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006a38:	78fb      	ldrb	r3, [r7, #3]
 8006a3a:	f003 020f 	and.w	r2, r3, #15
 8006a3e:	4613      	mov	r3, r2
 8006a40:	00db      	lsls	r3, r3, #3
 8006a42:	1a9b      	subs	r3, r3, r2
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	3338      	adds	r3, #56	; 0x38
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	4413      	add	r3, r2
 8006a4c:	3304      	adds	r3, #4
 8006a4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2201      	movs	r2, #1
 8006a54:	705a      	strb	r2, [r3, #1]
 8006a56:	e00f      	b.n	8006a78 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006a58:	78fb      	ldrb	r3, [r7, #3]
 8006a5a:	f003 020f 	and.w	r2, r3, #15
 8006a5e:	4613      	mov	r3, r2
 8006a60:	00db      	lsls	r3, r3, #3
 8006a62:	1a9b      	subs	r3, r3, r2
 8006a64:	009b      	lsls	r3, r3, #2
 8006a66:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006a6a:	687a      	ldr	r2, [r7, #4]
 8006a6c:	4413      	add	r3, r2
 8006a6e:	3304      	adds	r3, #4
 8006a70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	2200      	movs	r2, #0
 8006a76:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006a78:	78fb      	ldrb	r3, [r7, #3]
 8006a7a:	f003 030f 	and.w	r3, r3, #15
 8006a7e:	b2da      	uxtb	r2, r3
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006a84:	883a      	ldrh	r2, [r7, #0]
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	78ba      	ldrb	r2, [r7, #2]
 8006a8e:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	785b      	ldrb	r3, [r3, #1]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d004      	beq.n	8006aa2 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	781b      	ldrb	r3, [r3, #0]
 8006a9c:	b29a      	uxth	r2, r3
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006aa2:	78bb      	ldrb	r3, [r7, #2]
 8006aa4:	2b02      	cmp	r3, #2
 8006aa6:	d102      	bne.n	8006aae <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d101      	bne.n	8006abc <HAL_PCD_EP_Open+0xaa>
 8006ab8:	2302      	movs	r3, #2
 8006aba:	e00e      	b.n	8006ada <HAL_PCD_EP_Open+0xc8>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2201      	movs	r2, #1
 8006ac0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	68f9      	ldr	r1, [r7, #12]
 8006aca:	4618      	mov	r0, r3
 8006acc:	f002 fdf2 	bl	80096b4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8006ad8:	7afb      	ldrb	r3, [r7, #11]
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3710      	adds	r7, #16
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}

08006ae2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006ae2:	b580      	push	{r7, lr}
 8006ae4:	b084      	sub	sp, #16
 8006ae6:	af00      	add	r7, sp, #0
 8006ae8:	6078      	str	r0, [r7, #4]
 8006aea:	460b      	mov	r3, r1
 8006aec:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006aee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	da0f      	bge.n	8006b16 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006af6:	78fb      	ldrb	r3, [r7, #3]
 8006af8:	f003 020f 	and.w	r2, r3, #15
 8006afc:	4613      	mov	r3, r2
 8006afe:	00db      	lsls	r3, r3, #3
 8006b00:	1a9b      	subs	r3, r3, r2
 8006b02:	009b      	lsls	r3, r3, #2
 8006b04:	3338      	adds	r3, #56	; 0x38
 8006b06:	687a      	ldr	r2, [r7, #4]
 8006b08:	4413      	add	r3, r2
 8006b0a:	3304      	adds	r3, #4
 8006b0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2201      	movs	r2, #1
 8006b12:	705a      	strb	r2, [r3, #1]
 8006b14:	e00f      	b.n	8006b36 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006b16:	78fb      	ldrb	r3, [r7, #3]
 8006b18:	f003 020f 	and.w	r2, r3, #15
 8006b1c:	4613      	mov	r3, r2
 8006b1e:	00db      	lsls	r3, r3, #3
 8006b20:	1a9b      	subs	r3, r3, r2
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	4413      	add	r3, r2
 8006b2c:	3304      	adds	r3, #4
 8006b2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2200      	movs	r2, #0
 8006b34:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006b36:	78fb      	ldrb	r3, [r7, #3]
 8006b38:	f003 030f 	and.w	r3, r3, #15
 8006b3c:	b2da      	uxtb	r2, r3
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d101      	bne.n	8006b50 <HAL_PCD_EP_Close+0x6e>
 8006b4c:	2302      	movs	r3, #2
 8006b4e:	e00e      	b.n	8006b6e <HAL_PCD_EP_Close+0x8c>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2201      	movs	r2, #1
 8006b54:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	68f9      	ldr	r1, [r7, #12]
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f002 fe30 	bl	80097c4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2200      	movs	r2, #0
 8006b68:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8006b6c:	2300      	movs	r3, #0
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3710      	adds	r7, #16
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}

08006b76 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006b76:	b580      	push	{r7, lr}
 8006b78:	b086      	sub	sp, #24
 8006b7a:	af00      	add	r7, sp, #0
 8006b7c:	60f8      	str	r0, [r7, #12]
 8006b7e:	607a      	str	r2, [r7, #4]
 8006b80:	603b      	str	r3, [r7, #0]
 8006b82:	460b      	mov	r3, r1
 8006b84:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006b86:	7afb      	ldrb	r3, [r7, #11]
 8006b88:	f003 020f 	and.w	r2, r3, #15
 8006b8c:	4613      	mov	r3, r2
 8006b8e:	00db      	lsls	r3, r3, #3
 8006b90:	1a9b      	subs	r3, r3, r2
 8006b92:	009b      	lsls	r3, r3, #2
 8006b94:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006b98:	68fa      	ldr	r2, [r7, #12]
 8006b9a:	4413      	add	r3, r2
 8006b9c:	3304      	adds	r3, #4
 8006b9e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	683a      	ldr	r2, [r7, #0]
 8006baa:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006bb8:	7afb      	ldrb	r3, [r7, #11]
 8006bba:	f003 030f 	and.w	r3, r3, #15
 8006bbe:	b2da      	uxtb	r2, r3
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	691b      	ldr	r3, [r3, #16]
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d102      	bne.n	8006bd2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006bd2:	7afb      	ldrb	r3, [r7, #11]
 8006bd4:	f003 030f 	and.w	r3, r3, #15
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d109      	bne.n	8006bf0 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	6818      	ldr	r0, [r3, #0]
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	691b      	ldr	r3, [r3, #16]
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	461a      	mov	r2, r3
 8006be8:	6979      	ldr	r1, [r7, #20]
 8006bea:	f003 f90b 	bl	8009e04 <USB_EP0StartXfer>
 8006bee:	e008      	b.n	8006c02 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6818      	ldr	r0, [r3, #0]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	691b      	ldr	r3, [r3, #16]
 8006bf8:	b2db      	uxtb	r3, r3
 8006bfa:	461a      	mov	r2, r3
 8006bfc:	6979      	ldr	r1, [r7, #20]
 8006bfe:	f002 febd 	bl	800997c <USB_EPStartXfer>
  }

  return HAL_OK;
 8006c02:	2300      	movs	r3, #0
}
 8006c04:	4618      	mov	r0, r3
 8006c06:	3718      	adds	r7, #24
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bd80      	pop	{r7, pc}

08006c0c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b083      	sub	sp, #12
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	460b      	mov	r3, r1
 8006c16:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006c18:	78fb      	ldrb	r3, [r7, #3]
 8006c1a:	f003 020f 	and.w	r2, r3, #15
 8006c1e:	6879      	ldr	r1, [r7, #4]
 8006c20:	4613      	mov	r3, r2
 8006c22:	00db      	lsls	r3, r3, #3
 8006c24:	1a9b      	subs	r3, r3, r2
 8006c26:	009b      	lsls	r3, r3, #2
 8006c28:	440b      	add	r3, r1
 8006c2a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8006c2e:	681b      	ldr	r3, [r3, #0]
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	370c      	adds	r7, #12
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr

08006c3c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b086      	sub	sp, #24
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	607a      	str	r2, [r7, #4]
 8006c46:	603b      	str	r3, [r7, #0]
 8006c48:	460b      	mov	r3, r1
 8006c4a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006c4c:	7afb      	ldrb	r3, [r7, #11]
 8006c4e:	f003 020f 	and.w	r2, r3, #15
 8006c52:	4613      	mov	r3, r2
 8006c54:	00db      	lsls	r3, r3, #3
 8006c56:	1a9b      	subs	r3, r3, r2
 8006c58:	009b      	lsls	r3, r3, #2
 8006c5a:	3338      	adds	r3, #56	; 0x38
 8006c5c:	68fa      	ldr	r2, [r7, #12]
 8006c5e:	4413      	add	r3, r2
 8006c60:	3304      	adds	r3, #4
 8006c62:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	687a      	ldr	r2, [r7, #4]
 8006c68:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	683a      	ldr	r2, [r7, #0]
 8006c6e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	2200      	movs	r2, #0
 8006c74:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	2201      	movs	r2, #1
 8006c7a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006c7c:	7afb      	ldrb	r3, [r7, #11]
 8006c7e:	f003 030f 	and.w	r3, r3, #15
 8006c82:	b2da      	uxtb	r2, r3
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	691b      	ldr	r3, [r3, #16]
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d102      	bne.n	8006c96 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006c90:	687a      	ldr	r2, [r7, #4]
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006c96:	7afb      	ldrb	r3, [r7, #11]
 8006c98:	f003 030f 	and.w	r3, r3, #15
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d109      	bne.n	8006cb4 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	6818      	ldr	r0, [r3, #0]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	691b      	ldr	r3, [r3, #16]
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	461a      	mov	r2, r3
 8006cac:	6979      	ldr	r1, [r7, #20]
 8006cae:	f003 f8a9 	bl	8009e04 <USB_EP0StartXfer>
 8006cb2:	e008      	b.n	8006cc6 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	6818      	ldr	r0, [r3, #0]
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	691b      	ldr	r3, [r3, #16]
 8006cbc:	b2db      	uxtb	r3, r3
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	6979      	ldr	r1, [r7, #20]
 8006cc2:	f002 fe5b 	bl	800997c <USB_EPStartXfer>
  }

  return HAL_OK;
 8006cc6:	2300      	movs	r3, #0
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3718      	adds	r7, #24
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}

08006cd0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b084      	sub	sp, #16
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
 8006cd8:	460b      	mov	r3, r1
 8006cda:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006cdc:	78fb      	ldrb	r3, [r7, #3]
 8006cde:	f003 020f 	and.w	r2, r3, #15
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d901      	bls.n	8006cee <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e050      	b.n	8006d90 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006cee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	da0f      	bge.n	8006d16 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006cf6:	78fb      	ldrb	r3, [r7, #3]
 8006cf8:	f003 020f 	and.w	r2, r3, #15
 8006cfc:	4613      	mov	r3, r2
 8006cfe:	00db      	lsls	r3, r3, #3
 8006d00:	1a9b      	subs	r3, r3, r2
 8006d02:	009b      	lsls	r3, r3, #2
 8006d04:	3338      	adds	r3, #56	; 0x38
 8006d06:	687a      	ldr	r2, [r7, #4]
 8006d08:	4413      	add	r3, r2
 8006d0a:	3304      	adds	r3, #4
 8006d0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2201      	movs	r2, #1
 8006d12:	705a      	strb	r2, [r3, #1]
 8006d14:	e00d      	b.n	8006d32 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006d16:	78fa      	ldrb	r2, [r7, #3]
 8006d18:	4613      	mov	r3, r2
 8006d1a:	00db      	lsls	r3, r3, #3
 8006d1c:	1a9b      	subs	r3, r3, r2
 8006d1e:	009b      	lsls	r3, r3, #2
 8006d20:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	4413      	add	r3, r2
 8006d28:	3304      	adds	r3, #4
 8006d2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2201      	movs	r2, #1
 8006d36:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d38:	78fb      	ldrb	r3, [r7, #3]
 8006d3a:	f003 030f 	and.w	r3, r3, #15
 8006d3e:	b2da      	uxtb	r2, r3
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d101      	bne.n	8006d52 <HAL_PCD_EP_SetStall+0x82>
 8006d4e:	2302      	movs	r3, #2
 8006d50:	e01e      	b.n	8006d90 <HAL_PCD_EP_SetStall+0xc0>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2201      	movs	r2, #1
 8006d56:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	68f9      	ldr	r1, [r7, #12]
 8006d60:	4618      	mov	r0, r3
 8006d62:	f003 fa38 	bl	800a1d6 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006d66:	78fb      	ldrb	r3, [r7, #3]
 8006d68:	f003 030f 	and.w	r3, r3, #15
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d10a      	bne.n	8006d86 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6818      	ldr	r0, [r3, #0]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	691b      	ldr	r3, [r3, #16]
 8006d78:	b2d9      	uxtb	r1, r3
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006d80:	461a      	mov	r2, r3
 8006d82:	f003 fc29 	bl	800a5d8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006d8e:	2300      	movs	r3, #0
}
 8006d90:	4618      	mov	r0, r3
 8006d92:	3710      	adds	r7, #16
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bd80      	pop	{r7, pc}

08006d98 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b084      	sub	sp, #16
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
 8006da0:	460b      	mov	r3, r1
 8006da2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006da4:	78fb      	ldrb	r3, [r7, #3]
 8006da6:	f003 020f 	and.w	r2, r3, #15
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d901      	bls.n	8006db6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006db2:	2301      	movs	r3, #1
 8006db4:	e042      	b.n	8006e3c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006db6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	da0f      	bge.n	8006dde <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006dbe:	78fb      	ldrb	r3, [r7, #3]
 8006dc0:	f003 020f 	and.w	r2, r3, #15
 8006dc4:	4613      	mov	r3, r2
 8006dc6:	00db      	lsls	r3, r3, #3
 8006dc8:	1a9b      	subs	r3, r3, r2
 8006dca:	009b      	lsls	r3, r3, #2
 8006dcc:	3338      	adds	r3, #56	; 0x38
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	4413      	add	r3, r2
 8006dd2:	3304      	adds	r3, #4
 8006dd4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2201      	movs	r2, #1
 8006dda:	705a      	strb	r2, [r3, #1]
 8006ddc:	e00f      	b.n	8006dfe <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006dde:	78fb      	ldrb	r3, [r7, #3]
 8006de0:	f003 020f 	and.w	r2, r3, #15
 8006de4:	4613      	mov	r3, r2
 8006de6:	00db      	lsls	r3, r3, #3
 8006de8:	1a9b      	subs	r3, r3, r2
 8006dea:	009b      	lsls	r3, r3, #2
 8006dec:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006df0:	687a      	ldr	r2, [r7, #4]
 8006df2:	4413      	add	r3, r2
 8006df4:	3304      	adds	r3, #4
 8006df6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2200      	movs	r2, #0
 8006e02:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006e04:	78fb      	ldrb	r3, [r7, #3]
 8006e06:	f003 030f 	and.w	r3, r3, #15
 8006e0a:	b2da      	uxtb	r2, r3
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006e16:	2b01      	cmp	r3, #1
 8006e18:	d101      	bne.n	8006e1e <HAL_PCD_EP_ClrStall+0x86>
 8006e1a:	2302      	movs	r3, #2
 8006e1c:	e00e      	b.n	8006e3c <HAL_PCD_EP_ClrStall+0xa4>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2201      	movs	r2, #1
 8006e22:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	68f9      	ldr	r1, [r7, #12]
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	f003 fa40 	bl	800a2b2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2200      	movs	r2, #0
 8006e36:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006e3a:	2300      	movs	r3, #0
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	3710      	adds	r7, #16
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bd80      	pop	{r7, pc}

08006e44 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b08a      	sub	sp, #40	; 0x28
 8006e48:	af02      	add	r7, sp, #8
 8006e4a:	6078      	str	r0, [r7, #4]
 8006e4c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006e58:	683a      	ldr	r2, [r7, #0]
 8006e5a:	4613      	mov	r3, r2
 8006e5c:	00db      	lsls	r3, r3, #3
 8006e5e:	1a9b      	subs	r3, r3, r2
 8006e60:	009b      	lsls	r3, r3, #2
 8006e62:	3338      	adds	r3, #56	; 0x38
 8006e64:	687a      	ldr	r2, [r7, #4]
 8006e66:	4413      	add	r3, r2
 8006e68:	3304      	adds	r3, #4
 8006e6a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	699a      	ldr	r2, [r3, #24]
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	695b      	ldr	r3, [r3, #20]
 8006e74:	429a      	cmp	r2, r3
 8006e76:	d901      	bls.n	8006e7c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	e06c      	b.n	8006f56 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	695a      	ldr	r2, [r3, #20]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	699b      	ldr	r3, [r3, #24]
 8006e84:	1ad3      	subs	r3, r2, r3
 8006e86:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	69fa      	ldr	r2, [r7, #28]
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	d902      	bls.n	8006e98 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006e98:	69fb      	ldr	r3, [r7, #28]
 8006e9a:	3303      	adds	r3, #3
 8006e9c:	089b      	lsrs	r3, r3, #2
 8006e9e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006ea0:	e02b      	b.n	8006efa <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	695a      	ldr	r2, [r3, #20]
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	699b      	ldr	r3, [r3, #24]
 8006eaa:	1ad3      	subs	r3, r2, r3
 8006eac:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	69fa      	ldr	r2, [r7, #28]
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	d902      	bls.n	8006ebe <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006ebe:	69fb      	ldr	r3, [r7, #28]
 8006ec0:	3303      	adds	r3, #3
 8006ec2:	089b      	lsrs	r3, r3, #2
 8006ec4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	68d9      	ldr	r1, [r3, #12]
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	b2da      	uxtb	r2, r3
 8006ece:	69fb      	ldr	r3, [r7, #28]
 8006ed0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006ed6:	b2db      	uxtb	r3, r3
 8006ed8:	9300      	str	r3, [sp, #0]
 8006eda:	4603      	mov	r3, r0
 8006edc:	6978      	ldr	r0, [r7, #20]
 8006ede:	f003 f8e4 	bl	800a0aa <USB_WritePacket>

    ep->xfer_buff  += len;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	68da      	ldr	r2, [r3, #12]
 8006ee6:	69fb      	ldr	r3, [r7, #28]
 8006ee8:	441a      	add	r2, r3
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	699a      	ldr	r2, [r3, #24]
 8006ef2:	69fb      	ldr	r3, [r7, #28]
 8006ef4:	441a      	add	r2, r3
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	015a      	lsls	r2, r3, #5
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	4413      	add	r3, r2
 8006f02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f06:	699b      	ldr	r3, [r3, #24]
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	69ba      	ldr	r2, [r7, #24]
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d809      	bhi.n	8006f24 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	699a      	ldr	r2, [r3, #24]
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d203      	bcs.n	8006f24 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	695b      	ldr	r3, [r3, #20]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d1be      	bne.n	8006ea2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	695a      	ldr	r2, [r3, #20]
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	699b      	ldr	r3, [r3, #24]
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d811      	bhi.n	8006f54 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	f003 030f 	and.w	r3, r3, #15
 8006f36:	2201      	movs	r2, #1
 8006f38:	fa02 f303 	lsl.w	r3, r2, r3
 8006f3c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	43db      	mvns	r3, r3
 8006f4a:	6939      	ldr	r1, [r7, #16]
 8006f4c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006f50:	4013      	ands	r3, r2
 8006f52:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8006f54:	2300      	movs	r3, #0
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	3720      	adds	r7, #32
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}
	...

08006f60 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b086      	sub	sp, #24
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
 8006f68:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	333c      	adds	r3, #60	; 0x3c
 8006f78:	3304      	adds	r3, #4
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	015a      	lsls	r2, r3, #5
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	4413      	add	r3, r2
 8006f86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	691b      	ldr	r3, [r3, #16]
 8006f92:	2b01      	cmp	r3, #1
 8006f94:	f040 80a0 	bne.w	80070d8 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	f003 0308 	and.w	r3, r3, #8
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d015      	beq.n	8006fce <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	4a72      	ldr	r2, [pc, #456]	; (8007170 <PCD_EP_OutXfrComplete_int+0x210>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	f240 80dd 	bls.w	8007166 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	f000 80d7 	beq.w	8007166 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	015a      	lsls	r2, r3, #5
 8006fbc:	693b      	ldr	r3, [r7, #16]
 8006fbe:	4413      	add	r3, r2
 8006fc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006fca:	6093      	str	r3, [r2, #8]
 8006fcc:	e0cb      	b.n	8007166 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	f003 0320 	and.w	r3, r3, #32
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d009      	beq.n	8006fec <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	015a      	lsls	r2, r3, #5
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	4413      	add	r3, r2
 8006fe0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	2320      	movs	r3, #32
 8006fe8:	6093      	str	r3, [r2, #8]
 8006fea:	e0bc      	b.n	8007166 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	f040 80b7 	bne.w	8007166 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	4a5d      	ldr	r2, [pc, #372]	; (8007170 <PCD_EP_OutXfrComplete_int+0x210>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d90f      	bls.n	8007020 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007006:	2b00      	cmp	r3, #0
 8007008:	d00a      	beq.n	8007020 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	015a      	lsls	r2, r3, #5
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	4413      	add	r3, r2
 8007012:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007016:	461a      	mov	r2, r3
 8007018:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800701c:	6093      	str	r3, [r2, #8]
 800701e:	e0a2      	b.n	8007166 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8007020:	6879      	ldr	r1, [r7, #4]
 8007022:	683a      	ldr	r2, [r7, #0]
 8007024:	4613      	mov	r3, r2
 8007026:	00db      	lsls	r3, r3, #3
 8007028:	1a9b      	subs	r3, r3, r2
 800702a:	009b      	lsls	r3, r3, #2
 800702c:	440b      	add	r3, r1
 800702e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8007032:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	0159      	lsls	r1, r3, #5
 8007038:	693b      	ldr	r3, [r7, #16]
 800703a:	440b      	add	r3, r1
 800703c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007040:	691b      	ldr	r3, [r3, #16]
 8007042:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8007046:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	683a      	ldr	r2, [r7, #0]
 800704c:	4613      	mov	r3, r2
 800704e:	00db      	lsls	r3, r3, #3
 8007050:	1a9b      	subs	r3, r3, r2
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	4403      	add	r3, r0
 8007056:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800705a:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800705c:	6879      	ldr	r1, [r7, #4]
 800705e:	683a      	ldr	r2, [r7, #0]
 8007060:	4613      	mov	r3, r2
 8007062:	00db      	lsls	r3, r3, #3
 8007064:	1a9b      	subs	r3, r3, r2
 8007066:	009b      	lsls	r3, r3, #2
 8007068:	440b      	add	r3, r1
 800706a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800706e:	6819      	ldr	r1, [r3, #0]
 8007070:	6878      	ldr	r0, [r7, #4]
 8007072:	683a      	ldr	r2, [r7, #0]
 8007074:	4613      	mov	r3, r2
 8007076:	00db      	lsls	r3, r3, #3
 8007078:	1a9b      	subs	r3, r3, r2
 800707a:	009b      	lsls	r3, r3, #2
 800707c:	4403      	add	r3, r0
 800707e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4419      	add	r1, r3
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	683a      	ldr	r2, [r7, #0]
 800708a:	4613      	mov	r3, r2
 800708c:	00db      	lsls	r3, r3, #3
 800708e:	1a9b      	subs	r3, r3, r2
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	4403      	add	r3, r0
 8007094:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007098:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d114      	bne.n	80070ca <PCD_EP_OutXfrComplete_int+0x16a>
 80070a0:	6879      	ldr	r1, [r7, #4]
 80070a2:	683a      	ldr	r2, [r7, #0]
 80070a4:	4613      	mov	r3, r2
 80070a6:	00db      	lsls	r3, r3, #3
 80070a8:	1a9b      	subs	r3, r3, r2
 80070aa:	009b      	lsls	r3, r3, #2
 80070ac:	440b      	add	r3, r1
 80070ae:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d108      	bne.n	80070ca <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6818      	ldr	r0, [r3, #0]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80070c2:	461a      	mov	r2, r3
 80070c4:	2101      	movs	r1, #1
 80070c6:	f003 fa87 	bl	800a5d8 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	4619      	mov	r1, r3
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	f005 fa23 	bl	800c51c <HAL_PCD_DataOutStageCallback>
 80070d6:	e046      	b.n	8007166 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	4a26      	ldr	r2, [pc, #152]	; (8007174 <PCD_EP_OutXfrComplete_int+0x214>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d124      	bne.n	800712a <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d00a      	beq.n	8007100 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	015a      	lsls	r2, r3, #5
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	4413      	add	r3, r2
 80070f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070f6:	461a      	mov	r2, r3
 80070f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80070fc:	6093      	str	r3, [r2, #8]
 80070fe:	e032      	b.n	8007166 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	f003 0320 	and.w	r3, r3, #32
 8007106:	2b00      	cmp	r3, #0
 8007108:	d008      	beq.n	800711c <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	015a      	lsls	r2, r3, #5
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	4413      	add	r3, r2
 8007112:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007116:	461a      	mov	r2, r3
 8007118:	2320      	movs	r3, #32
 800711a:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	b2db      	uxtb	r3, r3
 8007120:	4619      	mov	r1, r3
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f005 f9fa 	bl	800c51c <HAL_PCD_DataOutStageCallback>
 8007128:	e01d      	b.n	8007166 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d114      	bne.n	800715a <PCD_EP_OutXfrComplete_int+0x1fa>
 8007130:	6879      	ldr	r1, [r7, #4]
 8007132:	683a      	ldr	r2, [r7, #0]
 8007134:	4613      	mov	r3, r2
 8007136:	00db      	lsls	r3, r3, #3
 8007138:	1a9b      	subs	r3, r3, r2
 800713a:	009b      	lsls	r3, r3, #2
 800713c:	440b      	add	r3, r1
 800713e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d108      	bne.n	800715a <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6818      	ldr	r0, [r3, #0]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007152:	461a      	mov	r2, r3
 8007154:	2100      	movs	r1, #0
 8007156:	f003 fa3f 	bl	800a5d8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	b2db      	uxtb	r3, r3
 800715e:	4619      	mov	r1, r3
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f005 f9db 	bl	800c51c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007166:	2300      	movs	r3, #0
}
 8007168:	4618      	mov	r0, r3
 800716a:	3718      	adds	r7, #24
 800716c:	46bd      	mov	sp, r7
 800716e:	bd80      	pop	{r7, pc}
 8007170:	4f54300a 	.word	0x4f54300a
 8007174:	4f54310a 	.word	0x4f54310a

08007178 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b086      	sub	sp, #24
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
 8007180:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800718c:	697b      	ldr	r3, [r7, #20]
 800718e:	333c      	adds	r3, #60	; 0x3c
 8007190:	3304      	adds	r3, #4
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	015a      	lsls	r2, r3, #5
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	4413      	add	r3, r2
 800719e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	4a15      	ldr	r2, [pc, #84]	; (8007200 <PCD_EP_OutSetupPacket_int+0x88>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d90e      	bls.n	80071cc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d009      	beq.n	80071cc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	015a      	lsls	r2, r3, #5
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	4413      	add	r3, r2
 80071c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071c4:	461a      	mov	r2, r3
 80071c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80071ca:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80071cc:	6878      	ldr	r0, [r7, #4]
 80071ce:	f005 f993 	bl	800c4f8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	4a0a      	ldr	r2, [pc, #40]	; (8007200 <PCD_EP_OutSetupPacket_int+0x88>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d90c      	bls.n	80071f4 <PCD_EP_OutSetupPacket_int+0x7c>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	691b      	ldr	r3, [r3, #16]
 80071de:	2b01      	cmp	r3, #1
 80071e0:	d108      	bne.n	80071f4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6818      	ldr	r0, [r3, #0]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80071ec:	461a      	mov	r2, r3
 80071ee:	2101      	movs	r1, #1
 80071f0:	f003 f9f2 	bl	800a5d8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80071f4:	2300      	movs	r3, #0
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3718      	adds	r7, #24
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}
 80071fe:	bf00      	nop
 8007200:	4f54300a 	.word	0x4f54300a

08007204 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007204:	b480      	push	{r7}
 8007206:	b085      	sub	sp, #20
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
 800720c:	460b      	mov	r3, r1
 800720e:	70fb      	strb	r3, [r7, #3]
 8007210:	4613      	mov	r3, r2
 8007212:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800721a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800721c:	78fb      	ldrb	r3, [r7, #3]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d107      	bne.n	8007232 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007222:	883b      	ldrh	r3, [r7, #0]
 8007224:	0419      	lsls	r1, r3, #16
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	68ba      	ldr	r2, [r7, #8]
 800722c:	430a      	orrs	r2, r1
 800722e:	629a      	str	r2, [r3, #40]	; 0x28
 8007230:	e028      	b.n	8007284 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007238:	0c1b      	lsrs	r3, r3, #16
 800723a:	68ba      	ldr	r2, [r7, #8]
 800723c:	4413      	add	r3, r2
 800723e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007240:	2300      	movs	r3, #0
 8007242:	73fb      	strb	r3, [r7, #15]
 8007244:	e00d      	b.n	8007262 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681a      	ldr	r2, [r3, #0]
 800724a:	7bfb      	ldrb	r3, [r7, #15]
 800724c:	3340      	adds	r3, #64	; 0x40
 800724e:	009b      	lsls	r3, r3, #2
 8007250:	4413      	add	r3, r2
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	0c1b      	lsrs	r3, r3, #16
 8007256:	68ba      	ldr	r2, [r7, #8]
 8007258:	4413      	add	r3, r2
 800725a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800725c:	7bfb      	ldrb	r3, [r7, #15]
 800725e:	3301      	adds	r3, #1
 8007260:	73fb      	strb	r3, [r7, #15]
 8007262:	7bfa      	ldrb	r2, [r7, #15]
 8007264:	78fb      	ldrb	r3, [r7, #3]
 8007266:	3b01      	subs	r3, #1
 8007268:	429a      	cmp	r2, r3
 800726a:	d3ec      	bcc.n	8007246 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800726c:	883b      	ldrh	r3, [r7, #0]
 800726e:	0418      	lsls	r0, r3, #16
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6819      	ldr	r1, [r3, #0]
 8007274:	78fb      	ldrb	r3, [r7, #3]
 8007276:	3b01      	subs	r3, #1
 8007278:	68ba      	ldr	r2, [r7, #8]
 800727a:	4302      	orrs	r2, r0
 800727c:	3340      	adds	r3, #64	; 0x40
 800727e:	009b      	lsls	r3, r3, #2
 8007280:	440b      	add	r3, r1
 8007282:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8007284:	2300      	movs	r3, #0
}
 8007286:	4618      	mov	r0, r3
 8007288:	3714      	adds	r7, #20
 800728a:	46bd      	mov	sp, r7
 800728c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007290:	4770      	bx	lr

08007292 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007292:	b480      	push	{r7}
 8007294:	b083      	sub	sp, #12
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
 800729a:	460b      	mov	r3, r1
 800729c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	887a      	ldrh	r2, [r7, #2]
 80072a4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80072a6:	2300      	movs	r3, #0
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	370c      	adds	r7, #12
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr

080072b4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b083      	sub	sp, #12
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
 80072bc:	460b      	mov	r3, r1
 80072be:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80072c0:	bf00      	nop
 80072c2:	370c      	adds	r7, #12
 80072c4:	46bd      	mov	sp, r7
 80072c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ca:	4770      	bx	lr

080072cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b086      	sub	sp, #24
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d101      	bne.n	80072de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80072da:	2301      	movs	r3, #1
 80072dc:	e264      	b.n	80077a8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f003 0301 	and.w	r3, r3, #1
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d075      	beq.n	80073d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80072ea:	4ba3      	ldr	r3, [pc, #652]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	f003 030c 	and.w	r3, r3, #12
 80072f2:	2b04      	cmp	r3, #4
 80072f4:	d00c      	beq.n	8007310 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80072f6:	4ba0      	ldr	r3, [pc, #640]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80072fe:	2b08      	cmp	r3, #8
 8007300:	d112      	bne.n	8007328 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007302:	4b9d      	ldr	r3, [pc, #628]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800730a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800730e:	d10b      	bne.n	8007328 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007310:	4b99      	ldr	r3, [pc, #612]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007318:	2b00      	cmp	r3, #0
 800731a:	d05b      	beq.n	80073d4 <HAL_RCC_OscConfig+0x108>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d157      	bne.n	80073d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007324:	2301      	movs	r3, #1
 8007326:	e23f      	b.n	80077a8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007330:	d106      	bne.n	8007340 <HAL_RCC_OscConfig+0x74>
 8007332:	4b91      	ldr	r3, [pc, #580]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4a90      	ldr	r2, [pc, #576]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 8007338:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800733c:	6013      	str	r3, [r2, #0]
 800733e:	e01d      	b.n	800737c <HAL_RCC_OscConfig+0xb0>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007348:	d10c      	bne.n	8007364 <HAL_RCC_OscConfig+0x98>
 800734a:	4b8b      	ldr	r3, [pc, #556]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a8a      	ldr	r2, [pc, #552]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 8007350:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007354:	6013      	str	r3, [r2, #0]
 8007356:	4b88      	ldr	r3, [pc, #544]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a87      	ldr	r2, [pc, #540]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 800735c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007360:	6013      	str	r3, [r2, #0]
 8007362:	e00b      	b.n	800737c <HAL_RCC_OscConfig+0xb0>
 8007364:	4b84      	ldr	r3, [pc, #528]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4a83      	ldr	r2, [pc, #524]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 800736a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800736e:	6013      	str	r3, [r2, #0]
 8007370:	4b81      	ldr	r3, [pc, #516]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a80      	ldr	r2, [pc, #512]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 8007376:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800737a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d013      	beq.n	80073ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007384:	f7fb f88e 	bl	80024a4 <HAL_GetTick>
 8007388:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800738a:	e008      	b.n	800739e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800738c:	f7fb f88a 	bl	80024a4 <HAL_GetTick>
 8007390:	4602      	mov	r2, r0
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	1ad3      	subs	r3, r2, r3
 8007396:	2b64      	cmp	r3, #100	; 0x64
 8007398:	d901      	bls.n	800739e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800739a:	2303      	movs	r3, #3
 800739c:	e204      	b.n	80077a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800739e:	4b76      	ldr	r3, [pc, #472]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d0f0      	beq.n	800738c <HAL_RCC_OscConfig+0xc0>
 80073aa:	e014      	b.n	80073d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073ac:	f7fb f87a 	bl	80024a4 <HAL_GetTick>
 80073b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073b2:	e008      	b.n	80073c6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80073b4:	f7fb f876 	bl	80024a4 <HAL_GetTick>
 80073b8:	4602      	mov	r2, r0
 80073ba:	693b      	ldr	r3, [r7, #16]
 80073bc:	1ad3      	subs	r3, r2, r3
 80073be:	2b64      	cmp	r3, #100	; 0x64
 80073c0:	d901      	bls.n	80073c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80073c2:	2303      	movs	r3, #3
 80073c4:	e1f0      	b.n	80077a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073c6:	4b6c      	ldr	r3, [pc, #432]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d1f0      	bne.n	80073b4 <HAL_RCC_OscConfig+0xe8>
 80073d2:	e000      	b.n	80073d6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f003 0302 	and.w	r3, r3, #2
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d063      	beq.n	80074aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80073e2:	4b65      	ldr	r3, [pc, #404]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 80073e4:	689b      	ldr	r3, [r3, #8]
 80073e6:	f003 030c 	and.w	r3, r3, #12
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d00b      	beq.n	8007406 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073ee:	4b62      	ldr	r3, [pc, #392]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 80073f0:	689b      	ldr	r3, [r3, #8]
 80073f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80073f6:	2b08      	cmp	r3, #8
 80073f8:	d11c      	bne.n	8007434 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073fa:	4b5f      	ldr	r3, [pc, #380]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 80073fc:	685b      	ldr	r3, [r3, #4]
 80073fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007402:	2b00      	cmp	r3, #0
 8007404:	d116      	bne.n	8007434 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007406:	4b5c      	ldr	r3, [pc, #368]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f003 0302 	and.w	r3, r3, #2
 800740e:	2b00      	cmp	r3, #0
 8007410:	d005      	beq.n	800741e <HAL_RCC_OscConfig+0x152>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	68db      	ldr	r3, [r3, #12]
 8007416:	2b01      	cmp	r3, #1
 8007418:	d001      	beq.n	800741e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800741a:	2301      	movs	r3, #1
 800741c:	e1c4      	b.n	80077a8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800741e:	4b56      	ldr	r3, [pc, #344]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	691b      	ldr	r3, [r3, #16]
 800742a:	00db      	lsls	r3, r3, #3
 800742c:	4952      	ldr	r1, [pc, #328]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 800742e:	4313      	orrs	r3, r2
 8007430:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007432:	e03a      	b.n	80074aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	68db      	ldr	r3, [r3, #12]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d020      	beq.n	800747e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800743c:	4b4f      	ldr	r3, [pc, #316]	; (800757c <HAL_RCC_OscConfig+0x2b0>)
 800743e:	2201      	movs	r2, #1
 8007440:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007442:	f7fb f82f 	bl	80024a4 <HAL_GetTick>
 8007446:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007448:	e008      	b.n	800745c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800744a:	f7fb f82b 	bl	80024a4 <HAL_GetTick>
 800744e:	4602      	mov	r2, r0
 8007450:	693b      	ldr	r3, [r7, #16]
 8007452:	1ad3      	subs	r3, r2, r3
 8007454:	2b02      	cmp	r3, #2
 8007456:	d901      	bls.n	800745c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007458:	2303      	movs	r3, #3
 800745a:	e1a5      	b.n	80077a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800745c:	4b46      	ldr	r3, [pc, #280]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f003 0302 	and.w	r3, r3, #2
 8007464:	2b00      	cmp	r3, #0
 8007466:	d0f0      	beq.n	800744a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007468:	4b43      	ldr	r3, [pc, #268]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	691b      	ldr	r3, [r3, #16]
 8007474:	00db      	lsls	r3, r3, #3
 8007476:	4940      	ldr	r1, [pc, #256]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 8007478:	4313      	orrs	r3, r2
 800747a:	600b      	str	r3, [r1, #0]
 800747c:	e015      	b.n	80074aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800747e:	4b3f      	ldr	r3, [pc, #252]	; (800757c <HAL_RCC_OscConfig+0x2b0>)
 8007480:	2200      	movs	r2, #0
 8007482:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007484:	f7fb f80e 	bl	80024a4 <HAL_GetTick>
 8007488:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800748a:	e008      	b.n	800749e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800748c:	f7fb f80a 	bl	80024a4 <HAL_GetTick>
 8007490:	4602      	mov	r2, r0
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	1ad3      	subs	r3, r2, r3
 8007496:	2b02      	cmp	r3, #2
 8007498:	d901      	bls.n	800749e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800749a:	2303      	movs	r3, #3
 800749c:	e184      	b.n	80077a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800749e:	4b36      	ldr	r3, [pc, #216]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f003 0302 	and.w	r3, r3, #2
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d1f0      	bne.n	800748c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f003 0308 	and.w	r3, r3, #8
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d030      	beq.n	8007518 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	695b      	ldr	r3, [r3, #20]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d016      	beq.n	80074ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80074be:	4b30      	ldr	r3, [pc, #192]	; (8007580 <HAL_RCC_OscConfig+0x2b4>)
 80074c0:	2201      	movs	r2, #1
 80074c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074c4:	f7fa ffee 	bl	80024a4 <HAL_GetTick>
 80074c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074ca:	e008      	b.n	80074de <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80074cc:	f7fa ffea 	bl	80024a4 <HAL_GetTick>
 80074d0:	4602      	mov	r2, r0
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	1ad3      	subs	r3, r2, r3
 80074d6:	2b02      	cmp	r3, #2
 80074d8:	d901      	bls.n	80074de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80074da:	2303      	movs	r3, #3
 80074dc:	e164      	b.n	80077a8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074de:	4b26      	ldr	r3, [pc, #152]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 80074e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074e2:	f003 0302 	and.w	r3, r3, #2
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d0f0      	beq.n	80074cc <HAL_RCC_OscConfig+0x200>
 80074ea:	e015      	b.n	8007518 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80074ec:	4b24      	ldr	r3, [pc, #144]	; (8007580 <HAL_RCC_OscConfig+0x2b4>)
 80074ee:	2200      	movs	r2, #0
 80074f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074f2:	f7fa ffd7 	bl	80024a4 <HAL_GetTick>
 80074f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074f8:	e008      	b.n	800750c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80074fa:	f7fa ffd3 	bl	80024a4 <HAL_GetTick>
 80074fe:	4602      	mov	r2, r0
 8007500:	693b      	ldr	r3, [r7, #16]
 8007502:	1ad3      	subs	r3, r2, r3
 8007504:	2b02      	cmp	r3, #2
 8007506:	d901      	bls.n	800750c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007508:	2303      	movs	r3, #3
 800750a:	e14d      	b.n	80077a8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800750c:	4b1a      	ldr	r3, [pc, #104]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 800750e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007510:	f003 0302 	and.w	r3, r3, #2
 8007514:	2b00      	cmp	r3, #0
 8007516:	d1f0      	bne.n	80074fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f003 0304 	and.w	r3, r3, #4
 8007520:	2b00      	cmp	r3, #0
 8007522:	f000 80a0 	beq.w	8007666 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007526:	2300      	movs	r3, #0
 8007528:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800752a:	4b13      	ldr	r3, [pc, #76]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 800752c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800752e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007532:	2b00      	cmp	r3, #0
 8007534:	d10f      	bne.n	8007556 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007536:	2300      	movs	r3, #0
 8007538:	60bb      	str	r3, [r7, #8]
 800753a:	4b0f      	ldr	r3, [pc, #60]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 800753c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800753e:	4a0e      	ldr	r2, [pc, #56]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 8007540:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007544:	6413      	str	r3, [r2, #64]	; 0x40
 8007546:	4b0c      	ldr	r3, [pc, #48]	; (8007578 <HAL_RCC_OscConfig+0x2ac>)
 8007548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800754a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800754e:	60bb      	str	r3, [r7, #8]
 8007550:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007552:	2301      	movs	r3, #1
 8007554:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007556:	4b0b      	ldr	r3, [pc, #44]	; (8007584 <HAL_RCC_OscConfig+0x2b8>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800755e:	2b00      	cmp	r3, #0
 8007560:	d121      	bne.n	80075a6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007562:	4b08      	ldr	r3, [pc, #32]	; (8007584 <HAL_RCC_OscConfig+0x2b8>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a07      	ldr	r2, [pc, #28]	; (8007584 <HAL_RCC_OscConfig+0x2b8>)
 8007568:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800756c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800756e:	f7fa ff99 	bl	80024a4 <HAL_GetTick>
 8007572:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007574:	e011      	b.n	800759a <HAL_RCC_OscConfig+0x2ce>
 8007576:	bf00      	nop
 8007578:	40023800 	.word	0x40023800
 800757c:	42470000 	.word	0x42470000
 8007580:	42470e80 	.word	0x42470e80
 8007584:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007588:	f7fa ff8c 	bl	80024a4 <HAL_GetTick>
 800758c:	4602      	mov	r2, r0
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	1ad3      	subs	r3, r2, r3
 8007592:	2b02      	cmp	r3, #2
 8007594:	d901      	bls.n	800759a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007596:	2303      	movs	r3, #3
 8007598:	e106      	b.n	80077a8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800759a:	4b85      	ldr	r3, [pc, #532]	; (80077b0 <HAL_RCC_OscConfig+0x4e4>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d0f0      	beq.n	8007588 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	689b      	ldr	r3, [r3, #8]
 80075aa:	2b01      	cmp	r3, #1
 80075ac:	d106      	bne.n	80075bc <HAL_RCC_OscConfig+0x2f0>
 80075ae:	4b81      	ldr	r3, [pc, #516]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 80075b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075b2:	4a80      	ldr	r2, [pc, #512]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 80075b4:	f043 0301 	orr.w	r3, r3, #1
 80075b8:	6713      	str	r3, [r2, #112]	; 0x70
 80075ba:	e01c      	b.n	80075f6 <HAL_RCC_OscConfig+0x32a>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	689b      	ldr	r3, [r3, #8]
 80075c0:	2b05      	cmp	r3, #5
 80075c2:	d10c      	bne.n	80075de <HAL_RCC_OscConfig+0x312>
 80075c4:	4b7b      	ldr	r3, [pc, #492]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 80075c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075c8:	4a7a      	ldr	r2, [pc, #488]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 80075ca:	f043 0304 	orr.w	r3, r3, #4
 80075ce:	6713      	str	r3, [r2, #112]	; 0x70
 80075d0:	4b78      	ldr	r3, [pc, #480]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 80075d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075d4:	4a77      	ldr	r2, [pc, #476]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 80075d6:	f043 0301 	orr.w	r3, r3, #1
 80075da:	6713      	str	r3, [r2, #112]	; 0x70
 80075dc:	e00b      	b.n	80075f6 <HAL_RCC_OscConfig+0x32a>
 80075de:	4b75      	ldr	r3, [pc, #468]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 80075e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075e2:	4a74      	ldr	r2, [pc, #464]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 80075e4:	f023 0301 	bic.w	r3, r3, #1
 80075e8:	6713      	str	r3, [r2, #112]	; 0x70
 80075ea:	4b72      	ldr	r3, [pc, #456]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 80075ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075ee:	4a71      	ldr	r2, [pc, #452]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 80075f0:	f023 0304 	bic.w	r3, r3, #4
 80075f4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	689b      	ldr	r3, [r3, #8]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d015      	beq.n	800762a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075fe:	f7fa ff51 	bl	80024a4 <HAL_GetTick>
 8007602:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007604:	e00a      	b.n	800761c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007606:	f7fa ff4d 	bl	80024a4 <HAL_GetTick>
 800760a:	4602      	mov	r2, r0
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	1ad3      	subs	r3, r2, r3
 8007610:	f241 3288 	movw	r2, #5000	; 0x1388
 8007614:	4293      	cmp	r3, r2
 8007616:	d901      	bls.n	800761c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007618:	2303      	movs	r3, #3
 800761a:	e0c5      	b.n	80077a8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800761c:	4b65      	ldr	r3, [pc, #404]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 800761e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007620:	f003 0302 	and.w	r3, r3, #2
 8007624:	2b00      	cmp	r3, #0
 8007626:	d0ee      	beq.n	8007606 <HAL_RCC_OscConfig+0x33a>
 8007628:	e014      	b.n	8007654 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800762a:	f7fa ff3b 	bl	80024a4 <HAL_GetTick>
 800762e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007630:	e00a      	b.n	8007648 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007632:	f7fa ff37 	bl	80024a4 <HAL_GetTick>
 8007636:	4602      	mov	r2, r0
 8007638:	693b      	ldr	r3, [r7, #16]
 800763a:	1ad3      	subs	r3, r2, r3
 800763c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007640:	4293      	cmp	r3, r2
 8007642:	d901      	bls.n	8007648 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007644:	2303      	movs	r3, #3
 8007646:	e0af      	b.n	80077a8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007648:	4b5a      	ldr	r3, [pc, #360]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 800764a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800764c:	f003 0302 	and.w	r3, r3, #2
 8007650:	2b00      	cmp	r3, #0
 8007652:	d1ee      	bne.n	8007632 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007654:	7dfb      	ldrb	r3, [r7, #23]
 8007656:	2b01      	cmp	r3, #1
 8007658:	d105      	bne.n	8007666 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800765a:	4b56      	ldr	r3, [pc, #344]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 800765c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800765e:	4a55      	ldr	r2, [pc, #340]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 8007660:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007664:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	699b      	ldr	r3, [r3, #24]
 800766a:	2b00      	cmp	r3, #0
 800766c:	f000 809b 	beq.w	80077a6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007670:	4b50      	ldr	r3, [pc, #320]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	f003 030c 	and.w	r3, r3, #12
 8007678:	2b08      	cmp	r3, #8
 800767a:	d05c      	beq.n	8007736 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	699b      	ldr	r3, [r3, #24]
 8007680:	2b02      	cmp	r3, #2
 8007682:	d141      	bne.n	8007708 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007684:	4b4c      	ldr	r3, [pc, #304]	; (80077b8 <HAL_RCC_OscConfig+0x4ec>)
 8007686:	2200      	movs	r2, #0
 8007688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800768a:	f7fa ff0b 	bl	80024a4 <HAL_GetTick>
 800768e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007690:	e008      	b.n	80076a4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007692:	f7fa ff07 	bl	80024a4 <HAL_GetTick>
 8007696:	4602      	mov	r2, r0
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	1ad3      	subs	r3, r2, r3
 800769c:	2b02      	cmp	r3, #2
 800769e:	d901      	bls.n	80076a4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80076a0:	2303      	movs	r3, #3
 80076a2:	e081      	b.n	80077a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076a4:	4b43      	ldr	r3, [pc, #268]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d1f0      	bne.n	8007692 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	69da      	ldr	r2, [r3, #28]
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6a1b      	ldr	r3, [r3, #32]
 80076b8:	431a      	orrs	r2, r3
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076be:	019b      	lsls	r3, r3, #6
 80076c0:	431a      	orrs	r2, r3
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076c6:	085b      	lsrs	r3, r3, #1
 80076c8:	3b01      	subs	r3, #1
 80076ca:	041b      	lsls	r3, r3, #16
 80076cc:	431a      	orrs	r2, r3
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076d2:	061b      	lsls	r3, r3, #24
 80076d4:	4937      	ldr	r1, [pc, #220]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 80076d6:	4313      	orrs	r3, r2
 80076d8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80076da:	4b37      	ldr	r3, [pc, #220]	; (80077b8 <HAL_RCC_OscConfig+0x4ec>)
 80076dc:	2201      	movs	r2, #1
 80076de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076e0:	f7fa fee0 	bl	80024a4 <HAL_GetTick>
 80076e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076e6:	e008      	b.n	80076fa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076e8:	f7fa fedc 	bl	80024a4 <HAL_GetTick>
 80076ec:	4602      	mov	r2, r0
 80076ee:	693b      	ldr	r3, [r7, #16]
 80076f0:	1ad3      	subs	r3, r2, r3
 80076f2:	2b02      	cmp	r3, #2
 80076f4:	d901      	bls.n	80076fa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80076f6:	2303      	movs	r3, #3
 80076f8:	e056      	b.n	80077a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076fa:	4b2e      	ldr	r3, [pc, #184]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007702:	2b00      	cmp	r3, #0
 8007704:	d0f0      	beq.n	80076e8 <HAL_RCC_OscConfig+0x41c>
 8007706:	e04e      	b.n	80077a6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007708:	4b2b      	ldr	r3, [pc, #172]	; (80077b8 <HAL_RCC_OscConfig+0x4ec>)
 800770a:	2200      	movs	r2, #0
 800770c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800770e:	f7fa fec9 	bl	80024a4 <HAL_GetTick>
 8007712:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007714:	e008      	b.n	8007728 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007716:	f7fa fec5 	bl	80024a4 <HAL_GetTick>
 800771a:	4602      	mov	r2, r0
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	1ad3      	subs	r3, r2, r3
 8007720:	2b02      	cmp	r3, #2
 8007722:	d901      	bls.n	8007728 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8007724:	2303      	movs	r3, #3
 8007726:	e03f      	b.n	80077a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007728:	4b22      	ldr	r3, [pc, #136]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007730:	2b00      	cmp	r3, #0
 8007732:	d1f0      	bne.n	8007716 <HAL_RCC_OscConfig+0x44a>
 8007734:	e037      	b.n	80077a6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	699b      	ldr	r3, [r3, #24]
 800773a:	2b01      	cmp	r3, #1
 800773c:	d101      	bne.n	8007742 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800773e:	2301      	movs	r3, #1
 8007740:	e032      	b.n	80077a8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007742:	4b1c      	ldr	r3, [pc, #112]	; (80077b4 <HAL_RCC_OscConfig+0x4e8>)
 8007744:	685b      	ldr	r3, [r3, #4]
 8007746:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	699b      	ldr	r3, [r3, #24]
 800774c:	2b01      	cmp	r3, #1
 800774e:	d028      	beq.n	80077a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800775a:	429a      	cmp	r2, r3
 800775c:	d121      	bne.n	80077a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007768:	429a      	cmp	r2, r3
 800776a:	d11a      	bne.n	80077a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800776c:	68fa      	ldr	r2, [r7, #12]
 800776e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007772:	4013      	ands	r3, r2
 8007774:	687a      	ldr	r2, [r7, #4]
 8007776:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007778:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800777a:	4293      	cmp	r3, r2
 800777c:	d111      	bne.n	80077a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007788:	085b      	lsrs	r3, r3, #1
 800778a:	3b01      	subs	r3, #1
 800778c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800778e:	429a      	cmp	r2, r3
 8007790:	d107      	bne.n	80077a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800779c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800779e:	429a      	cmp	r2, r3
 80077a0:	d001      	beq.n	80077a6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	e000      	b.n	80077a8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80077a6:	2300      	movs	r3, #0
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	3718      	adds	r7, #24
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}
 80077b0:	40007000 	.word	0x40007000
 80077b4:	40023800 	.word	0x40023800
 80077b8:	42470060 	.word	0x42470060

080077bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
 80077c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d101      	bne.n	80077d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80077cc:	2301      	movs	r3, #1
 80077ce:	e0cc      	b.n	800796a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80077d0:	4b68      	ldr	r3, [pc, #416]	; (8007974 <HAL_RCC_ClockConfig+0x1b8>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f003 0307 	and.w	r3, r3, #7
 80077d8:	683a      	ldr	r2, [r7, #0]
 80077da:	429a      	cmp	r2, r3
 80077dc:	d90c      	bls.n	80077f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077de:	4b65      	ldr	r3, [pc, #404]	; (8007974 <HAL_RCC_ClockConfig+0x1b8>)
 80077e0:	683a      	ldr	r2, [r7, #0]
 80077e2:	b2d2      	uxtb	r2, r2
 80077e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80077e6:	4b63      	ldr	r3, [pc, #396]	; (8007974 <HAL_RCC_ClockConfig+0x1b8>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f003 0307 	and.w	r3, r3, #7
 80077ee:	683a      	ldr	r2, [r7, #0]
 80077f0:	429a      	cmp	r2, r3
 80077f2:	d001      	beq.n	80077f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	e0b8      	b.n	800796a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f003 0302 	and.w	r3, r3, #2
 8007800:	2b00      	cmp	r3, #0
 8007802:	d020      	beq.n	8007846 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f003 0304 	and.w	r3, r3, #4
 800780c:	2b00      	cmp	r3, #0
 800780e:	d005      	beq.n	800781c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007810:	4b59      	ldr	r3, [pc, #356]	; (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	4a58      	ldr	r2, [pc, #352]	; (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 8007816:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800781a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f003 0308 	and.w	r3, r3, #8
 8007824:	2b00      	cmp	r3, #0
 8007826:	d005      	beq.n	8007834 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007828:	4b53      	ldr	r3, [pc, #332]	; (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	4a52      	ldr	r2, [pc, #328]	; (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 800782e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007832:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007834:	4b50      	ldr	r3, [pc, #320]	; (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	689b      	ldr	r3, [r3, #8]
 8007840:	494d      	ldr	r1, [pc, #308]	; (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 8007842:	4313      	orrs	r3, r2
 8007844:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f003 0301 	and.w	r3, r3, #1
 800784e:	2b00      	cmp	r3, #0
 8007850:	d044      	beq.n	80078dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	2b01      	cmp	r3, #1
 8007858:	d107      	bne.n	800786a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800785a:	4b47      	ldr	r3, [pc, #284]	; (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007862:	2b00      	cmp	r3, #0
 8007864:	d119      	bne.n	800789a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007866:	2301      	movs	r3, #1
 8007868:	e07f      	b.n	800796a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	2b02      	cmp	r3, #2
 8007870:	d003      	beq.n	800787a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007876:	2b03      	cmp	r3, #3
 8007878:	d107      	bne.n	800788a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800787a:	4b3f      	ldr	r3, [pc, #252]	; (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007882:	2b00      	cmp	r3, #0
 8007884:	d109      	bne.n	800789a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007886:	2301      	movs	r3, #1
 8007888:	e06f      	b.n	800796a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800788a:	4b3b      	ldr	r3, [pc, #236]	; (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f003 0302 	and.w	r3, r3, #2
 8007892:	2b00      	cmp	r3, #0
 8007894:	d101      	bne.n	800789a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007896:	2301      	movs	r3, #1
 8007898:	e067      	b.n	800796a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800789a:	4b37      	ldr	r3, [pc, #220]	; (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	f023 0203 	bic.w	r2, r3, #3
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	685b      	ldr	r3, [r3, #4]
 80078a6:	4934      	ldr	r1, [pc, #208]	; (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 80078a8:	4313      	orrs	r3, r2
 80078aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80078ac:	f7fa fdfa 	bl	80024a4 <HAL_GetTick>
 80078b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078b2:	e00a      	b.n	80078ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80078b4:	f7fa fdf6 	bl	80024a4 <HAL_GetTick>
 80078b8:	4602      	mov	r2, r0
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	1ad3      	subs	r3, r2, r3
 80078be:	f241 3288 	movw	r2, #5000	; 0x1388
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d901      	bls.n	80078ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80078c6:	2303      	movs	r3, #3
 80078c8:	e04f      	b.n	800796a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078ca:	4b2b      	ldr	r3, [pc, #172]	; (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 80078cc:	689b      	ldr	r3, [r3, #8]
 80078ce:	f003 020c 	and.w	r2, r3, #12
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	429a      	cmp	r2, r3
 80078da:	d1eb      	bne.n	80078b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80078dc:	4b25      	ldr	r3, [pc, #148]	; (8007974 <HAL_RCC_ClockConfig+0x1b8>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f003 0307 	and.w	r3, r3, #7
 80078e4:	683a      	ldr	r2, [r7, #0]
 80078e6:	429a      	cmp	r2, r3
 80078e8:	d20c      	bcs.n	8007904 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078ea:	4b22      	ldr	r3, [pc, #136]	; (8007974 <HAL_RCC_ClockConfig+0x1b8>)
 80078ec:	683a      	ldr	r2, [r7, #0]
 80078ee:	b2d2      	uxtb	r2, r2
 80078f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078f2:	4b20      	ldr	r3, [pc, #128]	; (8007974 <HAL_RCC_ClockConfig+0x1b8>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f003 0307 	and.w	r3, r3, #7
 80078fa:	683a      	ldr	r2, [r7, #0]
 80078fc:	429a      	cmp	r2, r3
 80078fe:	d001      	beq.n	8007904 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007900:	2301      	movs	r3, #1
 8007902:	e032      	b.n	800796a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f003 0304 	and.w	r3, r3, #4
 800790c:	2b00      	cmp	r3, #0
 800790e:	d008      	beq.n	8007922 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007910:	4b19      	ldr	r3, [pc, #100]	; (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	4916      	ldr	r1, [pc, #88]	; (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 800791e:	4313      	orrs	r3, r2
 8007920:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f003 0308 	and.w	r3, r3, #8
 800792a:	2b00      	cmp	r3, #0
 800792c:	d009      	beq.n	8007942 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800792e:	4b12      	ldr	r3, [pc, #72]	; (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	00db      	lsls	r3, r3, #3
 800793c:	490e      	ldr	r1, [pc, #56]	; (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 800793e:	4313      	orrs	r3, r2
 8007940:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007942:	f000 f821 	bl	8007988 <HAL_RCC_GetSysClockFreq>
 8007946:	4602      	mov	r2, r0
 8007948:	4b0b      	ldr	r3, [pc, #44]	; (8007978 <HAL_RCC_ClockConfig+0x1bc>)
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	091b      	lsrs	r3, r3, #4
 800794e:	f003 030f 	and.w	r3, r3, #15
 8007952:	490a      	ldr	r1, [pc, #40]	; (800797c <HAL_RCC_ClockConfig+0x1c0>)
 8007954:	5ccb      	ldrb	r3, [r1, r3]
 8007956:	fa22 f303 	lsr.w	r3, r2, r3
 800795a:	4a09      	ldr	r2, [pc, #36]	; (8007980 <HAL_RCC_ClockConfig+0x1c4>)
 800795c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800795e:	4b09      	ldr	r3, [pc, #36]	; (8007984 <HAL_RCC_ClockConfig+0x1c8>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4618      	mov	r0, r3
 8007964:	f7fa fd5a 	bl	800241c <HAL_InitTick>

  return HAL_OK;
 8007968:	2300      	movs	r3, #0
}
 800796a:	4618      	mov	r0, r3
 800796c:	3710      	adds	r7, #16
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}
 8007972:	bf00      	nop
 8007974:	40023c00 	.word	0x40023c00
 8007978:	40023800 	.word	0x40023800
 800797c:	0800f998 	.word	0x0800f998
 8007980:	20000000 	.word	0x20000000
 8007984:	20000004 	.word	0x20000004

08007988 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007988:	b5b0      	push	{r4, r5, r7, lr}
 800798a:	b084      	sub	sp, #16
 800798c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800798e:	2100      	movs	r1, #0
 8007990:	6079      	str	r1, [r7, #4]
 8007992:	2100      	movs	r1, #0
 8007994:	60f9      	str	r1, [r7, #12]
 8007996:	2100      	movs	r1, #0
 8007998:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800799a:	2100      	movs	r1, #0
 800799c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800799e:	4952      	ldr	r1, [pc, #328]	; (8007ae8 <HAL_RCC_GetSysClockFreq+0x160>)
 80079a0:	6889      	ldr	r1, [r1, #8]
 80079a2:	f001 010c 	and.w	r1, r1, #12
 80079a6:	2908      	cmp	r1, #8
 80079a8:	d00d      	beq.n	80079c6 <HAL_RCC_GetSysClockFreq+0x3e>
 80079aa:	2908      	cmp	r1, #8
 80079ac:	f200 8094 	bhi.w	8007ad8 <HAL_RCC_GetSysClockFreq+0x150>
 80079b0:	2900      	cmp	r1, #0
 80079b2:	d002      	beq.n	80079ba <HAL_RCC_GetSysClockFreq+0x32>
 80079b4:	2904      	cmp	r1, #4
 80079b6:	d003      	beq.n	80079c0 <HAL_RCC_GetSysClockFreq+0x38>
 80079b8:	e08e      	b.n	8007ad8 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80079ba:	4b4c      	ldr	r3, [pc, #304]	; (8007aec <HAL_RCC_GetSysClockFreq+0x164>)
 80079bc:	60bb      	str	r3, [r7, #8]
       break;
 80079be:	e08e      	b.n	8007ade <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80079c0:	4b4b      	ldr	r3, [pc, #300]	; (8007af0 <HAL_RCC_GetSysClockFreq+0x168>)
 80079c2:	60bb      	str	r3, [r7, #8]
      break;
 80079c4:	e08b      	b.n	8007ade <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80079c6:	4948      	ldr	r1, [pc, #288]	; (8007ae8 <HAL_RCC_GetSysClockFreq+0x160>)
 80079c8:	6849      	ldr	r1, [r1, #4]
 80079ca:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80079ce:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80079d0:	4945      	ldr	r1, [pc, #276]	; (8007ae8 <HAL_RCC_GetSysClockFreq+0x160>)
 80079d2:	6849      	ldr	r1, [r1, #4]
 80079d4:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80079d8:	2900      	cmp	r1, #0
 80079da:	d024      	beq.n	8007a26 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079dc:	4942      	ldr	r1, [pc, #264]	; (8007ae8 <HAL_RCC_GetSysClockFreq+0x160>)
 80079de:	6849      	ldr	r1, [r1, #4]
 80079e0:	0989      	lsrs	r1, r1, #6
 80079e2:	4608      	mov	r0, r1
 80079e4:	f04f 0100 	mov.w	r1, #0
 80079e8:	f240 14ff 	movw	r4, #511	; 0x1ff
 80079ec:	f04f 0500 	mov.w	r5, #0
 80079f0:	ea00 0204 	and.w	r2, r0, r4
 80079f4:	ea01 0305 	and.w	r3, r1, r5
 80079f8:	493d      	ldr	r1, [pc, #244]	; (8007af0 <HAL_RCC_GetSysClockFreq+0x168>)
 80079fa:	fb01 f003 	mul.w	r0, r1, r3
 80079fe:	2100      	movs	r1, #0
 8007a00:	fb01 f102 	mul.w	r1, r1, r2
 8007a04:	1844      	adds	r4, r0, r1
 8007a06:	493a      	ldr	r1, [pc, #232]	; (8007af0 <HAL_RCC_GetSysClockFreq+0x168>)
 8007a08:	fba2 0101 	umull	r0, r1, r2, r1
 8007a0c:	1863      	adds	r3, r4, r1
 8007a0e:	4619      	mov	r1, r3
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	461a      	mov	r2, r3
 8007a14:	f04f 0300 	mov.w	r3, #0
 8007a18:	f7f9 f8ce 	bl	8000bb8 <__aeabi_uldivmod>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	460b      	mov	r3, r1
 8007a20:	4613      	mov	r3, r2
 8007a22:	60fb      	str	r3, [r7, #12]
 8007a24:	e04a      	b.n	8007abc <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a26:	4b30      	ldr	r3, [pc, #192]	; (8007ae8 <HAL_RCC_GetSysClockFreq+0x160>)
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	099b      	lsrs	r3, r3, #6
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	f04f 0300 	mov.w	r3, #0
 8007a32:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007a36:	f04f 0100 	mov.w	r1, #0
 8007a3a:	ea02 0400 	and.w	r4, r2, r0
 8007a3e:	ea03 0501 	and.w	r5, r3, r1
 8007a42:	4620      	mov	r0, r4
 8007a44:	4629      	mov	r1, r5
 8007a46:	f04f 0200 	mov.w	r2, #0
 8007a4a:	f04f 0300 	mov.w	r3, #0
 8007a4e:	014b      	lsls	r3, r1, #5
 8007a50:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007a54:	0142      	lsls	r2, r0, #5
 8007a56:	4610      	mov	r0, r2
 8007a58:	4619      	mov	r1, r3
 8007a5a:	1b00      	subs	r0, r0, r4
 8007a5c:	eb61 0105 	sbc.w	r1, r1, r5
 8007a60:	f04f 0200 	mov.w	r2, #0
 8007a64:	f04f 0300 	mov.w	r3, #0
 8007a68:	018b      	lsls	r3, r1, #6
 8007a6a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007a6e:	0182      	lsls	r2, r0, #6
 8007a70:	1a12      	subs	r2, r2, r0
 8007a72:	eb63 0301 	sbc.w	r3, r3, r1
 8007a76:	f04f 0000 	mov.w	r0, #0
 8007a7a:	f04f 0100 	mov.w	r1, #0
 8007a7e:	00d9      	lsls	r1, r3, #3
 8007a80:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007a84:	00d0      	lsls	r0, r2, #3
 8007a86:	4602      	mov	r2, r0
 8007a88:	460b      	mov	r3, r1
 8007a8a:	1912      	adds	r2, r2, r4
 8007a8c:	eb45 0303 	adc.w	r3, r5, r3
 8007a90:	f04f 0000 	mov.w	r0, #0
 8007a94:	f04f 0100 	mov.w	r1, #0
 8007a98:	0299      	lsls	r1, r3, #10
 8007a9a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007a9e:	0290      	lsls	r0, r2, #10
 8007aa0:	4602      	mov	r2, r0
 8007aa2:	460b      	mov	r3, r1
 8007aa4:	4610      	mov	r0, r2
 8007aa6:	4619      	mov	r1, r3
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	461a      	mov	r2, r3
 8007aac:	f04f 0300 	mov.w	r3, #0
 8007ab0:	f7f9 f882 	bl	8000bb8 <__aeabi_uldivmod>
 8007ab4:	4602      	mov	r2, r0
 8007ab6:	460b      	mov	r3, r1
 8007ab8:	4613      	mov	r3, r2
 8007aba:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007abc:	4b0a      	ldr	r3, [pc, #40]	; (8007ae8 <HAL_RCC_GetSysClockFreq+0x160>)
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	0c1b      	lsrs	r3, r3, #16
 8007ac2:	f003 0303 	and.w	r3, r3, #3
 8007ac6:	3301      	adds	r3, #1
 8007ac8:	005b      	lsls	r3, r3, #1
 8007aca:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007acc:	68fa      	ldr	r2, [r7, #12]
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ad4:	60bb      	str	r3, [r7, #8]
      break;
 8007ad6:	e002      	b.n	8007ade <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007ad8:	4b04      	ldr	r3, [pc, #16]	; (8007aec <HAL_RCC_GetSysClockFreq+0x164>)
 8007ada:	60bb      	str	r3, [r7, #8]
      break;
 8007adc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007ade:	68bb      	ldr	r3, [r7, #8]
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	3710      	adds	r7, #16
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bdb0      	pop	{r4, r5, r7, pc}
 8007ae8:	40023800 	.word	0x40023800
 8007aec:	00f42400 	.word	0x00f42400
 8007af0:	017d7840 	.word	0x017d7840

08007af4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007af4:	b480      	push	{r7}
 8007af6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007af8:	4b03      	ldr	r3, [pc, #12]	; (8007b08 <HAL_RCC_GetHCLKFreq+0x14>)
 8007afa:	681b      	ldr	r3, [r3, #0]
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	46bd      	mov	sp, r7
 8007b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b04:	4770      	bx	lr
 8007b06:	bf00      	nop
 8007b08:	20000000 	.word	0x20000000

08007b0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007b10:	f7ff fff0 	bl	8007af4 <HAL_RCC_GetHCLKFreq>
 8007b14:	4602      	mov	r2, r0
 8007b16:	4b05      	ldr	r3, [pc, #20]	; (8007b2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007b18:	689b      	ldr	r3, [r3, #8]
 8007b1a:	0a9b      	lsrs	r3, r3, #10
 8007b1c:	f003 0307 	and.w	r3, r3, #7
 8007b20:	4903      	ldr	r1, [pc, #12]	; (8007b30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b22:	5ccb      	ldrb	r3, [r1, r3]
 8007b24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	bd80      	pop	{r7, pc}
 8007b2c:	40023800 	.word	0x40023800
 8007b30:	0800f9a8 	.word	0x0800f9a8

08007b34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007b38:	f7ff ffdc 	bl	8007af4 <HAL_RCC_GetHCLKFreq>
 8007b3c:	4602      	mov	r2, r0
 8007b3e:	4b05      	ldr	r3, [pc, #20]	; (8007b54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007b40:	689b      	ldr	r3, [r3, #8]
 8007b42:	0b5b      	lsrs	r3, r3, #13
 8007b44:	f003 0307 	and.w	r3, r3, #7
 8007b48:	4903      	ldr	r1, [pc, #12]	; (8007b58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007b4a:	5ccb      	ldrb	r3, [r1, r3]
 8007b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	bd80      	pop	{r7, pc}
 8007b54:	40023800 	.word	0x40023800
 8007b58:	0800f9a8 	.word	0x0800f9a8

08007b5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b082      	sub	sp, #8
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d101      	bne.n	8007b6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	e041      	b.n	8007bf2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b74:	b2db      	uxtb	r3, r3
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d106      	bne.n	8007b88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f7fa f968 	bl	8001e58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2202      	movs	r2, #2
 8007b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681a      	ldr	r2, [r3, #0]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	3304      	adds	r3, #4
 8007b98:	4619      	mov	r1, r3
 8007b9a:	4610      	mov	r0, r2
 8007b9c:	f000 fa2e 	bl	8007ffc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2201      	movs	r2, #1
 8007bac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2201      	movs	r2, #1
 8007bb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2201      	movs	r2, #1
 8007bbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2201      	movs	r2, #1
 8007bdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2201      	movs	r2, #1
 8007be4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2201      	movs	r2, #1
 8007bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007bf0:	2300      	movs	r3, #0
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3708      	adds	r7, #8
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}

08007bfa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007bfa:	b580      	push	{r7, lr}
 8007bfc:	b082      	sub	sp, #8
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	691b      	ldr	r3, [r3, #16]
 8007c08:	f003 0302 	and.w	r3, r3, #2
 8007c0c:	2b02      	cmp	r3, #2
 8007c0e:	d122      	bne.n	8007c56 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	68db      	ldr	r3, [r3, #12]
 8007c16:	f003 0302 	and.w	r3, r3, #2
 8007c1a:	2b02      	cmp	r3, #2
 8007c1c:	d11b      	bne.n	8007c56 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f06f 0202 	mvn.w	r2, #2
 8007c26:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	699b      	ldr	r3, [r3, #24]
 8007c34:	f003 0303 	and.w	r3, r3, #3
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d003      	beq.n	8007c44 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	f000 f9bf 	bl	8007fc0 <HAL_TIM_IC_CaptureCallback>
 8007c42:	e005      	b.n	8007c50 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f000 f9b1 	bl	8007fac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f000 f9c2 	bl	8007fd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	691b      	ldr	r3, [r3, #16]
 8007c5c:	f003 0304 	and.w	r3, r3, #4
 8007c60:	2b04      	cmp	r3, #4
 8007c62:	d122      	bne.n	8007caa <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	68db      	ldr	r3, [r3, #12]
 8007c6a:	f003 0304 	and.w	r3, r3, #4
 8007c6e:	2b04      	cmp	r3, #4
 8007c70:	d11b      	bne.n	8007caa <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f06f 0204 	mvn.w	r2, #4
 8007c7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2202      	movs	r2, #2
 8007c80:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	699b      	ldr	r3, [r3, #24]
 8007c88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d003      	beq.n	8007c98 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c90:	6878      	ldr	r0, [r7, #4]
 8007c92:	f000 f995 	bl	8007fc0 <HAL_TIM_IC_CaptureCallback>
 8007c96:	e005      	b.n	8007ca4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f000 f987 	bl	8007fac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f000 f998 	bl	8007fd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	691b      	ldr	r3, [r3, #16]
 8007cb0:	f003 0308 	and.w	r3, r3, #8
 8007cb4:	2b08      	cmp	r3, #8
 8007cb6:	d122      	bne.n	8007cfe <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	68db      	ldr	r3, [r3, #12]
 8007cbe:	f003 0308 	and.w	r3, r3, #8
 8007cc2:	2b08      	cmp	r3, #8
 8007cc4:	d11b      	bne.n	8007cfe <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f06f 0208 	mvn.w	r2, #8
 8007cce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2204      	movs	r2, #4
 8007cd4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	69db      	ldr	r3, [r3, #28]
 8007cdc:	f003 0303 	and.w	r3, r3, #3
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d003      	beq.n	8007cec <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ce4:	6878      	ldr	r0, [r7, #4]
 8007ce6:	f000 f96b 	bl	8007fc0 <HAL_TIM_IC_CaptureCallback>
 8007cea:	e005      	b.n	8007cf8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f000 f95d 	bl	8007fac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f000 f96e 	bl	8007fd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	691b      	ldr	r3, [r3, #16]
 8007d04:	f003 0310 	and.w	r3, r3, #16
 8007d08:	2b10      	cmp	r3, #16
 8007d0a:	d122      	bne.n	8007d52 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	68db      	ldr	r3, [r3, #12]
 8007d12:	f003 0310 	and.w	r3, r3, #16
 8007d16:	2b10      	cmp	r3, #16
 8007d18:	d11b      	bne.n	8007d52 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f06f 0210 	mvn.w	r2, #16
 8007d22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2208      	movs	r2, #8
 8007d28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	69db      	ldr	r3, [r3, #28]
 8007d30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d003      	beq.n	8007d40 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f000 f941 	bl	8007fc0 <HAL_TIM_IC_CaptureCallback>
 8007d3e:	e005      	b.n	8007d4c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d40:	6878      	ldr	r0, [r7, #4]
 8007d42:	f000 f933 	bl	8007fac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f000 f944 	bl	8007fd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	691b      	ldr	r3, [r3, #16]
 8007d58:	f003 0301 	and.w	r3, r3, #1
 8007d5c:	2b01      	cmp	r3, #1
 8007d5e:	d10e      	bne.n	8007d7e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	68db      	ldr	r3, [r3, #12]
 8007d66:	f003 0301 	and.w	r3, r3, #1
 8007d6a:	2b01      	cmp	r3, #1
 8007d6c:	d107      	bne.n	8007d7e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f06f 0201 	mvn.w	r2, #1
 8007d76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007d78:	6878      	ldr	r0, [r7, #4]
 8007d7a:	f000 f90d 	bl	8007f98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	691b      	ldr	r3, [r3, #16]
 8007d84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d88:	2b80      	cmp	r3, #128	; 0x80
 8007d8a:	d10e      	bne.n	8007daa <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	68db      	ldr	r3, [r3, #12]
 8007d92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d96:	2b80      	cmp	r3, #128	; 0x80
 8007d98:	d107      	bne.n	8007daa <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007da2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f000 fabb 	bl	8008320 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	691b      	ldr	r3, [r3, #16]
 8007db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007db4:	2b40      	cmp	r3, #64	; 0x40
 8007db6:	d10e      	bne.n	8007dd6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	68db      	ldr	r3, [r3, #12]
 8007dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dc2:	2b40      	cmp	r3, #64	; 0x40
 8007dc4:	d107      	bne.n	8007dd6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007dce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007dd0:	6878      	ldr	r0, [r7, #4]
 8007dd2:	f000 f909 	bl	8007fe8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	691b      	ldr	r3, [r3, #16]
 8007ddc:	f003 0320 	and.w	r3, r3, #32
 8007de0:	2b20      	cmp	r3, #32
 8007de2:	d10e      	bne.n	8007e02 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	68db      	ldr	r3, [r3, #12]
 8007dea:	f003 0320 	and.w	r3, r3, #32
 8007dee:	2b20      	cmp	r3, #32
 8007df0:	d107      	bne.n	8007e02 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f06f 0220 	mvn.w	r2, #32
 8007dfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f000 fa85 	bl	800830c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007e02:	bf00      	nop
 8007e04:	3708      	adds	r7, #8
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}

08007e0a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007e0a:	b580      	push	{r7, lr}
 8007e0c:	b084      	sub	sp, #16
 8007e0e:	af00      	add	r7, sp, #0
 8007e10:	6078      	str	r0, [r7, #4]
 8007e12:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007e14:	2300      	movs	r3, #0
 8007e16:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e1e:	2b01      	cmp	r3, #1
 8007e20:	d101      	bne.n	8007e26 <HAL_TIM_ConfigClockSource+0x1c>
 8007e22:	2302      	movs	r3, #2
 8007e24:	e0b4      	b.n	8007f90 <HAL_TIM_ConfigClockSource+0x186>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2201      	movs	r2, #1
 8007e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2202      	movs	r2, #2
 8007e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	689b      	ldr	r3, [r3, #8]
 8007e3c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007e44:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007e4c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	68ba      	ldr	r2, [r7, #8]
 8007e54:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e5e:	d03e      	beq.n	8007ede <HAL_TIM_ConfigClockSource+0xd4>
 8007e60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e64:	f200 8087 	bhi.w	8007f76 <HAL_TIM_ConfigClockSource+0x16c>
 8007e68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e6c:	f000 8086 	beq.w	8007f7c <HAL_TIM_ConfigClockSource+0x172>
 8007e70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e74:	d87f      	bhi.n	8007f76 <HAL_TIM_ConfigClockSource+0x16c>
 8007e76:	2b70      	cmp	r3, #112	; 0x70
 8007e78:	d01a      	beq.n	8007eb0 <HAL_TIM_ConfigClockSource+0xa6>
 8007e7a:	2b70      	cmp	r3, #112	; 0x70
 8007e7c:	d87b      	bhi.n	8007f76 <HAL_TIM_ConfigClockSource+0x16c>
 8007e7e:	2b60      	cmp	r3, #96	; 0x60
 8007e80:	d050      	beq.n	8007f24 <HAL_TIM_ConfigClockSource+0x11a>
 8007e82:	2b60      	cmp	r3, #96	; 0x60
 8007e84:	d877      	bhi.n	8007f76 <HAL_TIM_ConfigClockSource+0x16c>
 8007e86:	2b50      	cmp	r3, #80	; 0x50
 8007e88:	d03c      	beq.n	8007f04 <HAL_TIM_ConfigClockSource+0xfa>
 8007e8a:	2b50      	cmp	r3, #80	; 0x50
 8007e8c:	d873      	bhi.n	8007f76 <HAL_TIM_ConfigClockSource+0x16c>
 8007e8e:	2b40      	cmp	r3, #64	; 0x40
 8007e90:	d058      	beq.n	8007f44 <HAL_TIM_ConfigClockSource+0x13a>
 8007e92:	2b40      	cmp	r3, #64	; 0x40
 8007e94:	d86f      	bhi.n	8007f76 <HAL_TIM_ConfigClockSource+0x16c>
 8007e96:	2b30      	cmp	r3, #48	; 0x30
 8007e98:	d064      	beq.n	8007f64 <HAL_TIM_ConfigClockSource+0x15a>
 8007e9a:	2b30      	cmp	r3, #48	; 0x30
 8007e9c:	d86b      	bhi.n	8007f76 <HAL_TIM_ConfigClockSource+0x16c>
 8007e9e:	2b20      	cmp	r3, #32
 8007ea0:	d060      	beq.n	8007f64 <HAL_TIM_ConfigClockSource+0x15a>
 8007ea2:	2b20      	cmp	r3, #32
 8007ea4:	d867      	bhi.n	8007f76 <HAL_TIM_ConfigClockSource+0x16c>
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d05c      	beq.n	8007f64 <HAL_TIM_ConfigClockSource+0x15a>
 8007eaa:	2b10      	cmp	r3, #16
 8007eac:	d05a      	beq.n	8007f64 <HAL_TIM_ConfigClockSource+0x15a>
 8007eae:	e062      	b.n	8007f76 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6818      	ldr	r0, [r3, #0]
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	6899      	ldr	r1, [r3, #8]
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	685a      	ldr	r2, [r3, #4]
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	68db      	ldr	r3, [r3, #12]
 8007ec0:	f000 f996 	bl	80081f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	689b      	ldr	r3, [r3, #8]
 8007eca:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007ed2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	68ba      	ldr	r2, [r7, #8]
 8007eda:	609a      	str	r2, [r3, #8]
      break;
 8007edc:	e04f      	b.n	8007f7e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6818      	ldr	r0, [r3, #0]
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	6899      	ldr	r1, [r3, #8]
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	685a      	ldr	r2, [r3, #4]
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	68db      	ldr	r3, [r3, #12]
 8007eee:	f000 f97f 	bl	80081f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	689a      	ldr	r2, [r3, #8]
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007f00:	609a      	str	r2, [r3, #8]
      break;
 8007f02:	e03c      	b.n	8007f7e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6818      	ldr	r0, [r3, #0]
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	6859      	ldr	r1, [r3, #4]
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	68db      	ldr	r3, [r3, #12]
 8007f10:	461a      	mov	r2, r3
 8007f12:	f000 f8f3 	bl	80080fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	2150      	movs	r1, #80	; 0x50
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	f000 f94c 	bl	80081ba <TIM_ITRx_SetConfig>
      break;
 8007f22:	e02c      	b.n	8007f7e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6818      	ldr	r0, [r3, #0]
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	6859      	ldr	r1, [r3, #4]
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	68db      	ldr	r3, [r3, #12]
 8007f30:	461a      	mov	r2, r3
 8007f32:	f000 f912 	bl	800815a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	2160      	movs	r1, #96	; 0x60
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	f000 f93c 	bl	80081ba <TIM_ITRx_SetConfig>
      break;
 8007f42:	e01c      	b.n	8007f7e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6818      	ldr	r0, [r3, #0]
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	6859      	ldr	r1, [r3, #4]
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	68db      	ldr	r3, [r3, #12]
 8007f50:	461a      	mov	r2, r3
 8007f52:	f000 f8d3 	bl	80080fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	2140      	movs	r1, #64	; 0x40
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f000 f92c 	bl	80081ba <TIM_ITRx_SetConfig>
      break;
 8007f62:	e00c      	b.n	8007f7e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681a      	ldr	r2, [r3, #0]
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	4610      	mov	r0, r2
 8007f70:	f000 f923 	bl	80081ba <TIM_ITRx_SetConfig>
      break;
 8007f74:	e003      	b.n	8007f7e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007f76:	2301      	movs	r3, #1
 8007f78:	73fb      	strb	r3, [r7, #15]
      break;
 8007f7a:	e000      	b.n	8007f7e <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007f7c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2201      	movs	r2, #1
 8007f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3710      	adds	r7, #16
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}

08007f98 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b083      	sub	sp, #12
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007fa0:	bf00      	nop
 8007fa2:	370c      	adds	r7, #12
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007faa:	4770      	bx	lr

08007fac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007fac:	b480      	push	{r7}
 8007fae:	b083      	sub	sp, #12
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007fb4:	bf00      	nop
 8007fb6:	370c      	adds	r7, #12
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbe:	4770      	bx	lr

08007fc0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b083      	sub	sp, #12
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007fc8:	bf00      	nop
 8007fca:	370c      	adds	r7, #12
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd2:	4770      	bx	lr

08007fd4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b083      	sub	sp, #12
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007fdc:	bf00      	nop
 8007fde:	370c      	adds	r7, #12
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe6:	4770      	bx	lr

08007fe8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b083      	sub	sp, #12
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ff0:	bf00      	nop
 8007ff2:	370c      	adds	r7, #12
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffa:	4770      	bx	lr

08007ffc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b085      	sub	sp, #20
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
 8008004:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	4a34      	ldr	r2, [pc, #208]	; (80080e0 <TIM_Base_SetConfig+0xe4>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d00f      	beq.n	8008034 <TIM_Base_SetConfig+0x38>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800801a:	d00b      	beq.n	8008034 <TIM_Base_SetConfig+0x38>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	4a31      	ldr	r2, [pc, #196]	; (80080e4 <TIM_Base_SetConfig+0xe8>)
 8008020:	4293      	cmp	r3, r2
 8008022:	d007      	beq.n	8008034 <TIM_Base_SetConfig+0x38>
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	4a30      	ldr	r2, [pc, #192]	; (80080e8 <TIM_Base_SetConfig+0xec>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d003      	beq.n	8008034 <TIM_Base_SetConfig+0x38>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	4a2f      	ldr	r2, [pc, #188]	; (80080ec <TIM_Base_SetConfig+0xf0>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d108      	bne.n	8008046 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800803a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	68fa      	ldr	r2, [r7, #12]
 8008042:	4313      	orrs	r3, r2
 8008044:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	4a25      	ldr	r2, [pc, #148]	; (80080e0 <TIM_Base_SetConfig+0xe4>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d01b      	beq.n	8008086 <TIM_Base_SetConfig+0x8a>
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008054:	d017      	beq.n	8008086 <TIM_Base_SetConfig+0x8a>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	4a22      	ldr	r2, [pc, #136]	; (80080e4 <TIM_Base_SetConfig+0xe8>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d013      	beq.n	8008086 <TIM_Base_SetConfig+0x8a>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	4a21      	ldr	r2, [pc, #132]	; (80080e8 <TIM_Base_SetConfig+0xec>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d00f      	beq.n	8008086 <TIM_Base_SetConfig+0x8a>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	4a20      	ldr	r2, [pc, #128]	; (80080ec <TIM_Base_SetConfig+0xf0>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d00b      	beq.n	8008086 <TIM_Base_SetConfig+0x8a>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	4a1f      	ldr	r2, [pc, #124]	; (80080f0 <TIM_Base_SetConfig+0xf4>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d007      	beq.n	8008086 <TIM_Base_SetConfig+0x8a>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	4a1e      	ldr	r2, [pc, #120]	; (80080f4 <TIM_Base_SetConfig+0xf8>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d003      	beq.n	8008086 <TIM_Base_SetConfig+0x8a>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	4a1d      	ldr	r2, [pc, #116]	; (80080f8 <TIM_Base_SetConfig+0xfc>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d108      	bne.n	8008098 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800808c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	68db      	ldr	r3, [r3, #12]
 8008092:	68fa      	ldr	r2, [r7, #12]
 8008094:	4313      	orrs	r3, r2
 8008096:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	695b      	ldr	r3, [r3, #20]
 80080a2:	4313      	orrs	r3, r2
 80080a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	68fa      	ldr	r2, [r7, #12]
 80080aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	689a      	ldr	r2, [r3, #8]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	681a      	ldr	r2, [r3, #0]
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	4a08      	ldr	r2, [pc, #32]	; (80080e0 <TIM_Base_SetConfig+0xe4>)
 80080c0:	4293      	cmp	r3, r2
 80080c2:	d103      	bne.n	80080cc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	691a      	ldr	r2, [r3, #16]
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2201      	movs	r2, #1
 80080d0:	615a      	str	r2, [r3, #20]
}
 80080d2:	bf00      	nop
 80080d4:	3714      	adds	r7, #20
 80080d6:	46bd      	mov	sp, r7
 80080d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080dc:	4770      	bx	lr
 80080de:	bf00      	nop
 80080e0:	40010000 	.word	0x40010000
 80080e4:	40000400 	.word	0x40000400
 80080e8:	40000800 	.word	0x40000800
 80080ec:	40000c00 	.word	0x40000c00
 80080f0:	40014000 	.word	0x40014000
 80080f4:	40014400 	.word	0x40014400
 80080f8:	40014800 	.word	0x40014800

080080fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80080fc:	b480      	push	{r7}
 80080fe:	b087      	sub	sp, #28
 8008100:	af00      	add	r7, sp, #0
 8008102:	60f8      	str	r0, [r7, #12]
 8008104:	60b9      	str	r1, [r7, #8]
 8008106:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	6a1b      	ldr	r3, [r3, #32]
 800810c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	6a1b      	ldr	r3, [r3, #32]
 8008112:	f023 0201 	bic.w	r2, r3, #1
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	699b      	ldr	r3, [r3, #24]
 800811e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008120:	693b      	ldr	r3, [r7, #16]
 8008122:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008126:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	011b      	lsls	r3, r3, #4
 800812c:	693a      	ldr	r2, [r7, #16]
 800812e:	4313      	orrs	r3, r2
 8008130:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	f023 030a 	bic.w	r3, r3, #10
 8008138:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800813a:	697a      	ldr	r2, [r7, #20]
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	4313      	orrs	r3, r2
 8008140:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	693a      	ldr	r2, [r7, #16]
 8008146:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	697a      	ldr	r2, [r7, #20]
 800814c:	621a      	str	r2, [r3, #32]
}
 800814e:	bf00      	nop
 8008150:	371c      	adds	r7, #28
 8008152:	46bd      	mov	sp, r7
 8008154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008158:	4770      	bx	lr

0800815a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800815a:	b480      	push	{r7}
 800815c:	b087      	sub	sp, #28
 800815e:	af00      	add	r7, sp, #0
 8008160:	60f8      	str	r0, [r7, #12]
 8008162:	60b9      	str	r1, [r7, #8]
 8008164:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	6a1b      	ldr	r3, [r3, #32]
 800816a:	f023 0210 	bic.w	r2, r3, #16
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	699b      	ldr	r3, [r3, #24]
 8008176:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	6a1b      	ldr	r3, [r3, #32]
 800817c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008184:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	031b      	lsls	r3, r3, #12
 800818a:	697a      	ldr	r2, [r7, #20]
 800818c:	4313      	orrs	r3, r2
 800818e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008190:	693b      	ldr	r3, [r7, #16]
 8008192:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008196:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	011b      	lsls	r3, r3, #4
 800819c:	693a      	ldr	r2, [r7, #16]
 800819e:	4313      	orrs	r3, r2
 80081a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	697a      	ldr	r2, [r7, #20]
 80081a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	693a      	ldr	r2, [r7, #16]
 80081ac:	621a      	str	r2, [r3, #32]
}
 80081ae:	bf00      	nop
 80081b0:	371c      	adds	r7, #28
 80081b2:	46bd      	mov	sp, r7
 80081b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b8:	4770      	bx	lr

080081ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80081ba:	b480      	push	{r7}
 80081bc:	b085      	sub	sp, #20
 80081be:	af00      	add	r7, sp, #0
 80081c0:	6078      	str	r0, [r7, #4]
 80081c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	689b      	ldr	r3, [r3, #8]
 80081c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80081d2:	683a      	ldr	r2, [r7, #0]
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	4313      	orrs	r3, r2
 80081d8:	f043 0307 	orr.w	r3, r3, #7
 80081dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	68fa      	ldr	r2, [r7, #12]
 80081e2:	609a      	str	r2, [r3, #8]
}
 80081e4:	bf00      	nop
 80081e6:	3714      	adds	r7, #20
 80081e8:	46bd      	mov	sp, r7
 80081ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ee:	4770      	bx	lr

080081f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80081f0:	b480      	push	{r7}
 80081f2:	b087      	sub	sp, #28
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	60f8      	str	r0, [r7, #12]
 80081f8:	60b9      	str	r1, [r7, #8]
 80081fa:	607a      	str	r2, [r7, #4]
 80081fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	689b      	ldr	r3, [r3, #8]
 8008202:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800820a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	021a      	lsls	r2, r3, #8
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	431a      	orrs	r2, r3
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	4313      	orrs	r3, r2
 8008218:	697a      	ldr	r2, [r7, #20]
 800821a:	4313      	orrs	r3, r2
 800821c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	697a      	ldr	r2, [r7, #20]
 8008222:	609a      	str	r2, [r3, #8]
}
 8008224:	bf00      	nop
 8008226:	371c      	adds	r7, #28
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008230:	b480      	push	{r7}
 8008232:	b085      	sub	sp, #20
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008240:	2b01      	cmp	r3, #1
 8008242:	d101      	bne.n	8008248 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008244:	2302      	movs	r3, #2
 8008246:	e050      	b.n	80082ea <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2201      	movs	r2, #1
 800824c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2202      	movs	r2, #2
 8008254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	689b      	ldr	r3, [r3, #8]
 8008266:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800826e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	68fa      	ldr	r2, [r7, #12]
 8008276:	4313      	orrs	r3, r2
 8008278:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	68fa      	ldr	r2, [r7, #12]
 8008280:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4a1c      	ldr	r2, [pc, #112]	; (80082f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d018      	beq.n	80082be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008294:	d013      	beq.n	80082be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4a18      	ldr	r2, [pc, #96]	; (80082fc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d00e      	beq.n	80082be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4a16      	ldr	r2, [pc, #88]	; (8008300 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d009      	beq.n	80082be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	4a15      	ldr	r2, [pc, #84]	; (8008304 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d004      	beq.n	80082be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4a13      	ldr	r2, [pc, #76]	; (8008308 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d10c      	bne.n	80082d8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80082c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	685b      	ldr	r3, [r3, #4]
 80082ca:	68ba      	ldr	r2, [r7, #8]
 80082cc:	4313      	orrs	r3, r2
 80082ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	68ba      	ldr	r2, [r7, #8]
 80082d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2201      	movs	r2, #1
 80082dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2200      	movs	r2, #0
 80082e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80082e8:	2300      	movs	r3, #0
}
 80082ea:	4618      	mov	r0, r3
 80082ec:	3714      	adds	r7, #20
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr
 80082f6:	bf00      	nop
 80082f8:	40010000 	.word	0x40010000
 80082fc:	40000400 	.word	0x40000400
 8008300:	40000800 	.word	0x40000800
 8008304:	40000c00 	.word	0x40000c00
 8008308:	40014000 	.word	0x40014000

0800830c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800830c:	b480      	push	{r7}
 800830e:	b083      	sub	sp, #12
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008314:	bf00      	nop
 8008316:	370c      	adds	r7, #12
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr

08008320 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008320:	b480      	push	{r7}
 8008322:	b083      	sub	sp, #12
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008328:	bf00      	nop
 800832a:	370c      	adds	r7, #12
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr

08008334 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b082      	sub	sp, #8
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d101      	bne.n	8008346 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008342:	2301      	movs	r3, #1
 8008344:	e03f      	b.n	80083c6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800834c:	b2db      	uxtb	r3, r3
 800834e:	2b00      	cmp	r3, #0
 8008350:	d106      	bne.n	8008360 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f7f9 fdee 	bl	8001f3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2224      	movs	r2, #36	; 0x24
 8008364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	68da      	ldr	r2, [r3, #12]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008376:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f000 fc7b 	bl	8008c74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	691a      	ldr	r2, [r3, #16]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800838c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	695a      	ldr	r2, [r3, #20]
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800839c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	68da      	ldr	r2, [r3, #12]
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80083ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2200      	movs	r2, #0
 80083b2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2220      	movs	r2, #32
 80083b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2220      	movs	r2, #32
 80083c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80083c4:	2300      	movs	r3, #0
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3708      	adds	r7, #8
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}
	...

080083d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b0ba      	sub	sp, #232	; 0xe8
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	68db      	ldr	r3, [r3, #12]
 80083e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	695b      	ldr	r3, [r3, #20]
 80083f2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80083f6:	2300      	movs	r3, #0
 80083f8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80083fc:	2300      	movs	r3, #0
 80083fe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008406:	f003 030f 	and.w	r3, r3, #15
 800840a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800840e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008412:	2b00      	cmp	r3, #0
 8008414:	d10f      	bne.n	8008436 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800841a:	f003 0320 	and.w	r3, r3, #32
 800841e:	2b00      	cmp	r3, #0
 8008420:	d009      	beq.n	8008436 <HAL_UART_IRQHandler+0x66>
 8008422:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008426:	f003 0320 	and.w	r3, r3, #32
 800842a:	2b00      	cmp	r3, #0
 800842c:	d003      	beq.n	8008436 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f000 fb65 	bl	8008afe <UART_Receive_IT>
      return;
 8008434:	e256      	b.n	80088e4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008436:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800843a:	2b00      	cmp	r3, #0
 800843c:	f000 80de 	beq.w	80085fc <HAL_UART_IRQHandler+0x22c>
 8008440:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008444:	f003 0301 	and.w	r3, r3, #1
 8008448:	2b00      	cmp	r3, #0
 800844a:	d106      	bne.n	800845a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800844c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008450:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008454:	2b00      	cmp	r3, #0
 8008456:	f000 80d1 	beq.w	80085fc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800845a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800845e:	f003 0301 	and.w	r3, r3, #1
 8008462:	2b00      	cmp	r3, #0
 8008464:	d00b      	beq.n	800847e <HAL_UART_IRQHandler+0xae>
 8008466:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800846a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800846e:	2b00      	cmp	r3, #0
 8008470:	d005      	beq.n	800847e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008476:	f043 0201 	orr.w	r2, r3, #1
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800847e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008482:	f003 0304 	and.w	r3, r3, #4
 8008486:	2b00      	cmp	r3, #0
 8008488:	d00b      	beq.n	80084a2 <HAL_UART_IRQHandler+0xd2>
 800848a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800848e:	f003 0301 	and.w	r3, r3, #1
 8008492:	2b00      	cmp	r3, #0
 8008494:	d005      	beq.n	80084a2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800849a:	f043 0202 	orr.w	r2, r3, #2
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80084a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084a6:	f003 0302 	and.w	r3, r3, #2
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d00b      	beq.n	80084c6 <HAL_UART_IRQHandler+0xf6>
 80084ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80084b2:	f003 0301 	and.w	r3, r3, #1
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d005      	beq.n	80084c6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084be:	f043 0204 	orr.w	r2, r3, #4
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80084c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084ca:	f003 0308 	and.w	r3, r3, #8
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d011      	beq.n	80084f6 <HAL_UART_IRQHandler+0x126>
 80084d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084d6:	f003 0320 	and.w	r3, r3, #32
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d105      	bne.n	80084ea <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80084de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80084e2:	f003 0301 	and.w	r3, r3, #1
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d005      	beq.n	80084f6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084ee:	f043 0208 	orr.w	r2, r3, #8
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	f000 81ed 	beq.w	80088da <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008500:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008504:	f003 0320 	and.w	r3, r3, #32
 8008508:	2b00      	cmp	r3, #0
 800850a:	d008      	beq.n	800851e <HAL_UART_IRQHandler+0x14e>
 800850c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008510:	f003 0320 	and.w	r3, r3, #32
 8008514:	2b00      	cmp	r3, #0
 8008516:	d002      	beq.n	800851e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	f000 faf0 	bl	8008afe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	695b      	ldr	r3, [r3, #20]
 8008524:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008528:	2b40      	cmp	r3, #64	; 0x40
 800852a:	bf0c      	ite	eq
 800852c:	2301      	moveq	r3, #1
 800852e:	2300      	movne	r3, #0
 8008530:	b2db      	uxtb	r3, r3
 8008532:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800853a:	f003 0308 	and.w	r3, r3, #8
 800853e:	2b00      	cmp	r3, #0
 8008540:	d103      	bne.n	800854a <HAL_UART_IRQHandler+0x17a>
 8008542:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008546:	2b00      	cmp	r3, #0
 8008548:	d04f      	beq.n	80085ea <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	f000 f9f8 	bl	8008940 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	695b      	ldr	r3, [r3, #20]
 8008556:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800855a:	2b40      	cmp	r3, #64	; 0x40
 800855c:	d141      	bne.n	80085e2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	3314      	adds	r3, #20
 8008564:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008568:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800856c:	e853 3f00 	ldrex	r3, [r3]
 8008570:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008574:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008578:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800857c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	3314      	adds	r3, #20
 8008586:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800858a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800858e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008592:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008596:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800859a:	e841 2300 	strex	r3, r2, [r1]
 800859e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80085a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d1d9      	bne.n	800855e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d013      	beq.n	80085da <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b6:	4a7d      	ldr	r2, [pc, #500]	; (80087ac <HAL_UART_IRQHandler+0x3dc>)
 80085b8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085be:	4618      	mov	r0, r3
 80085c0:	f7fa fc42 	bl	8002e48 <HAL_DMA_Abort_IT>
 80085c4:	4603      	mov	r3, r0
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d016      	beq.n	80085f8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085d0:	687a      	ldr	r2, [r7, #4]
 80085d2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80085d4:	4610      	mov	r0, r2
 80085d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085d8:	e00e      	b.n	80085f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f000 f99a 	bl	8008914 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085e0:	e00a      	b.n	80085f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80085e2:	6878      	ldr	r0, [r7, #4]
 80085e4:	f000 f996 	bl	8008914 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085e8:	e006      	b.n	80085f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f000 f992 	bl	8008914 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2200      	movs	r2, #0
 80085f4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80085f6:	e170      	b.n	80088da <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085f8:	bf00      	nop
    return;
 80085fa:	e16e      	b.n	80088da <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008600:	2b01      	cmp	r3, #1
 8008602:	f040 814a 	bne.w	800889a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800860a:	f003 0310 	and.w	r3, r3, #16
 800860e:	2b00      	cmp	r3, #0
 8008610:	f000 8143 	beq.w	800889a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008614:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008618:	f003 0310 	and.w	r3, r3, #16
 800861c:	2b00      	cmp	r3, #0
 800861e:	f000 813c 	beq.w	800889a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008622:	2300      	movs	r3, #0
 8008624:	60bb      	str	r3, [r7, #8]
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	60bb      	str	r3, [r7, #8]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	60bb      	str	r3, [r7, #8]
 8008636:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	695b      	ldr	r3, [r3, #20]
 800863e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008642:	2b40      	cmp	r3, #64	; 0x40
 8008644:	f040 80b4 	bne.w	80087b0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	685b      	ldr	r3, [r3, #4]
 8008650:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008654:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008658:	2b00      	cmp	r3, #0
 800865a:	f000 8140 	beq.w	80088de <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008662:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008666:	429a      	cmp	r2, r3
 8008668:	f080 8139 	bcs.w	80088de <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008672:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008678:	69db      	ldr	r3, [r3, #28]
 800867a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800867e:	f000 8088 	beq.w	8008792 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	330c      	adds	r3, #12
 8008688:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800868c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008690:	e853 3f00 	ldrex	r3, [r3]
 8008694:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008698:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800869c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80086a0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	330c      	adds	r3, #12
 80086aa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80086ae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80086b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80086ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80086be:	e841 2300 	strex	r3, r2, [r1]
 80086c2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80086c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d1d9      	bne.n	8008682 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	3314      	adds	r3, #20
 80086d4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80086d8:	e853 3f00 	ldrex	r3, [r3]
 80086dc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80086de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80086e0:	f023 0301 	bic.w	r3, r3, #1
 80086e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	3314      	adds	r3, #20
 80086ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80086f2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80086f6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086f8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80086fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80086fe:	e841 2300 	strex	r3, r2, [r1]
 8008702:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008704:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008706:	2b00      	cmp	r3, #0
 8008708:	d1e1      	bne.n	80086ce <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	3314      	adds	r3, #20
 8008710:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008712:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008714:	e853 3f00 	ldrex	r3, [r3]
 8008718:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800871a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800871c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008720:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	3314      	adds	r3, #20
 800872a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800872e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008730:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008732:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008734:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008736:	e841 2300 	strex	r3, r2, [r1]
 800873a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800873c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800873e:	2b00      	cmp	r3, #0
 8008740:	d1e3      	bne.n	800870a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2220      	movs	r2, #32
 8008746:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2200      	movs	r2, #0
 800874e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	330c      	adds	r3, #12
 8008756:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008758:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800875a:	e853 3f00 	ldrex	r3, [r3]
 800875e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008760:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008762:	f023 0310 	bic.w	r3, r3, #16
 8008766:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	330c      	adds	r3, #12
 8008770:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008774:	65ba      	str	r2, [r7, #88]	; 0x58
 8008776:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008778:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800877a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800877c:	e841 2300 	strex	r3, r2, [r1]
 8008780:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008782:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008784:	2b00      	cmp	r3, #0
 8008786:	d1e3      	bne.n	8008750 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800878c:	4618      	mov	r0, r3
 800878e:	f7fa faeb 	bl	8002d68 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800879a:	b29b      	uxth	r3, r3
 800879c:	1ad3      	subs	r3, r2, r3
 800879e:	b29b      	uxth	r3, r3
 80087a0:	4619      	mov	r1, r3
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f000 f8c0 	bl	8008928 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80087a8:	e099      	b.n	80088de <HAL_UART_IRQHandler+0x50e>
 80087aa:	bf00      	nop
 80087ac:	08008a07 	.word	0x08008a07
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80087b8:	b29b      	uxth	r3, r3
 80087ba:	1ad3      	subs	r3, r2, r3
 80087bc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80087c4:	b29b      	uxth	r3, r3
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	f000 808b 	beq.w	80088e2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80087cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	f000 8086 	beq.w	80088e2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	330c      	adds	r3, #12
 80087dc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087e0:	e853 3f00 	ldrex	r3, [r3]
 80087e4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80087e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087e8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80087ec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	330c      	adds	r3, #12
 80087f6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80087fa:	647a      	str	r2, [r7, #68]	; 0x44
 80087fc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087fe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008800:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008802:	e841 2300 	strex	r3, r2, [r1]
 8008806:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008808:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800880a:	2b00      	cmp	r3, #0
 800880c:	d1e3      	bne.n	80087d6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	3314      	adds	r3, #20
 8008814:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008818:	e853 3f00 	ldrex	r3, [r3]
 800881c:	623b      	str	r3, [r7, #32]
   return(result);
 800881e:	6a3b      	ldr	r3, [r7, #32]
 8008820:	f023 0301 	bic.w	r3, r3, #1
 8008824:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	3314      	adds	r3, #20
 800882e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008832:	633a      	str	r2, [r7, #48]	; 0x30
 8008834:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008836:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008838:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800883a:	e841 2300 	strex	r3, r2, [r1]
 800883e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008842:	2b00      	cmp	r3, #0
 8008844:	d1e3      	bne.n	800880e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2220      	movs	r2, #32
 800884a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2200      	movs	r2, #0
 8008852:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	330c      	adds	r3, #12
 800885a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800885c:	693b      	ldr	r3, [r7, #16]
 800885e:	e853 3f00 	ldrex	r3, [r3]
 8008862:	60fb      	str	r3, [r7, #12]
   return(result);
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f023 0310 	bic.w	r3, r3, #16
 800886a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	330c      	adds	r3, #12
 8008874:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008878:	61fa      	str	r2, [r7, #28]
 800887a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800887c:	69b9      	ldr	r1, [r7, #24]
 800887e:	69fa      	ldr	r2, [r7, #28]
 8008880:	e841 2300 	strex	r3, r2, [r1]
 8008884:	617b      	str	r3, [r7, #20]
   return(result);
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d1e3      	bne.n	8008854 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800888c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008890:	4619      	mov	r1, r3
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f000 f848 	bl	8008928 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008898:	e023      	b.n	80088e2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800889a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800889e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d009      	beq.n	80088ba <HAL_UART_IRQHandler+0x4ea>
 80088a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80088aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d003      	beq.n	80088ba <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	f000 f8bb 	bl	8008a2e <UART_Transmit_IT>
    return;
 80088b8:	e014      	b.n	80088e4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80088ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80088be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d00e      	beq.n	80088e4 <HAL_UART_IRQHandler+0x514>
 80088c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80088ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d008      	beq.n	80088e4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f000 f8fb 	bl	8008ace <UART_EndTransmit_IT>
    return;
 80088d8:	e004      	b.n	80088e4 <HAL_UART_IRQHandler+0x514>
    return;
 80088da:	bf00      	nop
 80088dc:	e002      	b.n	80088e4 <HAL_UART_IRQHandler+0x514>
      return;
 80088de:	bf00      	nop
 80088e0:	e000      	b.n	80088e4 <HAL_UART_IRQHandler+0x514>
      return;
 80088e2:	bf00      	nop
  }
}
 80088e4:	37e8      	adds	r7, #232	; 0xe8
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}
 80088ea:	bf00      	nop

080088ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80088ec:	b480      	push	{r7}
 80088ee:	b083      	sub	sp, #12
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80088f4:	bf00      	nop
 80088f6:	370c      	adds	r7, #12
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr

08008900 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008900:	b480      	push	{r7}
 8008902:	b083      	sub	sp, #12
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008908:	bf00      	nop
 800890a:	370c      	adds	r7, #12
 800890c:	46bd      	mov	sp, r7
 800890e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008912:	4770      	bx	lr

08008914 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008914:	b480      	push	{r7}
 8008916:	b083      	sub	sp, #12
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800891c:	bf00      	nop
 800891e:	370c      	adds	r7, #12
 8008920:	46bd      	mov	sp, r7
 8008922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008926:	4770      	bx	lr

08008928 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008928:	b480      	push	{r7}
 800892a:	b083      	sub	sp, #12
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
 8008930:	460b      	mov	r3, r1
 8008932:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008934:	bf00      	nop
 8008936:	370c      	adds	r7, #12
 8008938:	46bd      	mov	sp, r7
 800893a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893e:	4770      	bx	lr

08008940 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008940:	b480      	push	{r7}
 8008942:	b095      	sub	sp, #84	; 0x54
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	330c      	adds	r3, #12
 800894e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008950:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008952:	e853 3f00 	ldrex	r3, [r3]
 8008956:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800895a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800895e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	330c      	adds	r3, #12
 8008966:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008968:	643a      	str	r2, [r7, #64]	; 0x40
 800896a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800896c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800896e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008970:	e841 2300 	strex	r3, r2, [r1]
 8008974:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008978:	2b00      	cmp	r3, #0
 800897a:	d1e5      	bne.n	8008948 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	3314      	adds	r3, #20
 8008982:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008984:	6a3b      	ldr	r3, [r7, #32]
 8008986:	e853 3f00 	ldrex	r3, [r3]
 800898a:	61fb      	str	r3, [r7, #28]
   return(result);
 800898c:	69fb      	ldr	r3, [r7, #28]
 800898e:	f023 0301 	bic.w	r3, r3, #1
 8008992:	64bb      	str	r3, [r7, #72]	; 0x48
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	3314      	adds	r3, #20
 800899a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800899c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800899e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80089a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80089a4:	e841 2300 	strex	r3, r2, [r1]
 80089a8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80089aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d1e5      	bne.n	800897c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089b4:	2b01      	cmp	r3, #1
 80089b6:	d119      	bne.n	80089ec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	330c      	adds	r3, #12
 80089be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	e853 3f00 	ldrex	r3, [r3]
 80089c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	f023 0310 	bic.w	r3, r3, #16
 80089ce:	647b      	str	r3, [r7, #68]	; 0x44
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	330c      	adds	r3, #12
 80089d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80089d8:	61ba      	str	r2, [r7, #24]
 80089da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089dc:	6979      	ldr	r1, [r7, #20]
 80089de:	69ba      	ldr	r2, [r7, #24]
 80089e0:	e841 2300 	strex	r3, r2, [r1]
 80089e4:	613b      	str	r3, [r7, #16]
   return(result);
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d1e5      	bne.n	80089b8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2220      	movs	r2, #32
 80089f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2200      	movs	r2, #0
 80089f8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80089fa:	bf00      	nop
 80089fc:	3754      	adds	r7, #84	; 0x54
 80089fe:	46bd      	mov	sp, r7
 8008a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a04:	4770      	bx	lr

08008a06 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008a06:	b580      	push	{r7, lr}
 8008a08:	b084      	sub	sp, #16
 8008a0a:	af00      	add	r7, sp, #0
 8008a0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a12:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	2200      	movs	r2, #0
 8008a18:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008a20:	68f8      	ldr	r0, [r7, #12]
 8008a22:	f7ff ff77 	bl	8008914 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a26:	bf00      	nop
 8008a28:	3710      	adds	r7, #16
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bd80      	pop	{r7, pc}

08008a2e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008a2e:	b480      	push	{r7}
 8008a30:	b085      	sub	sp, #20
 8008a32:	af00      	add	r7, sp, #0
 8008a34:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a3c:	b2db      	uxtb	r3, r3
 8008a3e:	2b21      	cmp	r3, #33	; 0x21
 8008a40:	d13e      	bne.n	8008ac0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	689b      	ldr	r3, [r3, #8]
 8008a46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a4a:	d114      	bne.n	8008a76 <UART_Transmit_IT+0x48>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	691b      	ldr	r3, [r3, #16]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d110      	bne.n	8008a76 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6a1b      	ldr	r3, [r3, #32]
 8008a58:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	881b      	ldrh	r3, [r3, #0]
 8008a5e:	461a      	mov	r2, r3
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008a68:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6a1b      	ldr	r3, [r3, #32]
 8008a6e:	1c9a      	adds	r2, r3, #2
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	621a      	str	r2, [r3, #32]
 8008a74:	e008      	b.n	8008a88 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6a1b      	ldr	r3, [r3, #32]
 8008a7a:	1c59      	adds	r1, r3, #1
 8008a7c:	687a      	ldr	r2, [r7, #4]
 8008a7e:	6211      	str	r1, [r2, #32]
 8008a80:	781a      	ldrb	r2, [r3, #0]
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	3b01      	subs	r3, #1
 8008a90:	b29b      	uxth	r3, r3
 8008a92:	687a      	ldr	r2, [r7, #4]
 8008a94:	4619      	mov	r1, r3
 8008a96:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d10f      	bne.n	8008abc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	68da      	ldr	r2, [r3, #12]
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008aaa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	68da      	ldr	r2, [r3, #12]
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008aba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008abc:	2300      	movs	r3, #0
 8008abe:	e000      	b.n	8008ac2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008ac0:	2302      	movs	r3, #2
  }
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	3714      	adds	r7, #20
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008acc:	4770      	bx	lr

08008ace <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008ace:	b580      	push	{r7, lr}
 8008ad0:	b082      	sub	sp, #8
 8008ad2:	af00      	add	r7, sp, #0
 8008ad4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	68da      	ldr	r2, [r3, #12]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008ae4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	2220      	movs	r2, #32
 8008aea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008aee:	6878      	ldr	r0, [r7, #4]
 8008af0:	f7ff fefc 	bl	80088ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008af4:	2300      	movs	r3, #0
}
 8008af6:	4618      	mov	r0, r3
 8008af8:	3708      	adds	r7, #8
 8008afa:	46bd      	mov	sp, r7
 8008afc:	bd80      	pop	{r7, pc}

08008afe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008afe:	b580      	push	{r7, lr}
 8008b00:	b08c      	sub	sp, #48	; 0x30
 8008b02:	af00      	add	r7, sp, #0
 8008b04:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008b0c:	b2db      	uxtb	r3, r3
 8008b0e:	2b22      	cmp	r3, #34	; 0x22
 8008b10:	f040 80ab 	bne.w	8008c6a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	689b      	ldr	r3, [r3, #8]
 8008b18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b1c:	d117      	bne.n	8008b4e <UART_Receive_IT+0x50>
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	691b      	ldr	r3, [r3, #16]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d113      	bne.n	8008b4e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008b26:	2300      	movs	r3, #0
 8008b28:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b2e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	685b      	ldr	r3, [r3, #4]
 8008b36:	b29b      	uxth	r3, r3
 8008b38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b3c:	b29a      	uxth	r2, r3
 8008b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b40:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b46:	1c9a      	adds	r2, r3, #2
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	629a      	str	r2, [r3, #40]	; 0x28
 8008b4c:	e026      	b.n	8008b9c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b52:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008b54:	2300      	movs	r3, #0
 8008b56:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	689b      	ldr	r3, [r3, #8]
 8008b5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b60:	d007      	beq.n	8008b72 <UART_Receive_IT+0x74>
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	689b      	ldr	r3, [r3, #8]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d10a      	bne.n	8008b80 <UART_Receive_IT+0x82>
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	691b      	ldr	r3, [r3, #16]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d106      	bne.n	8008b80 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	685b      	ldr	r3, [r3, #4]
 8008b78:	b2da      	uxtb	r2, r3
 8008b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b7c:	701a      	strb	r2, [r3, #0]
 8008b7e:	e008      	b.n	8008b92 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	685b      	ldr	r3, [r3, #4]
 8008b86:	b2db      	uxtb	r3, r3
 8008b88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b8c:	b2da      	uxtb	r2, r3
 8008b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b90:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b96:	1c5a      	adds	r2, r3, #1
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008ba0:	b29b      	uxth	r3, r3
 8008ba2:	3b01      	subs	r3, #1
 8008ba4:	b29b      	uxth	r3, r3
 8008ba6:	687a      	ldr	r2, [r7, #4]
 8008ba8:	4619      	mov	r1, r3
 8008baa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d15a      	bne.n	8008c66 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	68da      	ldr	r2, [r3, #12]
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f022 0220 	bic.w	r2, r2, #32
 8008bbe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	68da      	ldr	r2, [r3, #12]
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008bce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	695a      	ldr	r2, [r3, #20]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f022 0201 	bic.w	r2, r2, #1
 8008bde:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2220      	movs	r2, #32
 8008be4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bec:	2b01      	cmp	r3, #1
 8008bee:	d135      	bne.n	8008c5c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	330c      	adds	r3, #12
 8008bfc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bfe:	697b      	ldr	r3, [r7, #20]
 8008c00:	e853 3f00 	ldrex	r3, [r3]
 8008c04:	613b      	str	r3, [r7, #16]
   return(result);
 8008c06:	693b      	ldr	r3, [r7, #16]
 8008c08:	f023 0310 	bic.w	r3, r3, #16
 8008c0c:	627b      	str	r3, [r7, #36]	; 0x24
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	330c      	adds	r3, #12
 8008c14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c16:	623a      	str	r2, [r7, #32]
 8008c18:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c1a:	69f9      	ldr	r1, [r7, #28]
 8008c1c:	6a3a      	ldr	r2, [r7, #32]
 8008c1e:	e841 2300 	strex	r3, r2, [r1]
 8008c22:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c24:	69bb      	ldr	r3, [r7, #24]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d1e5      	bne.n	8008bf6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f003 0310 	and.w	r3, r3, #16
 8008c34:	2b10      	cmp	r3, #16
 8008c36:	d10a      	bne.n	8008c4e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008c38:	2300      	movs	r3, #0
 8008c3a:	60fb      	str	r3, [r7, #12]
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	60fb      	str	r3, [r7, #12]
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	685b      	ldr	r3, [r3, #4]
 8008c4a:	60fb      	str	r3, [r7, #12]
 8008c4c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008c52:	4619      	mov	r1, r3
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	f7ff fe67 	bl	8008928 <HAL_UARTEx_RxEventCallback>
 8008c5a:	e002      	b.n	8008c62 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f7ff fe4f 	bl	8008900 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008c62:	2300      	movs	r3, #0
 8008c64:	e002      	b.n	8008c6c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008c66:	2300      	movs	r3, #0
 8008c68:	e000      	b.n	8008c6c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008c6a:	2302      	movs	r3, #2
  }
}
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	3730      	adds	r7, #48	; 0x30
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bd80      	pop	{r7, pc}

08008c74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c78:	b09f      	sub	sp, #124	; 0x7c
 8008c7a:	af00      	add	r7, sp, #0
 8008c7c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008c7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	691b      	ldr	r3, [r3, #16]
 8008c84:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008c88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c8a:	68d9      	ldr	r1, [r3, #12]
 8008c8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c8e:	681a      	ldr	r2, [r3, #0]
 8008c90:	ea40 0301 	orr.w	r3, r0, r1
 8008c94:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008c96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c98:	689a      	ldr	r2, [r3, #8]
 8008c9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c9c:	691b      	ldr	r3, [r3, #16]
 8008c9e:	431a      	orrs	r2, r3
 8008ca0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ca2:	695b      	ldr	r3, [r3, #20]
 8008ca4:	431a      	orrs	r2, r3
 8008ca6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ca8:	69db      	ldr	r3, [r3, #28]
 8008caa:	4313      	orrs	r3, r2
 8008cac:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008cae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	68db      	ldr	r3, [r3, #12]
 8008cb4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008cb8:	f021 010c 	bic.w	r1, r1, #12
 8008cbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cbe:	681a      	ldr	r2, [r3, #0]
 8008cc0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008cc2:	430b      	orrs	r3, r1
 8008cc4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008cc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	695b      	ldr	r3, [r3, #20]
 8008ccc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008cd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cd2:	6999      	ldr	r1, [r3, #24]
 8008cd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cd6:	681a      	ldr	r2, [r3, #0]
 8008cd8:	ea40 0301 	orr.w	r3, r0, r1
 8008cdc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008cde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ce0:	681a      	ldr	r2, [r3, #0]
 8008ce2:	4bc5      	ldr	r3, [pc, #788]	; (8008ff8 <UART_SetConfig+0x384>)
 8008ce4:	429a      	cmp	r2, r3
 8008ce6:	d004      	beq.n	8008cf2 <UART_SetConfig+0x7e>
 8008ce8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cea:	681a      	ldr	r2, [r3, #0]
 8008cec:	4bc3      	ldr	r3, [pc, #780]	; (8008ffc <UART_SetConfig+0x388>)
 8008cee:	429a      	cmp	r2, r3
 8008cf0:	d103      	bne.n	8008cfa <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008cf2:	f7fe ff1f 	bl	8007b34 <HAL_RCC_GetPCLK2Freq>
 8008cf6:	6778      	str	r0, [r7, #116]	; 0x74
 8008cf8:	e002      	b.n	8008d00 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008cfa:	f7fe ff07 	bl	8007b0c <HAL_RCC_GetPCLK1Freq>
 8008cfe:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d02:	69db      	ldr	r3, [r3, #28]
 8008d04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008d08:	f040 80b6 	bne.w	8008e78 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008d0c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008d0e:	461c      	mov	r4, r3
 8008d10:	f04f 0500 	mov.w	r5, #0
 8008d14:	4622      	mov	r2, r4
 8008d16:	462b      	mov	r3, r5
 8008d18:	1891      	adds	r1, r2, r2
 8008d1a:	6439      	str	r1, [r7, #64]	; 0x40
 8008d1c:	415b      	adcs	r3, r3
 8008d1e:	647b      	str	r3, [r7, #68]	; 0x44
 8008d20:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008d24:	1912      	adds	r2, r2, r4
 8008d26:	eb45 0303 	adc.w	r3, r5, r3
 8008d2a:	f04f 0000 	mov.w	r0, #0
 8008d2e:	f04f 0100 	mov.w	r1, #0
 8008d32:	00d9      	lsls	r1, r3, #3
 8008d34:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008d38:	00d0      	lsls	r0, r2, #3
 8008d3a:	4602      	mov	r2, r0
 8008d3c:	460b      	mov	r3, r1
 8008d3e:	1911      	adds	r1, r2, r4
 8008d40:	6639      	str	r1, [r7, #96]	; 0x60
 8008d42:	416b      	adcs	r3, r5
 8008d44:	667b      	str	r3, [r7, #100]	; 0x64
 8008d46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d48:	685b      	ldr	r3, [r3, #4]
 8008d4a:	461a      	mov	r2, r3
 8008d4c:	f04f 0300 	mov.w	r3, #0
 8008d50:	1891      	adds	r1, r2, r2
 8008d52:	63b9      	str	r1, [r7, #56]	; 0x38
 8008d54:	415b      	adcs	r3, r3
 8008d56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008d58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008d5c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008d60:	f7f7 ff2a 	bl	8000bb8 <__aeabi_uldivmod>
 8008d64:	4602      	mov	r2, r0
 8008d66:	460b      	mov	r3, r1
 8008d68:	4ba5      	ldr	r3, [pc, #660]	; (8009000 <UART_SetConfig+0x38c>)
 8008d6a:	fba3 2302 	umull	r2, r3, r3, r2
 8008d6e:	095b      	lsrs	r3, r3, #5
 8008d70:	011e      	lsls	r6, r3, #4
 8008d72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008d74:	461c      	mov	r4, r3
 8008d76:	f04f 0500 	mov.w	r5, #0
 8008d7a:	4622      	mov	r2, r4
 8008d7c:	462b      	mov	r3, r5
 8008d7e:	1891      	adds	r1, r2, r2
 8008d80:	6339      	str	r1, [r7, #48]	; 0x30
 8008d82:	415b      	adcs	r3, r3
 8008d84:	637b      	str	r3, [r7, #52]	; 0x34
 8008d86:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008d8a:	1912      	adds	r2, r2, r4
 8008d8c:	eb45 0303 	adc.w	r3, r5, r3
 8008d90:	f04f 0000 	mov.w	r0, #0
 8008d94:	f04f 0100 	mov.w	r1, #0
 8008d98:	00d9      	lsls	r1, r3, #3
 8008d9a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008d9e:	00d0      	lsls	r0, r2, #3
 8008da0:	4602      	mov	r2, r0
 8008da2:	460b      	mov	r3, r1
 8008da4:	1911      	adds	r1, r2, r4
 8008da6:	65b9      	str	r1, [r7, #88]	; 0x58
 8008da8:	416b      	adcs	r3, r5
 8008daa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008dac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008dae:	685b      	ldr	r3, [r3, #4]
 8008db0:	461a      	mov	r2, r3
 8008db2:	f04f 0300 	mov.w	r3, #0
 8008db6:	1891      	adds	r1, r2, r2
 8008db8:	62b9      	str	r1, [r7, #40]	; 0x28
 8008dba:	415b      	adcs	r3, r3
 8008dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008dbe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008dc2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008dc6:	f7f7 fef7 	bl	8000bb8 <__aeabi_uldivmod>
 8008dca:	4602      	mov	r2, r0
 8008dcc:	460b      	mov	r3, r1
 8008dce:	4b8c      	ldr	r3, [pc, #560]	; (8009000 <UART_SetConfig+0x38c>)
 8008dd0:	fba3 1302 	umull	r1, r3, r3, r2
 8008dd4:	095b      	lsrs	r3, r3, #5
 8008dd6:	2164      	movs	r1, #100	; 0x64
 8008dd8:	fb01 f303 	mul.w	r3, r1, r3
 8008ddc:	1ad3      	subs	r3, r2, r3
 8008dde:	00db      	lsls	r3, r3, #3
 8008de0:	3332      	adds	r3, #50	; 0x32
 8008de2:	4a87      	ldr	r2, [pc, #540]	; (8009000 <UART_SetConfig+0x38c>)
 8008de4:	fba2 2303 	umull	r2, r3, r2, r3
 8008de8:	095b      	lsrs	r3, r3, #5
 8008dea:	005b      	lsls	r3, r3, #1
 8008dec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008df0:	441e      	add	r6, r3
 8008df2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008df4:	4618      	mov	r0, r3
 8008df6:	f04f 0100 	mov.w	r1, #0
 8008dfa:	4602      	mov	r2, r0
 8008dfc:	460b      	mov	r3, r1
 8008dfe:	1894      	adds	r4, r2, r2
 8008e00:	623c      	str	r4, [r7, #32]
 8008e02:	415b      	adcs	r3, r3
 8008e04:	627b      	str	r3, [r7, #36]	; 0x24
 8008e06:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008e0a:	1812      	adds	r2, r2, r0
 8008e0c:	eb41 0303 	adc.w	r3, r1, r3
 8008e10:	f04f 0400 	mov.w	r4, #0
 8008e14:	f04f 0500 	mov.w	r5, #0
 8008e18:	00dd      	lsls	r5, r3, #3
 8008e1a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008e1e:	00d4      	lsls	r4, r2, #3
 8008e20:	4622      	mov	r2, r4
 8008e22:	462b      	mov	r3, r5
 8008e24:	1814      	adds	r4, r2, r0
 8008e26:	653c      	str	r4, [r7, #80]	; 0x50
 8008e28:	414b      	adcs	r3, r1
 8008e2a:	657b      	str	r3, [r7, #84]	; 0x54
 8008e2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e2e:	685b      	ldr	r3, [r3, #4]
 8008e30:	461a      	mov	r2, r3
 8008e32:	f04f 0300 	mov.w	r3, #0
 8008e36:	1891      	adds	r1, r2, r2
 8008e38:	61b9      	str	r1, [r7, #24]
 8008e3a:	415b      	adcs	r3, r3
 8008e3c:	61fb      	str	r3, [r7, #28]
 8008e3e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008e42:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008e46:	f7f7 feb7 	bl	8000bb8 <__aeabi_uldivmod>
 8008e4a:	4602      	mov	r2, r0
 8008e4c:	460b      	mov	r3, r1
 8008e4e:	4b6c      	ldr	r3, [pc, #432]	; (8009000 <UART_SetConfig+0x38c>)
 8008e50:	fba3 1302 	umull	r1, r3, r3, r2
 8008e54:	095b      	lsrs	r3, r3, #5
 8008e56:	2164      	movs	r1, #100	; 0x64
 8008e58:	fb01 f303 	mul.w	r3, r1, r3
 8008e5c:	1ad3      	subs	r3, r2, r3
 8008e5e:	00db      	lsls	r3, r3, #3
 8008e60:	3332      	adds	r3, #50	; 0x32
 8008e62:	4a67      	ldr	r2, [pc, #412]	; (8009000 <UART_SetConfig+0x38c>)
 8008e64:	fba2 2303 	umull	r2, r3, r2, r3
 8008e68:	095b      	lsrs	r3, r3, #5
 8008e6a:	f003 0207 	and.w	r2, r3, #7
 8008e6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	4432      	add	r2, r6
 8008e74:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008e76:	e0b9      	b.n	8008fec <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008e78:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008e7a:	461c      	mov	r4, r3
 8008e7c:	f04f 0500 	mov.w	r5, #0
 8008e80:	4622      	mov	r2, r4
 8008e82:	462b      	mov	r3, r5
 8008e84:	1891      	adds	r1, r2, r2
 8008e86:	6139      	str	r1, [r7, #16]
 8008e88:	415b      	adcs	r3, r3
 8008e8a:	617b      	str	r3, [r7, #20]
 8008e8c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008e90:	1912      	adds	r2, r2, r4
 8008e92:	eb45 0303 	adc.w	r3, r5, r3
 8008e96:	f04f 0000 	mov.w	r0, #0
 8008e9a:	f04f 0100 	mov.w	r1, #0
 8008e9e:	00d9      	lsls	r1, r3, #3
 8008ea0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008ea4:	00d0      	lsls	r0, r2, #3
 8008ea6:	4602      	mov	r2, r0
 8008ea8:	460b      	mov	r3, r1
 8008eaa:	eb12 0804 	adds.w	r8, r2, r4
 8008eae:	eb43 0905 	adc.w	r9, r3, r5
 8008eb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f04f 0100 	mov.w	r1, #0
 8008ebc:	f04f 0200 	mov.w	r2, #0
 8008ec0:	f04f 0300 	mov.w	r3, #0
 8008ec4:	008b      	lsls	r3, r1, #2
 8008ec6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008eca:	0082      	lsls	r2, r0, #2
 8008ecc:	4640      	mov	r0, r8
 8008ece:	4649      	mov	r1, r9
 8008ed0:	f7f7 fe72 	bl	8000bb8 <__aeabi_uldivmod>
 8008ed4:	4602      	mov	r2, r0
 8008ed6:	460b      	mov	r3, r1
 8008ed8:	4b49      	ldr	r3, [pc, #292]	; (8009000 <UART_SetConfig+0x38c>)
 8008eda:	fba3 2302 	umull	r2, r3, r3, r2
 8008ede:	095b      	lsrs	r3, r3, #5
 8008ee0:	011e      	lsls	r6, r3, #4
 8008ee2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	f04f 0100 	mov.w	r1, #0
 8008eea:	4602      	mov	r2, r0
 8008eec:	460b      	mov	r3, r1
 8008eee:	1894      	adds	r4, r2, r2
 8008ef0:	60bc      	str	r4, [r7, #8]
 8008ef2:	415b      	adcs	r3, r3
 8008ef4:	60fb      	str	r3, [r7, #12]
 8008ef6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008efa:	1812      	adds	r2, r2, r0
 8008efc:	eb41 0303 	adc.w	r3, r1, r3
 8008f00:	f04f 0400 	mov.w	r4, #0
 8008f04:	f04f 0500 	mov.w	r5, #0
 8008f08:	00dd      	lsls	r5, r3, #3
 8008f0a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008f0e:	00d4      	lsls	r4, r2, #3
 8008f10:	4622      	mov	r2, r4
 8008f12:	462b      	mov	r3, r5
 8008f14:	1814      	adds	r4, r2, r0
 8008f16:	64bc      	str	r4, [r7, #72]	; 0x48
 8008f18:	414b      	adcs	r3, r1
 8008f1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008f1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f1e:	685b      	ldr	r3, [r3, #4]
 8008f20:	4618      	mov	r0, r3
 8008f22:	f04f 0100 	mov.w	r1, #0
 8008f26:	f04f 0200 	mov.w	r2, #0
 8008f2a:	f04f 0300 	mov.w	r3, #0
 8008f2e:	008b      	lsls	r3, r1, #2
 8008f30:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008f34:	0082      	lsls	r2, r0, #2
 8008f36:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008f3a:	f7f7 fe3d 	bl	8000bb8 <__aeabi_uldivmod>
 8008f3e:	4602      	mov	r2, r0
 8008f40:	460b      	mov	r3, r1
 8008f42:	4b2f      	ldr	r3, [pc, #188]	; (8009000 <UART_SetConfig+0x38c>)
 8008f44:	fba3 1302 	umull	r1, r3, r3, r2
 8008f48:	095b      	lsrs	r3, r3, #5
 8008f4a:	2164      	movs	r1, #100	; 0x64
 8008f4c:	fb01 f303 	mul.w	r3, r1, r3
 8008f50:	1ad3      	subs	r3, r2, r3
 8008f52:	011b      	lsls	r3, r3, #4
 8008f54:	3332      	adds	r3, #50	; 0x32
 8008f56:	4a2a      	ldr	r2, [pc, #168]	; (8009000 <UART_SetConfig+0x38c>)
 8008f58:	fba2 2303 	umull	r2, r3, r2, r3
 8008f5c:	095b      	lsrs	r3, r3, #5
 8008f5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008f62:	441e      	add	r6, r3
 8008f64:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008f66:	4618      	mov	r0, r3
 8008f68:	f04f 0100 	mov.w	r1, #0
 8008f6c:	4602      	mov	r2, r0
 8008f6e:	460b      	mov	r3, r1
 8008f70:	1894      	adds	r4, r2, r2
 8008f72:	603c      	str	r4, [r7, #0]
 8008f74:	415b      	adcs	r3, r3
 8008f76:	607b      	str	r3, [r7, #4]
 8008f78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f7c:	1812      	adds	r2, r2, r0
 8008f7e:	eb41 0303 	adc.w	r3, r1, r3
 8008f82:	f04f 0400 	mov.w	r4, #0
 8008f86:	f04f 0500 	mov.w	r5, #0
 8008f8a:	00dd      	lsls	r5, r3, #3
 8008f8c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008f90:	00d4      	lsls	r4, r2, #3
 8008f92:	4622      	mov	r2, r4
 8008f94:	462b      	mov	r3, r5
 8008f96:	eb12 0a00 	adds.w	sl, r2, r0
 8008f9a:	eb43 0b01 	adc.w	fp, r3, r1
 8008f9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fa0:	685b      	ldr	r3, [r3, #4]
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	f04f 0100 	mov.w	r1, #0
 8008fa8:	f04f 0200 	mov.w	r2, #0
 8008fac:	f04f 0300 	mov.w	r3, #0
 8008fb0:	008b      	lsls	r3, r1, #2
 8008fb2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008fb6:	0082      	lsls	r2, r0, #2
 8008fb8:	4650      	mov	r0, sl
 8008fba:	4659      	mov	r1, fp
 8008fbc:	f7f7 fdfc 	bl	8000bb8 <__aeabi_uldivmod>
 8008fc0:	4602      	mov	r2, r0
 8008fc2:	460b      	mov	r3, r1
 8008fc4:	4b0e      	ldr	r3, [pc, #56]	; (8009000 <UART_SetConfig+0x38c>)
 8008fc6:	fba3 1302 	umull	r1, r3, r3, r2
 8008fca:	095b      	lsrs	r3, r3, #5
 8008fcc:	2164      	movs	r1, #100	; 0x64
 8008fce:	fb01 f303 	mul.w	r3, r1, r3
 8008fd2:	1ad3      	subs	r3, r2, r3
 8008fd4:	011b      	lsls	r3, r3, #4
 8008fd6:	3332      	adds	r3, #50	; 0x32
 8008fd8:	4a09      	ldr	r2, [pc, #36]	; (8009000 <UART_SetConfig+0x38c>)
 8008fda:	fba2 2303 	umull	r2, r3, r2, r3
 8008fde:	095b      	lsrs	r3, r3, #5
 8008fe0:	f003 020f 	and.w	r2, r3, #15
 8008fe4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	4432      	add	r2, r6
 8008fea:	609a      	str	r2, [r3, #8]
}
 8008fec:	bf00      	nop
 8008fee:	377c      	adds	r7, #124	; 0x7c
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ff6:	bf00      	nop
 8008ff8:	40011000 	.word	0x40011000
 8008ffc:	40011400 	.word	0x40011400
 8009000:	51eb851f 	.word	0x51eb851f

08009004 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009004:	b084      	sub	sp, #16
 8009006:	b580      	push	{r7, lr}
 8009008:	b084      	sub	sp, #16
 800900a:	af00      	add	r7, sp, #0
 800900c:	6078      	str	r0, [r7, #4]
 800900e:	f107 001c 	add.w	r0, r7, #28
 8009012:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009018:	2b01      	cmp	r3, #1
 800901a:	d122      	bne.n	8009062 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009020:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	68db      	ldr	r3, [r3, #12]
 800902c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009030:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009034:	687a      	ldr	r2, [r7, #4]
 8009036:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	68db      	ldr	r3, [r3, #12]
 800903c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009044:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009046:	2b01      	cmp	r3, #1
 8009048:	d105      	bne.n	8009056 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	68db      	ldr	r3, [r3, #12]
 800904e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f001 fb1c 	bl	800a694 <USB_CoreReset>
 800905c:	4603      	mov	r3, r0
 800905e:	73fb      	strb	r3, [r7, #15]
 8009060:	e01a      	b.n	8009098 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	68db      	ldr	r3, [r3, #12]
 8009066:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f001 fb10 	bl	800a694 <USB_CoreReset>
 8009074:	4603      	mov	r3, r0
 8009076:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009078:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800907a:	2b00      	cmp	r3, #0
 800907c:	d106      	bne.n	800908c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009082:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	639a      	str	r2, [r3, #56]	; 0x38
 800908a:	e005      	b.n	8009098 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009090:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800909a:	2b01      	cmp	r3, #1
 800909c:	d10b      	bne.n	80090b6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	689b      	ldr	r3, [r3, #8]
 80090a2:	f043 0206 	orr.w	r2, r3, #6
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	689b      	ldr	r3, [r3, #8]
 80090ae:	f043 0220 	orr.w	r2, r3, #32
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80090b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80090b8:	4618      	mov	r0, r3
 80090ba:	3710      	adds	r7, #16
 80090bc:	46bd      	mov	sp, r7
 80090be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80090c2:	b004      	add	sp, #16
 80090c4:	4770      	bx	lr
	...

080090c8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b087      	sub	sp, #28
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	60f8      	str	r0, [r7, #12]
 80090d0:	60b9      	str	r1, [r7, #8]
 80090d2:	4613      	mov	r3, r2
 80090d4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80090d6:	79fb      	ldrb	r3, [r7, #7]
 80090d8:	2b02      	cmp	r3, #2
 80090da:	d165      	bne.n	80091a8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	4a41      	ldr	r2, [pc, #260]	; (80091e4 <USB_SetTurnaroundTime+0x11c>)
 80090e0:	4293      	cmp	r3, r2
 80090e2:	d906      	bls.n	80090f2 <USB_SetTurnaroundTime+0x2a>
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	4a40      	ldr	r2, [pc, #256]	; (80091e8 <USB_SetTurnaroundTime+0x120>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d202      	bcs.n	80090f2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80090ec:	230f      	movs	r3, #15
 80090ee:	617b      	str	r3, [r7, #20]
 80090f0:	e062      	b.n	80091b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80090f2:	68bb      	ldr	r3, [r7, #8]
 80090f4:	4a3c      	ldr	r2, [pc, #240]	; (80091e8 <USB_SetTurnaroundTime+0x120>)
 80090f6:	4293      	cmp	r3, r2
 80090f8:	d306      	bcc.n	8009108 <USB_SetTurnaroundTime+0x40>
 80090fa:	68bb      	ldr	r3, [r7, #8]
 80090fc:	4a3b      	ldr	r2, [pc, #236]	; (80091ec <USB_SetTurnaroundTime+0x124>)
 80090fe:	4293      	cmp	r3, r2
 8009100:	d202      	bcs.n	8009108 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009102:	230e      	movs	r3, #14
 8009104:	617b      	str	r3, [r7, #20]
 8009106:	e057      	b.n	80091b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	4a38      	ldr	r2, [pc, #224]	; (80091ec <USB_SetTurnaroundTime+0x124>)
 800910c:	4293      	cmp	r3, r2
 800910e:	d306      	bcc.n	800911e <USB_SetTurnaroundTime+0x56>
 8009110:	68bb      	ldr	r3, [r7, #8]
 8009112:	4a37      	ldr	r2, [pc, #220]	; (80091f0 <USB_SetTurnaroundTime+0x128>)
 8009114:	4293      	cmp	r3, r2
 8009116:	d202      	bcs.n	800911e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009118:	230d      	movs	r3, #13
 800911a:	617b      	str	r3, [r7, #20]
 800911c:	e04c      	b.n	80091b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	4a33      	ldr	r2, [pc, #204]	; (80091f0 <USB_SetTurnaroundTime+0x128>)
 8009122:	4293      	cmp	r3, r2
 8009124:	d306      	bcc.n	8009134 <USB_SetTurnaroundTime+0x6c>
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	4a32      	ldr	r2, [pc, #200]	; (80091f4 <USB_SetTurnaroundTime+0x12c>)
 800912a:	4293      	cmp	r3, r2
 800912c:	d802      	bhi.n	8009134 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800912e:	230c      	movs	r3, #12
 8009130:	617b      	str	r3, [r7, #20]
 8009132:	e041      	b.n	80091b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	4a2f      	ldr	r2, [pc, #188]	; (80091f4 <USB_SetTurnaroundTime+0x12c>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d906      	bls.n	800914a <USB_SetTurnaroundTime+0x82>
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	4a2e      	ldr	r2, [pc, #184]	; (80091f8 <USB_SetTurnaroundTime+0x130>)
 8009140:	4293      	cmp	r3, r2
 8009142:	d802      	bhi.n	800914a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009144:	230b      	movs	r3, #11
 8009146:	617b      	str	r3, [r7, #20]
 8009148:	e036      	b.n	80091b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	4a2a      	ldr	r2, [pc, #168]	; (80091f8 <USB_SetTurnaroundTime+0x130>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d906      	bls.n	8009160 <USB_SetTurnaroundTime+0x98>
 8009152:	68bb      	ldr	r3, [r7, #8]
 8009154:	4a29      	ldr	r2, [pc, #164]	; (80091fc <USB_SetTurnaroundTime+0x134>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d802      	bhi.n	8009160 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800915a:	230a      	movs	r3, #10
 800915c:	617b      	str	r3, [r7, #20]
 800915e:	e02b      	b.n	80091b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	4a26      	ldr	r2, [pc, #152]	; (80091fc <USB_SetTurnaroundTime+0x134>)
 8009164:	4293      	cmp	r3, r2
 8009166:	d906      	bls.n	8009176 <USB_SetTurnaroundTime+0xae>
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	4a25      	ldr	r2, [pc, #148]	; (8009200 <USB_SetTurnaroundTime+0x138>)
 800916c:	4293      	cmp	r3, r2
 800916e:	d202      	bcs.n	8009176 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009170:	2309      	movs	r3, #9
 8009172:	617b      	str	r3, [r7, #20]
 8009174:	e020      	b.n	80091b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	4a21      	ldr	r2, [pc, #132]	; (8009200 <USB_SetTurnaroundTime+0x138>)
 800917a:	4293      	cmp	r3, r2
 800917c:	d306      	bcc.n	800918c <USB_SetTurnaroundTime+0xc4>
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	4a20      	ldr	r2, [pc, #128]	; (8009204 <USB_SetTurnaroundTime+0x13c>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d802      	bhi.n	800918c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009186:	2308      	movs	r3, #8
 8009188:	617b      	str	r3, [r7, #20]
 800918a:	e015      	b.n	80091b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	4a1d      	ldr	r2, [pc, #116]	; (8009204 <USB_SetTurnaroundTime+0x13c>)
 8009190:	4293      	cmp	r3, r2
 8009192:	d906      	bls.n	80091a2 <USB_SetTurnaroundTime+0xda>
 8009194:	68bb      	ldr	r3, [r7, #8]
 8009196:	4a1c      	ldr	r2, [pc, #112]	; (8009208 <USB_SetTurnaroundTime+0x140>)
 8009198:	4293      	cmp	r3, r2
 800919a:	d202      	bcs.n	80091a2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800919c:	2307      	movs	r3, #7
 800919e:	617b      	str	r3, [r7, #20]
 80091a0:	e00a      	b.n	80091b8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80091a2:	2306      	movs	r3, #6
 80091a4:	617b      	str	r3, [r7, #20]
 80091a6:	e007      	b.n	80091b8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80091a8:	79fb      	ldrb	r3, [r7, #7]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d102      	bne.n	80091b4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80091ae:	2309      	movs	r3, #9
 80091b0:	617b      	str	r3, [r7, #20]
 80091b2:	e001      	b.n	80091b8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80091b4:	2309      	movs	r3, #9
 80091b6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	68db      	ldr	r3, [r3, #12]
 80091bc:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	68da      	ldr	r2, [r3, #12]
 80091c8:	697b      	ldr	r3, [r7, #20]
 80091ca:	029b      	lsls	r3, r3, #10
 80091cc:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80091d0:	431a      	orrs	r2, r3
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80091d6:	2300      	movs	r3, #0
}
 80091d8:	4618      	mov	r0, r3
 80091da:	371c      	adds	r7, #28
 80091dc:	46bd      	mov	sp, r7
 80091de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e2:	4770      	bx	lr
 80091e4:	00d8acbf 	.word	0x00d8acbf
 80091e8:	00e4e1c0 	.word	0x00e4e1c0
 80091ec:	00f42400 	.word	0x00f42400
 80091f0:	01067380 	.word	0x01067380
 80091f4:	011a499f 	.word	0x011a499f
 80091f8:	01312cff 	.word	0x01312cff
 80091fc:	014ca43f 	.word	0x014ca43f
 8009200:	016e3600 	.word	0x016e3600
 8009204:	01a6ab1f 	.word	0x01a6ab1f
 8009208:	01e84800 	.word	0x01e84800

0800920c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800920c:	b480      	push	{r7}
 800920e:	b083      	sub	sp, #12
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	689b      	ldr	r3, [r3, #8]
 8009218:	f043 0201 	orr.w	r2, r3, #1
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009220:	2300      	movs	r3, #0
}
 8009222:	4618      	mov	r0, r3
 8009224:	370c      	adds	r7, #12
 8009226:	46bd      	mov	sp, r7
 8009228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922c:	4770      	bx	lr

0800922e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800922e:	b480      	push	{r7}
 8009230:	b083      	sub	sp, #12
 8009232:	af00      	add	r7, sp, #0
 8009234:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	689b      	ldr	r3, [r3, #8]
 800923a:	f023 0201 	bic.w	r2, r3, #1
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009242:	2300      	movs	r3, #0
}
 8009244:	4618      	mov	r0, r3
 8009246:	370c      	adds	r7, #12
 8009248:	46bd      	mov	sp, r7
 800924a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924e:	4770      	bx	lr

08009250 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b084      	sub	sp, #16
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	460b      	mov	r3, r1
 800925a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800925c:	2300      	movs	r3, #0
 800925e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	68db      	ldr	r3, [r3, #12]
 8009264:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800926c:	78fb      	ldrb	r3, [r7, #3]
 800926e:	2b01      	cmp	r3, #1
 8009270:	d115      	bne.n	800929e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	68db      	ldr	r3, [r3, #12]
 8009276:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800927e:	2001      	movs	r0, #1
 8009280:	f7f9 f91c 	bl	80024bc <HAL_Delay>
      ms++;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	3301      	adds	r3, #1
 8009288:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f001 f972 	bl	800a574 <USB_GetMode>
 8009290:	4603      	mov	r3, r0
 8009292:	2b01      	cmp	r3, #1
 8009294:	d01e      	beq.n	80092d4 <USB_SetCurrentMode+0x84>
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2b31      	cmp	r3, #49	; 0x31
 800929a:	d9f0      	bls.n	800927e <USB_SetCurrentMode+0x2e>
 800929c:	e01a      	b.n	80092d4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800929e:	78fb      	ldrb	r3, [r7, #3]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d115      	bne.n	80092d0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	68db      	ldr	r3, [r3, #12]
 80092a8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80092b0:	2001      	movs	r0, #1
 80092b2:	f7f9 f903 	bl	80024bc <HAL_Delay>
      ms++;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	3301      	adds	r3, #1
 80092ba:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f001 f959 	bl	800a574 <USB_GetMode>
 80092c2:	4603      	mov	r3, r0
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d005      	beq.n	80092d4 <USB_SetCurrentMode+0x84>
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	2b31      	cmp	r3, #49	; 0x31
 80092cc:	d9f0      	bls.n	80092b0 <USB_SetCurrentMode+0x60>
 80092ce:	e001      	b.n	80092d4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80092d0:	2301      	movs	r3, #1
 80092d2:	e005      	b.n	80092e0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2b32      	cmp	r3, #50	; 0x32
 80092d8:	d101      	bne.n	80092de <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80092da:	2301      	movs	r3, #1
 80092dc:	e000      	b.n	80092e0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80092de:	2300      	movs	r3, #0
}
 80092e0:	4618      	mov	r0, r3
 80092e2:	3710      	adds	r7, #16
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bd80      	pop	{r7, pc}

080092e8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80092e8:	b084      	sub	sp, #16
 80092ea:	b580      	push	{r7, lr}
 80092ec:	b086      	sub	sp, #24
 80092ee:	af00      	add	r7, sp, #0
 80092f0:	6078      	str	r0, [r7, #4]
 80092f2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80092f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80092fa:	2300      	movs	r3, #0
 80092fc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009302:	2300      	movs	r3, #0
 8009304:	613b      	str	r3, [r7, #16]
 8009306:	e009      	b.n	800931c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009308:	687a      	ldr	r2, [r7, #4]
 800930a:	693b      	ldr	r3, [r7, #16]
 800930c:	3340      	adds	r3, #64	; 0x40
 800930e:	009b      	lsls	r3, r3, #2
 8009310:	4413      	add	r3, r2
 8009312:	2200      	movs	r2, #0
 8009314:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009316:	693b      	ldr	r3, [r7, #16]
 8009318:	3301      	adds	r3, #1
 800931a:	613b      	str	r3, [r7, #16]
 800931c:	693b      	ldr	r3, [r7, #16]
 800931e:	2b0e      	cmp	r3, #14
 8009320:	d9f2      	bls.n	8009308 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009322:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009324:	2b00      	cmp	r3, #0
 8009326:	d11c      	bne.n	8009362 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800932e:	685b      	ldr	r3, [r3, #4]
 8009330:	68fa      	ldr	r2, [r7, #12]
 8009332:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009336:	f043 0302 	orr.w	r3, r3, #2
 800933a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009340:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800934c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009358:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	639a      	str	r2, [r3, #56]	; 0x38
 8009360:	e00b      	b.n	800937a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009366:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009372:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009380:	461a      	mov	r2, r3
 8009382:	2300      	movs	r3, #0
 8009384:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800938c:	4619      	mov	r1, r3
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009394:	461a      	mov	r2, r3
 8009396:	680b      	ldr	r3, [r1, #0]
 8009398:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800939a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800939c:	2b01      	cmp	r3, #1
 800939e:	d10c      	bne.n	80093ba <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80093a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d104      	bne.n	80093b0 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80093a6:	2100      	movs	r1, #0
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f000 f945 	bl	8009638 <USB_SetDevSpeed>
 80093ae:	e008      	b.n	80093c2 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80093b0:	2101      	movs	r1, #1
 80093b2:	6878      	ldr	r0, [r7, #4]
 80093b4:	f000 f940 	bl	8009638 <USB_SetDevSpeed>
 80093b8:	e003      	b.n	80093c2 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80093ba:	2103      	movs	r1, #3
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f000 f93b 	bl	8009638 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80093c2:	2110      	movs	r1, #16
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f000 f8f3 	bl	80095b0 <USB_FlushTxFifo>
 80093ca:	4603      	mov	r3, r0
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d001      	beq.n	80093d4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80093d0:	2301      	movs	r3, #1
 80093d2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f000 f90f 	bl	80095f8 <USB_FlushRxFifo>
 80093da:	4603      	mov	r3, r0
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d001      	beq.n	80093e4 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80093e0:	2301      	movs	r3, #1
 80093e2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093ea:	461a      	mov	r2, r3
 80093ec:	2300      	movs	r3, #0
 80093ee:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093f6:	461a      	mov	r2, r3
 80093f8:	2300      	movs	r3, #0
 80093fa:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009402:	461a      	mov	r2, r3
 8009404:	2300      	movs	r3, #0
 8009406:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009408:	2300      	movs	r3, #0
 800940a:	613b      	str	r3, [r7, #16]
 800940c:	e043      	b.n	8009496 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	015a      	lsls	r2, r3, #5
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	4413      	add	r3, r2
 8009416:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009420:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009424:	d118      	bne.n	8009458 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8009426:	693b      	ldr	r3, [r7, #16]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d10a      	bne.n	8009442 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800942c:	693b      	ldr	r3, [r7, #16]
 800942e:	015a      	lsls	r2, r3, #5
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	4413      	add	r3, r2
 8009434:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009438:	461a      	mov	r2, r3
 800943a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800943e:	6013      	str	r3, [r2, #0]
 8009440:	e013      	b.n	800946a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009442:	693b      	ldr	r3, [r7, #16]
 8009444:	015a      	lsls	r2, r3, #5
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	4413      	add	r3, r2
 800944a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800944e:	461a      	mov	r2, r3
 8009450:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009454:	6013      	str	r3, [r2, #0]
 8009456:	e008      	b.n	800946a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009458:	693b      	ldr	r3, [r7, #16]
 800945a:	015a      	lsls	r2, r3, #5
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	4413      	add	r3, r2
 8009460:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009464:	461a      	mov	r2, r3
 8009466:	2300      	movs	r3, #0
 8009468:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800946a:	693b      	ldr	r3, [r7, #16]
 800946c:	015a      	lsls	r2, r3, #5
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	4413      	add	r3, r2
 8009472:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009476:	461a      	mov	r2, r3
 8009478:	2300      	movs	r3, #0
 800947a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800947c:	693b      	ldr	r3, [r7, #16]
 800947e:	015a      	lsls	r2, r3, #5
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	4413      	add	r3, r2
 8009484:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009488:	461a      	mov	r2, r3
 800948a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800948e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	3301      	adds	r3, #1
 8009494:	613b      	str	r3, [r7, #16]
 8009496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009498:	693a      	ldr	r2, [r7, #16]
 800949a:	429a      	cmp	r2, r3
 800949c:	d3b7      	bcc.n	800940e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800949e:	2300      	movs	r3, #0
 80094a0:	613b      	str	r3, [r7, #16]
 80094a2:	e043      	b.n	800952c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	015a      	lsls	r2, r3, #5
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	4413      	add	r3, r2
 80094ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80094b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80094ba:	d118      	bne.n	80094ee <USB_DevInit+0x206>
    {
      if (i == 0U)
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d10a      	bne.n	80094d8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80094c2:	693b      	ldr	r3, [r7, #16]
 80094c4:	015a      	lsls	r2, r3, #5
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	4413      	add	r3, r2
 80094ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094ce:	461a      	mov	r2, r3
 80094d0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80094d4:	6013      	str	r3, [r2, #0]
 80094d6:	e013      	b.n	8009500 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80094d8:	693b      	ldr	r3, [r7, #16]
 80094da:	015a      	lsls	r2, r3, #5
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	4413      	add	r3, r2
 80094e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094e4:	461a      	mov	r2, r3
 80094e6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80094ea:	6013      	str	r3, [r2, #0]
 80094ec:	e008      	b.n	8009500 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80094ee:	693b      	ldr	r3, [r7, #16]
 80094f0:	015a      	lsls	r2, r3, #5
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	4413      	add	r3, r2
 80094f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094fa:	461a      	mov	r2, r3
 80094fc:	2300      	movs	r3, #0
 80094fe:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	015a      	lsls	r2, r3, #5
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	4413      	add	r3, r2
 8009508:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800950c:	461a      	mov	r2, r3
 800950e:	2300      	movs	r3, #0
 8009510:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009512:	693b      	ldr	r3, [r7, #16]
 8009514:	015a      	lsls	r2, r3, #5
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	4413      	add	r3, r2
 800951a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800951e:	461a      	mov	r2, r3
 8009520:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009524:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009526:	693b      	ldr	r3, [r7, #16]
 8009528:	3301      	adds	r3, #1
 800952a:	613b      	str	r3, [r7, #16]
 800952c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800952e:	693a      	ldr	r2, [r7, #16]
 8009530:	429a      	cmp	r2, r3
 8009532:	d3b7      	bcc.n	80094a4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800953a:	691b      	ldr	r3, [r3, #16]
 800953c:	68fa      	ldr	r2, [r7, #12]
 800953e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009542:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009546:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	2200      	movs	r2, #0
 800954c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009554:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009558:	2b00      	cmp	r3, #0
 800955a:	d105      	bne.n	8009568 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	699b      	ldr	r3, [r3, #24]
 8009560:	f043 0210 	orr.w	r2, r3, #16
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	699a      	ldr	r2, [r3, #24]
 800956c:	4b0f      	ldr	r3, [pc, #60]	; (80095ac <USB_DevInit+0x2c4>)
 800956e:	4313      	orrs	r3, r2
 8009570:	687a      	ldr	r2, [r7, #4]
 8009572:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009574:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009576:	2b00      	cmp	r3, #0
 8009578:	d005      	beq.n	8009586 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	699b      	ldr	r3, [r3, #24]
 800957e:	f043 0208 	orr.w	r2, r3, #8
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009586:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009588:	2b01      	cmp	r3, #1
 800958a:	d107      	bne.n	800959c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	699b      	ldr	r3, [r3, #24]
 8009590:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009594:	f043 0304 	orr.w	r3, r3, #4
 8009598:	687a      	ldr	r2, [r7, #4]
 800959a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800959c:	7dfb      	ldrb	r3, [r7, #23]
}
 800959e:	4618      	mov	r0, r3
 80095a0:	3718      	adds	r7, #24
 80095a2:	46bd      	mov	sp, r7
 80095a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80095a8:	b004      	add	sp, #16
 80095aa:	4770      	bx	lr
 80095ac:	803c3800 	.word	0x803c3800

080095b0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80095b0:	b480      	push	{r7}
 80095b2:	b085      	sub	sp, #20
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
 80095b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80095ba:	2300      	movs	r3, #0
 80095bc:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80095be:	683b      	ldr	r3, [r7, #0]
 80095c0:	019b      	lsls	r3, r3, #6
 80095c2:	f043 0220 	orr.w	r2, r3, #32
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	3301      	adds	r3, #1
 80095ce:	60fb      	str	r3, [r7, #12]
 80095d0:	4a08      	ldr	r2, [pc, #32]	; (80095f4 <USB_FlushTxFifo+0x44>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d901      	bls.n	80095da <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 80095d6:	2303      	movs	r3, #3
 80095d8:	e006      	b.n	80095e8 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	691b      	ldr	r3, [r3, #16]
 80095de:	f003 0320 	and.w	r3, r3, #32
 80095e2:	2b20      	cmp	r3, #32
 80095e4:	d0f1      	beq.n	80095ca <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80095e6:	2300      	movs	r3, #0
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	3714      	adds	r7, #20
 80095ec:	46bd      	mov	sp, r7
 80095ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f2:	4770      	bx	lr
 80095f4:	00030d40 	.word	0x00030d40

080095f8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80095f8:	b480      	push	{r7}
 80095fa:	b085      	sub	sp, #20
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009600:	2300      	movs	r3, #0
 8009602:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	2210      	movs	r2, #16
 8009608:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	3301      	adds	r3, #1
 800960e:	60fb      	str	r3, [r7, #12]
 8009610:	4a08      	ldr	r2, [pc, #32]	; (8009634 <USB_FlushRxFifo+0x3c>)
 8009612:	4293      	cmp	r3, r2
 8009614:	d901      	bls.n	800961a <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 8009616:	2303      	movs	r3, #3
 8009618:	e006      	b.n	8009628 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	691b      	ldr	r3, [r3, #16]
 800961e:	f003 0310 	and.w	r3, r3, #16
 8009622:	2b10      	cmp	r3, #16
 8009624:	d0f1      	beq.n	800960a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8009626:	2300      	movs	r3, #0
}
 8009628:	4618      	mov	r0, r3
 800962a:	3714      	adds	r7, #20
 800962c:	46bd      	mov	sp, r7
 800962e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009632:	4770      	bx	lr
 8009634:	00030d40 	.word	0x00030d40

08009638 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009638:	b480      	push	{r7}
 800963a:	b085      	sub	sp, #20
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
 8009640:	460b      	mov	r3, r1
 8009642:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800964e:	681a      	ldr	r2, [r3, #0]
 8009650:	78fb      	ldrb	r3, [r7, #3]
 8009652:	68f9      	ldr	r1, [r7, #12]
 8009654:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009658:	4313      	orrs	r3, r2
 800965a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800965c:	2300      	movs	r3, #0
}
 800965e:	4618      	mov	r0, r3
 8009660:	3714      	adds	r7, #20
 8009662:	46bd      	mov	sp, r7
 8009664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009668:	4770      	bx	lr

0800966a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800966a:	b480      	push	{r7}
 800966c:	b087      	sub	sp, #28
 800966e:	af00      	add	r7, sp, #0
 8009670:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800967c:	689b      	ldr	r3, [r3, #8]
 800967e:	f003 0306 	and.w	r3, r3, #6
 8009682:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d102      	bne.n	8009690 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800968a:	2300      	movs	r3, #0
 800968c:	75fb      	strb	r3, [r7, #23]
 800968e:	e00a      	b.n	80096a6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	2b02      	cmp	r3, #2
 8009694:	d002      	beq.n	800969c <USB_GetDevSpeed+0x32>
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	2b06      	cmp	r3, #6
 800969a:	d102      	bne.n	80096a2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800969c:	2302      	movs	r3, #2
 800969e:	75fb      	strb	r3, [r7, #23]
 80096a0:	e001      	b.n	80096a6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80096a2:	230f      	movs	r3, #15
 80096a4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80096a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	371c      	adds	r7, #28
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr

080096b4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b085      	sub	sp, #20
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
 80096bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	781b      	ldrb	r3, [r3, #0]
 80096c6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	785b      	ldrb	r3, [r3, #1]
 80096cc:	2b01      	cmp	r3, #1
 80096ce:	d13a      	bne.n	8009746 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096d6:	69da      	ldr	r2, [r3, #28]
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	781b      	ldrb	r3, [r3, #0]
 80096dc:	f003 030f 	and.w	r3, r3, #15
 80096e0:	2101      	movs	r1, #1
 80096e2:	fa01 f303 	lsl.w	r3, r1, r3
 80096e6:	b29b      	uxth	r3, r3
 80096e8:	68f9      	ldr	r1, [r7, #12]
 80096ea:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80096ee:	4313      	orrs	r3, r2
 80096f0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80096f2:	68bb      	ldr	r3, [r7, #8]
 80096f4:	015a      	lsls	r2, r3, #5
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	4413      	add	r3, r2
 80096fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009704:	2b00      	cmp	r3, #0
 8009706:	d155      	bne.n	80097b4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009708:	68bb      	ldr	r3, [r7, #8]
 800970a:	015a      	lsls	r2, r3, #5
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	4413      	add	r3, r2
 8009710:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009714:	681a      	ldr	r2, [r3, #0]
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	689b      	ldr	r3, [r3, #8]
 800971a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	78db      	ldrb	r3, [r3, #3]
 8009722:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009724:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009726:	68bb      	ldr	r3, [r7, #8]
 8009728:	059b      	lsls	r3, r3, #22
 800972a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800972c:	4313      	orrs	r3, r2
 800972e:	68ba      	ldr	r2, [r7, #8]
 8009730:	0151      	lsls	r1, r2, #5
 8009732:	68fa      	ldr	r2, [r7, #12]
 8009734:	440a      	add	r2, r1
 8009736:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800973a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800973e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009742:	6013      	str	r3, [r2, #0]
 8009744:	e036      	b.n	80097b4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800974c:	69da      	ldr	r2, [r3, #28]
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	781b      	ldrb	r3, [r3, #0]
 8009752:	f003 030f 	and.w	r3, r3, #15
 8009756:	2101      	movs	r1, #1
 8009758:	fa01 f303 	lsl.w	r3, r1, r3
 800975c:	041b      	lsls	r3, r3, #16
 800975e:	68f9      	ldr	r1, [r7, #12]
 8009760:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009764:	4313      	orrs	r3, r2
 8009766:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009768:	68bb      	ldr	r3, [r7, #8]
 800976a:	015a      	lsls	r2, r3, #5
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	4413      	add	r3, r2
 8009770:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800977a:	2b00      	cmp	r3, #0
 800977c:	d11a      	bne.n	80097b4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	015a      	lsls	r2, r3, #5
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	4413      	add	r3, r2
 8009786:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800978a:	681a      	ldr	r2, [r3, #0]
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	689b      	ldr	r3, [r3, #8]
 8009790:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	78db      	ldrb	r3, [r3, #3]
 8009798:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800979a:	430b      	orrs	r3, r1
 800979c:	4313      	orrs	r3, r2
 800979e:	68ba      	ldr	r2, [r7, #8]
 80097a0:	0151      	lsls	r1, r2, #5
 80097a2:	68fa      	ldr	r2, [r7, #12]
 80097a4:	440a      	add	r2, r1
 80097a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80097aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80097ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80097b2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80097b4:	2300      	movs	r3, #0
}
 80097b6:	4618      	mov	r0, r3
 80097b8:	3714      	adds	r7, #20
 80097ba:	46bd      	mov	sp, r7
 80097bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c0:	4770      	bx	lr
	...

080097c4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80097c4:	b480      	push	{r7}
 80097c6:	b085      	sub	sp, #20
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
 80097cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	781b      	ldrb	r3, [r3, #0]
 80097d6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	785b      	ldrb	r3, [r3, #1]
 80097dc:	2b01      	cmp	r3, #1
 80097de:	d161      	bne.n	80098a4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	015a      	lsls	r2, r3, #5
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	4413      	add	r3, r2
 80097e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80097f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80097f6:	d11f      	bne.n	8009838 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	015a      	lsls	r2, r3, #5
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	4413      	add	r3, r2
 8009800:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	68ba      	ldr	r2, [r7, #8]
 8009808:	0151      	lsls	r1, r2, #5
 800980a:	68fa      	ldr	r2, [r7, #12]
 800980c:	440a      	add	r2, r1
 800980e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009812:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009816:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	015a      	lsls	r2, r3, #5
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	4413      	add	r3, r2
 8009820:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	68ba      	ldr	r2, [r7, #8]
 8009828:	0151      	lsls	r1, r2, #5
 800982a:	68fa      	ldr	r2, [r7, #12]
 800982c:	440a      	add	r2, r1
 800982e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009832:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009836:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800983e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	781b      	ldrb	r3, [r3, #0]
 8009844:	f003 030f 	and.w	r3, r3, #15
 8009848:	2101      	movs	r1, #1
 800984a:	fa01 f303 	lsl.w	r3, r1, r3
 800984e:	b29b      	uxth	r3, r3
 8009850:	43db      	mvns	r3, r3
 8009852:	68f9      	ldr	r1, [r7, #12]
 8009854:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009858:	4013      	ands	r3, r2
 800985a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009862:	69da      	ldr	r2, [r3, #28]
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	781b      	ldrb	r3, [r3, #0]
 8009868:	f003 030f 	and.w	r3, r3, #15
 800986c:	2101      	movs	r1, #1
 800986e:	fa01 f303 	lsl.w	r3, r1, r3
 8009872:	b29b      	uxth	r3, r3
 8009874:	43db      	mvns	r3, r3
 8009876:	68f9      	ldr	r1, [r7, #12]
 8009878:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800987c:	4013      	ands	r3, r2
 800987e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009880:	68bb      	ldr	r3, [r7, #8]
 8009882:	015a      	lsls	r2, r3, #5
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	4413      	add	r3, r2
 8009888:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800988c:	681a      	ldr	r2, [r3, #0]
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	0159      	lsls	r1, r3, #5
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	440b      	add	r3, r1
 8009896:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800989a:	4619      	mov	r1, r3
 800989c:	4b35      	ldr	r3, [pc, #212]	; (8009974 <USB_DeactivateEndpoint+0x1b0>)
 800989e:	4013      	ands	r3, r2
 80098a0:	600b      	str	r3, [r1, #0]
 80098a2:	e060      	b.n	8009966 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	015a      	lsls	r2, r3, #5
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	4413      	add	r3, r2
 80098ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80098b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80098ba:	d11f      	bne.n	80098fc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80098bc:	68bb      	ldr	r3, [r7, #8]
 80098be:	015a      	lsls	r2, r3, #5
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	4413      	add	r3, r2
 80098c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	68ba      	ldr	r2, [r7, #8]
 80098cc:	0151      	lsls	r1, r2, #5
 80098ce:	68fa      	ldr	r2, [r7, #12]
 80098d0:	440a      	add	r2, r1
 80098d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098d6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80098da:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80098dc:	68bb      	ldr	r3, [r7, #8]
 80098de:	015a      	lsls	r2, r3, #5
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	4413      	add	r3, r2
 80098e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	68ba      	ldr	r2, [r7, #8]
 80098ec:	0151      	lsls	r1, r2, #5
 80098ee:	68fa      	ldr	r2, [r7, #12]
 80098f0:	440a      	add	r2, r1
 80098f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098f6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80098fa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009902:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	781b      	ldrb	r3, [r3, #0]
 8009908:	f003 030f 	and.w	r3, r3, #15
 800990c:	2101      	movs	r1, #1
 800990e:	fa01 f303 	lsl.w	r3, r1, r3
 8009912:	041b      	lsls	r3, r3, #16
 8009914:	43db      	mvns	r3, r3
 8009916:	68f9      	ldr	r1, [r7, #12]
 8009918:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800991c:	4013      	ands	r3, r2
 800991e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009926:	69da      	ldr	r2, [r3, #28]
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	781b      	ldrb	r3, [r3, #0]
 800992c:	f003 030f 	and.w	r3, r3, #15
 8009930:	2101      	movs	r1, #1
 8009932:	fa01 f303 	lsl.w	r3, r1, r3
 8009936:	041b      	lsls	r3, r3, #16
 8009938:	43db      	mvns	r3, r3
 800993a:	68f9      	ldr	r1, [r7, #12]
 800993c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009940:	4013      	ands	r3, r2
 8009942:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	015a      	lsls	r2, r3, #5
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	4413      	add	r3, r2
 800994c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009950:	681a      	ldr	r2, [r3, #0]
 8009952:	68bb      	ldr	r3, [r7, #8]
 8009954:	0159      	lsls	r1, r3, #5
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	440b      	add	r3, r1
 800995a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800995e:	4619      	mov	r1, r3
 8009960:	4b05      	ldr	r3, [pc, #20]	; (8009978 <USB_DeactivateEndpoint+0x1b4>)
 8009962:	4013      	ands	r3, r2
 8009964:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009966:	2300      	movs	r3, #0
}
 8009968:	4618      	mov	r0, r3
 800996a:	3714      	adds	r7, #20
 800996c:	46bd      	mov	sp, r7
 800996e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009972:	4770      	bx	lr
 8009974:	ec337800 	.word	0xec337800
 8009978:	eff37800 	.word	0xeff37800

0800997c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b08a      	sub	sp, #40	; 0x28
 8009980:	af02      	add	r7, sp, #8
 8009982:	60f8      	str	r0, [r7, #12]
 8009984:	60b9      	str	r1, [r7, #8]
 8009986:	4613      	mov	r3, r2
 8009988:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	781b      	ldrb	r3, [r3, #0]
 8009992:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	785b      	ldrb	r3, [r3, #1]
 8009998:	2b01      	cmp	r3, #1
 800999a:	f040 815c 	bne.w	8009c56 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	695b      	ldr	r3, [r3, #20]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d132      	bne.n	8009a0c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80099a6:	69bb      	ldr	r3, [r7, #24]
 80099a8:	015a      	lsls	r2, r3, #5
 80099aa:	69fb      	ldr	r3, [r7, #28]
 80099ac:	4413      	add	r3, r2
 80099ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099b2:	691b      	ldr	r3, [r3, #16]
 80099b4:	69ba      	ldr	r2, [r7, #24]
 80099b6:	0151      	lsls	r1, r2, #5
 80099b8:	69fa      	ldr	r2, [r7, #28]
 80099ba:	440a      	add	r2, r1
 80099bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80099c0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80099c4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80099c8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80099ca:	69bb      	ldr	r3, [r7, #24]
 80099cc:	015a      	lsls	r2, r3, #5
 80099ce:	69fb      	ldr	r3, [r7, #28]
 80099d0:	4413      	add	r3, r2
 80099d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099d6:	691b      	ldr	r3, [r3, #16]
 80099d8:	69ba      	ldr	r2, [r7, #24]
 80099da:	0151      	lsls	r1, r2, #5
 80099dc:	69fa      	ldr	r2, [r7, #28]
 80099de:	440a      	add	r2, r1
 80099e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80099e4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80099e8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80099ea:	69bb      	ldr	r3, [r7, #24]
 80099ec:	015a      	lsls	r2, r3, #5
 80099ee:	69fb      	ldr	r3, [r7, #28]
 80099f0:	4413      	add	r3, r2
 80099f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099f6:	691b      	ldr	r3, [r3, #16]
 80099f8:	69ba      	ldr	r2, [r7, #24]
 80099fa:	0151      	lsls	r1, r2, #5
 80099fc:	69fa      	ldr	r2, [r7, #28]
 80099fe:	440a      	add	r2, r1
 8009a00:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a04:	0cdb      	lsrs	r3, r3, #19
 8009a06:	04db      	lsls	r3, r3, #19
 8009a08:	6113      	str	r3, [r2, #16]
 8009a0a:	e074      	b.n	8009af6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009a0c:	69bb      	ldr	r3, [r7, #24]
 8009a0e:	015a      	lsls	r2, r3, #5
 8009a10:	69fb      	ldr	r3, [r7, #28]
 8009a12:	4413      	add	r3, r2
 8009a14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a18:	691b      	ldr	r3, [r3, #16]
 8009a1a:	69ba      	ldr	r2, [r7, #24]
 8009a1c:	0151      	lsls	r1, r2, #5
 8009a1e:	69fa      	ldr	r2, [r7, #28]
 8009a20:	440a      	add	r2, r1
 8009a22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a26:	0cdb      	lsrs	r3, r3, #19
 8009a28:	04db      	lsls	r3, r3, #19
 8009a2a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009a2c:	69bb      	ldr	r3, [r7, #24]
 8009a2e:	015a      	lsls	r2, r3, #5
 8009a30:	69fb      	ldr	r3, [r7, #28]
 8009a32:	4413      	add	r3, r2
 8009a34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a38:	691b      	ldr	r3, [r3, #16]
 8009a3a:	69ba      	ldr	r2, [r7, #24]
 8009a3c:	0151      	lsls	r1, r2, #5
 8009a3e:	69fa      	ldr	r2, [r7, #28]
 8009a40:	440a      	add	r2, r1
 8009a42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a46:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009a4a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009a4e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009a50:	69bb      	ldr	r3, [r7, #24]
 8009a52:	015a      	lsls	r2, r3, #5
 8009a54:	69fb      	ldr	r3, [r7, #28]
 8009a56:	4413      	add	r3, r2
 8009a58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a5c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009a5e:	68bb      	ldr	r3, [r7, #8]
 8009a60:	6959      	ldr	r1, [r3, #20]
 8009a62:	68bb      	ldr	r3, [r7, #8]
 8009a64:	689b      	ldr	r3, [r3, #8]
 8009a66:	440b      	add	r3, r1
 8009a68:	1e59      	subs	r1, r3, #1
 8009a6a:	68bb      	ldr	r3, [r7, #8]
 8009a6c:	689b      	ldr	r3, [r3, #8]
 8009a6e:	fbb1 f3f3 	udiv	r3, r1, r3
 8009a72:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009a74:	4b9d      	ldr	r3, [pc, #628]	; (8009cec <USB_EPStartXfer+0x370>)
 8009a76:	400b      	ands	r3, r1
 8009a78:	69b9      	ldr	r1, [r7, #24]
 8009a7a:	0148      	lsls	r0, r1, #5
 8009a7c:	69f9      	ldr	r1, [r7, #28]
 8009a7e:	4401      	add	r1, r0
 8009a80:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009a84:	4313      	orrs	r3, r2
 8009a86:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009a88:	69bb      	ldr	r3, [r7, #24]
 8009a8a:	015a      	lsls	r2, r3, #5
 8009a8c:	69fb      	ldr	r3, [r7, #28]
 8009a8e:	4413      	add	r3, r2
 8009a90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a94:	691a      	ldr	r2, [r3, #16]
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	695b      	ldr	r3, [r3, #20]
 8009a9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a9e:	69b9      	ldr	r1, [r7, #24]
 8009aa0:	0148      	lsls	r0, r1, #5
 8009aa2:	69f9      	ldr	r1, [r7, #28]
 8009aa4:	4401      	add	r1, r0
 8009aa6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009aaa:	4313      	orrs	r3, r2
 8009aac:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	78db      	ldrb	r3, [r3, #3]
 8009ab2:	2b01      	cmp	r3, #1
 8009ab4:	d11f      	bne.n	8009af6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009ab6:	69bb      	ldr	r3, [r7, #24]
 8009ab8:	015a      	lsls	r2, r3, #5
 8009aba:	69fb      	ldr	r3, [r7, #28]
 8009abc:	4413      	add	r3, r2
 8009abe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ac2:	691b      	ldr	r3, [r3, #16]
 8009ac4:	69ba      	ldr	r2, [r7, #24]
 8009ac6:	0151      	lsls	r1, r2, #5
 8009ac8:	69fa      	ldr	r2, [r7, #28]
 8009aca:	440a      	add	r2, r1
 8009acc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ad0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8009ad4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8009ad6:	69bb      	ldr	r3, [r7, #24]
 8009ad8:	015a      	lsls	r2, r3, #5
 8009ada:	69fb      	ldr	r3, [r7, #28]
 8009adc:	4413      	add	r3, r2
 8009ade:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ae2:	691b      	ldr	r3, [r3, #16]
 8009ae4:	69ba      	ldr	r2, [r7, #24]
 8009ae6:	0151      	lsls	r1, r2, #5
 8009ae8:	69fa      	ldr	r2, [r7, #28]
 8009aea:	440a      	add	r2, r1
 8009aec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009af0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009af4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8009af6:	79fb      	ldrb	r3, [r7, #7]
 8009af8:	2b01      	cmp	r3, #1
 8009afa:	d14b      	bne.n	8009b94 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	691b      	ldr	r3, [r3, #16]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d009      	beq.n	8009b18 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009b04:	69bb      	ldr	r3, [r7, #24]
 8009b06:	015a      	lsls	r2, r3, #5
 8009b08:	69fb      	ldr	r3, [r7, #28]
 8009b0a:	4413      	add	r3, r2
 8009b0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b10:	461a      	mov	r2, r3
 8009b12:	68bb      	ldr	r3, [r7, #8]
 8009b14:	691b      	ldr	r3, [r3, #16]
 8009b16:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009b18:	68bb      	ldr	r3, [r7, #8]
 8009b1a:	78db      	ldrb	r3, [r3, #3]
 8009b1c:	2b01      	cmp	r3, #1
 8009b1e:	d128      	bne.n	8009b72 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009b20:	69fb      	ldr	r3, [r7, #28]
 8009b22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b26:	689b      	ldr	r3, [r3, #8]
 8009b28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d110      	bne.n	8009b52 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009b30:	69bb      	ldr	r3, [r7, #24]
 8009b32:	015a      	lsls	r2, r3, #5
 8009b34:	69fb      	ldr	r3, [r7, #28]
 8009b36:	4413      	add	r3, r2
 8009b38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	69ba      	ldr	r2, [r7, #24]
 8009b40:	0151      	lsls	r1, r2, #5
 8009b42:	69fa      	ldr	r2, [r7, #28]
 8009b44:	440a      	add	r2, r1
 8009b46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b4a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009b4e:	6013      	str	r3, [r2, #0]
 8009b50:	e00f      	b.n	8009b72 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009b52:	69bb      	ldr	r3, [r7, #24]
 8009b54:	015a      	lsls	r2, r3, #5
 8009b56:	69fb      	ldr	r3, [r7, #28]
 8009b58:	4413      	add	r3, r2
 8009b5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	69ba      	ldr	r2, [r7, #24]
 8009b62:	0151      	lsls	r1, r2, #5
 8009b64:	69fa      	ldr	r2, [r7, #28]
 8009b66:	440a      	add	r2, r1
 8009b68:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009b70:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009b72:	69bb      	ldr	r3, [r7, #24]
 8009b74:	015a      	lsls	r2, r3, #5
 8009b76:	69fb      	ldr	r3, [r7, #28]
 8009b78:	4413      	add	r3, r2
 8009b7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	69ba      	ldr	r2, [r7, #24]
 8009b82:	0151      	lsls	r1, r2, #5
 8009b84:	69fa      	ldr	r2, [r7, #28]
 8009b86:	440a      	add	r2, r1
 8009b88:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b8c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009b90:	6013      	str	r3, [r2, #0]
 8009b92:	e12f      	b.n	8009df4 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009b94:	69bb      	ldr	r3, [r7, #24]
 8009b96:	015a      	lsls	r2, r3, #5
 8009b98:	69fb      	ldr	r3, [r7, #28]
 8009b9a:	4413      	add	r3, r2
 8009b9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	69ba      	ldr	r2, [r7, #24]
 8009ba4:	0151      	lsls	r1, r2, #5
 8009ba6:	69fa      	ldr	r2, [r7, #28]
 8009ba8:	440a      	add	r2, r1
 8009baa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009bae:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009bb2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009bb4:	68bb      	ldr	r3, [r7, #8]
 8009bb6:	78db      	ldrb	r3, [r3, #3]
 8009bb8:	2b01      	cmp	r3, #1
 8009bba:	d015      	beq.n	8009be8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009bbc:	68bb      	ldr	r3, [r7, #8]
 8009bbe:	695b      	ldr	r3, [r3, #20]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	f000 8117 	beq.w	8009df4 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009bc6:	69fb      	ldr	r3, [r7, #28]
 8009bc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bcc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	781b      	ldrb	r3, [r3, #0]
 8009bd2:	f003 030f 	and.w	r3, r3, #15
 8009bd6:	2101      	movs	r1, #1
 8009bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8009bdc:	69f9      	ldr	r1, [r7, #28]
 8009bde:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009be2:	4313      	orrs	r3, r2
 8009be4:	634b      	str	r3, [r1, #52]	; 0x34
 8009be6:	e105      	b.n	8009df4 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009be8:	69fb      	ldr	r3, [r7, #28]
 8009bea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bee:	689b      	ldr	r3, [r3, #8]
 8009bf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d110      	bne.n	8009c1a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009bf8:	69bb      	ldr	r3, [r7, #24]
 8009bfa:	015a      	lsls	r2, r3, #5
 8009bfc:	69fb      	ldr	r3, [r7, #28]
 8009bfe:	4413      	add	r3, r2
 8009c00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	69ba      	ldr	r2, [r7, #24]
 8009c08:	0151      	lsls	r1, r2, #5
 8009c0a:	69fa      	ldr	r2, [r7, #28]
 8009c0c:	440a      	add	r2, r1
 8009c0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c12:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009c16:	6013      	str	r3, [r2, #0]
 8009c18:	e00f      	b.n	8009c3a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009c1a:	69bb      	ldr	r3, [r7, #24]
 8009c1c:	015a      	lsls	r2, r3, #5
 8009c1e:	69fb      	ldr	r3, [r7, #28]
 8009c20:	4413      	add	r3, r2
 8009c22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	69ba      	ldr	r2, [r7, #24]
 8009c2a:	0151      	lsls	r1, r2, #5
 8009c2c:	69fa      	ldr	r2, [r7, #28]
 8009c2e:	440a      	add	r2, r1
 8009c30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c38:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	68d9      	ldr	r1, [r3, #12]
 8009c3e:	68bb      	ldr	r3, [r7, #8]
 8009c40:	781a      	ldrb	r2, [r3, #0]
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	695b      	ldr	r3, [r3, #20]
 8009c46:	b298      	uxth	r0, r3
 8009c48:	79fb      	ldrb	r3, [r7, #7]
 8009c4a:	9300      	str	r3, [sp, #0]
 8009c4c:	4603      	mov	r3, r0
 8009c4e:	68f8      	ldr	r0, [r7, #12]
 8009c50:	f000 fa2b 	bl	800a0aa <USB_WritePacket>
 8009c54:	e0ce      	b.n	8009df4 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009c56:	69bb      	ldr	r3, [r7, #24]
 8009c58:	015a      	lsls	r2, r3, #5
 8009c5a:	69fb      	ldr	r3, [r7, #28]
 8009c5c:	4413      	add	r3, r2
 8009c5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c62:	691b      	ldr	r3, [r3, #16]
 8009c64:	69ba      	ldr	r2, [r7, #24]
 8009c66:	0151      	lsls	r1, r2, #5
 8009c68:	69fa      	ldr	r2, [r7, #28]
 8009c6a:	440a      	add	r2, r1
 8009c6c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c70:	0cdb      	lsrs	r3, r3, #19
 8009c72:	04db      	lsls	r3, r3, #19
 8009c74:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009c76:	69bb      	ldr	r3, [r7, #24]
 8009c78:	015a      	lsls	r2, r3, #5
 8009c7a:	69fb      	ldr	r3, [r7, #28]
 8009c7c:	4413      	add	r3, r2
 8009c7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c82:	691b      	ldr	r3, [r3, #16]
 8009c84:	69ba      	ldr	r2, [r7, #24]
 8009c86:	0151      	lsls	r1, r2, #5
 8009c88:	69fa      	ldr	r2, [r7, #28]
 8009c8a:	440a      	add	r2, r1
 8009c8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c90:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009c94:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009c98:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8009c9a:	68bb      	ldr	r3, [r7, #8]
 8009c9c:	695b      	ldr	r3, [r3, #20]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d126      	bne.n	8009cf0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009ca2:	69bb      	ldr	r3, [r7, #24]
 8009ca4:	015a      	lsls	r2, r3, #5
 8009ca6:	69fb      	ldr	r3, [r7, #28]
 8009ca8:	4413      	add	r3, r2
 8009caa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cae:	691a      	ldr	r2, [r3, #16]
 8009cb0:	68bb      	ldr	r3, [r7, #8]
 8009cb2:	689b      	ldr	r3, [r3, #8]
 8009cb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009cb8:	69b9      	ldr	r1, [r7, #24]
 8009cba:	0148      	lsls	r0, r1, #5
 8009cbc:	69f9      	ldr	r1, [r7, #28]
 8009cbe:	4401      	add	r1, r0
 8009cc0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009cc4:	4313      	orrs	r3, r2
 8009cc6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009cc8:	69bb      	ldr	r3, [r7, #24]
 8009cca:	015a      	lsls	r2, r3, #5
 8009ccc:	69fb      	ldr	r3, [r7, #28]
 8009cce:	4413      	add	r3, r2
 8009cd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cd4:	691b      	ldr	r3, [r3, #16]
 8009cd6:	69ba      	ldr	r2, [r7, #24]
 8009cd8:	0151      	lsls	r1, r2, #5
 8009cda:	69fa      	ldr	r2, [r7, #28]
 8009cdc:	440a      	add	r2, r1
 8009cde:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ce2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009ce6:	6113      	str	r3, [r2, #16]
 8009ce8:	e036      	b.n	8009d58 <USB_EPStartXfer+0x3dc>
 8009cea:	bf00      	nop
 8009cec:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	695a      	ldr	r2, [r3, #20]
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	689b      	ldr	r3, [r3, #8]
 8009cf8:	4413      	add	r3, r2
 8009cfa:	1e5a      	subs	r2, r3, #1
 8009cfc:	68bb      	ldr	r3, [r7, #8]
 8009cfe:	689b      	ldr	r3, [r3, #8]
 8009d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d04:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009d06:	69bb      	ldr	r3, [r7, #24]
 8009d08:	015a      	lsls	r2, r3, #5
 8009d0a:	69fb      	ldr	r3, [r7, #28]
 8009d0c:	4413      	add	r3, r2
 8009d0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d12:	691a      	ldr	r2, [r3, #16]
 8009d14:	8afb      	ldrh	r3, [r7, #22]
 8009d16:	04d9      	lsls	r1, r3, #19
 8009d18:	4b39      	ldr	r3, [pc, #228]	; (8009e00 <USB_EPStartXfer+0x484>)
 8009d1a:	400b      	ands	r3, r1
 8009d1c:	69b9      	ldr	r1, [r7, #24]
 8009d1e:	0148      	lsls	r0, r1, #5
 8009d20:	69f9      	ldr	r1, [r7, #28]
 8009d22:	4401      	add	r1, r0
 8009d24:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009d28:	4313      	orrs	r3, r2
 8009d2a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8009d2c:	69bb      	ldr	r3, [r7, #24]
 8009d2e:	015a      	lsls	r2, r3, #5
 8009d30:	69fb      	ldr	r3, [r7, #28]
 8009d32:	4413      	add	r3, r2
 8009d34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d38:	691a      	ldr	r2, [r3, #16]
 8009d3a:	68bb      	ldr	r3, [r7, #8]
 8009d3c:	689b      	ldr	r3, [r3, #8]
 8009d3e:	8af9      	ldrh	r1, [r7, #22]
 8009d40:	fb01 f303 	mul.w	r3, r1, r3
 8009d44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d48:	69b9      	ldr	r1, [r7, #24]
 8009d4a:	0148      	lsls	r0, r1, #5
 8009d4c:	69f9      	ldr	r1, [r7, #28]
 8009d4e:	4401      	add	r1, r0
 8009d50:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009d54:	4313      	orrs	r3, r2
 8009d56:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009d58:	79fb      	ldrb	r3, [r7, #7]
 8009d5a:	2b01      	cmp	r3, #1
 8009d5c:	d10d      	bne.n	8009d7a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009d5e:	68bb      	ldr	r3, [r7, #8]
 8009d60:	68db      	ldr	r3, [r3, #12]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d009      	beq.n	8009d7a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009d66:	68bb      	ldr	r3, [r7, #8]
 8009d68:	68d9      	ldr	r1, [r3, #12]
 8009d6a:	69bb      	ldr	r3, [r7, #24]
 8009d6c:	015a      	lsls	r2, r3, #5
 8009d6e:	69fb      	ldr	r3, [r7, #28]
 8009d70:	4413      	add	r3, r2
 8009d72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d76:	460a      	mov	r2, r1
 8009d78:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	78db      	ldrb	r3, [r3, #3]
 8009d7e:	2b01      	cmp	r3, #1
 8009d80:	d128      	bne.n	8009dd4 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009d82:	69fb      	ldr	r3, [r7, #28]
 8009d84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d88:	689b      	ldr	r3, [r3, #8]
 8009d8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d110      	bne.n	8009db4 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009d92:	69bb      	ldr	r3, [r7, #24]
 8009d94:	015a      	lsls	r2, r3, #5
 8009d96:	69fb      	ldr	r3, [r7, #28]
 8009d98:	4413      	add	r3, r2
 8009d9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	69ba      	ldr	r2, [r7, #24]
 8009da2:	0151      	lsls	r1, r2, #5
 8009da4:	69fa      	ldr	r2, [r7, #28]
 8009da6:	440a      	add	r2, r1
 8009da8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009dac:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009db0:	6013      	str	r3, [r2, #0]
 8009db2:	e00f      	b.n	8009dd4 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009db4:	69bb      	ldr	r3, [r7, #24]
 8009db6:	015a      	lsls	r2, r3, #5
 8009db8:	69fb      	ldr	r3, [r7, #28]
 8009dba:	4413      	add	r3, r2
 8009dbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	69ba      	ldr	r2, [r7, #24]
 8009dc4:	0151      	lsls	r1, r2, #5
 8009dc6:	69fa      	ldr	r2, [r7, #28]
 8009dc8:	440a      	add	r2, r1
 8009dca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009dce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009dd2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009dd4:	69bb      	ldr	r3, [r7, #24]
 8009dd6:	015a      	lsls	r2, r3, #5
 8009dd8:	69fb      	ldr	r3, [r7, #28]
 8009dda:	4413      	add	r3, r2
 8009ddc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	69ba      	ldr	r2, [r7, #24]
 8009de4:	0151      	lsls	r1, r2, #5
 8009de6:	69fa      	ldr	r2, [r7, #28]
 8009de8:	440a      	add	r2, r1
 8009dea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009dee:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009df2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009df4:	2300      	movs	r3, #0
}
 8009df6:	4618      	mov	r0, r3
 8009df8:	3720      	adds	r7, #32
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bd80      	pop	{r7, pc}
 8009dfe:	bf00      	nop
 8009e00:	1ff80000 	.word	0x1ff80000

08009e04 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009e04:	b480      	push	{r7}
 8009e06:	b087      	sub	sp, #28
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	60f8      	str	r0, [r7, #12]
 8009e0c:	60b9      	str	r1, [r7, #8]
 8009e0e:	4613      	mov	r3, r2
 8009e10:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	781b      	ldrb	r3, [r3, #0]
 8009e1a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009e1c:	68bb      	ldr	r3, [r7, #8]
 8009e1e:	785b      	ldrb	r3, [r3, #1]
 8009e20:	2b01      	cmp	r3, #1
 8009e22:	f040 80cd 	bne.w	8009fc0 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009e26:	68bb      	ldr	r3, [r7, #8]
 8009e28:	695b      	ldr	r3, [r3, #20]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d132      	bne.n	8009e94 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009e2e:	693b      	ldr	r3, [r7, #16]
 8009e30:	015a      	lsls	r2, r3, #5
 8009e32:	697b      	ldr	r3, [r7, #20]
 8009e34:	4413      	add	r3, r2
 8009e36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e3a:	691b      	ldr	r3, [r3, #16]
 8009e3c:	693a      	ldr	r2, [r7, #16]
 8009e3e:	0151      	lsls	r1, r2, #5
 8009e40:	697a      	ldr	r2, [r7, #20]
 8009e42:	440a      	add	r2, r1
 8009e44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e48:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009e4c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009e50:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009e52:	693b      	ldr	r3, [r7, #16]
 8009e54:	015a      	lsls	r2, r3, #5
 8009e56:	697b      	ldr	r3, [r7, #20]
 8009e58:	4413      	add	r3, r2
 8009e5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e5e:	691b      	ldr	r3, [r3, #16]
 8009e60:	693a      	ldr	r2, [r7, #16]
 8009e62:	0151      	lsls	r1, r2, #5
 8009e64:	697a      	ldr	r2, [r7, #20]
 8009e66:	440a      	add	r2, r1
 8009e68:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e6c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009e70:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	015a      	lsls	r2, r3, #5
 8009e76:	697b      	ldr	r3, [r7, #20]
 8009e78:	4413      	add	r3, r2
 8009e7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e7e:	691b      	ldr	r3, [r3, #16]
 8009e80:	693a      	ldr	r2, [r7, #16]
 8009e82:	0151      	lsls	r1, r2, #5
 8009e84:	697a      	ldr	r2, [r7, #20]
 8009e86:	440a      	add	r2, r1
 8009e88:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e8c:	0cdb      	lsrs	r3, r3, #19
 8009e8e:	04db      	lsls	r3, r3, #19
 8009e90:	6113      	str	r3, [r2, #16]
 8009e92:	e04e      	b.n	8009f32 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009e94:	693b      	ldr	r3, [r7, #16]
 8009e96:	015a      	lsls	r2, r3, #5
 8009e98:	697b      	ldr	r3, [r7, #20]
 8009e9a:	4413      	add	r3, r2
 8009e9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ea0:	691b      	ldr	r3, [r3, #16]
 8009ea2:	693a      	ldr	r2, [r7, #16]
 8009ea4:	0151      	lsls	r1, r2, #5
 8009ea6:	697a      	ldr	r2, [r7, #20]
 8009ea8:	440a      	add	r2, r1
 8009eaa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009eae:	0cdb      	lsrs	r3, r3, #19
 8009eb0:	04db      	lsls	r3, r3, #19
 8009eb2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009eb4:	693b      	ldr	r3, [r7, #16]
 8009eb6:	015a      	lsls	r2, r3, #5
 8009eb8:	697b      	ldr	r3, [r7, #20]
 8009eba:	4413      	add	r3, r2
 8009ebc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ec0:	691b      	ldr	r3, [r3, #16]
 8009ec2:	693a      	ldr	r2, [r7, #16]
 8009ec4:	0151      	lsls	r1, r2, #5
 8009ec6:	697a      	ldr	r2, [r7, #20]
 8009ec8:	440a      	add	r2, r1
 8009eca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ece:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009ed2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009ed6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8009ed8:	68bb      	ldr	r3, [r7, #8]
 8009eda:	695a      	ldr	r2, [r3, #20]
 8009edc:	68bb      	ldr	r3, [r7, #8]
 8009ede:	689b      	ldr	r3, [r3, #8]
 8009ee0:	429a      	cmp	r2, r3
 8009ee2:	d903      	bls.n	8009eec <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8009ee4:	68bb      	ldr	r3, [r7, #8]
 8009ee6:	689a      	ldr	r2, [r3, #8]
 8009ee8:	68bb      	ldr	r3, [r7, #8]
 8009eea:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009eec:	693b      	ldr	r3, [r7, #16]
 8009eee:	015a      	lsls	r2, r3, #5
 8009ef0:	697b      	ldr	r3, [r7, #20]
 8009ef2:	4413      	add	r3, r2
 8009ef4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ef8:	691b      	ldr	r3, [r3, #16]
 8009efa:	693a      	ldr	r2, [r7, #16]
 8009efc:	0151      	lsls	r1, r2, #5
 8009efe:	697a      	ldr	r2, [r7, #20]
 8009f00:	440a      	add	r2, r1
 8009f02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f06:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009f0a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009f0c:	693b      	ldr	r3, [r7, #16]
 8009f0e:	015a      	lsls	r2, r3, #5
 8009f10:	697b      	ldr	r3, [r7, #20]
 8009f12:	4413      	add	r3, r2
 8009f14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f18:	691a      	ldr	r2, [r3, #16]
 8009f1a:	68bb      	ldr	r3, [r7, #8]
 8009f1c:	695b      	ldr	r3, [r3, #20]
 8009f1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f22:	6939      	ldr	r1, [r7, #16]
 8009f24:	0148      	lsls	r0, r1, #5
 8009f26:	6979      	ldr	r1, [r7, #20]
 8009f28:	4401      	add	r1, r0
 8009f2a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009f2e:	4313      	orrs	r3, r2
 8009f30:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009f32:	79fb      	ldrb	r3, [r7, #7]
 8009f34:	2b01      	cmp	r3, #1
 8009f36:	d11e      	bne.n	8009f76 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	691b      	ldr	r3, [r3, #16]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d009      	beq.n	8009f54 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009f40:	693b      	ldr	r3, [r7, #16]
 8009f42:	015a      	lsls	r2, r3, #5
 8009f44:	697b      	ldr	r3, [r7, #20]
 8009f46:	4413      	add	r3, r2
 8009f48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f4c:	461a      	mov	r2, r3
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	691b      	ldr	r3, [r3, #16]
 8009f52:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009f54:	693b      	ldr	r3, [r7, #16]
 8009f56:	015a      	lsls	r2, r3, #5
 8009f58:	697b      	ldr	r3, [r7, #20]
 8009f5a:	4413      	add	r3, r2
 8009f5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	693a      	ldr	r2, [r7, #16]
 8009f64:	0151      	lsls	r1, r2, #5
 8009f66:	697a      	ldr	r2, [r7, #20]
 8009f68:	440a      	add	r2, r1
 8009f6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f6e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009f72:	6013      	str	r3, [r2, #0]
 8009f74:	e092      	b.n	800a09c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009f76:	693b      	ldr	r3, [r7, #16]
 8009f78:	015a      	lsls	r2, r3, #5
 8009f7a:	697b      	ldr	r3, [r7, #20]
 8009f7c:	4413      	add	r3, r2
 8009f7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	693a      	ldr	r2, [r7, #16]
 8009f86:	0151      	lsls	r1, r2, #5
 8009f88:	697a      	ldr	r2, [r7, #20]
 8009f8a:	440a      	add	r2, r1
 8009f8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f90:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009f94:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	695b      	ldr	r3, [r3, #20]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d07e      	beq.n	800a09c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009f9e:	697b      	ldr	r3, [r7, #20]
 8009fa0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fa4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009fa6:	68bb      	ldr	r3, [r7, #8]
 8009fa8:	781b      	ldrb	r3, [r3, #0]
 8009faa:	f003 030f 	and.w	r3, r3, #15
 8009fae:	2101      	movs	r1, #1
 8009fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8009fb4:	6979      	ldr	r1, [r7, #20]
 8009fb6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009fba:	4313      	orrs	r3, r2
 8009fbc:	634b      	str	r3, [r1, #52]	; 0x34
 8009fbe:	e06d      	b.n	800a09c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009fc0:	693b      	ldr	r3, [r7, #16]
 8009fc2:	015a      	lsls	r2, r3, #5
 8009fc4:	697b      	ldr	r3, [r7, #20]
 8009fc6:	4413      	add	r3, r2
 8009fc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009fcc:	691b      	ldr	r3, [r3, #16]
 8009fce:	693a      	ldr	r2, [r7, #16]
 8009fd0:	0151      	lsls	r1, r2, #5
 8009fd2:	697a      	ldr	r2, [r7, #20]
 8009fd4:	440a      	add	r2, r1
 8009fd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009fda:	0cdb      	lsrs	r3, r3, #19
 8009fdc:	04db      	lsls	r3, r3, #19
 8009fde:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009fe0:	693b      	ldr	r3, [r7, #16]
 8009fe2:	015a      	lsls	r2, r3, #5
 8009fe4:	697b      	ldr	r3, [r7, #20]
 8009fe6:	4413      	add	r3, r2
 8009fe8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009fec:	691b      	ldr	r3, [r3, #16]
 8009fee:	693a      	ldr	r2, [r7, #16]
 8009ff0:	0151      	lsls	r1, r2, #5
 8009ff2:	697a      	ldr	r2, [r7, #20]
 8009ff4:	440a      	add	r2, r1
 8009ff6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ffa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009ffe:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a002:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	695b      	ldr	r3, [r3, #20]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d003      	beq.n	800a014 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800a00c:	68bb      	ldr	r3, [r7, #8]
 800a00e:	689a      	ldr	r2, [r3, #8]
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a014:	693b      	ldr	r3, [r7, #16]
 800a016:	015a      	lsls	r2, r3, #5
 800a018:	697b      	ldr	r3, [r7, #20]
 800a01a:	4413      	add	r3, r2
 800a01c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a020:	691b      	ldr	r3, [r3, #16]
 800a022:	693a      	ldr	r2, [r7, #16]
 800a024:	0151      	lsls	r1, r2, #5
 800a026:	697a      	ldr	r2, [r7, #20]
 800a028:	440a      	add	r2, r1
 800a02a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a02e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a032:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800a034:	693b      	ldr	r3, [r7, #16]
 800a036:	015a      	lsls	r2, r3, #5
 800a038:	697b      	ldr	r3, [r7, #20]
 800a03a:	4413      	add	r3, r2
 800a03c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a040:	691a      	ldr	r2, [r3, #16]
 800a042:	68bb      	ldr	r3, [r7, #8]
 800a044:	689b      	ldr	r3, [r3, #8]
 800a046:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a04a:	6939      	ldr	r1, [r7, #16]
 800a04c:	0148      	lsls	r0, r1, #5
 800a04e:	6979      	ldr	r1, [r7, #20]
 800a050:	4401      	add	r1, r0
 800a052:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a056:	4313      	orrs	r3, r2
 800a058:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800a05a:	79fb      	ldrb	r3, [r7, #7]
 800a05c:	2b01      	cmp	r3, #1
 800a05e:	d10d      	bne.n	800a07c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	68db      	ldr	r3, [r3, #12]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d009      	beq.n	800a07c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a068:	68bb      	ldr	r3, [r7, #8]
 800a06a:	68d9      	ldr	r1, [r3, #12]
 800a06c:	693b      	ldr	r3, [r7, #16]
 800a06e:	015a      	lsls	r2, r3, #5
 800a070:	697b      	ldr	r3, [r7, #20]
 800a072:	4413      	add	r3, r2
 800a074:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a078:	460a      	mov	r2, r1
 800a07a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a07c:	693b      	ldr	r3, [r7, #16]
 800a07e:	015a      	lsls	r2, r3, #5
 800a080:	697b      	ldr	r3, [r7, #20]
 800a082:	4413      	add	r3, r2
 800a084:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	693a      	ldr	r2, [r7, #16]
 800a08c:	0151      	lsls	r1, r2, #5
 800a08e:	697a      	ldr	r2, [r7, #20]
 800a090:	440a      	add	r2, r1
 800a092:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a096:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a09a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a09c:	2300      	movs	r3, #0
}
 800a09e:	4618      	mov	r0, r3
 800a0a0:	371c      	adds	r7, #28
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a8:	4770      	bx	lr

0800a0aa <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a0aa:	b480      	push	{r7}
 800a0ac:	b089      	sub	sp, #36	; 0x24
 800a0ae:	af00      	add	r7, sp, #0
 800a0b0:	60f8      	str	r0, [r7, #12]
 800a0b2:	60b9      	str	r1, [r7, #8]
 800a0b4:	4611      	mov	r1, r2
 800a0b6:	461a      	mov	r2, r3
 800a0b8:	460b      	mov	r3, r1
 800a0ba:	71fb      	strb	r3, [r7, #7]
 800a0bc:	4613      	mov	r3, r2
 800a0be:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a0c8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d123      	bne.n	800a118 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a0d0:	88bb      	ldrh	r3, [r7, #4]
 800a0d2:	3303      	adds	r3, #3
 800a0d4:	089b      	lsrs	r3, r3, #2
 800a0d6:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a0d8:	2300      	movs	r3, #0
 800a0da:	61bb      	str	r3, [r7, #24]
 800a0dc:	e018      	b.n	800a110 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a0de:	79fb      	ldrb	r3, [r7, #7]
 800a0e0:	031a      	lsls	r2, r3, #12
 800a0e2:	697b      	ldr	r3, [r7, #20]
 800a0e4:	4413      	add	r3, r2
 800a0e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a0ea:	461a      	mov	r2, r3
 800a0ec:	69fb      	ldr	r3, [r7, #28]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a0f2:	69fb      	ldr	r3, [r7, #28]
 800a0f4:	3301      	adds	r3, #1
 800a0f6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a0f8:	69fb      	ldr	r3, [r7, #28]
 800a0fa:	3301      	adds	r3, #1
 800a0fc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a0fe:	69fb      	ldr	r3, [r7, #28]
 800a100:	3301      	adds	r3, #1
 800a102:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a104:	69fb      	ldr	r3, [r7, #28]
 800a106:	3301      	adds	r3, #1
 800a108:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a10a:	69bb      	ldr	r3, [r7, #24]
 800a10c:	3301      	adds	r3, #1
 800a10e:	61bb      	str	r3, [r7, #24]
 800a110:	69ba      	ldr	r2, [r7, #24]
 800a112:	693b      	ldr	r3, [r7, #16]
 800a114:	429a      	cmp	r2, r3
 800a116:	d3e2      	bcc.n	800a0de <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a118:	2300      	movs	r3, #0
}
 800a11a:	4618      	mov	r0, r3
 800a11c:	3724      	adds	r7, #36	; 0x24
 800a11e:	46bd      	mov	sp, r7
 800a120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a124:	4770      	bx	lr

0800a126 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a126:	b480      	push	{r7}
 800a128:	b08b      	sub	sp, #44	; 0x2c
 800a12a:	af00      	add	r7, sp, #0
 800a12c:	60f8      	str	r0, [r7, #12]
 800a12e:	60b9      	str	r1, [r7, #8]
 800a130:	4613      	mov	r3, r2
 800a132:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a138:	68bb      	ldr	r3, [r7, #8]
 800a13a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a13c:	88fb      	ldrh	r3, [r7, #6]
 800a13e:	089b      	lsrs	r3, r3, #2
 800a140:	b29b      	uxth	r3, r3
 800a142:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a144:	88fb      	ldrh	r3, [r7, #6]
 800a146:	f003 0303 	and.w	r3, r3, #3
 800a14a:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a14c:	2300      	movs	r3, #0
 800a14e:	623b      	str	r3, [r7, #32]
 800a150:	e014      	b.n	800a17c <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a152:	69bb      	ldr	r3, [r7, #24]
 800a154:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a158:	681a      	ldr	r2, [r3, #0]
 800a15a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a15c:	601a      	str	r2, [r3, #0]
    pDest++;
 800a15e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a160:	3301      	adds	r3, #1
 800a162:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a166:	3301      	adds	r3, #1
 800a168:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a16a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a16c:	3301      	adds	r3, #1
 800a16e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a172:	3301      	adds	r3, #1
 800a174:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800a176:	6a3b      	ldr	r3, [r7, #32]
 800a178:	3301      	adds	r3, #1
 800a17a:	623b      	str	r3, [r7, #32]
 800a17c:	6a3a      	ldr	r2, [r7, #32]
 800a17e:	697b      	ldr	r3, [r7, #20]
 800a180:	429a      	cmp	r2, r3
 800a182:	d3e6      	bcc.n	800a152 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a184:	8bfb      	ldrh	r3, [r7, #30]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d01e      	beq.n	800a1c8 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a18a:	2300      	movs	r3, #0
 800a18c:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a18e:	69bb      	ldr	r3, [r7, #24]
 800a190:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a194:	461a      	mov	r2, r3
 800a196:	f107 0310 	add.w	r3, r7, #16
 800a19a:	6812      	ldr	r2, [r2, #0]
 800a19c:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a19e:	693a      	ldr	r2, [r7, #16]
 800a1a0:	6a3b      	ldr	r3, [r7, #32]
 800a1a2:	b2db      	uxtb	r3, r3
 800a1a4:	00db      	lsls	r3, r3, #3
 800a1a6:	fa22 f303 	lsr.w	r3, r2, r3
 800a1aa:	b2da      	uxtb	r2, r3
 800a1ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1ae:	701a      	strb	r2, [r3, #0]
      i++;
 800a1b0:	6a3b      	ldr	r3, [r7, #32]
 800a1b2:	3301      	adds	r3, #1
 800a1b4:	623b      	str	r3, [r7, #32]
      pDest++;
 800a1b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1b8:	3301      	adds	r3, #1
 800a1ba:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800a1bc:	8bfb      	ldrh	r3, [r7, #30]
 800a1be:	3b01      	subs	r3, #1
 800a1c0:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a1c2:	8bfb      	ldrh	r3, [r7, #30]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d1ea      	bne.n	800a19e <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a1c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	372c      	adds	r7, #44	; 0x2c
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d4:	4770      	bx	lr

0800a1d6 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a1d6:	b480      	push	{r7}
 800a1d8:	b085      	sub	sp, #20
 800a1da:	af00      	add	r7, sp, #0
 800a1dc:	6078      	str	r0, [r7, #4]
 800a1de:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	781b      	ldrb	r3, [r3, #0]
 800a1e8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	785b      	ldrb	r3, [r3, #1]
 800a1ee:	2b01      	cmp	r3, #1
 800a1f0:	d12c      	bne.n	800a24c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a1f2:	68bb      	ldr	r3, [r7, #8]
 800a1f4:	015a      	lsls	r2, r3, #5
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	4413      	add	r3, r2
 800a1fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	2b00      	cmp	r3, #0
 800a202:	db12      	blt.n	800a22a <USB_EPSetStall+0x54>
 800a204:	68bb      	ldr	r3, [r7, #8]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d00f      	beq.n	800a22a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a20a:	68bb      	ldr	r3, [r7, #8]
 800a20c:	015a      	lsls	r2, r3, #5
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	4413      	add	r3, r2
 800a212:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	68ba      	ldr	r2, [r7, #8]
 800a21a:	0151      	lsls	r1, r2, #5
 800a21c:	68fa      	ldr	r2, [r7, #12]
 800a21e:	440a      	add	r2, r1
 800a220:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a224:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a228:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	015a      	lsls	r2, r3, #5
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	4413      	add	r3, r2
 800a232:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	68ba      	ldr	r2, [r7, #8]
 800a23a:	0151      	lsls	r1, r2, #5
 800a23c:	68fa      	ldr	r2, [r7, #12]
 800a23e:	440a      	add	r2, r1
 800a240:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a244:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a248:	6013      	str	r3, [r2, #0]
 800a24a:	e02b      	b.n	800a2a4 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a24c:	68bb      	ldr	r3, [r7, #8]
 800a24e:	015a      	lsls	r2, r3, #5
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	4413      	add	r3, r2
 800a254:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	db12      	blt.n	800a284 <USB_EPSetStall+0xae>
 800a25e:	68bb      	ldr	r3, [r7, #8]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d00f      	beq.n	800a284 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	015a      	lsls	r2, r3, #5
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	4413      	add	r3, r2
 800a26c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	68ba      	ldr	r2, [r7, #8]
 800a274:	0151      	lsls	r1, r2, #5
 800a276:	68fa      	ldr	r2, [r7, #12]
 800a278:	440a      	add	r2, r1
 800a27a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a27e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a282:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	015a      	lsls	r2, r3, #5
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	4413      	add	r3, r2
 800a28c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	68ba      	ldr	r2, [r7, #8]
 800a294:	0151      	lsls	r1, r2, #5
 800a296:	68fa      	ldr	r2, [r7, #12]
 800a298:	440a      	add	r2, r1
 800a29a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a29e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a2a2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a2a4:	2300      	movs	r3, #0
}
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	3714      	adds	r7, #20
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b0:	4770      	bx	lr

0800a2b2 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a2b2:	b480      	push	{r7}
 800a2b4:	b085      	sub	sp, #20
 800a2b6:	af00      	add	r7, sp, #0
 800a2b8:	6078      	str	r0, [r7, #4]
 800a2ba:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a2c0:	683b      	ldr	r3, [r7, #0]
 800a2c2:	781b      	ldrb	r3, [r3, #0]
 800a2c4:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	785b      	ldrb	r3, [r3, #1]
 800a2ca:	2b01      	cmp	r3, #1
 800a2cc:	d128      	bne.n	800a320 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a2ce:	68bb      	ldr	r3, [r7, #8]
 800a2d0:	015a      	lsls	r2, r3, #5
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	4413      	add	r3, r2
 800a2d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	68ba      	ldr	r2, [r7, #8]
 800a2de:	0151      	lsls	r1, r2, #5
 800a2e0:	68fa      	ldr	r2, [r7, #12]
 800a2e2:	440a      	add	r2, r1
 800a2e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a2e8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a2ec:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a2ee:	683b      	ldr	r3, [r7, #0]
 800a2f0:	78db      	ldrb	r3, [r3, #3]
 800a2f2:	2b03      	cmp	r3, #3
 800a2f4:	d003      	beq.n	800a2fe <USB_EPClearStall+0x4c>
 800a2f6:	683b      	ldr	r3, [r7, #0]
 800a2f8:	78db      	ldrb	r3, [r3, #3]
 800a2fa:	2b02      	cmp	r3, #2
 800a2fc:	d138      	bne.n	800a370 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a2fe:	68bb      	ldr	r3, [r7, #8]
 800a300:	015a      	lsls	r2, r3, #5
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	4413      	add	r3, r2
 800a306:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	68ba      	ldr	r2, [r7, #8]
 800a30e:	0151      	lsls	r1, r2, #5
 800a310:	68fa      	ldr	r2, [r7, #12]
 800a312:	440a      	add	r2, r1
 800a314:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a318:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a31c:	6013      	str	r3, [r2, #0]
 800a31e:	e027      	b.n	800a370 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a320:	68bb      	ldr	r3, [r7, #8]
 800a322:	015a      	lsls	r2, r3, #5
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	4413      	add	r3, r2
 800a328:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	68ba      	ldr	r2, [r7, #8]
 800a330:	0151      	lsls	r1, r2, #5
 800a332:	68fa      	ldr	r2, [r7, #12]
 800a334:	440a      	add	r2, r1
 800a336:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a33a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a33e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	78db      	ldrb	r3, [r3, #3]
 800a344:	2b03      	cmp	r3, #3
 800a346:	d003      	beq.n	800a350 <USB_EPClearStall+0x9e>
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	78db      	ldrb	r3, [r3, #3]
 800a34c:	2b02      	cmp	r3, #2
 800a34e:	d10f      	bne.n	800a370 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a350:	68bb      	ldr	r3, [r7, #8]
 800a352:	015a      	lsls	r2, r3, #5
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	4413      	add	r3, r2
 800a358:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	68ba      	ldr	r2, [r7, #8]
 800a360:	0151      	lsls	r1, r2, #5
 800a362:	68fa      	ldr	r2, [r7, #12]
 800a364:	440a      	add	r2, r1
 800a366:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a36a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a36e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a370:	2300      	movs	r3, #0
}
 800a372:	4618      	mov	r0, r3
 800a374:	3714      	adds	r7, #20
 800a376:	46bd      	mov	sp, r7
 800a378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37c:	4770      	bx	lr

0800a37e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a37e:	b480      	push	{r7}
 800a380:	b085      	sub	sp, #20
 800a382:	af00      	add	r7, sp, #0
 800a384:	6078      	str	r0, [r7, #4]
 800a386:	460b      	mov	r3, r1
 800a388:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	68fa      	ldr	r2, [r7, #12]
 800a398:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a39c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800a3a0:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a3a8:	681a      	ldr	r2, [r3, #0]
 800a3aa:	78fb      	ldrb	r3, [r7, #3]
 800a3ac:	011b      	lsls	r3, r3, #4
 800a3ae:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800a3b2:	68f9      	ldr	r1, [r7, #12]
 800a3b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a3b8:	4313      	orrs	r3, r2
 800a3ba:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a3bc:	2300      	movs	r3, #0
}
 800a3be:	4618      	mov	r0, r3
 800a3c0:	3714      	adds	r7, #20
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c8:	4770      	bx	lr

0800a3ca <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a3ca:	b480      	push	{r7}
 800a3cc:	b085      	sub	sp, #20
 800a3ce:	af00      	add	r7, sp, #0
 800a3d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	68fa      	ldr	r2, [r7, #12]
 800a3e0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a3e4:	f023 0303 	bic.w	r3, r3, #3
 800a3e8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a3f0:	685b      	ldr	r3, [r3, #4]
 800a3f2:	68fa      	ldr	r2, [r7, #12]
 800a3f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a3f8:	f023 0302 	bic.w	r3, r3, #2
 800a3fc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a3fe:	2300      	movs	r3, #0
}
 800a400:	4618      	mov	r0, r3
 800a402:	3714      	adds	r7, #20
 800a404:	46bd      	mov	sp, r7
 800a406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40a:	4770      	bx	lr

0800a40c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a40c:	b480      	push	{r7}
 800a40e:	b085      	sub	sp, #20
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	68fa      	ldr	r2, [r7, #12]
 800a422:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a426:	f023 0303 	bic.w	r3, r3, #3
 800a42a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a432:	685b      	ldr	r3, [r3, #4]
 800a434:	68fa      	ldr	r2, [r7, #12]
 800a436:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a43a:	f043 0302 	orr.w	r3, r3, #2
 800a43e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a440:	2300      	movs	r3, #0
}
 800a442:	4618      	mov	r0, r3
 800a444:	3714      	adds	r7, #20
 800a446:	46bd      	mov	sp, r7
 800a448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44c:	4770      	bx	lr

0800a44e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a44e:	b480      	push	{r7}
 800a450:	b085      	sub	sp, #20
 800a452:	af00      	add	r7, sp, #0
 800a454:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	695b      	ldr	r3, [r3, #20]
 800a45a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	699b      	ldr	r3, [r3, #24]
 800a460:	68fa      	ldr	r2, [r7, #12]
 800a462:	4013      	ands	r3, r2
 800a464:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a466:	68fb      	ldr	r3, [r7, #12]
}
 800a468:	4618      	mov	r0, r3
 800a46a:	3714      	adds	r7, #20
 800a46c:	46bd      	mov	sp, r7
 800a46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a472:	4770      	bx	lr

0800a474 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a474:	b480      	push	{r7}
 800a476:	b085      	sub	sp, #20
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a486:	699b      	ldr	r3, [r3, #24]
 800a488:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a490:	69db      	ldr	r3, [r3, #28]
 800a492:	68ba      	ldr	r2, [r7, #8]
 800a494:	4013      	ands	r3, r2
 800a496:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a498:	68bb      	ldr	r3, [r7, #8]
 800a49a:	0c1b      	lsrs	r3, r3, #16
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	3714      	adds	r7, #20
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a6:	4770      	bx	lr

0800a4a8 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a4a8:	b480      	push	{r7}
 800a4aa:	b085      	sub	sp, #20
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a4ba:	699b      	ldr	r3, [r3, #24]
 800a4bc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a4c4:	69db      	ldr	r3, [r3, #28]
 800a4c6:	68ba      	ldr	r2, [r7, #8]
 800a4c8:	4013      	ands	r3, r2
 800a4ca:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a4cc:	68bb      	ldr	r3, [r7, #8]
 800a4ce:	b29b      	uxth	r3, r3
}
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	3714      	adds	r7, #20
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4da:	4770      	bx	lr

0800a4dc <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a4dc:	b480      	push	{r7}
 800a4de:	b085      	sub	sp, #20
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]
 800a4e4:	460b      	mov	r3, r1
 800a4e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a4ec:	78fb      	ldrb	r3, [r7, #3]
 800a4ee:	015a      	lsls	r2, r3, #5
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	4413      	add	r3, r2
 800a4f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4f8:	689b      	ldr	r3, [r3, #8]
 800a4fa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a502:	695b      	ldr	r3, [r3, #20]
 800a504:	68ba      	ldr	r2, [r7, #8]
 800a506:	4013      	ands	r3, r2
 800a508:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a50a:	68bb      	ldr	r3, [r7, #8]
}
 800a50c:	4618      	mov	r0, r3
 800a50e:	3714      	adds	r7, #20
 800a510:	46bd      	mov	sp, r7
 800a512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a516:	4770      	bx	lr

0800a518 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a518:	b480      	push	{r7}
 800a51a:	b087      	sub	sp, #28
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
 800a520:	460b      	mov	r3, r1
 800a522:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a528:	697b      	ldr	r3, [r7, #20]
 800a52a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a52e:	691b      	ldr	r3, [r3, #16]
 800a530:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a532:	697b      	ldr	r3, [r7, #20]
 800a534:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a53a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a53c:	78fb      	ldrb	r3, [r7, #3]
 800a53e:	f003 030f 	and.w	r3, r3, #15
 800a542:	68fa      	ldr	r2, [r7, #12]
 800a544:	fa22 f303 	lsr.w	r3, r2, r3
 800a548:	01db      	lsls	r3, r3, #7
 800a54a:	b2db      	uxtb	r3, r3
 800a54c:	693a      	ldr	r2, [r7, #16]
 800a54e:	4313      	orrs	r3, r2
 800a550:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a552:	78fb      	ldrb	r3, [r7, #3]
 800a554:	015a      	lsls	r2, r3, #5
 800a556:	697b      	ldr	r3, [r7, #20]
 800a558:	4413      	add	r3, r2
 800a55a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a55e:	689b      	ldr	r3, [r3, #8]
 800a560:	693a      	ldr	r2, [r7, #16]
 800a562:	4013      	ands	r3, r2
 800a564:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a566:	68bb      	ldr	r3, [r7, #8]
}
 800a568:	4618      	mov	r0, r3
 800a56a:	371c      	adds	r7, #28
 800a56c:	46bd      	mov	sp, r7
 800a56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a572:	4770      	bx	lr

0800a574 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a574:	b480      	push	{r7}
 800a576:	b083      	sub	sp, #12
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	695b      	ldr	r3, [r3, #20]
 800a580:	f003 0301 	and.w	r3, r3, #1
}
 800a584:	4618      	mov	r0, r3
 800a586:	370c      	adds	r7, #12
 800a588:	46bd      	mov	sp, r7
 800a58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58e:	4770      	bx	lr

0800a590 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800a590:	b480      	push	{r7}
 800a592:	b085      	sub	sp, #20
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	68fa      	ldr	r2, [r7, #12]
 800a5a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a5aa:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800a5ae:	f023 0307 	bic.w	r3, r3, #7
 800a5b2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a5ba:	685b      	ldr	r3, [r3, #4]
 800a5bc:	68fa      	ldr	r2, [r7, #12]
 800a5be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a5c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a5c6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a5c8:	2300      	movs	r3, #0
}
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	3714      	adds	r7, #20
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d4:	4770      	bx	lr
	...

0800a5d8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800a5d8:	b480      	push	{r7}
 800a5da:	b087      	sub	sp, #28
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	60f8      	str	r0, [r7, #12]
 800a5e0:	460b      	mov	r3, r1
 800a5e2:	607a      	str	r2, [r7, #4]
 800a5e4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	333c      	adds	r3, #60	; 0x3c
 800a5ee:	3304      	adds	r3, #4
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a5f4:	693b      	ldr	r3, [r7, #16]
 800a5f6:	4a26      	ldr	r2, [pc, #152]	; (800a690 <USB_EP0_OutStart+0xb8>)
 800a5f8:	4293      	cmp	r3, r2
 800a5fa:	d90a      	bls.n	800a612 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a5fc:	697b      	ldr	r3, [r7, #20]
 800a5fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a608:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a60c:	d101      	bne.n	800a612 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a60e:	2300      	movs	r3, #0
 800a610:	e037      	b.n	800a682 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a612:	697b      	ldr	r3, [r7, #20]
 800a614:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a618:	461a      	mov	r2, r3
 800a61a:	2300      	movs	r3, #0
 800a61c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a61e:	697b      	ldr	r3, [r7, #20]
 800a620:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a624:	691b      	ldr	r3, [r3, #16]
 800a626:	697a      	ldr	r2, [r7, #20]
 800a628:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a62c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a630:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a638:	691b      	ldr	r3, [r3, #16]
 800a63a:	697a      	ldr	r2, [r7, #20]
 800a63c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a640:	f043 0318 	orr.w	r3, r3, #24
 800a644:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a646:	697b      	ldr	r3, [r7, #20]
 800a648:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a64c:	691b      	ldr	r3, [r3, #16]
 800a64e:	697a      	ldr	r2, [r7, #20]
 800a650:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a654:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800a658:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a65a:	7afb      	ldrb	r3, [r7, #11]
 800a65c:	2b01      	cmp	r3, #1
 800a65e:	d10f      	bne.n	800a680 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a666:	461a      	mov	r2, r3
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a66c:	697b      	ldr	r3, [r7, #20]
 800a66e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	697a      	ldr	r2, [r7, #20]
 800a676:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a67a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800a67e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a680:	2300      	movs	r3, #0
}
 800a682:	4618      	mov	r0, r3
 800a684:	371c      	adds	r7, #28
 800a686:	46bd      	mov	sp, r7
 800a688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68c:	4770      	bx	lr
 800a68e:	bf00      	nop
 800a690:	4f54300a 	.word	0x4f54300a

0800a694 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a694:	b480      	push	{r7}
 800a696:	b085      	sub	sp, #20
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a69c:	2300      	movs	r3, #0
 800a69e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	3301      	adds	r3, #1
 800a6a4:	60fb      	str	r3, [r7, #12]
 800a6a6:	4a13      	ldr	r2, [pc, #76]	; (800a6f4 <USB_CoreReset+0x60>)
 800a6a8:	4293      	cmp	r3, r2
 800a6aa:	d901      	bls.n	800a6b0 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800a6ac:	2303      	movs	r3, #3
 800a6ae:	e01a      	b.n	800a6e6 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	691b      	ldr	r3, [r3, #16]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	daf3      	bge.n	800a6a0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	691b      	ldr	r3, [r3, #16]
 800a6c0:	f043 0201 	orr.w	r2, r3, #1
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	3301      	adds	r3, #1
 800a6cc:	60fb      	str	r3, [r7, #12]
 800a6ce:	4a09      	ldr	r2, [pc, #36]	; (800a6f4 <USB_CoreReset+0x60>)
 800a6d0:	4293      	cmp	r3, r2
 800a6d2:	d901      	bls.n	800a6d8 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800a6d4:	2303      	movs	r3, #3
 800a6d6:	e006      	b.n	800a6e6 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	691b      	ldr	r3, [r3, #16]
 800a6dc:	f003 0301 	and.w	r3, r3, #1
 800a6e0:	2b01      	cmp	r3, #1
 800a6e2:	d0f1      	beq.n	800a6c8 <USB_CoreReset+0x34>

  return HAL_OK;
 800a6e4:	2300      	movs	r3, #0
}
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	3714      	adds	r7, #20
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f0:	4770      	bx	lr
 800a6f2:	bf00      	nop
 800a6f4:	00030d40 	.word	0x00030d40

0800a6f8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b084      	sub	sp, #16
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
 800a700:	460b      	mov	r3, r1
 800a702:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a704:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800a708:	f002 f968 	bl	800c9dc <USBD_static_malloc>
 800a70c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d105      	bne.n	800a720 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	2200      	movs	r2, #0
 800a718:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800a71c:	2302      	movs	r3, #2
 800a71e:	e066      	b.n	800a7ee <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	68fa      	ldr	r2, [r7, #12]
 800a724:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	7c1b      	ldrb	r3, [r3, #16]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d119      	bne.n	800a764 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a730:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a734:	2202      	movs	r2, #2
 800a736:	2181      	movs	r1, #129	; 0x81
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f002 f82c 	bl	800c796 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	2201      	movs	r2, #1
 800a742:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a744:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a748:	2202      	movs	r2, #2
 800a74a:	2101      	movs	r1, #1
 800a74c:	6878      	ldr	r0, [r7, #4]
 800a74e:	f002 f822 	bl	800c796 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	2201      	movs	r2, #1
 800a756:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	2210      	movs	r2, #16
 800a75e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800a762:	e016      	b.n	800a792 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a764:	2340      	movs	r3, #64	; 0x40
 800a766:	2202      	movs	r2, #2
 800a768:	2181      	movs	r1, #129	; 0x81
 800a76a:	6878      	ldr	r0, [r7, #4]
 800a76c:	f002 f813 	bl	800c796 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	2201      	movs	r2, #1
 800a774:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a776:	2340      	movs	r3, #64	; 0x40
 800a778:	2202      	movs	r2, #2
 800a77a:	2101      	movs	r1, #1
 800a77c:	6878      	ldr	r0, [r7, #4]
 800a77e:	f002 f80a 	bl	800c796 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	2201      	movs	r2, #1
 800a786:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2210      	movs	r2, #16
 800a78e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a792:	2308      	movs	r3, #8
 800a794:	2203      	movs	r2, #3
 800a796:	2182      	movs	r1, #130	; 0x82
 800a798:	6878      	ldr	r0, [r7, #4]
 800a79a:	f001 fffc 	bl	800c796 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	2201      	movs	r2, #1
 800a7a2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	7c1b      	ldrb	r3, [r3, #16]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d109      	bne.n	800a7dc <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a7ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a7d2:	2101      	movs	r1, #1
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	f002 f8cd 	bl	800c974 <USBD_LL_PrepareReceive>
 800a7da:	e007      	b.n	800a7ec <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a7e2:	2340      	movs	r3, #64	; 0x40
 800a7e4:	2101      	movs	r1, #1
 800a7e6:	6878      	ldr	r0, [r7, #4]
 800a7e8:	f002 f8c4 	bl	800c974 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a7ec:	2300      	movs	r3, #0
}
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	3710      	adds	r7, #16
 800a7f2:	46bd      	mov	sp, r7
 800a7f4:	bd80      	pop	{r7, pc}

0800a7f6 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a7f6:	b580      	push	{r7, lr}
 800a7f8:	b082      	sub	sp, #8
 800a7fa:	af00      	add	r7, sp, #0
 800a7fc:	6078      	str	r0, [r7, #4]
 800a7fe:	460b      	mov	r3, r1
 800a800:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a802:	2181      	movs	r1, #129	; 0x81
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f001 ffec 	bl	800c7e2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	2200      	movs	r2, #0
 800a80e:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a810:	2101      	movs	r1, #1
 800a812:	6878      	ldr	r0, [r7, #4]
 800a814:	f001 ffe5 	bl	800c7e2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2200      	movs	r2, #0
 800a81c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a820:	2182      	movs	r1, #130	; 0x82
 800a822:	6878      	ldr	r0, [r7, #4]
 800a824:	f001 ffdd 	bl	800c7e2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2200      	movs	r2, #0
 800a82c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	2200      	movs	r2, #0
 800a834:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d00e      	beq.n	800a860 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a848:	685b      	ldr	r3, [r3, #4]
 800a84a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a852:	4618      	mov	r0, r3
 800a854:	f002 f8d0 	bl	800c9f8 <USBD_static_free>
    pdev->pClassData = NULL;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2200      	movs	r2, #0
 800a85c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a860:	2300      	movs	r3, #0
}
 800a862:	4618      	mov	r0, r3
 800a864:	3708      	adds	r7, #8
 800a866:	46bd      	mov	sp, r7
 800a868:	bd80      	pop	{r7, pc}
	...

0800a86c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b086      	sub	sp, #24
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
 800a874:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a87c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a87e:	2300      	movs	r3, #0
 800a880:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a882:	2300      	movs	r3, #0
 800a884:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a886:	2300      	movs	r3, #0
 800a888:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d101      	bne.n	800a894 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800a890:	2303      	movs	r3, #3
 800a892:	e0af      	b.n	800a9f4 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a894:	683b      	ldr	r3, [r7, #0]
 800a896:	781b      	ldrb	r3, [r3, #0]
 800a898:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d03f      	beq.n	800a920 <USBD_CDC_Setup+0xb4>
 800a8a0:	2b20      	cmp	r3, #32
 800a8a2:	f040 809f 	bne.w	800a9e4 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a8a6:	683b      	ldr	r3, [r7, #0]
 800a8a8:	88db      	ldrh	r3, [r3, #6]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d02e      	beq.n	800a90c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	781b      	ldrb	r3, [r3, #0]
 800a8b2:	b25b      	sxtb	r3, r3
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	da16      	bge.n	800a8e6 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a8be:	689b      	ldr	r3, [r3, #8]
 800a8c0:	683a      	ldr	r2, [r7, #0]
 800a8c2:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800a8c4:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a8c6:	683a      	ldr	r2, [r7, #0]
 800a8c8:	88d2      	ldrh	r2, [r2, #6]
 800a8ca:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a8cc:	683b      	ldr	r3, [r7, #0]
 800a8ce:	88db      	ldrh	r3, [r3, #6]
 800a8d0:	2b07      	cmp	r3, #7
 800a8d2:	bf28      	it	cs
 800a8d4:	2307      	movcs	r3, #7
 800a8d6:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a8d8:	693b      	ldr	r3, [r7, #16]
 800a8da:	89fa      	ldrh	r2, [r7, #14]
 800a8dc:	4619      	mov	r1, r3
 800a8de:	6878      	ldr	r0, [r7, #4]
 800a8e0:	f001 fb19 	bl	800bf16 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800a8e4:	e085      	b.n	800a9f2 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	785a      	ldrb	r2, [r3, #1]
 800a8ea:	693b      	ldr	r3, [r7, #16]
 800a8ec:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a8f0:	683b      	ldr	r3, [r7, #0]
 800a8f2:	88db      	ldrh	r3, [r3, #6]
 800a8f4:	b2da      	uxtb	r2, r3
 800a8f6:	693b      	ldr	r3, [r7, #16]
 800a8f8:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800a8fc:	6939      	ldr	r1, [r7, #16]
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	88db      	ldrh	r3, [r3, #6]
 800a902:	461a      	mov	r2, r3
 800a904:	6878      	ldr	r0, [r7, #4]
 800a906:	f001 fb32 	bl	800bf6e <USBD_CtlPrepareRx>
      break;
 800a90a:	e072      	b.n	800a9f2 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a912:	689b      	ldr	r3, [r3, #8]
 800a914:	683a      	ldr	r2, [r7, #0]
 800a916:	7850      	ldrb	r0, [r2, #1]
 800a918:	2200      	movs	r2, #0
 800a91a:	6839      	ldr	r1, [r7, #0]
 800a91c:	4798      	blx	r3
      break;
 800a91e:	e068      	b.n	800a9f2 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	785b      	ldrb	r3, [r3, #1]
 800a924:	2b0b      	cmp	r3, #11
 800a926:	d852      	bhi.n	800a9ce <USBD_CDC_Setup+0x162>
 800a928:	a201      	add	r2, pc, #4	; (adr r2, 800a930 <USBD_CDC_Setup+0xc4>)
 800a92a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a92e:	bf00      	nop
 800a930:	0800a961 	.word	0x0800a961
 800a934:	0800a9dd 	.word	0x0800a9dd
 800a938:	0800a9cf 	.word	0x0800a9cf
 800a93c:	0800a9cf 	.word	0x0800a9cf
 800a940:	0800a9cf 	.word	0x0800a9cf
 800a944:	0800a9cf 	.word	0x0800a9cf
 800a948:	0800a9cf 	.word	0x0800a9cf
 800a94c:	0800a9cf 	.word	0x0800a9cf
 800a950:	0800a9cf 	.word	0x0800a9cf
 800a954:	0800a9cf 	.word	0x0800a9cf
 800a958:	0800a98b 	.word	0x0800a98b
 800a95c:	0800a9b5 	.word	0x0800a9b5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a966:	b2db      	uxtb	r3, r3
 800a968:	2b03      	cmp	r3, #3
 800a96a:	d107      	bne.n	800a97c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a96c:	f107 030a 	add.w	r3, r7, #10
 800a970:	2202      	movs	r2, #2
 800a972:	4619      	mov	r1, r3
 800a974:	6878      	ldr	r0, [r7, #4]
 800a976:	f001 face 	bl	800bf16 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a97a:	e032      	b.n	800a9e2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800a97c:	6839      	ldr	r1, [r7, #0]
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	f001 fa58 	bl	800be34 <USBD_CtlError>
            ret = USBD_FAIL;
 800a984:	2303      	movs	r3, #3
 800a986:	75fb      	strb	r3, [r7, #23]
          break;
 800a988:	e02b      	b.n	800a9e2 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a990:	b2db      	uxtb	r3, r3
 800a992:	2b03      	cmp	r3, #3
 800a994:	d107      	bne.n	800a9a6 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a996:	f107 030d 	add.w	r3, r7, #13
 800a99a:	2201      	movs	r2, #1
 800a99c:	4619      	mov	r1, r3
 800a99e:	6878      	ldr	r0, [r7, #4]
 800a9a0:	f001 fab9 	bl	800bf16 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a9a4:	e01d      	b.n	800a9e2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800a9a6:	6839      	ldr	r1, [r7, #0]
 800a9a8:	6878      	ldr	r0, [r7, #4]
 800a9aa:	f001 fa43 	bl	800be34 <USBD_CtlError>
            ret = USBD_FAIL;
 800a9ae:	2303      	movs	r3, #3
 800a9b0:	75fb      	strb	r3, [r7, #23]
          break;
 800a9b2:	e016      	b.n	800a9e2 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a9ba:	b2db      	uxtb	r3, r3
 800a9bc:	2b03      	cmp	r3, #3
 800a9be:	d00f      	beq.n	800a9e0 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800a9c0:	6839      	ldr	r1, [r7, #0]
 800a9c2:	6878      	ldr	r0, [r7, #4]
 800a9c4:	f001 fa36 	bl	800be34 <USBD_CtlError>
            ret = USBD_FAIL;
 800a9c8:	2303      	movs	r3, #3
 800a9ca:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a9cc:	e008      	b.n	800a9e0 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a9ce:	6839      	ldr	r1, [r7, #0]
 800a9d0:	6878      	ldr	r0, [r7, #4]
 800a9d2:	f001 fa2f 	bl	800be34 <USBD_CtlError>
          ret = USBD_FAIL;
 800a9d6:	2303      	movs	r3, #3
 800a9d8:	75fb      	strb	r3, [r7, #23]
          break;
 800a9da:	e002      	b.n	800a9e2 <USBD_CDC_Setup+0x176>
          break;
 800a9dc:	bf00      	nop
 800a9de:	e008      	b.n	800a9f2 <USBD_CDC_Setup+0x186>
          break;
 800a9e0:	bf00      	nop
      }
      break;
 800a9e2:	e006      	b.n	800a9f2 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800a9e4:	6839      	ldr	r1, [r7, #0]
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f001 fa24 	bl	800be34 <USBD_CtlError>
      ret = USBD_FAIL;
 800a9ec:	2303      	movs	r3, #3
 800a9ee:	75fb      	strb	r3, [r7, #23]
      break;
 800a9f0:	bf00      	nop
  }

  return (uint8_t)ret;
 800a9f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	3718      	adds	r7, #24
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	bd80      	pop	{r7, pc}

0800a9fc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b084      	sub	sp, #16
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
 800aa04:	460b      	mov	r3, r1
 800aa06:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800aa0e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d101      	bne.n	800aa1e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800aa1a:	2303      	movs	r3, #3
 800aa1c:	e04f      	b.n	800aabe <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aa24:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800aa26:	78fa      	ldrb	r2, [r7, #3]
 800aa28:	6879      	ldr	r1, [r7, #4]
 800aa2a:	4613      	mov	r3, r2
 800aa2c:	009b      	lsls	r3, r3, #2
 800aa2e:	4413      	add	r3, r2
 800aa30:	009b      	lsls	r3, r3, #2
 800aa32:	440b      	add	r3, r1
 800aa34:	3318      	adds	r3, #24
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d029      	beq.n	800aa90 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800aa3c:	78fa      	ldrb	r2, [r7, #3]
 800aa3e:	6879      	ldr	r1, [r7, #4]
 800aa40:	4613      	mov	r3, r2
 800aa42:	009b      	lsls	r3, r3, #2
 800aa44:	4413      	add	r3, r2
 800aa46:	009b      	lsls	r3, r3, #2
 800aa48:	440b      	add	r3, r1
 800aa4a:	3318      	adds	r3, #24
 800aa4c:	681a      	ldr	r2, [r3, #0]
 800aa4e:	78f9      	ldrb	r1, [r7, #3]
 800aa50:	68f8      	ldr	r0, [r7, #12]
 800aa52:	460b      	mov	r3, r1
 800aa54:	00db      	lsls	r3, r3, #3
 800aa56:	1a5b      	subs	r3, r3, r1
 800aa58:	009b      	lsls	r3, r3, #2
 800aa5a:	4403      	add	r3, r0
 800aa5c:	3344      	adds	r3, #68	; 0x44
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	fbb2 f1f3 	udiv	r1, r2, r3
 800aa64:	fb03 f301 	mul.w	r3, r3, r1
 800aa68:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d110      	bne.n	800aa90 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800aa6e:	78fa      	ldrb	r2, [r7, #3]
 800aa70:	6879      	ldr	r1, [r7, #4]
 800aa72:	4613      	mov	r3, r2
 800aa74:	009b      	lsls	r3, r3, #2
 800aa76:	4413      	add	r3, r2
 800aa78:	009b      	lsls	r3, r3, #2
 800aa7a:	440b      	add	r3, r1
 800aa7c:	3318      	adds	r3, #24
 800aa7e:	2200      	movs	r2, #0
 800aa80:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800aa82:	78f9      	ldrb	r1, [r7, #3]
 800aa84:	2300      	movs	r3, #0
 800aa86:	2200      	movs	r2, #0
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f001 ff52 	bl	800c932 <USBD_LL_Transmit>
 800aa8e:	e015      	b.n	800aabc <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800aa90:	68bb      	ldr	r3, [r7, #8]
 800aa92:	2200      	movs	r2, #0
 800aa94:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aa9e:	691b      	ldr	r3, [r3, #16]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d00b      	beq.n	800aabc <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aaaa:	691b      	ldr	r3, [r3, #16]
 800aaac:	68ba      	ldr	r2, [r7, #8]
 800aaae:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800aab2:	68ba      	ldr	r2, [r7, #8]
 800aab4:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800aab8:	78fa      	ldrb	r2, [r7, #3]
 800aaba:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800aabc:	2300      	movs	r3, #0
}
 800aabe:	4618      	mov	r0, r3
 800aac0:	3710      	adds	r7, #16
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd80      	pop	{r7, pc}

0800aac6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800aac6:	b580      	push	{r7, lr}
 800aac8:	b084      	sub	sp, #16
 800aaca:	af00      	add	r7, sp, #0
 800aacc:	6078      	str	r0, [r7, #4]
 800aace:	460b      	mov	r3, r1
 800aad0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aad8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d101      	bne.n	800aae8 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800aae4:	2303      	movs	r3, #3
 800aae6:	e015      	b.n	800ab14 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800aae8:	78fb      	ldrb	r3, [r7, #3]
 800aaea:	4619      	mov	r1, r3
 800aaec:	6878      	ldr	r0, [r7, #4]
 800aaee:	f001 ff62 	bl	800c9b6 <USBD_LL_GetRxDataSize>
 800aaf2:	4602      	mov	r2, r0
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ab00:	68db      	ldr	r3, [r3, #12]
 800ab02:	68fa      	ldr	r2, [r7, #12]
 800ab04:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800ab08:	68fa      	ldr	r2, [r7, #12]
 800ab0a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800ab0e:	4611      	mov	r1, r2
 800ab10:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800ab12:	2300      	movs	r3, #0
}
 800ab14:	4618      	mov	r0, r3
 800ab16:	3710      	adds	r7, #16
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	bd80      	pop	{r7, pc}

0800ab1c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ab1c:	b580      	push	{r7, lr}
 800ab1e:	b084      	sub	sp, #16
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ab2a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d101      	bne.n	800ab36 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800ab32:	2303      	movs	r3, #3
 800ab34:	e01b      	b.n	800ab6e <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d015      	beq.n	800ab6c <USBD_CDC_EP0_RxReady+0x50>
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800ab46:	2bff      	cmp	r3, #255	; 0xff
 800ab48:	d010      	beq.n	800ab6c <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ab50:	689b      	ldr	r3, [r3, #8]
 800ab52:	68fa      	ldr	r2, [r7, #12]
 800ab54:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800ab58:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800ab5a:	68fa      	ldr	r2, [r7, #12]
 800ab5c:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ab60:	b292      	uxth	r2, r2
 800ab62:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	22ff      	movs	r2, #255	; 0xff
 800ab68:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800ab6c:	2300      	movs	r3, #0
}
 800ab6e:	4618      	mov	r0, r3
 800ab70:	3710      	adds	r7, #16
 800ab72:	46bd      	mov	sp, r7
 800ab74:	bd80      	pop	{r7, pc}
	...

0800ab78 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ab78:	b480      	push	{r7}
 800ab7a:	b083      	sub	sp, #12
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2243      	movs	r2, #67	; 0x43
 800ab84:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800ab86:	4b03      	ldr	r3, [pc, #12]	; (800ab94 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800ab88:	4618      	mov	r0, r3
 800ab8a:	370c      	adds	r7, #12
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab92:	4770      	bx	lr
 800ab94:	20000094 	.word	0x20000094

0800ab98 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ab98:	b480      	push	{r7}
 800ab9a:	b083      	sub	sp, #12
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2243      	movs	r2, #67	; 0x43
 800aba4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800aba6:	4b03      	ldr	r3, [pc, #12]	; (800abb4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800aba8:	4618      	mov	r0, r3
 800abaa:	370c      	adds	r7, #12
 800abac:	46bd      	mov	sp, r7
 800abae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb2:	4770      	bx	lr
 800abb4:	20000050 	.word	0x20000050

0800abb8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800abb8:	b480      	push	{r7}
 800abba:	b083      	sub	sp, #12
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2243      	movs	r2, #67	; 0x43
 800abc4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800abc6:	4b03      	ldr	r3, [pc, #12]	; (800abd4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800abc8:	4618      	mov	r0, r3
 800abca:	370c      	adds	r7, #12
 800abcc:	46bd      	mov	sp, r7
 800abce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd2:	4770      	bx	lr
 800abd4:	200000d8 	.word	0x200000d8

0800abd8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800abd8:	b480      	push	{r7}
 800abda:	b083      	sub	sp, #12
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	220a      	movs	r2, #10
 800abe4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800abe6:	4b03      	ldr	r3, [pc, #12]	; (800abf4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800abe8:	4618      	mov	r0, r3
 800abea:	370c      	adds	r7, #12
 800abec:	46bd      	mov	sp, r7
 800abee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf2:	4770      	bx	lr
 800abf4:	2000000c 	.word	0x2000000c

0800abf8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800abf8:	b480      	push	{r7}
 800abfa:	b083      	sub	sp, #12
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
 800ac00:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d101      	bne.n	800ac0c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800ac08:	2303      	movs	r3, #3
 800ac0a:	e004      	b.n	800ac16 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	683a      	ldr	r2, [r7, #0]
 800ac10:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800ac14:	2300      	movs	r3, #0
}
 800ac16:	4618      	mov	r0, r3
 800ac18:	370c      	adds	r7, #12
 800ac1a:	46bd      	mov	sp, r7
 800ac1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac20:	4770      	bx	lr

0800ac22 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800ac22:	b480      	push	{r7}
 800ac24:	b087      	sub	sp, #28
 800ac26:	af00      	add	r7, sp, #0
 800ac28:	60f8      	str	r0, [r7, #12]
 800ac2a:	60b9      	str	r1, [r7, #8]
 800ac2c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ac34:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800ac36:	697b      	ldr	r3, [r7, #20]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d101      	bne.n	800ac40 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800ac3c:	2303      	movs	r3, #3
 800ac3e:	e008      	b.n	800ac52 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800ac40:	697b      	ldr	r3, [r7, #20]
 800ac42:	68ba      	ldr	r2, [r7, #8]
 800ac44:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800ac48:	697b      	ldr	r3, [r7, #20]
 800ac4a:	687a      	ldr	r2, [r7, #4]
 800ac4c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800ac50:	2300      	movs	r3, #0
}
 800ac52:	4618      	mov	r0, r3
 800ac54:	371c      	adds	r7, #28
 800ac56:	46bd      	mov	sp, r7
 800ac58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5c:	4770      	bx	lr

0800ac5e <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800ac5e:	b480      	push	{r7}
 800ac60:	b085      	sub	sp, #20
 800ac62:	af00      	add	r7, sp, #0
 800ac64:	6078      	str	r0, [r7, #4]
 800ac66:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ac6e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d101      	bne.n	800ac7a <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800ac76:	2303      	movs	r3, #3
 800ac78:	e004      	b.n	800ac84 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	683a      	ldr	r2, [r7, #0]
 800ac7e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800ac82:	2300      	movs	r3, #0
}
 800ac84:	4618      	mov	r0, r3
 800ac86:	3714      	adds	r7, #20
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8e:	4770      	bx	lr

0800ac90 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b084      	sub	sp, #16
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ac9e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800aca0:	2301      	movs	r3, #1
 800aca2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d101      	bne.n	800acb2 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800acae:	2303      	movs	r3, #3
 800acb0:	e01a      	b.n	800ace8 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800acb2:	68bb      	ldr	r3, [r7, #8]
 800acb4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d114      	bne.n	800ace6 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800acbc:	68bb      	ldr	r3, [r7, #8]
 800acbe:	2201      	movs	r2, #1
 800acc0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800acc4:	68bb      	ldr	r3, [r7, #8]
 800acc6:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800acce:	68bb      	ldr	r3, [r7, #8]
 800acd0:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800acda:	2181      	movs	r1, #129	; 0x81
 800acdc:	6878      	ldr	r0, [r7, #4]
 800acde:	f001 fe28 	bl	800c932 <USBD_LL_Transmit>

    ret = USBD_OK;
 800ace2:	2300      	movs	r3, #0
 800ace4:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800ace6:	7bfb      	ldrb	r3, [r7, #15]
}
 800ace8:	4618      	mov	r0, r3
 800acea:	3710      	adds	r7, #16
 800acec:	46bd      	mov	sp, r7
 800acee:	bd80      	pop	{r7, pc}

0800acf0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b084      	sub	sp, #16
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800acfe:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d101      	bne.n	800ad0e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800ad0a:	2303      	movs	r3, #3
 800ad0c:	e016      	b.n	800ad3c <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	7c1b      	ldrb	r3, [r3, #16]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d109      	bne.n	800ad2a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ad1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ad20:	2101      	movs	r1, #1
 800ad22:	6878      	ldr	r0, [r7, #4]
 800ad24:	f001 fe26 	bl	800c974 <USBD_LL_PrepareReceive>
 800ad28:	e007      	b.n	800ad3a <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ad30:	2340      	movs	r3, #64	; 0x40
 800ad32:	2101      	movs	r1, #1
 800ad34:	6878      	ldr	r0, [r7, #4]
 800ad36:	f001 fe1d 	bl	800c974 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ad3a:	2300      	movs	r3, #0
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	3710      	adds	r7, #16
 800ad40:	46bd      	mov	sp, r7
 800ad42:	bd80      	pop	{r7, pc}

0800ad44 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b086      	sub	sp, #24
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	60f8      	str	r0, [r7, #12]
 800ad4c:	60b9      	str	r1, [r7, #8]
 800ad4e:	4613      	mov	r3, r2
 800ad50:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d101      	bne.n	800ad5c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800ad58:	2303      	movs	r3, #3
 800ad5a:	e01f      	b.n	800ad9c <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	2200      	movs	r2, #0
 800ad60:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	2200      	movs	r2, #0
 800ad68:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	2200      	movs	r2, #0
 800ad70:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ad74:	68bb      	ldr	r3, [r7, #8]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d003      	beq.n	800ad82 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	68ba      	ldr	r2, [r7, #8]
 800ad7e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	2201      	movs	r2, #1
 800ad86:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	79fa      	ldrb	r2, [r7, #7]
 800ad8e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ad90:	68f8      	ldr	r0, [r7, #12]
 800ad92:	f001 fc99 	bl	800c6c8 <USBD_LL_Init>
 800ad96:	4603      	mov	r3, r0
 800ad98:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ad9a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	3718      	adds	r7, #24
 800ada0:	46bd      	mov	sp, r7
 800ada2:	bd80      	pop	{r7, pc}

0800ada4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ada4:	b580      	push	{r7, lr}
 800ada6:	b084      	sub	sp, #16
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
 800adac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800adae:	2300      	movs	r3, #0
 800adb0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800adb2:	683b      	ldr	r3, [r7, #0]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d101      	bne.n	800adbc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800adb8:	2303      	movs	r3, #3
 800adba:	e016      	b.n	800adea <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	683a      	ldr	r2, [r7, #0]
 800adc0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800adca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d00b      	beq.n	800ade8 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800add6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800add8:	f107 020e 	add.w	r2, r7, #14
 800addc:	4610      	mov	r0, r2
 800adde:	4798      	blx	r3
 800ade0:	4602      	mov	r2, r0
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800ade8:	2300      	movs	r3, #0
}
 800adea:	4618      	mov	r0, r3
 800adec:	3710      	adds	r7, #16
 800adee:	46bd      	mov	sp, r7
 800adf0:	bd80      	pop	{r7, pc}

0800adf2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800adf2:	b580      	push	{r7, lr}
 800adf4:	b082      	sub	sp, #8
 800adf6:	af00      	add	r7, sp, #0
 800adf8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800adfa:	6878      	ldr	r0, [r7, #4]
 800adfc:	f001 fcb0 	bl	800c760 <USBD_LL_Start>
 800ae00:	4603      	mov	r3, r0
}
 800ae02:	4618      	mov	r0, r3
 800ae04:	3708      	adds	r7, #8
 800ae06:	46bd      	mov	sp, r7
 800ae08:	bd80      	pop	{r7, pc}

0800ae0a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800ae0a:	b480      	push	{r7}
 800ae0c:	b083      	sub	sp, #12
 800ae0e:	af00      	add	r7, sp, #0
 800ae10:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ae12:	2300      	movs	r3, #0
}
 800ae14:	4618      	mov	r0, r3
 800ae16:	370c      	adds	r7, #12
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1e:	4770      	bx	lr

0800ae20 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b084      	sub	sp, #16
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
 800ae28:	460b      	mov	r3, r1
 800ae2a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800ae2c:	2303      	movs	r3, #3
 800ae2e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d009      	beq.n	800ae4e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	78fa      	ldrb	r2, [r7, #3]
 800ae44:	4611      	mov	r1, r2
 800ae46:	6878      	ldr	r0, [r7, #4]
 800ae48:	4798      	blx	r3
 800ae4a:	4603      	mov	r3, r0
 800ae4c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800ae4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae50:	4618      	mov	r0, r3
 800ae52:	3710      	adds	r7, #16
 800ae54:	46bd      	mov	sp, r7
 800ae56:	bd80      	pop	{r7, pc}

0800ae58 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b082      	sub	sp, #8
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
 800ae60:	460b      	mov	r3, r1
 800ae62:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d007      	beq.n	800ae7e <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae74:	685b      	ldr	r3, [r3, #4]
 800ae76:	78fa      	ldrb	r2, [r7, #3]
 800ae78:	4611      	mov	r1, r2
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	4798      	blx	r3
  }

  return USBD_OK;
 800ae7e:	2300      	movs	r3, #0
}
 800ae80:	4618      	mov	r0, r3
 800ae82:	3708      	adds	r7, #8
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd80      	pop	{r7, pc}

0800ae88 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b084      	sub	sp, #16
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
 800ae90:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ae98:	6839      	ldr	r1, [r7, #0]
 800ae9a:	4618      	mov	r0, r3
 800ae9c:	f000 ff90 	bl	800bdc0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	2201      	movs	r2, #1
 800aea4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800aeae:	461a      	mov	r2, r3
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800aebc:	f003 031f 	and.w	r3, r3, #31
 800aec0:	2b02      	cmp	r3, #2
 800aec2:	d01a      	beq.n	800aefa <USBD_LL_SetupStage+0x72>
 800aec4:	2b02      	cmp	r3, #2
 800aec6:	d822      	bhi.n	800af0e <USBD_LL_SetupStage+0x86>
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d002      	beq.n	800aed2 <USBD_LL_SetupStage+0x4a>
 800aecc:	2b01      	cmp	r3, #1
 800aece:	d00a      	beq.n	800aee6 <USBD_LL_SetupStage+0x5e>
 800aed0:	e01d      	b.n	800af0e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800aed8:	4619      	mov	r1, r3
 800aeda:	6878      	ldr	r0, [r7, #4]
 800aedc:	f000 fa62 	bl	800b3a4 <USBD_StdDevReq>
 800aee0:	4603      	mov	r3, r0
 800aee2:	73fb      	strb	r3, [r7, #15]
      break;
 800aee4:	e020      	b.n	800af28 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800aeec:	4619      	mov	r1, r3
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	f000 fac6 	bl	800b480 <USBD_StdItfReq>
 800aef4:	4603      	mov	r3, r0
 800aef6:	73fb      	strb	r3, [r7, #15]
      break;
 800aef8:	e016      	b.n	800af28 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800af00:	4619      	mov	r1, r3
 800af02:	6878      	ldr	r0, [r7, #4]
 800af04:	f000 fb05 	bl	800b512 <USBD_StdEPReq>
 800af08:	4603      	mov	r3, r0
 800af0a:	73fb      	strb	r3, [r7, #15]
      break;
 800af0c:	e00c      	b.n	800af28 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800af14:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800af18:	b2db      	uxtb	r3, r3
 800af1a:	4619      	mov	r1, r3
 800af1c:	6878      	ldr	r0, [r7, #4]
 800af1e:	f001 fc7f 	bl	800c820 <USBD_LL_StallEP>
 800af22:	4603      	mov	r3, r0
 800af24:	73fb      	strb	r3, [r7, #15]
      break;
 800af26:	bf00      	nop
  }

  return ret;
 800af28:	7bfb      	ldrb	r3, [r7, #15]
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	3710      	adds	r7, #16
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}

0800af32 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800af32:	b580      	push	{r7, lr}
 800af34:	b086      	sub	sp, #24
 800af36:	af00      	add	r7, sp, #0
 800af38:	60f8      	str	r0, [r7, #12]
 800af3a:	460b      	mov	r3, r1
 800af3c:	607a      	str	r2, [r7, #4]
 800af3e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800af40:	7afb      	ldrb	r3, [r7, #11]
 800af42:	2b00      	cmp	r3, #0
 800af44:	d138      	bne.n	800afb8 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800af4c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800af54:	2b03      	cmp	r3, #3
 800af56:	d14a      	bne.n	800afee <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800af58:	693b      	ldr	r3, [r7, #16]
 800af5a:	689a      	ldr	r2, [r3, #8]
 800af5c:	693b      	ldr	r3, [r7, #16]
 800af5e:	68db      	ldr	r3, [r3, #12]
 800af60:	429a      	cmp	r2, r3
 800af62:	d913      	bls.n	800af8c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800af64:	693b      	ldr	r3, [r7, #16]
 800af66:	689a      	ldr	r2, [r3, #8]
 800af68:	693b      	ldr	r3, [r7, #16]
 800af6a:	68db      	ldr	r3, [r3, #12]
 800af6c:	1ad2      	subs	r2, r2, r3
 800af6e:	693b      	ldr	r3, [r7, #16]
 800af70:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800af72:	693b      	ldr	r3, [r7, #16]
 800af74:	68da      	ldr	r2, [r3, #12]
 800af76:	693b      	ldr	r3, [r7, #16]
 800af78:	689b      	ldr	r3, [r3, #8]
 800af7a:	4293      	cmp	r3, r2
 800af7c:	bf28      	it	cs
 800af7e:	4613      	movcs	r3, r2
 800af80:	461a      	mov	r2, r3
 800af82:	6879      	ldr	r1, [r7, #4]
 800af84:	68f8      	ldr	r0, [r7, #12]
 800af86:	f001 f80f 	bl	800bfa8 <USBD_CtlContinueRx>
 800af8a:	e030      	b.n	800afee <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af92:	b2db      	uxtb	r3, r3
 800af94:	2b03      	cmp	r3, #3
 800af96:	d10b      	bne.n	800afb0 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af9e:	691b      	ldr	r3, [r3, #16]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d005      	beq.n	800afb0 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800afaa:	691b      	ldr	r3, [r3, #16]
 800afac:	68f8      	ldr	r0, [r7, #12]
 800afae:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800afb0:	68f8      	ldr	r0, [r7, #12]
 800afb2:	f001 f80a 	bl	800bfca <USBD_CtlSendStatus>
 800afb6:	e01a      	b.n	800afee <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800afbe:	b2db      	uxtb	r3, r3
 800afc0:	2b03      	cmp	r3, #3
 800afc2:	d114      	bne.n	800afee <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800afca:	699b      	ldr	r3, [r3, #24]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d00e      	beq.n	800afee <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800afd6:	699b      	ldr	r3, [r3, #24]
 800afd8:	7afa      	ldrb	r2, [r7, #11]
 800afda:	4611      	mov	r1, r2
 800afdc:	68f8      	ldr	r0, [r7, #12]
 800afde:	4798      	blx	r3
 800afe0:	4603      	mov	r3, r0
 800afe2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800afe4:	7dfb      	ldrb	r3, [r7, #23]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d001      	beq.n	800afee <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800afea:	7dfb      	ldrb	r3, [r7, #23]
 800afec:	e000      	b.n	800aff0 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800afee:	2300      	movs	r3, #0
}
 800aff0:	4618      	mov	r0, r3
 800aff2:	3718      	adds	r7, #24
 800aff4:	46bd      	mov	sp, r7
 800aff6:	bd80      	pop	{r7, pc}

0800aff8 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	b086      	sub	sp, #24
 800affc:	af00      	add	r7, sp, #0
 800affe:	60f8      	str	r0, [r7, #12]
 800b000:	460b      	mov	r3, r1
 800b002:	607a      	str	r2, [r7, #4]
 800b004:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b006:	7afb      	ldrb	r3, [r7, #11]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d16b      	bne.n	800b0e4 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	3314      	adds	r3, #20
 800b010:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b018:	2b02      	cmp	r3, #2
 800b01a:	d156      	bne.n	800b0ca <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800b01c:	693b      	ldr	r3, [r7, #16]
 800b01e:	689a      	ldr	r2, [r3, #8]
 800b020:	693b      	ldr	r3, [r7, #16]
 800b022:	68db      	ldr	r3, [r3, #12]
 800b024:	429a      	cmp	r2, r3
 800b026:	d914      	bls.n	800b052 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b028:	693b      	ldr	r3, [r7, #16]
 800b02a:	689a      	ldr	r2, [r3, #8]
 800b02c:	693b      	ldr	r3, [r7, #16]
 800b02e:	68db      	ldr	r3, [r3, #12]
 800b030:	1ad2      	subs	r2, r2, r3
 800b032:	693b      	ldr	r3, [r7, #16]
 800b034:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b036:	693b      	ldr	r3, [r7, #16]
 800b038:	689b      	ldr	r3, [r3, #8]
 800b03a:	461a      	mov	r2, r3
 800b03c:	6879      	ldr	r1, [r7, #4]
 800b03e:	68f8      	ldr	r0, [r7, #12]
 800b040:	f000 ff84 	bl	800bf4c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b044:	2300      	movs	r3, #0
 800b046:	2200      	movs	r2, #0
 800b048:	2100      	movs	r1, #0
 800b04a:	68f8      	ldr	r0, [r7, #12]
 800b04c:	f001 fc92 	bl	800c974 <USBD_LL_PrepareReceive>
 800b050:	e03b      	b.n	800b0ca <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b052:	693b      	ldr	r3, [r7, #16]
 800b054:	68da      	ldr	r2, [r3, #12]
 800b056:	693b      	ldr	r3, [r7, #16]
 800b058:	689b      	ldr	r3, [r3, #8]
 800b05a:	429a      	cmp	r2, r3
 800b05c:	d11c      	bne.n	800b098 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b05e:	693b      	ldr	r3, [r7, #16]
 800b060:	685a      	ldr	r2, [r3, #4]
 800b062:	693b      	ldr	r3, [r7, #16]
 800b064:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b066:	429a      	cmp	r2, r3
 800b068:	d316      	bcc.n	800b098 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b06a:	693b      	ldr	r3, [r7, #16]
 800b06c:	685a      	ldr	r2, [r3, #4]
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b074:	429a      	cmp	r2, r3
 800b076:	d20f      	bcs.n	800b098 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b078:	2200      	movs	r2, #0
 800b07a:	2100      	movs	r1, #0
 800b07c:	68f8      	ldr	r0, [r7, #12]
 800b07e:	f000 ff65 	bl	800bf4c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	2200      	movs	r2, #0
 800b086:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b08a:	2300      	movs	r3, #0
 800b08c:	2200      	movs	r2, #0
 800b08e:	2100      	movs	r1, #0
 800b090:	68f8      	ldr	r0, [r7, #12]
 800b092:	f001 fc6f 	bl	800c974 <USBD_LL_PrepareReceive>
 800b096:	e018      	b.n	800b0ca <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b09e:	b2db      	uxtb	r3, r3
 800b0a0:	2b03      	cmp	r3, #3
 800b0a2:	d10b      	bne.n	800b0bc <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b0aa:	68db      	ldr	r3, [r3, #12]
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d005      	beq.n	800b0bc <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b0b6:	68db      	ldr	r3, [r3, #12]
 800b0b8:	68f8      	ldr	r0, [r7, #12]
 800b0ba:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b0bc:	2180      	movs	r1, #128	; 0x80
 800b0be:	68f8      	ldr	r0, [r7, #12]
 800b0c0:	f001 fbae 	bl	800c820 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b0c4:	68f8      	ldr	r0, [r7, #12]
 800b0c6:	f000 ff93 	bl	800bff0 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b0d0:	2b01      	cmp	r3, #1
 800b0d2:	d122      	bne.n	800b11a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800b0d4:	68f8      	ldr	r0, [r7, #12]
 800b0d6:	f7ff fe98 	bl	800ae0a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	2200      	movs	r2, #0
 800b0de:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b0e2:	e01a      	b.n	800b11a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b0ea:	b2db      	uxtb	r3, r3
 800b0ec:	2b03      	cmp	r3, #3
 800b0ee:	d114      	bne.n	800b11a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b0f6:	695b      	ldr	r3, [r3, #20]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d00e      	beq.n	800b11a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b102:	695b      	ldr	r3, [r3, #20]
 800b104:	7afa      	ldrb	r2, [r7, #11]
 800b106:	4611      	mov	r1, r2
 800b108:	68f8      	ldr	r0, [r7, #12]
 800b10a:	4798      	blx	r3
 800b10c:	4603      	mov	r3, r0
 800b10e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800b110:	7dfb      	ldrb	r3, [r7, #23]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d001      	beq.n	800b11a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800b116:	7dfb      	ldrb	r3, [r7, #23]
 800b118:	e000      	b.n	800b11c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800b11a:	2300      	movs	r3, #0
}
 800b11c:	4618      	mov	r0, r3
 800b11e:	3718      	adds	r7, #24
 800b120:	46bd      	mov	sp, r7
 800b122:	bd80      	pop	{r7, pc}

0800b124 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b082      	sub	sp, #8
 800b128:	af00      	add	r7, sp, #0
 800b12a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	2201      	movs	r2, #1
 800b130:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	2200      	movs	r2, #0
 800b138:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2200      	movs	r2, #0
 800b140:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	2200      	movs	r2, #0
 800b146:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b150:	2b00      	cmp	r3, #0
 800b152:	d101      	bne.n	800b158 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800b154:	2303      	movs	r3, #3
 800b156:	e02f      	b.n	800b1b8 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d00f      	beq.n	800b182 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b168:	685b      	ldr	r3, [r3, #4]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d009      	beq.n	800b182 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b174:	685b      	ldr	r3, [r3, #4]
 800b176:	687a      	ldr	r2, [r7, #4]
 800b178:	6852      	ldr	r2, [r2, #4]
 800b17a:	b2d2      	uxtb	r2, r2
 800b17c:	4611      	mov	r1, r2
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b182:	2340      	movs	r3, #64	; 0x40
 800b184:	2200      	movs	r2, #0
 800b186:	2100      	movs	r1, #0
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	f001 fb04 	bl	800c796 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	2201      	movs	r2, #1
 800b192:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	2240      	movs	r2, #64	; 0x40
 800b19a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b19e:	2340      	movs	r3, #64	; 0x40
 800b1a0:	2200      	movs	r2, #0
 800b1a2:	2180      	movs	r1, #128	; 0x80
 800b1a4:	6878      	ldr	r0, [r7, #4]
 800b1a6:	f001 faf6 	bl	800c796 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	2201      	movs	r2, #1
 800b1ae:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2240      	movs	r2, #64	; 0x40
 800b1b4:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800b1b6:	2300      	movs	r3, #0
}
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	3708      	adds	r7, #8
 800b1bc:	46bd      	mov	sp, r7
 800b1be:	bd80      	pop	{r7, pc}

0800b1c0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b1c0:	b480      	push	{r7}
 800b1c2:	b083      	sub	sp, #12
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	6078      	str	r0, [r7, #4]
 800b1c8:	460b      	mov	r3, r1
 800b1ca:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	78fa      	ldrb	r2, [r7, #3]
 800b1d0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b1d2:	2300      	movs	r3, #0
}
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	370c      	adds	r7, #12
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1de:	4770      	bx	lr

0800b1e0 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b1e0:	b480      	push	{r7}
 800b1e2:	b083      	sub	sp, #12
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b1ee:	b2da      	uxtb	r2, r3
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2204      	movs	r2, #4
 800b1fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800b1fe:	2300      	movs	r3, #0
}
 800b200:	4618      	mov	r0, r3
 800b202:	370c      	adds	r7, #12
 800b204:	46bd      	mov	sp, r7
 800b206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20a:	4770      	bx	lr

0800b20c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b20c:	b480      	push	{r7}
 800b20e:	b083      	sub	sp, #12
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b21a:	b2db      	uxtb	r3, r3
 800b21c:	2b04      	cmp	r3, #4
 800b21e:	d106      	bne.n	800b22e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800b226:	b2da      	uxtb	r2, r3
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800b22e:	2300      	movs	r3, #0
}
 800b230:	4618      	mov	r0, r3
 800b232:	370c      	adds	r7, #12
 800b234:	46bd      	mov	sp, r7
 800b236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23a:	4770      	bx	lr

0800b23c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b23c:	b580      	push	{r7, lr}
 800b23e:	b082      	sub	sp, #8
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d101      	bne.n	800b252 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800b24e:	2303      	movs	r3, #3
 800b250:	e012      	b.n	800b278 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b258:	b2db      	uxtb	r3, r3
 800b25a:	2b03      	cmp	r3, #3
 800b25c:	d10b      	bne.n	800b276 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b264:	69db      	ldr	r3, [r3, #28]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d005      	beq.n	800b276 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b270:	69db      	ldr	r3, [r3, #28]
 800b272:	6878      	ldr	r0, [r7, #4]
 800b274:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b276:	2300      	movs	r3, #0
}
 800b278:	4618      	mov	r0, r3
 800b27a:	3708      	adds	r7, #8
 800b27c:	46bd      	mov	sp, r7
 800b27e:	bd80      	pop	{r7, pc}

0800b280 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b280:	b580      	push	{r7, lr}
 800b282:	b082      	sub	sp, #8
 800b284:	af00      	add	r7, sp, #0
 800b286:	6078      	str	r0, [r7, #4]
 800b288:	460b      	mov	r3, r1
 800b28a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b292:	2b00      	cmp	r3, #0
 800b294:	d101      	bne.n	800b29a <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800b296:	2303      	movs	r3, #3
 800b298:	e014      	b.n	800b2c4 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b2a0:	b2db      	uxtb	r3, r3
 800b2a2:	2b03      	cmp	r3, #3
 800b2a4:	d10d      	bne.n	800b2c2 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2ac:	6a1b      	ldr	r3, [r3, #32]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d007      	beq.n	800b2c2 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2b8:	6a1b      	ldr	r3, [r3, #32]
 800b2ba:	78fa      	ldrb	r2, [r7, #3]
 800b2bc:	4611      	mov	r1, r2
 800b2be:	6878      	ldr	r0, [r7, #4]
 800b2c0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b2c2:	2300      	movs	r3, #0
}
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	3708      	adds	r7, #8
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	bd80      	pop	{r7, pc}

0800b2cc <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b2cc:	b580      	push	{r7, lr}
 800b2ce:	b082      	sub	sp, #8
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	6078      	str	r0, [r7, #4]
 800b2d4:	460b      	mov	r3, r1
 800b2d6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d101      	bne.n	800b2e6 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800b2e2:	2303      	movs	r3, #3
 800b2e4:	e014      	b.n	800b310 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b2ec:	b2db      	uxtb	r3, r3
 800b2ee:	2b03      	cmp	r3, #3
 800b2f0:	d10d      	bne.n	800b30e <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d007      	beq.n	800b30e <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b306:	78fa      	ldrb	r2, [r7, #3]
 800b308:	4611      	mov	r1, r2
 800b30a:	6878      	ldr	r0, [r7, #4]
 800b30c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b30e:	2300      	movs	r3, #0
}
 800b310:	4618      	mov	r0, r3
 800b312:	3708      	adds	r7, #8
 800b314:	46bd      	mov	sp, r7
 800b316:	bd80      	pop	{r7, pc}

0800b318 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b318:	b480      	push	{r7}
 800b31a:	b083      	sub	sp, #12
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b320:	2300      	movs	r3, #0
}
 800b322:	4618      	mov	r0, r3
 800b324:	370c      	adds	r7, #12
 800b326:	46bd      	mov	sp, r7
 800b328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32c:	4770      	bx	lr

0800b32e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b32e:	b580      	push	{r7, lr}
 800b330:	b082      	sub	sp, #8
 800b332:	af00      	add	r7, sp, #0
 800b334:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	2201      	movs	r2, #1
 800b33a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b344:	2b00      	cmp	r3, #0
 800b346:	d009      	beq.n	800b35c <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b34e:	685b      	ldr	r3, [r3, #4]
 800b350:	687a      	ldr	r2, [r7, #4]
 800b352:	6852      	ldr	r2, [r2, #4]
 800b354:	b2d2      	uxtb	r2, r2
 800b356:	4611      	mov	r1, r2
 800b358:	6878      	ldr	r0, [r7, #4]
 800b35a:	4798      	blx	r3
  }

  return USBD_OK;
 800b35c:	2300      	movs	r3, #0
}
 800b35e:	4618      	mov	r0, r3
 800b360:	3708      	adds	r7, #8
 800b362:	46bd      	mov	sp, r7
 800b364:	bd80      	pop	{r7, pc}

0800b366 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b366:	b480      	push	{r7}
 800b368:	b087      	sub	sp, #28
 800b36a:	af00      	add	r7, sp, #0
 800b36c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b372:	697b      	ldr	r3, [r7, #20]
 800b374:	781b      	ldrb	r3, [r3, #0]
 800b376:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b378:	697b      	ldr	r3, [r7, #20]
 800b37a:	3301      	adds	r3, #1
 800b37c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b37e:	697b      	ldr	r3, [r7, #20]
 800b380:	781b      	ldrb	r3, [r3, #0]
 800b382:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b384:	8a3b      	ldrh	r3, [r7, #16]
 800b386:	021b      	lsls	r3, r3, #8
 800b388:	b21a      	sxth	r2, r3
 800b38a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b38e:	4313      	orrs	r3, r2
 800b390:	b21b      	sxth	r3, r3
 800b392:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b394:	89fb      	ldrh	r3, [r7, #14]
}
 800b396:	4618      	mov	r0, r3
 800b398:	371c      	adds	r7, #28
 800b39a:	46bd      	mov	sp, r7
 800b39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a0:	4770      	bx	lr
	...

0800b3a4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3a4:	b580      	push	{r7, lr}
 800b3a6:	b084      	sub	sp, #16
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	6078      	str	r0, [r7, #4]
 800b3ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	781b      	ldrb	r3, [r3, #0]
 800b3b6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b3ba:	2b40      	cmp	r3, #64	; 0x40
 800b3bc:	d005      	beq.n	800b3ca <USBD_StdDevReq+0x26>
 800b3be:	2b40      	cmp	r3, #64	; 0x40
 800b3c0:	d853      	bhi.n	800b46a <USBD_StdDevReq+0xc6>
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d00b      	beq.n	800b3de <USBD_StdDevReq+0x3a>
 800b3c6:	2b20      	cmp	r3, #32
 800b3c8:	d14f      	bne.n	800b46a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b3d0:	689b      	ldr	r3, [r3, #8]
 800b3d2:	6839      	ldr	r1, [r7, #0]
 800b3d4:	6878      	ldr	r0, [r7, #4]
 800b3d6:	4798      	blx	r3
 800b3d8:	4603      	mov	r3, r0
 800b3da:	73fb      	strb	r3, [r7, #15]
      break;
 800b3dc:	e04a      	b.n	800b474 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b3de:	683b      	ldr	r3, [r7, #0]
 800b3e0:	785b      	ldrb	r3, [r3, #1]
 800b3e2:	2b09      	cmp	r3, #9
 800b3e4:	d83b      	bhi.n	800b45e <USBD_StdDevReq+0xba>
 800b3e6:	a201      	add	r2, pc, #4	; (adr r2, 800b3ec <USBD_StdDevReq+0x48>)
 800b3e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3ec:	0800b441 	.word	0x0800b441
 800b3f0:	0800b455 	.word	0x0800b455
 800b3f4:	0800b45f 	.word	0x0800b45f
 800b3f8:	0800b44b 	.word	0x0800b44b
 800b3fc:	0800b45f 	.word	0x0800b45f
 800b400:	0800b41f 	.word	0x0800b41f
 800b404:	0800b415 	.word	0x0800b415
 800b408:	0800b45f 	.word	0x0800b45f
 800b40c:	0800b437 	.word	0x0800b437
 800b410:	0800b429 	.word	0x0800b429
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b414:	6839      	ldr	r1, [r7, #0]
 800b416:	6878      	ldr	r0, [r7, #4]
 800b418:	f000 f9de 	bl	800b7d8 <USBD_GetDescriptor>
          break;
 800b41c:	e024      	b.n	800b468 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b41e:	6839      	ldr	r1, [r7, #0]
 800b420:	6878      	ldr	r0, [r7, #4]
 800b422:	f000 fb43 	bl	800baac <USBD_SetAddress>
          break;
 800b426:	e01f      	b.n	800b468 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b428:	6839      	ldr	r1, [r7, #0]
 800b42a:	6878      	ldr	r0, [r7, #4]
 800b42c:	f000 fb82 	bl	800bb34 <USBD_SetConfig>
 800b430:	4603      	mov	r3, r0
 800b432:	73fb      	strb	r3, [r7, #15]
          break;
 800b434:	e018      	b.n	800b468 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b436:	6839      	ldr	r1, [r7, #0]
 800b438:	6878      	ldr	r0, [r7, #4]
 800b43a:	f000 fc21 	bl	800bc80 <USBD_GetConfig>
          break;
 800b43e:	e013      	b.n	800b468 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b440:	6839      	ldr	r1, [r7, #0]
 800b442:	6878      	ldr	r0, [r7, #4]
 800b444:	f000 fc52 	bl	800bcec <USBD_GetStatus>
          break;
 800b448:	e00e      	b.n	800b468 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b44a:	6839      	ldr	r1, [r7, #0]
 800b44c:	6878      	ldr	r0, [r7, #4]
 800b44e:	f000 fc81 	bl	800bd54 <USBD_SetFeature>
          break;
 800b452:	e009      	b.n	800b468 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b454:	6839      	ldr	r1, [r7, #0]
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	f000 fc90 	bl	800bd7c <USBD_ClrFeature>
          break;
 800b45c:	e004      	b.n	800b468 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800b45e:	6839      	ldr	r1, [r7, #0]
 800b460:	6878      	ldr	r0, [r7, #4]
 800b462:	f000 fce7 	bl	800be34 <USBD_CtlError>
          break;
 800b466:	bf00      	nop
      }
      break;
 800b468:	e004      	b.n	800b474 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800b46a:	6839      	ldr	r1, [r7, #0]
 800b46c:	6878      	ldr	r0, [r7, #4]
 800b46e:	f000 fce1 	bl	800be34 <USBD_CtlError>
      break;
 800b472:	bf00      	nop
  }

  return ret;
 800b474:	7bfb      	ldrb	r3, [r7, #15]
}
 800b476:	4618      	mov	r0, r3
 800b478:	3710      	adds	r7, #16
 800b47a:	46bd      	mov	sp, r7
 800b47c:	bd80      	pop	{r7, pc}
 800b47e:	bf00      	nop

0800b480 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b480:	b580      	push	{r7, lr}
 800b482:	b084      	sub	sp, #16
 800b484:	af00      	add	r7, sp, #0
 800b486:	6078      	str	r0, [r7, #4]
 800b488:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b48a:	2300      	movs	r3, #0
 800b48c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b48e:	683b      	ldr	r3, [r7, #0]
 800b490:	781b      	ldrb	r3, [r3, #0]
 800b492:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b496:	2b40      	cmp	r3, #64	; 0x40
 800b498:	d005      	beq.n	800b4a6 <USBD_StdItfReq+0x26>
 800b49a:	2b40      	cmp	r3, #64	; 0x40
 800b49c:	d82f      	bhi.n	800b4fe <USBD_StdItfReq+0x7e>
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d001      	beq.n	800b4a6 <USBD_StdItfReq+0x26>
 800b4a2:	2b20      	cmp	r3, #32
 800b4a4:	d12b      	bne.n	800b4fe <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b4ac:	b2db      	uxtb	r3, r3
 800b4ae:	3b01      	subs	r3, #1
 800b4b0:	2b02      	cmp	r3, #2
 800b4b2:	d81d      	bhi.n	800b4f0 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b4b4:	683b      	ldr	r3, [r7, #0]
 800b4b6:	889b      	ldrh	r3, [r3, #4]
 800b4b8:	b2db      	uxtb	r3, r3
 800b4ba:	2b01      	cmp	r3, #1
 800b4bc:	d813      	bhi.n	800b4e6 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b4c4:	689b      	ldr	r3, [r3, #8]
 800b4c6:	6839      	ldr	r1, [r7, #0]
 800b4c8:	6878      	ldr	r0, [r7, #4]
 800b4ca:	4798      	blx	r3
 800b4cc:	4603      	mov	r3, r0
 800b4ce:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b4d0:	683b      	ldr	r3, [r7, #0]
 800b4d2:	88db      	ldrh	r3, [r3, #6]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d110      	bne.n	800b4fa <USBD_StdItfReq+0x7a>
 800b4d8:	7bfb      	ldrb	r3, [r7, #15]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d10d      	bne.n	800b4fa <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b4de:	6878      	ldr	r0, [r7, #4]
 800b4e0:	f000 fd73 	bl	800bfca <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b4e4:	e009      	b.n	800b4fa <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800b4e6:	6839      	ldr	r1, [r7, #0]
 800b4e8:	6878      	ldr	r0, [r7, #4]
 800b4ea:	f000 fca3 	bl	800be34 <USBD_CtlError>
          break;
 800b4ee:	e004      	b.n	800b4fa <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800b4f0:	6839      	ldr	r1, [r7, #0]
 800b4f2:	6878      	ldr	r0, [r7, #4]
 800b4f4:	f000 fc9e 	bl	800be34 <USBD_CtlError>
          break;
 800b4f8:	e000      	b.n	800b4fc <USBD_StdItfReq+0x7c>
          break;
 800b4fa:	bf00      	nop
      }
      break;
 800b4fc:	e004      	b.n	800b508 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800b4fe:	6839      	ldr	r1, [r7, #0]
 800b500:	6878      	ldr	r0, [r7, #4]
 800b502:	f000 fc97 	bl	800be34 <USBD_CtlError>
      break;
 800b506:	bf00      	nop
  }

  return ret;
 800b508:	7bfb      	ldrb	r3, [r7, #15]
}
 800b50a:	4618      	mov	r0, r3
 800b50c:	3710      	adds	r7, #16
 800b50e:	46bd      	mov	sp, r7
 800b510:	bd80      	pop	{r7, pc}

0800b512 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b512:	b580      	push	{r7, lr}
 800b514:	b084      	sub	sp, #16
 800b516:	af00      	add	r7, sp, #0
 800b518:	6078      	str	r0, [r7, #4]
 800b51a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800b51c:	2300      	movs	r3, #0
 800b51e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	889b      	ldrh	r3, [r3, #4]
 800b524:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	781b      	ldrb	r3, [r3, #0]
 800b52a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b52e:	2b40      	cmp	r3, #64	; 0x40
 800b530:	d007      	beq.n	800b542 <USBD_StdEPReq+0x30>
 800b532:	2b40      	cmp	r3, #64	; 0x40
 800b534:	f200 8145 	bhi.w	800b7c2 <USBD_StdEPReq+0x2b0>
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d00c      	beq.n	800b556 <USBD_StdEPReq+0x44>
 800b53c:	2b20      	cmp	r3, #32
 800b53e:	f040 8140 	bne.w	800b7c2 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b548:	689b      	ldr	r3, [r3, #8]
 800b54a:	6839      	ldr	r1, [r7, #0]
 800b54c:	6878      	ldr	r0, [r7, #4]
 800b54e:	4798      	blx	r3
 800b550:	4603      	mov	r3, r0
 800b552:	73fb      	strb	r3, [r7, #15]
      break;
 800b554:	e13a      	b.n	800b7cc <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	785b      	ldrb	r3, [r3, #1]
 800b55a:	2b03      	cmp	r3, #3
 800b55c:	d007      	beq.n	800b56e <USBD_StdEPReq+0x5c>
 800b55e:	2b03      	cmp	r3, #3
 800b560:	f300 8129 	bgt.w	800b7b6 <USBD_StdEPReq+0x2a4>
 800b564:	2b00      	cmp	r3, #0
 800b566:	d07f      	beq.n	800b668 <USBD_StdEPReq+0x156>
 800b568:	2b01      	cmp	r3, #1
 800b56a:	d03c      	beq.n	800b5e6 <USBD_StdEPReq+0xd4>
 800b56c:	e123      	b.n	800b7b6 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b574:	b2db      	uxtb	r3, r3
 800b576:	2b02      	cmp	r3, #2
 800b578:	d002      	beq.n	800b580 <USBD_StdEPReq+0x6e>
 800b57a:	2b03      	cmp	r3, #3
 800b57c:	d016      	beq.n	800b5ac <USBD_StdEPReq+0x9a>
 800b57e:	e02c      	b.n	800b5da <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b580:	7bbb      	ldrb	r3, [r7, #14]
 800b582:	2b00      	cmp	r3, #0
 800b584:	d00d      	beq.n	800b5a2 <USBD_StdEPReq+0x90>
 800b586:	7bbb      	ldrb	r3, [r7, #14]
 800b588:	2b80      	cmp	r3, #128	; 0x80
 800b58a:	d00a      	beq.n	800b5a2 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b58c:	7bbb      	ldrb	r3, [r7, #14]
 800b58e:	4619      	mov	r1, r3
 800b590:	6878      	ldr	r0, [r7, #4]
 800b592:	f001 f945 	bl	800c820 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b596:	2180      	movs	r1, #128	; 0x80
 800b598:	6878      	ldr	r0, [r7, #4]
 800b59a:	f001 f941 	bl	800c820 <USBD_LL_StallEP>
 800b59e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b5a0:	e020      	b.n	800b5e4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800b5a2:	6839      	ldr	r1, [r7, #0]
 800b5a4:	6878      	ldr	r0, [r7, #4]
 800b5a6:	f000 fc45 	bl	800be34 <USBD_CtlError>
              break;
 800b5aa:	e01b      	b.n	800b5e4 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	885b      	ldrh	r3, [r3, #2]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d10e      	bne.n	800b5d2 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b5b4:	7bbb      	ldrb	r3, [r7, #14]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d00b      	beq.n	800b5d2 <USBD_StdEPReq+0xc0>
 800b5ba:	7bbb      	ldrb	r3, [r7, #14]
 800b5bc:	2b80      	cmp	r3, #128	; 0x80
 800b5be:	d008      	beq.n	800b5d2 <USBD_StdEPReq+0xc0>
 800b5c0:	683b      	ldr	r3, [r7, #0]
 800b5c2:	88db      	ldrh	r3, [r3, #6]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d104      	bne.n	800b5d2 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b5c8:	7bbb      	ldrb	r3, [r7, #14]
 800b5ca:	4619      	mov	r1, r3
 800b5cc:	6878      	ldr	r0, [r7, #4]
 800b5ce:	f001 f927 	bl	800c820 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b5d2:	6878      	ldr	r0, [r7, #4]
 800b5d4:	f000 fcf9 	bl	800bfca <USBD_CtlSendStatus>

              break;
 800b5d8:	e004      	b.n	800b5e4 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800b5da:	6839      	ldr	r1, [r7, #0]
 800b5dc:	6878      	ldr	r0, [r7, #4]
 800b5de:	f000 fc29 	bl	800be34 <USBD_CtlError>
              break;
 800b5e2:	bf00      	nop
          }
          break;
 800b5e4:	e0ec      	b.n	800b7c0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b5ec:	b2db      	uxtb	r3, r3
 800b5ee:	2b02      	cmp	r3, #2
 800b5f0:	d002      	beq.n	800b5f8 <USBD_StdEPReq+0xe6>
 800b5f2:	2b03      	cmp	r3, #3
 800b5f4:	d016      	beq.n	800b624 <USBD_StdEPReq+0x112>
 800b5f6:	e030      	b.n	800b65a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b5f8:	7bbb      	ldrb	r3, [r7, #14]
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d00d      	beq.n	800b61a <USBD_StdEPReq+0x108>
 800b5fe:	7bbb      	ldrb	r3, [r7, #14]
 800b600:	2b80      	cmp	r3, #128	; 0x80
 800b602:	d00a      	beq.n	800b61a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b604:	7bbb      	ldrb	r3, [r7, #14]
 800b606:	4619      	mov	r1, r3
 800b608:	6878      	ldr	r0, [r7, #4]
 800b60a:	f001 f909 	bl	800c820 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b60e:	2180      	movs	r1, #128	; 0x80
 800b610:	6878      	ldr	r0, [r7, #4]
 800b612:	f001 f905 	bl	800c820 <USBD_LL_StallEP>
 800b616:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b618:	e025      	b.n	800b666 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800b61a:	6839      	ldr	r1, [r7, #0]
 800b61c:	6878      	ldr	r0, [r7, #4]
 800b61e:	f000 fc09 	bl	800be34 <USBD_CtlError>
              break;
 800b622:	e020      	b.n	800b666 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b624:	683b      	ldr	r3, [r7, #0]
 800b626:	885b      	ldrh	r3, [r3, #2]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d11b      	bne.n	800b664 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b62c:	7bbb      	ldrb	r3, [r7, #14]
 800b62e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b632:	2b00      	cmp	r3, #0
 800b634:	d004      	beq.n	800b640 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b636:	7bbb      	ldrb	r3, [r7, #14]
 800b638:	4619      	mov	r1, r3
 800b63a:	6878      	ldr	r0, [r7, #4]
 800b63c:	f001 f90f 	bl	800c85e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b640:	6878      	ldr	r0, [r7, #4]
 800b642:	f000 fcc2 	bl	800bfca <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b64c:	689b      	ldr	r3, [r3, #8]
 800b64e:	6839      	ldr	r1, [r7, #0]
 800b650:	6878      	ldr	r0, [r7, #4]
 800b652:	4798      	blx	r3
 800b654:	4603      	mov	r3, r0
 800b656:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800b658:	e004      	b.n	800b664 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800b65a:	6839      	ldr	r1, [r7, #0]
 800b65c:	6878      	ldr	r0, [r7, #4]
 800b65e:	f000 fbe9 	bl	800be34 <USBD_CtlError>
              break;
 800b662:	e000      	b.n	800b666 <USBD_StdEPReq+0x154>
              break;
 800b664:	bf00      	nop
          }
          break;
 800b666:	e0ab      	b.n	800b7c0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b66e:	b2db      	uxtb	r3, r3
 800b670:	2b02      	cmp	r3, #2
 800b672:	d002      	beq.n	800b67a <USBD_StdEPReq+0x168>
 800b674:	2b03      	cmp	r3, #3
 800b676:	d032      	beq.n	800b6de <USBD_StdEPReq+0x1cc>
 800b678:	e097      	b.n	800b7aa <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b67a:	7bbb      	ldrb	r3, [r7, #14]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d007      	beq.n	800b690 <USBD_StdEPReq+0x17e>
 800b680:	7bbb      	ldrb	r3, [r7, #14]
 800b682:	2b80      	cmp	r3, #128	; 0x80
 800b684:	d004      	beq.n	800b690 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800b686:	6839      	ldr	r1, [r7, #0]
 800b688:	6878      	ldr	r0, [r7, #4]
 800b68a:	f000 fbd3 	bl	800be34 <USBD_CtlError>
                break;
 800b68e:	e091      	b.n	800b7b4 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b690:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b694:	2b00      	cmp	r3, #0
 800b696:	da0b      	bge.n	800b6b0 <USBD_StdEPReq+0x19e>
 800b698:	7bbb      	ldrb	r3, [r7, #14]
 800b69a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b69e:	4613      	mov	r3, r2
 800b6a0:	009b      	lsls	r3, r3, #2
 800b6a2:	4413      	add	r3, r2
 800b6a4:	009b      	lsls	r3, r3, #2
 800b6a6:	3310      	adds	r3, #16
 800b6a8:	687a      	ldr	r2, [r7, #4]
 800b6aa:	4413      	add	r3, r2
 800b6ac:	3304      	adds	r3, #4
 800b6ae:	e00b      	b.n	800b6c8 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b6b0:	7bbb      	ldrb	r3, [r7, #14]
 800b6b2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b6b6:	4613      	mov	r3, r2
 800b6b8:	009b      	lsls	r3, r3, #2
 800b6ba:	4413      	add	r3, r2
 800b6bc:	009b      	lsls	r3, r3, #2
 800b6be:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b6c2:	687a      	ldr	r2, [r7, #4]
 800b6c4:	4413      	add	r3, r2
 800b6c6:	3304      	adds	r3, #4
 800b6c8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b6ca:	68bb      	ldr	r3, [r7, #8]
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b6d0:	68bb      	ldr	r3, [r7, #8]
 800b6d2:	2202      	movs	r2, #2
 800b6d4:	4619      	mov	r1, r3
 800b6d6:	6878      	ldr	r0, [r7, #4]
 800b6d8:	f000 fc1d 	bl	800bf16 <USBD_CtlSendData>
              break;
 800b6dc:	e06a      	b.n	800b7b4 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b6de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	da11      	bge.n	800b70a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b6e6:	7bbb      	ldrb	r3, [r7, #14]
 800b6e8:	f003 020f 	and.w	r2, r3, #15
 800b6ec:	6879      	ldr	r1, [r7, #4]
 800b6ee:	4613      	mov	r3, r2
 800b6f0:	009b      	lsls	r3, r3, #2
 800b6f2:	4413      	add	r3, r2
 800b6f4:	009b      	lsls	r3, r3, #2
 800b6f6:	440b      	add	r3, r1
 800b6f8:	3324      	adds	r3, #36	; 0x24
 800b6fa:	881b      	ldrh	r3, [r3, #0]
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d117      	bne.n	800b730 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800b700:	6839      	ldr	r1, [r7, #0]
 800b702:	6878      	ldr	r0, [r7, #4]
 800b704:	f000 fb96 	bl	800be34 <USBD_CtlError>
                  break;
 800b708:	e054      	b.n	800b7b4 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b70a:	7bbb      	ldrb	r3, [r7, #14]
 800b70c:	f003 020f 	and.w	r2, r3, #15
 800b710:	6879      	ldr	r1, [r7, #4]
 800b712:	4613      	mov	r3, r2
 800b714:	009b      	lsls	r3, r3, #2
 800b716:	4413      	add	r3, r2
 800b718:	009b      	lsls	r3, r3, #2
 800b71a:	440b      	add	r3, r1
 800b71c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b720:	881b      	ldrh	r3, [r3, #0]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d104      	bne.n	800b730 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800b726:	6839      	ldr	r1, [r7, #0]
 800b728:	6878      	ldr	r0, [r7, #4]
 800b72a:	f000 fb83 	bl	800be34 <USBD_CtlError>
                  break;
 800b72e:	e041      	b.n	800b7b4 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b730:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b734:	2b00      	cmp	r3, #0
 800b736:	da0b      	bge.n	800b750 <USBD_StdEPReq+0x23e>
 800b738:	7bbb      	ldrb	r3, [r7, #14]
 800b73a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b73e:	4613      	mov	r3, r2
 800b740:	009b      	lsls	r3, r3, #2
 800b742:	4413      	add	r3, r2
 800b744:	009b      	lsls	r3, r3, #2
 800b746:	3310      	adds	r3, #16
 800b748:	687a      	ldr	r2, [r7, #4]
 800b74a:	4413      	add	r3, r2
 800b74c:	3304      	adds	r3, #4
 800b74e:	e00b      	b.n	800b768 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b750:	7bbb      	ldrb	r3, [r7, #14]
 800b752:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b756:	4613      	mov	r3, r2
 800b758:	009b      	lsls	r3, r3, #2
 800b75a:	4413      	add	r3, r2
 800b75c:	009b      	lsls	r3, r3, #2
 800b75e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b762:	687a      	ldr	r2, [r7, #4]
 800b764:	4413      	add	r3, r2
 800b766:	3304      	adds	r3, #4
 800b768:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b76a:	7bbb      	ldrb	r3, [r7, #14]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d002      	beq.n	800b776 <USBD_StdEPReq+0x264>
 800b770:	7bbb      	ldrb	r3, [r7, #14]
 800b772:	2b80      	cmp	r3, #128	; 0x80
 800b774:	d103      	bne.n	800b77e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800b776:	68bb      	ldr	r3, [r7, #8]
 800b778:	2200      	movs	r2, #0
 800b77a:	601a      	str	r2, [r3, #0]
 800b77c:	e00e      	b.n	800b79c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b77e:	7bbb      	ldrb	r3, [r7, #14]
 800b780:	4619      	mov	r1, r3
 800b782:	6878      	ldr	r0, [r7, #4]
 800b784:	f001 f88a 	bl	800c89c <USBD_LL_IsStallEP>
 800b788:	4603      	mov	r3, r0
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d003      	beq.n	800b796 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800b78e:	68bb      	ldr	r3, [r7, #8]
 800b790:	2201      	movs	r2, #1
 800b792:	601a      	str	r2, [r3, #0]
 800b794:	e002      	b.n	800b79c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800b796:	68bb      	ldr	r3, [r7, #8]
 800b798:	2200      	movs	r2, #0
 800b79a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b79c:	68bb      	ldr	r3, [r7, #8]
 800b79e:	2202      	movs	r2, #2
 800b7a0:	4619      	mov	r1, r3
 800b7a2:	6878      	ldr	r0, [r7, #4]
 800b7a4:	f000 fbb7 	bl	800bf16 <USBD_CtlSendData>
              break;
 800b7a8:	e004      	b.n	800b7b4 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800b7aa:	6839      	ldr	r1, [r7, #0]
 800b7ac:	6878      	ldr	r0, [r7, #4]
 800b7ae:	f000 fb41 	bl	800be34 <USBD_CtlError>
              break;
 800b7b2:	bf00      	nop
          }
          break;
 800b7b4:	e004      	b.n	800b7c0 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800b7b6:	6839      	ldr	r1, [r7, #0]
 800b7b8:	6878      	ldr	r0, [r7, #4]
 800b7ba:	f000 fb3b 	bl	800be34 <USBD_CtlError>
          break;
 800b7be:	bf00      	nop
      }
      break;
 800b7c0:	e004      	b.n	800b7cc <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800b7c2:	6839      	ldr	r1, [r7, #0]
 800b7c4:	6878      	ldr	r0, [r7, #4]
 800b7c6:	f000 fb35 	bl	800be34 <USBD_CtlError>
      break;
 800b7ca:	bf00      	nop
  }

  return ret;
 800b7cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	3710      	adds	r7, #16
 800b7d2:	46bd      	mov	sp, r7
 800b7d4:	bd80      	pop	{r7, pc}
	...

0800b7d8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b084      	sub	sp, #16
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
 800b7e0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b7ee:	683b      	ldr	r3, [r7, #0]
 800b7f0:	885b      	ldrh	r3, [r3, #2]
 800b7f2:	0a1b      	lsrs	r3, r3, #8
 800b7f4:	b29b      	uxth	r3, r3
 800b7f6:	3b01      	subs	r3, #1
 800b7f8:	2b06      	cmp	r3, #6
 800b7fa:	f200 8128 	bhi.w	800ba4e <USBD_GetDescriptor+0x276>
 800b7fe:	a201      	add	r2, pc, #4	; (adr r2, 800b804 <USBD_GetDescriptor+0x2c>)
 800b800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b804:	0800b821 	.word	0x0800b821
 800b808:	0800b839 	.word	0x0800b839
 800b80c:	0800b879 	.word	0x0800b879
 800b810:	0800ba4f 	.word	0x0800ba4f
 800b814:	0800ba4f 	.word	0x0800ba4f
 800b818:	0800b9ef 	.word	0x0800b9ef
 800b81c:	0800ba1b 	.word	0x0800ba1b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	687a      	ldr	r2, [r7, #4]
 800b82a:	7c12      	ldrb	r2, [r2, #16]
 800b82c:	f107 0108 	add.w	r1, r7, #8
 800b830:	4610      	mov	r0, r2
 800b832:	4798      	blx	r3
 800b834:	60f8      	str	r0, [r7, #12]
      break;
 800b836:	e112      	b.n	800ba5e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	7c1b      	ldrb	r3, [r3, #16]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d10d      	bne.n	800b85c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b848:	f107 0208 	add.w	r2, r7, #8
 800b84c:	4610      	mov	r0, r2
 800b84e:	4798      	blx	r3
 800b850:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	3301      	adds	r3, #1
 800b856:	2202      	movs	r2, #2
 800b858:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b85a:	e100      	b.n	800ba5e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b864:	f107 0208 	add.w	r2, r7, #8
 800b868:	4610      	mov	r0, r2
 800b86a:	4798      	blx	r3
 800b86c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	3301      	adds	r3, #1
 800b872:	2202      	movs	r2, #2
 800b874:	701a      	strb	r2, [r3, #0]
      break;
 800b876:	e0f2      	b.n	800ba5e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b878:	683b      	ldr	r3, [r7, #0]
 800b87a:	885b      	ldrh	r3, [r3, #2]
 800b87c:	b2db      	uxtb	r3, r3
 800b87e:	2b05      	cmp	r3, #5
 800b880:	f200 80ac 	bhi.w	800b9dc <USBD_GetDescriptor+0x204>
 800b884:	a201      	add	r2, pc, #4	; (adr r2, 800b88c <USBD_GetDescriptor+0xb4>)
 800b886:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b88a:	bf00      	nop
 800b88c:	0800b8a5 	.word	0x0800b8a5
 800b890:	0800b8d9 	.word	0x0800b8d9
 800b894:	0800b90d 	.word	0x0800b90d
 800b898:	0800b941 	.word	0x0800b941
 800b89c:	0800b975 	.word	0x0800b975
 800b8a0:	0800b9a9 	.word	0x0800b9a9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b8aa:	685b      	ldr	r3, [r3, #4]
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d00b      	beq.n	800b8c8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b8b6:	685b      	ldr	r3, [r3, #4]
 800b8b8:	687a      	ldr	r2, [r7, #4]
 800b8ba:	7c12      	ldrb	r2, [r2, #16]
 800b8bc:	f107 0108 	add.w	r1, r7, #8
 800b8c0:	4610      	mov	r0, r2
 800b8c2:	4798      	blx	r3
 800b8c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b8c6:	e091      	b.n	800b9ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b8c8:	6839      	ldr	r1, [r7, #0]
 800b8ca:	6878      	ldr	r0, [r7, #4]
 800b8cc:	f000 fab2 	bl	800be34 <USBD_CtlError>
            err++;
 800b8d0:	7afb      	ldrb	r3, [r7, #11]
 800b8d2:	3301      	adds	r3, #1
 800b8d4:	72fb      	strb	r3, [r7, #11]
          break;
 800b8d6:	e089      	b.n	800b9ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b8de:	689b      	ldr	r3, [r3, #8]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d00b      	beq.n	800b8fc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b8ea:	689b      	ldr	r3, [r3, #8]
 800b8ec:	687a      	ldr	r2, [r7, #4]
 800b8ee:	7c12      	ldrb	r2, [r2, #16]
 800b8f0:	f107 0108 	add.w	r1, r7, #8
 800b8f4:	4610      	mov	r0, r2
 800b8f6:	4798      	blx	r3
 800b8f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b8fa:	e077      	b.n	800b9ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b8fc:	6839      	ldr	r1, [r7, #0]
 800b8fe:	6878      	ldr	r0, [r7, #4]
 800b900:	f000 fa98 	bl	800be34 <USBD_CtlError>
            err++;
 800b904:	7afb      	ldrb	r3, [r7, #11]
 800b906:	3301      	adds	r3, #1
 800b908:	72fb      	strb	r3, [r7, #11]
          break;
 800b90a:	e06f      	b.n	800b9ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b912:	68db      	ldr	r3, [r3, #12]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d00b      	beq.n	800b930 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b91e:	68db      	ldr	r3, [r3, #12]
 800b920:	687a      	ldr	r2, [r7, #4]
 800b922:	7c12      	ldrb	r2, [r2, #16]
 800b924:	f107 0108 	add.w	r1, r7, #8
 800b928:	4610      	mov	r0, r2
 800b92a:	4798      	blx	r3
 800b92c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b92e:	e05d      	b.n	800b9ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b930:	6839      	ldr	r1, [r7, #0]
 800b932:	6878      	ldr	r0, [r7, #4]
 800b934:	f000 fa7e 	bl	800be34 <USBD_CtlError>
            err++;
 800b938:	7afb      	ldrb	r3, [r7, #11]
 800b93a:	3301      	adds	r3, #1
 800b93c:	72fb      	strb	r3, [r7, #11]
          break;
 800b93e:	e055      	b.n	800b9ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b946:	691b      	ldr	r3, [r3, #16]
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d00b      	beq.n	800b964 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b952:	691b      	ldr	r3, [r3, #16]
 800b954:	687a      	ldr	r2, [r7, #4]
 800b956:	7c12      	ldrb	r2, [r2, #16]
 800b958:	f107 0108 	add.w	r1, r7, #8
 800b95c:	4610      	mov	r0, r2
 800b95e:	4798      	blx	r3
 800b960:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b962:	e043      	b.n	800b9ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b964:	6839      	ldr	r1, [r7, #0]
 800b966:	6878      	ldr	r0, [r7, #4]
 800b968:	f000 fa64 	bl	800be34 <USBD_CtlError>
            err++;
 800b96c:	7afb      	ldrb	r3, [r7, #11]
 800b96e:	3301      	adds	r3, #1
 800b970:	72fb      	strb	r3, [r7, #11]
          break;
 800b972:	e03b      	b.n	800b9ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b97a:	695b      	ldr	r3, [r3, #20]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d00b      	beq.n	800b998 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b986:	695b      	ldr	r3, [r3, #20]
 800b988:	687a      	ldr	r2, [r7, #4]
 800b98a:	7c12      	ldrb	r2, [r2, #16]
 800b98c:	f107 0108 	add.w	r1, r7, #8
 800b990:	4610      	mov	r0, r2
 800b992:	4798      	blx	r3
 800b994:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b996:	e029      	b.n	800b9ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b998:	6839      	ldr	r1, [r7, #0]
 800b99a:	6878      	ldr	r0, [r7, #4]
 800b99c:	f000 fa4a 	bl	800be34 <USBD_CtlError>
            err++;
 800b9a0:	7afb      	ldrb	r3, [r7, #11]
 800b9a2:	3301      	adds	r3, #1
 800b9a4:	72fb      	strb	r3, [r7, #11]
          break;
 800b9a6:	e021      	b.n	800b9ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b9ae:	699b      	ldr	r3, [r3, #24]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d00b      	beq.n	800b9cc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b9ba:	699b      	ldr	r3, [r3, #24]
 800b9bc:	687a      	ldr	r2, [r7, #4]
 800b9be:	7c12      	ldrb	r2, [r2, #16]
 800b9c0:	f107 0108 	add.w	r1, r7, #8
 800b9c4:	4610      	mov	r0, r2
 800b9c6:	4798      	blx	r3
 800b9c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b9ca:	e00f      	b.n	800b9ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b9cc:	6839      	ldr	r1, [r7, #0]
 800b9ce:	6878      	ldr	r0, [r7, #4]
 800b9d0:	f000 fa30 	bl	800be34 <USBD_CtlError>
            err++;
 800b9d4:	7afb      	ldrb	r3, [r7, #11]
 800b9d6:	3301      	adds	r3, #1
 800b9d8:	72fb      	strb	r3, [r7, #11]
          break;
 800b9da:	e007      	b.n	800b9ec <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b9dc:	6839      	ldr	r1, [r7, #0]
 800b9de:	6878      	ldr	r0, [r7, #4]
 800b9e0:	f000 fa28 	bl	800be34 <USBD_CtlError>
          err++;
 800b9e4:	7afb      	ldrb	r3, [r7, #11]
 800b9e6:	3301      	adds	r3, #1
 800b9e8:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800b9ea:	bf00      	nop
      }
      break;
 800b9ec:	e037      	b.n	800ba5e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	7c1b      	ldrb	r3, [r3, #16]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d109      	bne.n	800ba0a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b9fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9fe:	f107 0208 	add.w	r2, r7, #8
 800ba02:	4610      	mov	r0, r2
 800ba04:	4798      	blx	r3
 800ba06:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ba08:	e029      	b.n	800ba5e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ba0a:	6839      	ldr	r1, [r7, #0]
 800ba0c:	6878      	ldr	r0, [r7, #4]
 800ba0e:	f000 fa11 	bl	800be34 <USBD_CtlError>
        err++;
 800ba12:	7afb      	ldrb	r3, [r7, #11]
 800ba14:	3301      	adds	r3, #1
 800ba16:	72fb      	strb	r3, [r7, #11]
      break;
 800ba18:	e021      	b.n	800ba5e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	7c1b      	ldrb	r3, [r3, #16]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d10d      	bne.n	800ba3e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba2a:	f107 0208 	add.w	r2, r7, #8
 800ba2e:	4610      	mov	r0, r2
 800ba30:	4798      	blx	r3
 800ba32:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	3301      	adds	r3, #1
 800ba38:	2207      	movs	r2, #7
 800ba3a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ba3c:	e00f      	b.n	800ba5e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ba3e:	6839      	ldr	r1, [r7, #0]
 800ba40:	6878      	ldr	r0, [r7, #4]
 800ba42:	f000 f9f7 	bl	800be34 <USBD_CtlError>
        err++;
 800ba46:	7afb      	ldrb	r3, [r7, #11]
 800ba48:	3301      	adds	r3, #1
 800ba4a:	72fb      	strb	r3, [r7, #11]
      break;
 800ba4c:	e007      	b.n	800ba5e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800ba4e:	6839      	ldr	r1, [r7, #0]
 800ba50:	6878      	ldr	r0, [r7, #4]
 800ba52:	f000 f9ef 	bl	800be34 <USBD_CtlError>
      err++;
 800ba56:	7afb      	ldrb	r3, [r7, #11]
 800ba58:	3301      	adds	r3, #1
 800ba5a:	72fb      	strb	r3, [r7, #11]
      break;
 800ba5c:	bf00      	nop
  }

  if (err != 0U)
 800ba5e:	7afb      	ldrb	r3, [r7, #11]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d11e      	bne.n	800baa2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800ba64:	683b      	ldr	r3, [r7, #0]
 800ba66:	88db      	ldrh	r3, [r3, #6]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d016      	beq.n	800ba9a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800ba6c:	893b      	ldrh	r3, [r7, #8]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d00e      	beq.n	800ba90 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	88da      	ldrh	r2, [r3, #6]
 800ba76:	893b      	ldrh	r3, [r7, #8]
 800ba78:	4293      	cmp	r3, r2
 800ba7a:	bf28      	it	cs
 800ba7c:	4613      	movcs	r3, r2
 800ba7e:	b29b      	uxth	r3, r3
 800ba80:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ba82:	893b      	ldrh	r3, [r7, #8]
 800ba84:	461a      	mov	r2, r3
 800ba86:	68f9      	ldr	r1, [r7, #12]
 800ba88:	6878      	ldr	r0, [r7, #4]
 800ba8a:	f000 fa44 	bl	800bf16 <USBD_CtlSendData>
 800ba8e:	e009      	b.n	800baa4 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ba90:	6839      	ldr	r1, [r7, #0]
 800ba92:	6878      	ldr	r0, [r7, #4]
 800ba94:	f000 f9ce 	bl	800be34 <USBD_CtlError>
 800ba98:	e004      	b.n	800baa4 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ba9a:	6878      	ldr	r0, [r7, #4]
 800ba9c:	f000 fa95 	bl	800bfca <USBD_CtlSendStatus>
 800baa0:	e000      	b.n	800baa4 <USBD_GetDescriptor+0x2cc>
    return;
 800baa2:	bf00      	nop
  }
}
 800baa4:	3710      	adds	r7, #16
 800baa6:	46bd      	mov	sp, r7
 800baa8:	bd80      	pop	{r7, pc}
 800baaa:	bf00      	nop

0800baac <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800baac:	b580      	push	{r7, lr}
 800baae:	b084      	sub	sp, #16
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	6078      	str	r0, [r7, #4]
 800bab4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	889b      	ldrh	r3, [r3, #4]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d131      	bne.n	800bb22 <USBD_SetAddress+0x76>
 800babe:	683b      	ldr	r3, [r7, #0]
 800bac0:	88db      	ldrh	r3, [r3, #6]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d12d      	bne.n	800bb22 <USBD_SetAddress+0x76>
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	885b      	ldrh	r3, [r3, #2]
 800baca:	2b7f      	cmp	r3, #127	; 0x7f
 800bacc:	d829      	bhi.n	800bb22 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bace:	683b      	ldr	r3, [r7, #0]
 800bad0:	885b      	ldrh	r3, [r3, #2]
 800bad2:	b2db      	uxtb	r3, r3
 800bad4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bad8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bae0:	b2db      	uxtb	r3, r3
 800bae2:	2b03      	cmp	r3, #3
 800bae4:	d104      	bne.n	800baf0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800bae6:	6839      	ldr	r1, [r7, #0]
 800bae8:	6878      	ldr	r0, [r7, #4]
 800baea:	f000 f9a3 	bl	800be34 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800baee:	e01d      	b.n	800bb2c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	7bfa      	ldrb	r2, [r7, #15]
 800baf4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800baf8:	7bfb      	ldrb	r3, [r7, #15]
 800bafa:	4619      	mov	r1, r3
 800bafc:	6878      	ldr	r0, [r7, #4]
 800bafe:	f000 fef9 	bl	800c8f4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bb02:	6878      	ldr	r0, [r7, #4]
 800bb04:	f000 fa61 	bl	800bfca <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bb08:	7bfb      	ldrb	r3, [r7, #15]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d004      	beq.n	800bb18 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	2202      	movs	r2, #2
 800bb12:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb16:	e009      	b.n	800bb2c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	2201      	movs	r2, #1
 800bb1c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb20:	e004      	b.n	800bb2c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800bb22:	6839      	ldr	r1, [r7, #0]
 800bb24:	6878      	ldr	r0, [r7, #4]
 800bb26:	f000 f985 	bl	800be34 <USBD_CtlError>
  }
}
 800bb2a:	bf00      	nop
 800bb2c:	bf00      	nop
 800bb2e:	3710      	adds	r7, #16
 800bb30:	46bd      	mov	sp, r7
 800bb32:	bd80      	pop	{r7, pc}

0800bb34 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb34:	b580      	push	{r7, lr}
 800bb36:	b084      	sub	sp, #16
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	6078      	str	r0, [r7, #4]
 800bb3c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bb3e:	2300      	movs	r3, #0
 800bb40:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bb42:	683b      	ldr	r3, [r7, #0]
 800bb44:	885b      	ldrh	r3, [r3, #2]
 800bb46:	b2da      	uxtb	r2, r3
 800bb48:	4b4c      	ldr	r3, [pc, #304]	; (800bc7c <USBD_SetConfig+0x148>)
 800bb4a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bb4c:	4b4b      	ldr	r3, [pc, #300]	; (800bc7c <USBD_SetConfig+0x148>)
 800bb4e:	781b      	ldrb	r3, [r3, #0]
 800bb50:	2b01      	cmp	r3, #1
 800bb52:	d905      	bls.n	800bb60 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800bb54:	6839      	ldr	r1, [r7, #0]
 800bb56:	6878      	ldr	r0, [r7, #4]
 800bb58:	f000 f96c 	bl	800be34 <USBD_CtlError>
    return USBD_FAIL;
 800bb5c:	2303      	movs	r3, #3
 800bb5e:	e088      	b.n	800bc72 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bb66:	b2db      	uxtb	r3, r3
 800bb68:	2b02      	cmp	r3, #2
 800bb6a:	d002      	beq.n	800bb72 <USBD_SetConfig+0x3e>
 800bb6c:	2b03      	cmp	r3, #3
 800bb6e:	d025      	beq.n	800bbbc <USBD_SetConfig+0x88>
 800bb70:	e071      	b.n	800bc56 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800bb72:	4b42      	ldr	r3, [pc, #264]	; (800bc7c <USBD_SetConfig+0x148>)
 800bb74:	781b      	ldrb	r3, [r3, #0]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d01c      	beq.n	800bbb4 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800bb7a:	4b40      	ldr	r3, [pc, #256]	; (800bc7c <USBD_SetConfig+0x148>)
 800bb7c:	781b      	ldrb	r3, [r3, #0]
 800bb7e:	461a      	mov	r2, r3
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bb84:	4b3d      	ldr	r3, [pc, #244]	; (800bc7c <USBD_SetConfig+0x148>)
 800bb86:	781b      	ldrb	r3, [r3, #0]
 800bb88:	4619      	mov	r1, r3
 800bb8a:	6878      	ldr	r0, [r7, #4]
 800bb8c:	f7ff f948 	bl	800ae20 <USBD_SetClassConfig>
 800bb90:	4603      	mov	r3, r0
 800bb92:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800bb94:	7bfb      	ldrb	r3, [r7, #15]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d004      	beq.n	800bba4 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800bb9a:	6839      	ldr	r1, [r7, #0]
 800bb9c:	6878      	ldr	r0, [r7, #4]
 800bb9e:	f000 f949 	bl	800be34 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bba2:	e065      	b.n	800bc70 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800bba4:	6878      	ldr	r0, [r7, #4]
 800bba6:	f000 fa10 	bl	800bfca <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	2203      	movs	r2, #3
 800bbae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800bbb2:	e05d      	b.n	800bc70 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800bbb4:	6878      	ldr	r0, [r7, #4]
 800bbb6:	f000 fa08 	bl	800bfca <USBD_CtlSendStatus>
      break;
 800bbba:	e059      	b.n	800bc70 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800bbbc:	4b2f      	ldr	r3, [pc, #188]	; (800bc7c <USBD_SetConfig+0x148>)
 800bbbe:	781b      	ldrb	r3, [r3, #0]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d112      	bne.n	800bbea <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	2202      	movs	r2, #2
 800bbc8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800bbcc:	4b2b      	ldr	r3, [pc, #172]	; (800bc7c <USBD_SetConfig+0x148>)
 800bbce:	781b      	ldrb	r3, [r3, #0]
 800bbd0:	461a      	mov	r2, r3
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bbd6:	4b29      	ldr	r3, [pc, #164]	; (800bc7c <USBD_SetConfig+0x148>)
 800bbd8:	781b      	ldrb	r3, [r3, #0]
 800bbda:	4619      	mov	r1, r3
 800bbdc:	6878      	ldr	r0, [r7, #4]
 800bbde:	f7ff f93b 	bl	800ae58 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800bbe2:	6878      	ldr	r0, [r7, #4]
 800bbe4:	f000 f9f1 	bl	800bfca <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bbe8:	e042      	b.n	800bc70 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800bbea:	4b24      	ldr	r3, [pc, #144]	; (800bc7c <USBD_SetConfig+0x148>)
 800bbec:	781b      	ldrb	r3, [r3, #0]
 800bbee:	461a      	mov	r2, r3
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	685b      	ldr	r3, [r3, #4]
 800bbf4:	429a      	cmp	r2, r3
 800bbf6:	d02a      	beq.n	800bc4e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	685b      	ldr	r3, [r3, #4]
 800bbfc:	b2db      	uxtb	r3, r3
 800bbfe:	4619      	mov	r1, r3
 800bc00:	6878      	ldr	r0, [r7, #4]
 800bc02:	f7ff f929 	bl	800ae58 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800bc06:	4b1d      	ldr	r3, [pc, #116]	; (800bc7c <USBD_SetConfig+0x148>)
 800bc08:	781b      	ldrb	r3, [r3, #0]
 800bc0a:	461a      	mov	r2, r3
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bc10:	4b1a      	ldr	r3, [pc, #104]	; (800bc7c <USBD_SetConfig+0x148>)
 800bc12:	781b      	ldrb	r3, [r3, #0]
 800bc14:	4619      	mov	r1, r3
 800bc16:	6878      	ldr	r0, [r7, #4]
 800bc18:	f7ff f902 	bl	800ae20 <USBD_SetClassConfig>
 800bc1c:	4603      	mov	r3, r0
 800bc1e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800bc20:	7bfb      	ldrb	r3, [r7, #15]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d00f      	beq.n	800bc46 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800bc26:	6839      	ldr	r1, [r7, #0]
 800bc28:	6878      	ldr	r0, [r7, #4]
 800bc2a:	f000 f903 	bl	800be34 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	685b      	ldr	r3, [r3, #4]
 800bc32:	b2db      	uxtb	r3, r3
 800bc34:	4619      	mov	r1, r3
 800bc36:	6878      	ldr	r0, [r7, #4]
 800bc38:	f7ff f90e 	bl	800ae58 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2202      	movs	r2, #2
 800bc40:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800bc44:	e014      	b.n	800bc70 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800bc46:	6878      	ldr	r0, [r7, #4]
 800bc48:	f000 f9bf 	bl	800bfca <USBD_CtlSendStatus>
      break;
 800bc4c:	e010      	b.n	800bc70 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800bc4e:	6878      	ldr	r0, [r7, #4]
 800bc50:	f000 f9bb 	bl	800bfca <USBD_CtlSendStatus>
      break;
 800bc54:	e00c      	b.n	800bc70 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800bc56:	6839      	ldr	r1, [r7, #0]
 800bc58:	6878      	ldr	r0, [r7, #4]
 800bc5a:	f000 f8eb 	bl	800be34 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bc5e:	4b07      	ldr	r3, [pc, #28]	; (800bc7c <USBD_SetConfig+0x148>)
 800bc60:	781b      	ldrb	r3, [r3, #0]
 800bc62:	4619      	mov	r1, r3
 800bc64:	6878      	ldr	r0, [r7, #4]
 800bc66:	f7ff f8f7 	bl	800ae58 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800bc6a:	2303      	movs	r3, #3
 800bc6c:	73fb      	strb	r3, [r7, #15]
      break;
 800bc6e:	bf00      	nop
  }

  return ret;
 800bc70:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc72:	4618      	mov	r0, r3
 800bc74:	3710      	adds	r7, #16
 800bc76:	46bd      	mov	sp, r7
 800bc78:	bd80      	pop	{r7, pc}
 800bc7a:	bf00      	nop
 800bc7c:	20000370 	.word	0x20000370

0800bc80 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc80:	b580      	push	{r7, lr}
 800bc82:	b082      	sub	sp, #8
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	6078      	str	r0, [r7, #4]
 800bc88:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bc8a:	683b      	ldr	r3, [r7, #0]
 800bc8c:	88db      	ldrh	r3, [r3, #6]
 800bc8e:	2b01      	cmp	r3, #1
 800bc90:	d004      	beq.n	800bc9c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bc92:	6839      	ldr	r1, [r7, #0]
 800bc94:	6878      	ldr	r0, [r7, #4]
 800bc96:	f000 f8cd 	bl	800be34 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bc9a:	e023      	b.n	800bce4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bca2:	b2db      	uxtb	r3, r3
 800bca4:	2b02      	cmp	r3, #2
 800bca6:	dc02      	bgt.n	800bcae <USBD_GetConfig+0x2e>
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	dc03      	bgt.n	800bcb4 <USBD_GetConfig+0x34>
 800bcac:	e015      	b.n	800bcda <USBD_GetConfig+0x5a>
 800bcae:	2b03      	cmp	r3, #3
 800bcb0:	d00b      	beq.n	800bcca <USBD_GetConfig+0x4a>
 800bcb2:	e012      	b.n	800bcda <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	2200      	movs	r2, #0
 800bcb8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	3308      	adds	r3, #8
 800bcbe:	2201      	movs	r2, #1
 800bcc0:	4619      	mov	r1, r3
 800bcc2:	6878      	ldr	r0, [r7, #4]
 800bcc4:	f000 f927 	bl	800bf16 <USBD_CtlSendData>
        break;
 800bcc8:	e00c      	b.n	800bce4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	3304      	adds	r3, #4
 800bcce:	2201      	movs	r2, #1
 800bcd0:	4619      	mov	r1, r3
 800bcd2:	6878      	ldr	r0, [r7, #4]
 800bcd4:	f000 f91f 	bl	800bf16 <USBD_CtlSendData>
        break;
 800bcd8:	e004      	b.n	800bce4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800bcda:	6839      	ldr	r1, [r7, #0]
 800bcdc:	6878      	ldr	r0, [r7, #4]
 800bcde:	f000 f8a9 	bl	800be34 <USBD_CtlError>
        break;
 800bce2:	bf00      	nop
}
 800bce4:	bf00      	nop
 800bce6:	3708      	adds	r7, #8
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}

0800bcec <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b082      	sub	sp, #8
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	6078      	str	r0, [r7, #4]
 800bcf4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bcfc:	b2db      	uxtb	r3, r3
 800bcfe:	3b01      	subs	r3, #1
 800bd00:	2b02      	cmp	r3, #2
 800bd02:	d81e      	bhi.n	800bd42 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bd04:	683b      	ldr	r3, [r7, #0]
 800bd06:	88db      	ldrh	r3, [r3, #6]
 800bd08:	2b02      	cmp	r3, #2
 800bd0a:	d004      	beq.n	800bd16 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800bd0c:	6839      	ldr	r1, [r7, #0]
 800bd0e:	6878      	ldr	r0, [r7, #4]
 800bd10:	f000 f890 	bl	800be34 <USBD_CtlError>
        break;
 800bd14:	e01a      	b.n	800bd4c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	2201      	movs	r2, #1
 800bd1a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d005      	beq.n	800bd32 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	68db      	ldr	r3, [r3, #12]
 800bd2a:	f043 0202 	orr.w	r2, r3, #2
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	330c      	adds	r3, #12
 800bd36:	2202      	movs	r2, #2
 800bd38:	4619      	mov	r1, r3
 800bd3a:	6878      	ldr	r0, [r7, #4]
 800bd3c:	f000 f8eb 	bl	800bf16 <USBD_CtlSendData>
      break;
 800bd40:	e004      	b.n	800bd4c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800bd42:	6839      	ldr	r1, [r7, #0]
 800bd44:	6878      	ldr	r0, [r7, #4]
 800bd46:	f000 f875 	bl	800be34 <USBD_CtlError>
      break;
 800bd4a:	bf00      	nop
  }
}
 800bd4c:	bf00      	nop
 800bd4e:	3708      	adds	r7, #8
 800bd50:	46bd      	mov	sp, r7
 800bd52:	bd80      	pop	{r7, pc}

0800bd54 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b082      	sub	sp, #8
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	6078      	str	r0, [r7, #4]
 800bd5c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bd5e:	683b      	ldr	r3, [r7, #0]
 800bd60:	885b      	ldrh	r3, [r3, #2]
 800bd62:	2b01      	cmp	r3, #1
 800bd64:	d106      	bne.n	800bd74 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	2201      	movs	r2, #1
 800bd6a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800bd6e:	6878      	ldr	r0, [r7, #4]
 800bd70:	f000 f92b 	bl	800bfca <USBD_CtlSendStatus>
  }
}
 800bd74:	bf00      	nop
 800bd76:	3708      	adds	r7, #8
 800bd78:	46bd      	mov	sp, r7
 800bd7a:	bd80      	pop	{r7, pc}

0800bd7c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b082      	sub	sp, #8
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
 800bd84:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd8c:	b2db      	uxtb	r3, r3
 800bd8e:	3b01      	subs	r3, #1
 800bd90:	2b02      	cmp	r3, #2
 800bd92:	d80b      	bhi.n	800bdac <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bd94:	683b      	ldr	r3, [r7, #0]
 800bd96:	885b      	ldrh	r3, [r3, #2]
 800bd98:	2b01      	cmp	r3, #1
 800bd9a:	d10c      	bne.n	800bdb6 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2200      	movs	r2, #0
 800bda0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800bda4:	6878      	ldr	r0, [r7, #4]
 800bda6:	f000 f910 	bl	800bfca <USBD_CtlSendStatus>
      }
      break;
 800bdaa:	e004      	b.n	800bdb6 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800bdac:	6839      	ldr	r1, [r7, #0]
 800bdae:	6878      	ldr	r0, [r7, #4]
 800bdb0:	f000 f840 	bl	800be34 <USBD_CtlError>
      break;
 800bdb4:	e000      	b.n	800bdb8 <USBD_ClrFeature+0x3c>
      break;
 800bdb6:	bf00      	nop
  }
}
 800bdb8:	bf00      	nop
 800bdba:	3708      	adds	r7, #8
 800bdbc:	46bd      	mov	sp, r7
 800bdbe:	bd80      	pop	{r7, pc}

0800bdc0 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b084      	sub	sp, #16
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
 800bdc8:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	781a      	ldrb	r2, [r3, #0]
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	3301      	adds	r3, #1
 800bdda:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	781a      	ldrb	r2, [r3, #0]
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	3301      	adds	r3, #1
 800bde8:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800bdea:	68f8      	ldr	r0, [r7, #12]
 800bdec:	f7ff fabb 	bl	800b366 <SWAPBYTE>
 800bdf0:	4603      	mov	r3, r0
 800bdf2:	461a      	mov	r2, r3
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	3301      	adds	r3, #1
 800bdfc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	3301      	adds	r3, #1
 800be02:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800be04:	68f8      	ldr	r0, [r7, #12]
 800be06:	f7ff faae 	bl	800b366 <SWAPBYTE>
 800be0a:	4603      	mov	r3, r0
 800be0c:	461a      	mov	r2, r3
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	3301      	adds	r3, #1
 800be16:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	3301      	adds	r3, #1
 800be1c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800be1e:	68f8      	ldr	r0, [r7, #12]
 800be20:	f7ff faa1 	bl	800b366 <SWAPBYTE>
 800be24:	4603      	mov	r3, r0
 800be26:	461a      	mov	r2, r3
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	80da      	strh	r2, [r3, #6]
}
 800be2c:	bf00      	nop
 800be2e:	3710      	adds	r7, #16
 800be30:	46bd      	mov	sp, r7
 800be32:	bd80      	pop	{r7, pc}

0800be34 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be34:	b580      	push	{r7, lr}
 800be36:	b082      	sub	sp, #8
 800be38:	af00      	add	r7, sp, #0
 800be3a:	6078      	str	r0, [r7, #4]
 800be3c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800be3e:	2180      	movs	r1, #128	; 0x80
 800be40:	6878      	ldr	r0, [r7, #4]
 800be42:	f000 fced 	bl	800c820 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800be46:	2100      	movs	r1, #0
 800be48:	6878      	ldr	r0, [r7, #4]
 800be4a:	f000 fce9 	bl	800c820 <USBD_LL_StallEP>
}
 800be4e:	bf00      	nop
 800be50:	3708      	adds	r7, #8
 800be52:	46bd      	mov	sp, r7
 800be54:	bd80      	pop	{r7, pc}

0800be56 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800be56:	b580      	push	{r7, lr}
 800be58:	b086      	sub	sp, #24
 800be5a:	af00      	add	r7, sp, #0
 800be5c:	60f8      	str	r0, [r7, #12]
 800be5e:	60b9      	str	r1, [r7, #8]
 800be60:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800be62:	2300      	movs	r3, #0
 800be64:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d036      	beq.n	800beda <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800be70:	6938      	ldr	r0, [r7, #16]
 800be72:	f000 f836 	bl	800bee2 <USBD_GetLen>
 800be76:	4603      	mov	r3, r0
 800be78:	3301      	adds	r3, #1
 800be7a:	b29b      	uxth	r3, r3
 800be7c:	005b      	lsls	r3, r3, #1
 800be7e:	b29a      	uxth	r2, r3
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800be84:	7dfb      	ldrb	r3, [r7, #23]
 800be86:	68ba      	ldr	r2, [r7, #8]
 800be88:	4413      	add	r3, r2
 800be8a:	687a      	ldr	r2, [r7, #4]
 800be8c:	7812      	ldrb	r2, [r2, #0]
 800be8e:	701a      	strb	r2, [r3, #0]
  idx++;
 800be90:	7dfb      	ldrb	r3, [r7, #23]
 800be92:	3301      	adds	r3, #1
 800be94:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800be96:	7dfb      	ldrb	r3, [r7, #23]
 800be98:	68ba      	ldr	r2, [r7, #8]
 800be9a:	4413      	add	r3, r2
 800be9c:	2203      	movs	r2, #3
 800be9e:	701a      	strb	r2, [r3, #0]
  idx++;
 800bea0:	7dfb      	ldrb	r3, [r7, #23]
 800bea2:	3301      	adds	r3, #1
 800bea4:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800bea6:	e013      	b.n	800bed0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800bea8:	7dfb      	ldrb	r3, [r7, #23]
 800beaa:	68ba      	ldr	r2, [r7, #8]
 800beac:	4413      	add	r3, r2
 800beae:	693a      	ldr	r2, [r7, #16]
 800beb0:	7812      	ldrb	r2, [r2, #0]
 800beb2:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800beb4:	693b      	ldr	r3, [r7, #16]
 800beb6:	3301      	adds	r3, #1
 800beb8:	613b      	str	r3, [r7, #16]
    idx++;
 800beba:	7dfb      	ldrb	r3, [r7, #23]
 800bebc:	3301      	adds	r3, #1
 800bebe:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800bec0:	7dfb      	ldrb	r3, [r7, #23]
 800bec2:	68ba      	ldr	r2, [r7, #8]
 800bec4:	4413      	add	r3, r2
 800bec6:	2200      	movs	r2, #0
 800bec8:	701a      	strb	r2, [r3, #0]
    idx++;
 800beca:	7dfb      	ldrb	r3, [r7, #23]
 800becc:	3301      	adds	r3, #1
 800bece:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800bed0:	693b      	ldr	r3, [r7, #16]
 800bed2:	781b      	ldrb	r3, [r3, #0]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d1e7      	bne.n	800bea8 <USBD_GetString+0x52>
 800bed8:	e000      	b.n	800bedc <USBD_GetString+0x86>
    return;
 800beda:	bf00      	nop
  }
}
 800bedc:	3718      	adds	r7, #24
 800bede:	46bd      	mov	sp, r7
 800bee0:	bd80      	pop	{r7, pc}

0800bee2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bee2:	b480      	push	{r7}
 800bee4:	b085      	sub	sp, #20
 800bee6:	af00      	add	r7, sp, #0
 800bee8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800beea:	2300      	movs	r3, #0
 800beec:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800bef2:	e005      	b.n	800bf00 <USBD_GetLen+0x1e>
  {
    len++;
 800bef4:	7bfb      	ldrb	r3, [r7, #15]
 800bef6:	3301      	adds	r3, #1
 800bef8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800befa:	68bb      	ldr	r3, [r7, #8]
 800befc:	3301      	adds	r3, #1
 800befe:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800bf00:	68bb      	ldr	r3, [r7, #8]
 800bf02:	781b      	ldrb	r3, [r3, #0]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d1f5      	bne.n	800bef4 <USBD_GetLen+0x12>
  }

  return len;
 800bf08:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	3714      	adds	r7, #20
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf14:	4770      	bx	lr

0800bf16 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800bf16:	b580      	push	{r7, lr}
 800bf18:	b084      	sub	sp, #16
 800bf1a:	af00      	add	r7, sp, #0
 800bf1c:	60f8      	str	r0, [r7, #12]
 800bf1e:	60b9      	str	r1, [r7, #8]
 800bf20:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	2202      	movs	r2, #2
 800bf26:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	687a      	ldr	r2, [r7, #4]
 800bf2e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	687a      	ldr	r2, [r7, #4]
 800bf34:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	68ba      	ldr	r2, [r7, #8]
 800bf3a:	2100      	movs	r1, #0
 800bf3c:	68f8      	ldr	r0, [r7, #12]
 800bf3e:	f000 fcf8 	bl	800c932 <USBD_LL_Transmit>

  return USBD_OK;
 800bf42:	2300      	movs	r3, #0
}
 800bf44:	4618      	mov	r0, r3
 800bf46:	3710      	adds	r7, #16
 800bf48:	46bd      	mov	sp, r7
 800bf4a:	bd80      	pop	{r7, pc}

0800bf4c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800bf4c:	b580      	push	{r7, lr}
 800bf4e:	b084      	sub	sp, #16
 800bf50:	af00      	add	r7, sp, #0
 800bf52:	60f8      	str	r0, [r7, #12]
 800bf54:	60b9      	str	r1, [r7, #8]
 800bf56:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	68ba      	ldr	r2, [r7, #8]
 800bf5c:	2100      	movs	r1, #0
 800bf5e:	68f8      	ldr	r0, [r7, #12]
 800bf60:	f000 fce7 	bl	800c932 <USBD_LL_Transmit>

  return USBD_OK;
 800bf64:	2300      	movs	r3, #0
}
 800bf66:	4618      	mov	r0, r3
 800bf68:	3710      	adds	r7, #16
 800bf6a:	46bd      	mov	sp, r7
 800bf6c:	bd80      	pop	{r7, pc}

0800bf6e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800bf6e:	b580      	push	{r7, lr}
 800bf70:	b084      	sub	sp, #16
 800bf72:	af00      	add	r7, sp, #0
 800bf74:	60f8      	str	r0, [r7, #12]
 800bf76:	60b9      	str	r1, [r7, #8]
 800bf78:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	2203      	movs	r2, #3
 800bf7e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	687a      	ldr	r2, [r7, #4]
 800bf86:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	687a      	ldr	r2, [r7, #4]
 800bf8e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	68ba      	ldr	r2, [r7, #8]
 800bf96:	2100      	movs	r1, #0
 800bf98:	68f8      	ldr	r0, [r7, #12]
 800bf9a:	f000 fceb 	bl	800c974 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bf9e:	2300      	movs	r3, #0
}
 800bfa0:	4618      	mov	r0, r3
 800bfa2:	3710      	adds	r7, #16
 800bfa4:	46bd      	mov	sp, r7
 800bfa6:	bd80      	pop	{r7, pc}

0800bfa8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b084      	sub	sp, #16
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	60f8      	str	r0, [r7, #12]
 800bfb0:	60b9      	str	r1, [r7, #8]
 800bfb2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	68ba      	ldr	r2, [r7, #8]
 800bfb8:	2100      	movs	r1, #0
 800bfba:	68f8      	ldr	r0, [r7, #12]
 800bfbc:	f000 fcda 	bl	800c974 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bfc0:	2300      	movs	r3, #0
}
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	3710      	adds	r7, #16
 800bfc6:	46bd      	mov	sp, r7
 800bfc8:	bd80      	pop	{r7, pc}

0800bfca <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bfca:	b580      	push	{r7, lr}
 800bfcc:	b082      	sub	sp, #8
 800bfce:	af00      	add	r7, sp, #0
 800bfd0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	2204      	movs	r2, #4
 800bfd6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bfda:	2300      	movs	r3, #0
 800bfdc:	2200      	movs	r2, #0
 800bfde:	2100      	movs	r1, #0
 800bfe0:	6878      	ldr	r0, [r7, #4]
 800bfe2:	f000 fca6 	bl	800c932 <USBD_LL_Transmit>

  return USBD_OK;
 800bfe6:	2300      	movs	r3, #0
}
 800bfe8:	4618      	mov	r0, r3
 800bfea:	3708      	adds	r7, #8
 800bfec:	46bd      	mov	sp, r7
 800bfee:	bd80      	pop	{r7, pc}

0800bff0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bff0:	b580      	push	{r7, lr}
 800bff2:	b082      	sub	sp, #8
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	2205      	movs	r2, #5
 800bffc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c000:	2300      	movs	r3, #0
 800c002:	2200      	movs	r2, #0
 800c004:	2100      	movs	r1, #0
 800c006:	6878      	ldr	r0, [r7, #4]
 800c008:	f000 fcb4 	bl	800c974 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c00c:	2300      	movs	r3, #0
}
 800c00e:	4618      	mov	r0, r3
 800c010:	3708      	adds	r7, #8
 800c012:	46bd      	mov	sp, r7
 800c014:	bd80      	pop	{r7, pc}
	...

0800c018 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c01c:	2200      	movs	r2, #0
 800c01e:	4912      	ldr	r1, [pc, #72]	; (800c068 <MX_USB_DEVICE_Init+0x50>)
 800c020:	4812      	ldr	r0, [pc, #72]	; (800c06c <MX_USB_DEVICE_Init+0x54>)
 800c022:	f7fe fe8f 	bl	800ad44 <USBD_Init>
 800c026:	4603      	mov	r3, r0
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d001      	beq.n	800c030 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c02c:	f7f5 fde6 	bl	8001bfc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c030:	490f      	ldr	r1, [pc, #60]	; (800c070 <MX_USB_DEVICE_Init+0x58>)
 800c032:	480e      	ldr	r0, [pc, #56]	; (800c06c <MX_USB_DEVICE_Init+0x54>)
 800c034:	f7fe feb6 	bl	800ada4 <USBD_RegisterClass>
 800c038:	4603      	mov	r3, r0
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d001      	beq.n	800c042 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c03e:	f7f5 fddd 	bl	8001bfc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c042:	490c      	ldr	r1, [pc, #48]	; (800c074 <MX_USB_DEVICE_Init+0x5c>)
 800c044:	4809      	ldr	r0, [pc, #36]	; (800c06c <MX_USB_DEVICE_Init+0x54>)
 800c046:	f7fe fdd7 	bl	800abf8 <USBD_CDC_RegisterInterface>
 800c04a:	4603      	mov	r3, r0
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d001      	beq.n	800c054 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c050:	f7f5 fdd4 	bl	8001bfc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c054:	4805      	ldr	r0, [pc, #20]	; (800c06c <MX_USB_DEVICE_Init+0x54>)
 800c056:	f7fe fecc 	bl	800adf2 <USBD_Start>
 800c05a:	4603      	mov	r3, r0
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d001      	beq.n	800c064 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c060:	f7f5 fdcc 	bl	8001bfc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c064:	bf00      	nop
 800c066:	bd80      	pop	{r7, pc}
 800c068:	20000130 	.word	0x20000130
 800c06c:	20000920 	.word	0x20000920
 800c070:	20000018 	.word	0x20000018
 800c074:	2000011c 	.word	0x2000011c

0800c078 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c07c:	2200      	movs	r2, #0
 800c07e:	4905      	ldr	r1, [pc, #20]	; (800c094 <CDC_Init_FS+0x1c>)
 800c080:	4805      	ldr	r0, [pc, #20]	; (800c098 <CDC_Init_FS+0x20>)
 800c082:	f7fe fdce 	bl	800ac22 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c086:	4905      	ldr	r1, [pc, #20]	; (800c09c <CDC_Init_FS+0x24>)
 800c088:	4803      	ldr	r0, [pc, #12]	; (800c098 <CDC_Init_FS+0x20>)
 800c08a:	f7fe fde8 	bl	800ac5e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c08e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c090:	4618      	mov	r0, r3
 800c092:	bd80      	pop	{r7, pc}
 800c094:	200013f0 	.word	0x200013f0
 800c098:	20000920 	.word	0x20000920
 800c09c:	20000bf0 	.word	0x20000bf0

0800c0a0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c0a0:	b480      	push	{r7}
 800c0a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c0a4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	46bd      	mov	sp, r7
 800c0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ae:	4770      	bx	lr

0800c0b0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c0b0:	b480      	push	{r7}
 800c0b2:	b083      	sub	sp, #12
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	4603      	mov	r3, r0
 800c0b8:	6039      	str	r1, [r7, #0]
 800c0ba:	71fb      	strb	r3, [r7, #7]
 800c0bc:	4613      	mov	r3, r2
 800c0be:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c0c0:	79fb      	ldrb	r3, [r7, #7]
 800c0c2:	2b23      	cmp	r3, #35	; 0x23
 800c0c4:	d84a      	bhi.n	800c15c <CDC_Control_FS+0xac>
 800c0c6:	a201      	add	r2, pc, #4	; (adr r2, 800c0cc <CDC_Control_FS+0x1c>)
 800c0c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0cc:	0800c15d 	.word	0x0800c15d
 800c0d0:	0800c15d 	.word	0x0800c15d
 800c0d4:	0800c15d 	.word	0x0800c15d
 800c0d8:	0800c15d 	.word	0x0800c15d
 800c0dc:	0800c15d 	.word	0x0800c15d
 800c0e0:	0800c15d 	.word	0x0800c15d
 800c0e4:	0800c15d 	.word	0x0800c15d
 800c0e8:	0800c15d 	.word	0x0800c15d
 800c0ec:	0800c15d 	.word	0x0800c15d
 800c0f0:	0800c15d 	.word	0x0800c15d
 800c0f4:	0800c15d 	.word	0x0800c15d
 800c0f8:	0800c15d 	.word	0x0800c15d
 800c0fc:	0800c15d 	.word	0x0800c15d
 800c100:	0800c15d 	.word	0x0800c15d
 800c104:	0800c15d 	.word	0x0800c15d
 800c108:	0800c15d 	.word	0x0800c15d
 800c10c:	0800c15d 	.word	0x0800c15d
 800c110:	0800c15d 	.word	0x0800c15d
 800c114:	0800c15d 	.word	0x0800c15d
 800c118:	0800c15d 	.word	0x0800c15d
 800c11c:	0800c15d 	.word	0x0800c15d
 800c120:	0800c15d 	.word	0x0800c15d
 800c124:	0800c15d 	.word	0x0800c15d
 800c128:	0800c15d 	.word	0x0800c15d
 800c12c:	0800c15d 	.word	0x0800c15d
 800c130:	0800c15d 	.word	0x0800c15d
 800c134:	0800c15d 	.word	0x0800c15d
 800c138:	0800c15d 	.word	0x0800c15d
 800c13c:	0800c15d 	.word	0x0800c15d
 800c140:	0800c15d 	.word	0x0800c15d
 800c144:	0800c15d 	.word	0x0800c15d
 800c148:	0800c15d 	.word	0x0800c15d
 800c14c:	0800c15d 	.word	0x0800c15d
 800c150:	0800c15d 	.word	0x0800c15d
 800c154:	0800c15d 	.word	0x0800c15d
 800c158:	0800c15d 	.word	0x0800c15d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c15c:	bf00      	nop
  }

  return (USBD_OK);
 800c15e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c160:	4618      	mov	r0, r3
 800c162:	370c      	adds	r7, #12
 800c164:	46bd      	mov	sp, r7
 800c166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16a:	4770      	bx	lr

0800c16c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b084      	sub	sp, #16
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
 800c174:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c176:	6879      	ldr	r1, [r7, #4]
 800c178:	480f      	ldr	r0, [pc, #60]	; (800c1b8 <CDC_Receive_FS+0x4c>)
 800c17a:	f7fe fd70 	bl	800ac5e <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c17e:	480e      	ldr	r0, [pc, #56]	; (800c1b8 <CDC_Receive_FS+0x4c>)
 800c180:	f7fe fdb6 	bl	800acf0 <USBD_CDC_ReceivePacket>

	//Code from: https://controllerstech.com/send-and-receive-data-to-pc-without-uart-stm32-usb-com/

	memset (buffer, '\0', 64);  // clear the buffer
 800c184:	2240      	movs	r2, #64	; 0x40
 800c186:	2100      	movs	r1, #0
 800c188:	480c      	ldr	r0, [pc, #48]	; (800c1bc <CDC_Receive_FS+0x50>)
 800c18a:	f000 fca3 	bl	800cad4 <memset>
	uint8_t len = (uint8_t)*Len;
 800c18e:	683b      	ldr	r3, [r7, #0]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	73fb      	strb	r3, [r7, #15]
	memcpy(buffer, Buf, len);  // copy the data to the buffer
 800c194:	7bfb      	ldrb	r3, [r7, #15]
 800c196:	461a      	mov	r2, r3
 800c198:	6879      	ldr	r1, [r7, #4]
 800c19a:	4808      	ldr	r0, [pc, #32]	; (800c1bc <CDC_Receive_FS+0x50>)
 800c19c:	f000 fc8c 	bl	800cab8 <memcpy>
	memset(Buf, '\0', len);   // clear the Buf also
 800c1a0:	7bfb      	ldrb	r3, [r7, #15]
 800c1a2:	461a      	mov	r2, r3
 800c1a4:	2100      	movs	r1, #0
 800c1a6:	6878      	ldr	r0, [r7, #4]
 800c1a8:	f000 fc94 	bl	800cad4 <memset>

	return (USBD_OK);
 800c1ac:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	3710      	adds	r7, #16
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	bd80      	pop	{r7, pc}
 800c1b6:	bf00      	nop
 800c1b8:	20000920 	.word	0x20000920
 800c1bc:	20001bf0 	.word	0x20001bf0

0800c1c0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b084      	sub	sp, #16
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	6078      	str	r0, [r7, #4]
 800c1c8:	460b      	mov	r3, r1
 800c1ca:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c1d0:	4b0d      	ldr	r3, [pc, #52]	; (800c208 <CDC_Transmit_FS+0x48>)
 800c1d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c1d6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c1d8:	68bb      	ldr	r3, [r7, #8]
 800c1da:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d001      	beq.n	800c1e6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c1e2:	2301      	movs	r3, #1
 800c1e4:	e00b      	b.n	800c1fe <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c1e6:	887b      	ldrh	r3, [r7, #2]
 800c1e8:	461a      	mov	r2, r3
 800c1ea:	6879      	ldr	r1, [r7, #4]
 800c1ec:	4806      	ldr	r0, [pc, #24]	; (800c208 <CDC_Transmit_FS+0x48>)
 800c1ee:	f7fe fd18 	bl	800ac22 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c1f2:	4805      	ldr	r0, [pc, #20]	; (800c208 <CDC_Transmit_FS+0x48>)
 800c1f4:	f7fe fd4c 	bl	800ac90 <USBD_CDC_TransmitPacket>
 800c1f8:	4603      	mov	r3, r0
 800c1fa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c1fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1fe:	4618      	mov	r0, r3
 800c200:	3710      	adds	r7, #16
 800c202:	46bd      	mov	sp, r7
 800c204:	bd80      	pop	{r7, pc}
 800c206:	bf00      	nop
 800c208:	20000920 	.word	0x20000920

0800c20c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c20c:	b480      	push	{r7}
 800c20e:	b087      	sub	sp, #28
 800c210:	af00      	add	r7, sp, #0
 800c212:	60f8      	str	r0, [r7, #12]
 800c214:	60b9      	str	r1, [r7, #8]
 800c216:	4613      	mov	r3, r2
 800c218:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c21a:	2300      	movs	r3, #0
 800c21c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c21e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c222:	4618      	mov	r0, r3
 800c224:	371c      	adds	r7, #28
 800c226:	46bd      	mov	sp, r7
 800c228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c22c:	4770      	bx	lr
	...

0800c230 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c230:	b480      	push	{r7}
 800c232:	b083      	sub	sp, #12
 800c234:	af00      	add	r7, sp, #0
 800c236:	4603      	mov	r3, r0
 800c238:	6039      	str	r1, [r7, #0]
 800c23a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c23c:	683b      	ldr	r3, [r7, #0]
 800c23e:	2212      	movs	r2, #18
 800c240:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c242:	4b03      	ldr	r3, [pc, #12]	; (800c250 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c244:	4618      	mov	r0, r3
 800c246:	370c      	adds	r7, #12
 800c248:	46bd      	mov	sp, r7
 800c24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24e:	4770      	bx	lr
 800c250:	2000014c 	.word	0x2000014c

0800c254 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c254:	b480      	push	{r7}
 800c256:	b083      	sub	sp, #12
 800c258:	af00      	add	r7, sp, #0
 800c25a:	4603      	mov	r3, r0
 800c25c:	6039      	str	r1, [r7, #0]
 800c25e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	2204      	movs	r2, #4
 800c264:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c266:	4b03      	ldr	r3, [pc, #12]	; (800c274 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c268:	4618      	mov	r0, r3
 800c26a:	370c      	adds	r7, #12
 800c26c:	46bd      	mov	sp, r7
 800c26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c272:	4770      	bx	lr
 800c274:	20000160 	.word	0x20000160

0800c278 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	b082      	sub	sp, #8
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	4603      	mov	r3, r0
 800c280:	6039      	str	r1, [r7, #0]
 800c282:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c284:	79fb      	ldrb	r3, [r7, #7]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d105      	bne.n	800c296 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c28a:	683a      	ldr	r2, [r7, #0]
 800c28c:	4907      	ldr	r1, [pc, #28]	; (800c2ac <USBD_FS_ProductStrDescriptor+0x34>)
 800c28e:	4808      	ldr	r0, [pc, #32]	; (800c2b0 <USBD_FS_ProductStrDescriptor+0x38>)
 800c290:	f7ff fde1 	bl	800be56 <USBD_GetString>
 800c294:	e004      	b.n	800c2a0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c296:	683a      	ldr	r2, [r7, #0]
 800c298:	4904      	ldr	r1, [pc, #16]	; (800c2ac <USBD_FS_ProductStrDescriptor+0x34>)
 800c29a:	4805      	ldr	r0, [pc, #20]	; (800c2b0 <USBD_FS_ProductStrDescriptor+0x38>)
 800c29c:	f7ff fddb 	bl	800be56 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c2a0:	4b02      	ldr	r3, [pc, #8]	; (800c2ac <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	3708      	adds	r7, #8
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bd80      	pop	{r7, pc}
 800c2aa:	bf00      	nop
 800c2ac:	20001c30 	.word	0x20001c30
 800c2b0:	0800f948 	.word	0x0800f948

0800c2b4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b082      	sub	sp, #8
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	4603      	mov	r3, r0
 800c2bc:	6039      	str	r1, [r7, #0]
 800c2be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c2c0:	683a      	ldr	r2, [r7, #0]
 800c2c2:	4904      	ldr	r1, [pc, #16]	; (800c2d4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c2c4:	4804      	ldr	r0, [pc, #16]	; (800c2d8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c2c6:	f7ff fdc6 	bl	800be56 <USBD_GetString>
  return USBD_StrDesc;
 800c2ca:	4b02      	ldr	r3, [pc, #8]	; (800c2d4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	3708      	adds	r7, #8
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	bd80      	pop	{r7, pc}
 800c2d4:	20001c30 	.word	0x20001c30
 800c2d8:	0800f960 	.word	0x0800f960

0800c2dc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b082      	sub	sp, #8
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	4603      	mov	r3, r0
 800c2e4:	6039      	str	r1, [r7, #0]
 800c2e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c2e8:	683b      	ldr	r3, [r7, #0]
 800c2ea:	221a      	movs	r2, #26
 800c2ec:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c2ee:	f000 f843 	bl	800c378 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c2f2:	4b02      	ldr	r3, [pc, #8]	; (800c2fc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	3708      	adds	r7, #8
 800c2f8:	46bd      	mov	sp, r7
 800c2fa:	bd80      	pop	{r7, pc}
 800c2fc:	20000164 	.word	0x20000164

0800c300 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c300:	b580      	push	{r7, lr}
 800c302:	b082      	sub	sp, #8
 800c304:	af00      	add	r7, sp, #0
 800c306:	4603      	mov	r3, r0
 800c308:	6039      	str	r1, [r7, #0]
 800c30a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c30c:	79fb      	ldrb	r3, [r7, #7]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d105      	bne.n	800c31e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c312:	683a      	ldr	r2, [r7, #0]
 800c314:	4907      	ldr	r1, [pc, #28]	; (800c334 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c316:	4808      	ldr	r0, [pc, #32]	; (800c338 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c318:	f7ff fd9d 	bl	800be56 <USBD_GetString>
 800c31c:	e004      	b.n	800c328 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c31e:	683a      	ldr	r2, [r7, #0]
 800c320:	4904      	ldr	r1, [pc, #16]	; (800c334 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c322:	4805      	ldr	r0, [pc, #20]	; (800c338 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c324:	f7ff fd97 	bl	800be56 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c328:	4b02      	ldr	r3, [pc, #8]	; (800c334 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c32a:	4618      	mov	r0, r3
 800c32c:	3708      	adds	r7, #8
 800c32e:	46bd      	mov	sp, r7
 800c330:	bd80      	pop	{r7, pc}
 800c332:	bf00      	nop
 800c334:	20001c30 	.word	0x20001c30
 800c338:	0800f974 	.word	0x0800f974

0800c33c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b082      	sub	sp, #8
 800c340:	af00      	add	r7, sp, #0
 800c342:	4603      	mov	r3, r0
 800c344:	6039      	str	r1, [r7, #0]
 800c346:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c348:	79fb      	ldrb	r3, [r7, #7]
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d105      	bne.n	800c35a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c34e:	683a      	ldr	r2, [r7, #0]
 800c350:	4907      	ldr	r1, [pc, #28]	; (800c370 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c352:	4808      	ldr	r0, [pc, #32]	; (800c374 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c354:	f7ff fd7f 	bl	800be56 <USBD_GetString>
 800c358:	e004      	b.n	800c364 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c35a:	683a      	ldr	r2, [r7, #0]
 800c35c:	4904      	ldr	r1, [pc, #16]	; (800c370 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c35e:	4805      	ldr	r0, [pc, #20]	; (800c374 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c360:	f7ff fd79 	bl	800be56 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c364:	4b02      	ldr	r3, [pc, #8]	; (800c370 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c366:	4618      	mov	r0, r3
 800c368:	3708      	adds	r7, #8
 800c36a:	46bd      	mov	sp, r7
 800c36c:	bd80      	pop	{r7, pc}
 800c36e:	bf00      	nop
 800c370:	20001c30 	.word	0x20001c30
 800c374:	0800f980 	.word	0x0800f980

0800c378 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c378:	b580      	push	{r7, lr}
 800c37a:	b084      	sub	sp, #16
 800c37c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c37e:	4b0f      	ldr	r3, [pc, #60]	; (800c3bc <Get_SerialNum+0x44>)
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c384:	4b0e      	ldr	r3, [pc, #56]	; (800c3c0 <Get_SerialNum+0x48>)
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c38a:	4b0e      	ldr	r3, [pc, #56]	; (800c3c4 <Get_SerialNum+0x4c>)
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c390:	68fa      	ldr	r2, [r7, #12]
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	4413      	add	r3, r2
 800c396:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d009      	beq.n	800c3b2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c39e:	2208      	movs	r2, #8
 800c3a0:	4909      	ldr	r1, [pc, #36]	; (800c3c8 <Get_SerialNum+0x50>)
 800c3a2:	68f8      	ldr	r0, [r7, #12]
 800c3a4:	f000 f814 	bl	800c3d0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c3a8:	2204      	movs	r2, #4
 800c3aa:	4908      	ldr	r1, [pc, #32]	; (800c3cc <Get_SerialNum+0x54>)
 800c3ac:	68b8      	ldr	r0, [r7, #8]
 800c3ae:	f000 f80f 	bl	800c3d0 <IntToUnicode>
  }
}
 800c3b2:	bf00      	nop
 800c3b4:	3710      	adds	r7, #16
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	bd80      	pop	{r7, pc}
 800c3ba:	bf00      	nop
 800c3bc:	1fff7a10 	.word	0x1fff7a10
 800c3c0:	1fff7a14 	.word	0x1fff7a14
 800c3c4:	1fff7a18 	.word	0x1fff7a18
 800c3c8:	20000166 	.word	0x20000166
 800c3cc:	20000176 	.word	0x20000176

0800c3d0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c3d0:	b480      	push	{r7}
 800c3d2:	b087      	sub	sp, #28
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	60f8      	str	r0, [r7, #12]
 800c3d8:	60b9      	str	r1, [r7, #8]
 800c3da:	4613      	mov	r3, r2
 800c3dc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c3de:	2300      	movs	r3, #0
 800c3e0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	75fb      	strb	r3, [r7, #23]
 800c3e6:	e027      	b.n	800c438 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	0f1b      	lsrs	r3, r3, #28
 800c3ec:	2b09      	cmp	r3, #9
 800c3ee:	d80b      	bhi.n	800c408 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	0f1b      	lsrs	r3, r3, #28
 800c3f4:	b2da      	uxtb	r2, r3
 800c3f6:	7dfb      	ldrb	r3, [r7, #23]
 800c3f8:	005b      	lsls	r3, r3, #1
 800c3fa:	4619      	mov	r1, r3
 800c3fc:	68bb      	ldr	r3, [r7, #8]
 800c3fe:	440b      	add	r3, r1
 800c400:	3230      	adds	r2, #48	; 0x30
 800c402:	b2d2      	uxtb	r2, r2
 800c404:	701a      	strb	r2, [r3, #0]
 800c406:	e00a      	b.n	800c41e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	0f1b      	lsrs	r3, r3, #28
 800c40c:	b2da      	uxtb	r2, r3
 800c40e:	7dfb      	ldrb	r3, [r7, #23]
 800c410:	005b      	lsls	r3, r3, #1
 800c412:	4619      	mov	r1, r3
 800c414:	68bb      	ldr	r3, [r7, #8]
 800c416:	440b      	add	r3, r1
 800c418:	3237      	adds	r2, #55	; 0x37
 800c41a:	b2d2      	uxtb	r2, r2
 800c41c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	011b      	lsls	r3, r3, #4
 800c422:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c424:	7dfb      	ldrb	r3, [r7, #23]
 800c426:	005b      	lsls	r3, r3, #1
 800c428:	3301      	adds	r3, #1
 800c42a:	68ba      	ldr	r2, [r7, #8]
 800c42c:	4413      	add	r3, r2
 800c42e:	2200      	movs	r2, #0
 800c430:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c432:	7dfb      	ldrb	r3, [r7, #23]
 800c434:	3301      	adds	r3, #1
 800c436:	75fb      	strb	r3, [r7, #23]
 800c438:	7dfa      	ldrb	r2, [r7, #23]
 800c43a:	79fb      	ldrb	r3, [r7, #7]
 800c43c:	429a      	cmp	r2, r3
 800c43e:	d3d3      	bcc.n	800c3e8 <IntToUnicode+0x18>
  }
}
 800c440:	bf00      	nop
 800c442:	bf00      	nop
 800c444:	371c      	adds	r7, #28
 800c446:	46bd      	mov	sp, r7
 800c448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44c:	4770      	bx	lr
	...

0800c450 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b08a      	sub	sp, #40	; 0x28
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c458:	f107 0314 	add.w	r3, r7, #20
 800c45c:	2200      	movs	r2, #0
 800c45e:	601a      	str	r2, [r3, #0]
 800c460:	605a      	str	r2, [r3, #4]
 800c462:	609a      	str	r2, [r3, #8]
 800c464:	60da      	str	r2, [r3, #12]
 800c466:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c470:	d13a      	bne.n	800c4e8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c472:	2300      	movs	r3, #0
 800c474:	613b      	str	r3, [r7, #16]
 800c476:	4b1e      	ldr	r3, [pc, #120]	; (800c4f0 <HAL_PCD_MspInit+0xa0>)
 800c478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c47a:	4a1d      	ldr	r2, [pc, #116]	; (800c4f0 <HAL_PCD_MspInit+0xa0>)
 800c47c:	f043 0301 	orr.w	r3, r3, #1
 800c480:	6313      	str	r3, [r2, #48]	; 0x30
 800c482:	4b1b      	ldr	r3, [pc, #108]	; (800c4f0 <HAL_PCD_MspInit+0xa0>)
 800c484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c486:	f003 0301 	and.w	r3, r3, #1
 800c48a:	613b      	str	r3, [r7, #16]
 800c48c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c48e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800c492:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c494:	2302      	movs	r3, #2
 800c496:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c498:	2300      	movs	r3, #0
 800c49a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c49c:	2303      	movs	r3, #3
 800c49e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c4a0:	230a      	movs	r3, #10
 800c4a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c4a4:	f107 0314 	add.w	r3, r7, #20
 800c4a8:	4619      	mov	r1, r3
 800c4aa:	4812      	ldr	r0, [pc, #72]	; (800c4f4 <HAL_PCD_MspInit+0xa4>)
 800c4ac:	f7f6 ff38 	bl	8003320 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c4b0:	4b0f      	ldr	r3, [pc, #60]	; (800c4f0 <HAL_PCD_MspInit+0xa0>)
 800c4b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c4b4:	4a0e      	ldr	r2, [pc, #56]	; (800c4f0 <HAL_PCD_MspInit+0xa0>)
 800c4b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c4ba:	6353      	str	r3, [r2, #52]	; 0x34
 800c4bc:	2300      	movs	r3, #0
 800c4be:	60fb      	str	r3, [r7, #12]
 800c4c0:	4b0b      	ldr	r3, [pc, #44]	; (800c4f0 <HAL_PCD_MspInit+0xa0>)
 800c4c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c4c4:	4a0a      	ldr	r2, [pc, #40]	; (800c4f0 <HAL_PCD_MspInit+0xa0>)
 800c4c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c4ca:	6453      	str	r3, [r2, #68]	; 0x44
 800c4cc:	4b08      	ldr	r3, [pc, #32]	; (800c4f0 <HAL_PCD_MspInit+0xa0>)
 800c4ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c4d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c4d4:	60fb      	str	r3, [r7, #12]
 800c4d6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c4d8:	2200      	movs	r2, #0
 800c4da:	2100      	movs	r1, #0
 800c4dc:	2043      	movs	r0, #67	; 0x43
 800c4de:	f7f6 fb5e 	bl	8002b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c4e2:	2043      	movs	r0, #67	; 0x43
 800c4e4:	f7f6 fb77 	bl	8002bd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c4e8:	bf00      	nop
 800c4ea:	3728      	adds	r7, #40	; 0x28
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	bd80      	pop	{r7, pc}
 800c4f0:	40023800 	.word	0x40023800
 800c4f4:	40020000 	.word	0x40020000

0800c4f8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	b082      	sub	sp, #8
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800c50c:	4619      	mov	r1, r3
 800c50e:	4610      	mov	r0, r2
 800c510:	f7fe fcba 	bl	800ae88 <USBD_LL_SetupStage>
}
 800c514:	bf00      	nop
 800c516:	3708      	adds	r7, #8
 800c518:	46bd      	mov	sp, r7
 800c51a:	bd80      	pop	{r7, pc}

0800c51c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c51c:	b580      	push	{r7, lr}
 800c51e:	b082      	sub	sp, #8
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
 800c524:	460b      	mov	r3, r1
 800c526:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800c52e:	78fa      	ldrb	r2, [r7, #3]
 800c530:	6879      	ldr	r1, [r7, #4]
 800c532:	4613      	mov	r3, r2
 800c534:	00db      	lsls	r3, r3, #3
 800c536:	1a9b      	subs	r3, r3, r2
 800c538:	009b      	lsls	r3, r3, #2
 800c53a:	440b      	add	r3, r1
 800c53c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800c540:	681a      	ldr	r2, [r3, #0]
 800c542:	78fb      	ldrb	r3, [r7, #3]
 800c544:	4619      	mov	r1, r3
 800c546:	f7fe fcf4 	bl	800af32 <USBD_LL_DataOutStage>
}
 800c54a:	bf00      	nop
 800c54c:	3708      	adds	r7, #8
 800c54e:	46bd      	mov	sp, r7
 800c550:	bd80      	pop	{r7, pc}

0800c552 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c552:	b580      	push	{r7, lr}
 800c554:	b082      	sub	sp, #8
 800c556:	af00      	add	r7, sp, #0
 800c558:	6078      	str	r0, [r7, #4]
 800c55a:	460b      	mov	r3, r1
 800c55c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800c564:	78fa      	ldrb	r2, [r7, #3]
 800c566:	6879      	ldr	r1, [r7, #4]
 800c568:	4613      	mov	r3, r2
 800c56a:	00db      	lsls	r3, r3, #3
 800c56c:	1a9b      	subs	r3, r3, r2
 800c56e:	009b      	lsls	r3, r3, #2
 800c570:	440b      	add	r3, r1
 800c572:	3348      	adds	r3, #72	; 0x48
 800c574:	681a      	ldr	r2, [r3, #0]
 800c576:	78fb      	ldrb	r3, [r7, #3]
 800c578:	4619      	mov	r1, r3
 800c57a:	f7fe fd3d 	bl	800aff8 <USBD_LL_DataInStage>
}
 800c57e:	bf00      	nop
 800c580:	3708      	adds	r7, #8
 800c582:	46bd      	mov	sp, r7
 800c584:	bd80      	pop	{r7, pc}

0800c586 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c586:	b580      	push	{r7, lr}
 800c588:	b082      	sub	sp, #8
 800c58a:	af00      	add	r7, sp, #0
 800c58c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c594:	4618      	mov	r0, r3
 800c596:	f7fe fe51 	bl	800b23c <USBD_LL_SOF>
}
 800c59a:	bf00      	nop
 800c59c:	3708      	adds	r7, #8
 800c59e:	46bd      	mov	sp, r7
 800c5a0:	bd80      	pop	{r7, pc}

0800c5a2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5a2:	b580      	push	{r7, lr}
 800c5a4:	b084      	sub	sp, #16
 800c5a6:	af00      	add	r7, sp, #0
 800c5a8:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c5aa:	2301      	movs	r3, #1
 800c5ac:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	68db      	ldr	r3, [r3, #12]
 800c5b2:	2b02      	cmp	r3, #2
 800c5b4:	d001      	beq.n	800c5ba <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800c5b6:	f7f5 fb21 	bl	8001bfc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c5c0:	7bfa      	ldrb	r2, [r7, #15]
 800c5c2:	4611      	mov	r1, r2
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	f7fe fdfb 	bl	800b1c0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	f7fe fda7 	bl	800b124 <USBD_LL_Reset>
}
 800c5d6:	bf00      	nop
 800c5d8:	3710      	adds	r7, #16
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	bd80      	pop	{r7, pc}
	...

0800c5e0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b082      	sub	sp, #8
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c5ee:	4618      	mov	r0, r3
 800c5f0:	f7fe fdf6 	bl	800b1e0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	687a      	ldr	r2, [r7, #4]
 800c600:	6812      	ldr	r2, [r2, #0]
 800c602:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c606:	f043 0301 	orr.w	r3, r3, #1
 800c60a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	6a1b      	ldr	r3, [r3, #32]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d005      	beq.n	800c620 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c614:	4b04      	ldr	r3, [pc, #16]	; (800c628 <HAL_PCD_SuspendCallback+0x48>)
 800c616:	691b      	ldr	r3, [r3, #16]
 800c618:	4a03      	ldr	r2, [pc, #12]	; (800c628 <HAL_PCD_SuspendCallback+0x48>)
 800c61a:	f043 0306 	orr.w	r3, r3, #6
 800c61e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c620:	bf00      	nop
 800c622:	3708      	adds	r7, #8
 800c624:	46bd      	mov	sp, r7
 800c626:	bd80      	pop	{r7, pc}
 800c628:	e000ed00 	.word	0xe000ed00

0800c62c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c62c:	b580      	push	{r7, lr}
 800c62e:	b082      	sub	sp, #8
 800c630:	af00      	add	r7, sp, #0
 800c632:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c63a:	4618      	mov	r0, r3
 800c63c:	f7fe fde6 	bl	800b20c <USBD_LL_Resume>
}
 800c640:	bf00      	nop
 800c642:	3708      	adds	r7, #8
 800c644:	46bd      	mov	sp, r7
 800c646:	bd80      	pop	{r7, pc}

0800c648 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b082      	sub	sp, #8
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	6078      	str	r0, [r7, #4]
 800c650:	460b      	mov	r3, r1
 800c652:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c65a:	78fa      	ldrb	r2, [r7, #3]
 800c65c:	4611      	mov	r1, r2
 800c65e:	4618      	mov	r0, r3
 800c660:	f7fe fe34 	bl	800b2cc <USBD_LL_IsoOUTIncomplete>
}
 800c664:	bf00      	nop
 800c666:	3708      	adds	r7, #8
 800c668:	46bd      	mov	sp, r7
 800c66a:	bd80      	pop	{r7, pc}

0800c66c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c66c:	b580      	push	{r7, lr}
 800c66e:	b082      	sub	sp, #8
 800c670:	af00      	add	r7, sp, #0
 800c672:	6078      	str	r0, [r7, #4]
 800c674:	460b      	mov	r3, r1
 800c676:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c67e:	78fa      	ldrb	r2, [r7, #3]
 800c680:	4611      	mov	r1, r2
 800c682:	4618      	mov	r0, r3
 800c684:	f7fe fdfc 	bl	800b280 <USBD_LL_IsoINIncomplete>
}
 800c688:	bf00      	nop
 800c68a:	3708      	adds	r7, #8
 800c68c:	46bd      	mov	sp, r7
 800c68e:	bd80      	pop	{r7, pc}

0800c690 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c690:	b580      	push	{r7, lr}
 800c692:	b082      	sub	sp, #8
 800c694:	af00      	add	r7, sp, #0
 800c696:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c69e:	4618      	mov	r0, r3
 800c6a0:	f7fe fe3a 	bl	800b318 <USBD_LL_DevConnected>
}
 800c6a4:	bf00      	nop
 800c6a6:	3708      	adds	r7, #8
 800c6a8:	46bd      	mov	sp, r7
 800c6aa:	bd80      	pop	{r7, pc}

0800c6ac <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b082      	sub	sp, #8
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	f7fe fe37 	bl	800b32e <USBD_LL_DevDisconnected>
}
 800c6c0:	bf00      	nop
 800c6c2:	3708      	adds	r7, #8
 800c6c4:	46bd      	mov	sp, r7
 800c6c6:	bd80      	pop	{r7, pc}

0800c6c8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c6c8:	b580      	push	{r7, lr}
 800c6ca:	b082      	sub	sp, #8
 800c6cc:	af00      	add	r7, sp, #0
 800c6ce:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	781b      	ldrb	r3, [r3, #0]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d13c      	bne.n	800c752 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c6d8:	4a20      	ldr	r2, [pc, #128]	; (800c75c <USBD_LL_Init+0x94>)
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	4a1e      	ldr	r2, [pc, #120]	; (800c75c <USBD_LL_Init+0x94>)
 800c6e4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c6e8:	4b1c      	ldr	r3, [pc, #112]	; (800c75c <USBD_LL_Init+0x94>)
 800c6ea:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800c6ee:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c6f0:	4b1a      	ldr	r3, [pc, #104]	; (800c75c <USBD_LL_Init+0x94>)
 800c6f2:	2204      	movs	r2, #4
 800c6f4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c6f6:	4b19      	ldr	r3, [pc, #100]	; (800c75c <USBD_LL_Init+0x94>)
 800c6f8:	2202      	movs	r2, #2
 800c6fa:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c6fc:	4b17      	ldr	r3, [pc, #92]	; (800c75c <USBD_LL_Init+0x94>)
 800c6fe:	2200      	movs	r2, #0
 800c700:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c702:	4b16      	ldr	r3, [pc, #88]	; (800c75c <USBD_LL_Init+0x94>)
 800c704:	2202      	movs	r2, #2
 800c706:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c708:	4b14      	ldr	r3, [pc, #80]	; (800c75c <USBD_LL_Init+0x94>)
 800c70a:	2200      	movs	r2, #0
 800c70c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c70e:	4b13      	ldr	r3, [pc, #76]	; (800c75c <USBD_LL_Init+0x94>)
 800c710:	2200      	movs	r2, #0
 800c712:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c714:	4b11      	ldr	r3, [pc, #68]	; (800c75c <USBD_LL_Init+0x94>)
 800c716:	2200      	movs	r2, #0
 800c718:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c71a:	4b10      	ldr	r3, [pc, #64]	; (800c75c <USBD_LL_Init+0x94>)
 800c71c:	2200      	movs	r2, #0
 800c71e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c720:	4b0e      	ldr	r3, [pc, #56]	; (800c75c <USBD_LL_Init+0x94>)
 800c722:	2200      	movs	r2, #0
 800c724:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c726:	480d      	ldr	r0, [pc, #52]	; (800c75c <USBD_LL_Init+0x94>)
 800c728:	f7f9 fc4c 	bl	8005fc4 <HAL_PCD_Init>
 800c72c:	4603      	mov	r3, r0
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d001      	beq.n	800c736 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c732:	f7f5 fa63 	bl	8001bfc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c736:	2180      	movs	r1, #128	; 0x80
 800c738:	4808      	ldr	r0, [pc, #32]	; (800c75c <USBD_LL_Init+0x94>)
 800c73a:	f7fa fdaa 	bl	8007292 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c73e:	2240      	movs	r2, #64	; 0x40
 800c740:	2100      	movs	r1, #0
 800c742:	4806      	ldr	r0, [pc, #24]	; (800c75c <USBD_LL_Init+0x94>)
 800c744:	f7fa fd5e 	bl	8007204 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c748:	2280      	movs	r2, #128	; 0x80
 800c74a:	2101      	movs	r1, #1
 800c74c:	4803      	ldr	r0, [pc, #12]	; (800c75c <USBD_LL_Init+0x94>)
 800c74e:	f7fa fd59 	bl	8007204 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c752:	2300      	movs	r3, #0
}
 800c754:	4618      	mov	r0, r3
 800c756:	3708      	adds	r7, #8
 800c758:	46bd      	mov	sp, r7
 800c75a:	bd80      	pop	{r7, pc}
 800c75c:	20001e30 	.word	0x20001e30

0800c760 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c760:	b580      	push	{r7, lr}
 800c762:	b084      	sub	sp, #16
 800c764:	af00      	add	r7, sp, #0
 800c766:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c768:	2300      	movs	r3, #0
 800c76a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c76c:	2300      	movs	r3, #0
 800c76e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c776:	4618      	mov	r0, r3
 800c778:	f7f9 fd41 	bl	80061fe <HAL_PCD_Start>
 800c77c:	4603      	mov	r3, r0
 800c77e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c780:	7bfb      	ldrb	r3, [r7, #15]
 800c782:	4618      	mov	r0, r3
 800c784:	f000 f942 	bl	800ca0c <USBD_Get_USB_Status>
 800c788:	4603      	mov	r3, r0
 800c78a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c78c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c78e:	4618      	mov	r0, r3
 800c790:	3710      	adds	r7, #16
 800c792:	46bd      	mov	sp, r7
 800c794:	bd80      	pop	{r7, pc}

0800c796 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c796:	b580      	push	{r7, lr}
 800c798:	b084      	sub	sp, #16
 800c79a:	af00      	add	r7, sp, #0
 800c79c:	6078      	str	r0, [r7, #4]
 800c79e:	4608      	mov	r0, r1
 800c7a0:	4611      	mov	r1, r2
 800c7a2:	461a      	mov	r2, r3
 800c7a4:	4603      	mov	r3, r0
 800c7a6:	70fb      	strb	r3, [r7, #3]
 800c7a8:	460b      	mov	r3, r1
 800c7aa:	70bb      	strb	r3, [r7, #2]
 800c7ac:	4613      	mov	r3, r2
 800c7ae:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c7b0:	2300      	movs	r3, #0
 800c7b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800c7be:	78bb      	ldrb	r3, [r7, #2]
 800c7c0:	883a      	ldrh	r2, [r7, #0]
 800c7c2:	78f9      	ldrb	r1, [r7, #3]
 800c7c4:	f7fa f925 	bl	8006a12 <HAL_PCD_EP_Open>
 800c7c8:	4603      	mov	r3, r0
 800c7ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c7cc:	7bfb      	ldrb	r3, [r7, #15]
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	f000 f91c 	bl	800ca0c <USBD_Get_USB_Status>
 800c7d4:	4603      	mov	r3, r0
 800c7d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c7d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800c7da:	4618      	mov	r0, r3
 800c7dc:	3710      	adds	r7, #16
 800c7de:	46bd      	mov	sp, r7
 800c7e0:	bd80      	pop	{r7, pc}

0800c7e2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c7e2:	b580      	push	{r7, lr}
 800c7e4:	b084      	sub	sp, #16
 800c7e6:	af00      	add	r7, sp, #0
 800c7e8:	6078      	str	r0, [r7, #4]
 800c7ea:	460b      	mov	r3, r1
 800c7ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c7fc:	78fa      	ldrb	r2, [r7, #3]
 800c7fe:	4611      	mov	r1, r2
 800c800:	4618      	mov	r0, r3
 800c802:	f7fa f96e 	bl	8006ae2 <HAL_PCD_EP_Close>
 800c806:	4603      	mov	r3, r0
 800c808:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c80a:	7bfb      	ldrb	r3, [r7, #15]
 800c80c:	4618      	mov	r0, r3
 800c80e:	f000 f8fd 	bl	800ca0c <USBD_Get_USB_Status>
 800c812:	4603      	mov	r3, r0
 800c814:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c816:	7bbb      	ldrb	r3, [r7, #14]
}
 800c818:	4618      	mov	r0, r3
 800c81a:	3710      	adds	r7, #16
 800c81c:	46bd      	mov	sp, r7
 800c81e:	bd80      	pop	{r7, pc}

0800c820 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c820:	b580      	push	{r7, lr}
 800c822:	b084      	sub	sp, #16
 800c824:	af00      	add	r7, sp, #0
 800c826:	6078      	str	r0, [r7, #4]
 800c828:	460b      	mov	r3, r1
 800c82a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c82c:	2300      	movs	r3, #0
 800c82e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c830:	2300      	movs	r3, #0
 800c832:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c83a:	78fa      	ldrb	r2, [r7, #3]
 800c83c:	4611      	mov	r1, r2
 800c83e:	4618      	mov	r0, r3
 800c840:	f7fa fa46 	bl	8006cd0 <HAL_PCD_EP_SetStall>
 800c844:	4603      	mov	r3, r0
 800c846:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c848:	7bfb      	ldrb	r3, [r7, #15]
 800c84a:	4618      	mov	r0, r3
 800c84c:	f000 f8de 	bl	800ca0c <USBD_Get_USB_Status>
 800c850:	4603      	mov	r3, r0
 800c852:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c854:	7bbb      	ldrb	r3, [r7, #14]
}
 800c856:	4618      	mov	r0, r3
 800c858:	3710      	adds	r7, #16
 800c85a:	46bd      	mov	sp, r7
 800c85c:	bd80      	pop	{r7, pc}

0800c85e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c85e:	b580      	push	{r7, lr}
 800c860:	b084      	sub	sp, #16
 800c862:	af00      	add	r7, sp, #0
 800c864:	6078      	str	r0, [r7, #4]
 800c866:	460b      	mov	r3, r1
 800c868:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c86a:	2300      	movs	r3, #0
 800c86c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c86e:	2300      	movs	r3, #0
 800c870:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c878:	78fa      	ldrb	r2, [r7, #3]
 800c87a:	4611      	mov	r1, r2
 800c87c:	4618      	mov	r0, r3
 800c87e:	f7fa fa8b 	bl	8006d98 <HAL_PCD_EP_ClrStall>
 800c882:	4603      	mov	r3, r0
 800c884:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c886:	7bfb      	ldrb	r3, [r7, #15]
 800c888:	4618      	mov	r0, r3
 800c88a:	f000 f8bf 	bl	800ca0c <USBD_Get_USB_Status>
 800c88e:	4603      	mov	r3, r0
 800c890:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c892:	7bbb      	ldrb	r3, [r7, #14]
}
 800c894:	4618      	mov	r0, r3
 800c896:	3710      	adds	r7, #16
 800c898:	46bd      	mov	sp, r7
 800c89a:	bd80      	pop	{r7, pc}

0800c89c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c89c:	b480      	push	{r7}
 800c89e:	b085      	sub	sp, #20
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	6078      	str	r0, [r7, #4]
 800c8a4:	460b      	mov	r3, r1
 800c8a6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c8ae:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c8b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	da0b      	bge.n	800c8d0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c8b8:	78fb      	ldrb	r3, [r7, #3]
 800c8ba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c8be:	68f9      	ldr	r1, [r7, #12]
 800c8c0:	4613      	mov	r3, r2
 800c8c2:	00db      	lsls	r3, r3, #3
 800c8c4:	1a9b      	subs	r3, r3, r2
 800c8c6:	009b      	lsls	r3, r3, #2
 800c8c8:	440b      	add	r3, r1
 800c8ca:	333e      	adds	r3, #62	; 0x3e
 800c8cc:	781b      	ldrb	r3, [r3, #0]
 800c8ce:	e00b      	b.n	800c8e8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c8d0:	78fb      	ldrb	r3, [r7, #3]
 800c8d2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c8d6:	68f9      	ldr	r1, [r7, #12]
 800c8d8:	4613      	mov	r3, r2
 800c8da:	00db      	lsls	r3, r3, #3
 800c8dc:	1a9b      	subs	r3, r3, r2
 800c8de:	009b      	lsls	r3, r3, #2
 800c8e0:	440b      	add	r3, r1
 800c8e2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c8e6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c8e8:	4618      	mov	r0, r3
 800c8ea:	3714      	adds	r7, #20
 800c8ec:	46bd      	mov	sp, r7
 800c8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f2:	4770      	bx	lr

0800c8f4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b084      	sub	sp, #16
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	6078      	str	r0, [r7, #4]
 800c8fc:	460b      	mov	r3, r1
 800c8fe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c900:	2300      	movs	r3, #0
 800c902:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c904:	2300      	movs	r3, #0
 800c906:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c90e:	78fa      	ldrb	r2, [r7, #3]
 800c910:	4611      	mov	r1, r2
 800c912:	4618      	mov	r0, r3
 800c914:	f7fa f858 	bl	80069c8 <HAL_PCD_SetAddress>
 800c918:	4603      	mov	r3, r0
 800c91a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c91c:	7bfb      	ldrb	r3, [r7, #15]
 800c91e:	4618      	mov	r0, r3
 800c920:	f000 f874 	bl	800ca0c <USBD_Get_USB_Status>
 800c924:	4603      	mov	r3, r0
 800c926:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c928:	7bbb      	ldrb	r3, [r7, #14]
}
 800c92a:	4618      	mov	r0, r3
 800c92c:	3710      	adds	r7, #16
 800c92e:	46bd      	mov	sp, r7
 800c930:	bd80      	pop	{r7, pc}

0800c932 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c932:	b580      	push	{r7, lr}
 800c934:	b086      	sub	sp, #24
 800c936:	af00      	add	r7, sp, #0
 800c938:	60f8      	str	r0, [r7, #12]
 800c93a:	607a      	str	r2, [r7, #4]
 800c93c:	603b      	str	r3, [r7, #0]
 800c93e:	460b      	mov	r3, r1
 800c940:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c942:	2300      	movs	r3, #0
 800c944:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c946:	2300      	movs	r3, #0
 800c948:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800c950:	7af9      	ldrb	r1, [r7, #11]
 800c952:	683b      	ldr	r3, [r7, #0]
 800c954:	687a      	ldr	r2, [r7, #4]
 800c956:	f7fa f971 	bl	8006c3c <HAL_PCD_EP_Transmit>
 800c95a:	4603      	mov	r3, r0
 800c95c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c95e:	7dfb      	ldrb	r3, [r7, #23]
 800c960:	4618      	mov	r0, r3
 800c962:	f000 f853 	bl	800ca0c <USBD_Get_USB_Status>
 800c966:	4603      	mov	r3, r0
 800c968:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c96a:	7dbb      	ldrb	r3, [r7, #22]
}
 800c96c:	4618      	mov	r0, r3
 800c96e:	3718      	adds	r7, #24
 800c970:	46bd      	mov	sp, r7
 800c972:	bd80      	pop	{r7, pc}

0800c974 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c974:	b580      	push	{r7, lr}
 800c976:	b086      	sub	sp, #24
 800c978:	af00      	add	r7, sp, #0
 800c97a:	60f8      	str	r0, [r7, #12]
 800c97c:	607a      	str	r2, [r7, #4]
 800c97e:	603b      	str	r3, [r7, #0]
 800c980:	460b      	mov	r3, r1
 800c982:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c984:	2300      	movs	r3, #0
 800c986:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c988:	2300      	movs	r3, #0
 800c98a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800c992:	7af9      	ldrb	r1, [r7, #11]
 800c994:	683b      	ldr	r3, [r7, #0]
 800c996:	687a      	ldr	r2, [r7, #4]
 800c998:	f7fa f8ed 	bl	8006b76 <HAL_PCD_EP_Receive>
 800c99c:	4603      	mov	r3, r0
 800c99e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c9a0:	7dfb      	ldrb	r3, [r7, #23]
 800c9a2:	4618      	mov	r0, r3
 800c9a4:	f000 f832 	bl	800ca0c <USBD_Get_USB_Status>
 800c9a8:	4603      	mov	r3, r0
 800c9aa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c9ac:	7dbb      	ldrb	r3, [r7, #22]
}
 800c9ae:	4618      	mov	r0, r3
 800c9b0:	3718      	adds	r7, #24
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	bd80      	pop	{r7, pc}

0800c9b6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c9b6:	b580      	push	{r7, lr}
 800c9b8:	b082      	sub	sp, #8
 800c9ba:	af00      	add	r7, sp, #0
 800c9bc:	6078      	str	r0, [r7, #4]
 800c9be:	460b      	mov	r3, r1
 800c9c0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c9c8:	78fa      	ldrb	r2, [r7, #3]
 800c9ca:	4611      	mov	r1, r2
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	f7fa f91d 	bl	8006c0c <HAL_PCD_EP_GetRxCount>
 800c9d2:	4603      	mov	r3, r0
}
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	3708      	adds	r7, #8
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	bd80      	pop	{r7, pc}

0800c9dc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c9dc:	b480      	push	{r7}
 800c9de:	b083      	sub	sp, #12
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c9e4:	4b03      	ldr	r3, [pc, #12]	; (800c9f4 <USBD_static_malloc+0x18>)
}
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	370c      	adds	r7, #12
 800c9ea:	46bd      	mov	sp, r7
 800c9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f0:	4770      	bx	lr
 800c9f2:	bf00      	nop
 800c9f4:	20000374 	.word	0x20000374

0800c9f8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c9f8:	b480      	push	{r7}
 800c9fa:	b083      	sub	sp, #12
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	6078      	str	r0, [r7, #4]

}
 800ca00:	bf00      	nop
 800ca02:	370c      	adds	r7, #12
 800ca04:	46bd      	mov	sp, r7
 800ca06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca0a:	4770      	bx	lr

0800ca0c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ca0c:	b480      	push	{r7}
 800ca0e:	b085      	sub	sp, #20
 800ca10:	af00      	add	r7, sp, #0
 800ca12:	4603      	mov	r3, r0
 800ca14:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca16:	2300      	movs	r3, #0
 800ca18:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ca1a:	79fb      	ldrb	r3, [r7, #7]
 800ca1c:	2b03      	cmp	r3, #3
 800ca1e:	d817      	bhi.n	800ca50 <USBD_Get_USB_Status+0x44>
 800ca20:	a201      	add	r2, pc, #4	; (adr r2, 800ca28 <USBD_Get_USB_Status+0x1c>)
 800ca22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca26:	bf00      	nop
 800ca28:	0800ca39 	.word	0x0800ca39
 800ca2c:	0800ca3f 	.word	0x0800ca3f
 800ca30:	0800ca45 	.word	0x0800ca45
 800ca34:	0800ca4b 	.word	0x0800ca4b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ca38:	2300      	movs	r3, #0
 800ca3a:	73fb      	strb	r3, [r7, #15]
    break;
 800ca3c:	e00b      	b.n	800ca56 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ca3e:	2303      	movs	r3, #3
 800ca40:	73fb      	strb	r3, [r7, #15]
    break;
 800ca42:	e008      	b.n	800ca56 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ca44:	2301      	movs	r3, #1
 800ca46:	73fb      	strb	r3, [r7, #15]
    break;
 800ca48:	e005      	b.n	800ca56 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ca4a:	2303      	movs	r3, #3
 800ca4c:	73fb      	strb	r3, [r7, #15]
    break;
 800ca4e:	e002      	b.n	800ca56 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ca50:	2303      	movs	r3, #3
 800ca52:	73fb      	strb	r3, [r7, #15]
    break;
 800ca54:	bf00      	nop
  }
  return usb_status;
 800ca56:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca58:	4618      	mov	r0, r3
 800ca5a:	3714      	adds	r7, #20
 800ca5c:	46bd      	mov	sp, r7
 800ca5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca62:	4770      	bx	lr

0800ca64 <__errno>:
 800ca64:	4b01      	ldr	r3, [pc, #4]	; (800ca6c <__errno+0x8>)
 800ca66:	6818      	ldr	r0, [r3, #0]
 800ca68:	4770      	bx	lr
 800ca6a:	bf00      	nop
 800ca6c:	20000180 	.word	0x20000180

0800ca70 <__libc_init_array>:
 800ca70:	b570      	push	{r4, r5, r6, lr}
 800ca72:	4d0d      	ldr	r5, [pc, #52]	; (800caa8 <__libc_init_array+0x38>)
 800ca74:	4c0d      	ldr	r4, [pc, #52]	; (800caac <__libc_init_array+0x3c>)
 800ca76:	1b64      	subs	r4, r4, r5
 800ca78:	10a4      	asrs	r4, r4, #2
 800ca7a:	2600      	movs	r6, #0
 800ca7c:	42a6      	cmp	r6, r4
 800ca7e:	d109      	bne.n	800ca94 <__libc_init_array+0x24>
 800ca80:	4d0b      	ldr	r5, [pc, #44]	; (800cab0 <__libc_init_array+0x40>)
 800ca82:	4c0c      	ldr	r4, [pc, #48]	; (800cab4 <__libc_init_array+0x44>)
 800ca84:	f002 feb4 	bl	800f7f0 <_init>
 800ca88:	1b64      	subs	r4, r4, r5
 800ca8a:	10a4      	asrs	r4, r4, #2
 800ca8c:	2600      	movs	r6, #0
 800ca8e:	42a6      	cmp	r6, r4
 800ca90:	d105      	bne.n	800ca9e <__libc_init_array+0x2e>
 800ca92:	bd70      	pop	{r4, r5, r6, pc}
 800ca94:	f855 3b04 	ldr.w	r3, [r5], #4
 800ca98:	4798      	blx	r3
 800ca9a:	3601      	adds	r6, #1
 800ca9c:	e7ee      	b.n	800ca7c <__libc_init_array+0xc>
 800ca9e:	f855 3b04 	ldr.w	r3, [r5], #4
 800caa2:	4798      	blx	r3
 800caa4:	3601      	adds	r6, #1
 800caa6:	e7f2      	b.n	800ca8e <__libc_init_array+0x1e>
 800caa8:	0800fda4 	.word	0x0800fda4
 800caac:	0800fda4 	.word	0x0800fda4
 800cab0:	0800fda4 	.word	0x0800fda4
 800cab4:	0800fda8 	.word	0x0800fda8

0800cab8 <memcpy>:
 800cab8:	440a      	add	r2, r1
 800caba:	4291      	cmp	r1, r2
 800cabc:	f100 33ff 	add.w	r3, r0, #4294967295
 800cac0:	d100      	bne.n	800cac4 <memcpy+0xc>
 800cac2:	4770      	bx	lr
 800cac4:	b510      	push	{r4, lr}
 800cac6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800caca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cace:	4291      	cmp	r1, r2
 800cad0:	d1f9      	bne.n	800cac6 <memcpy+0xe>
 800cad2:	bd10      	pop	{r4, pc}

0800cad4 <memset>:
 800cad4:	4402      	add	r2, r0
 800cad6:	4603      	mov	r3, r0
 800cad8:	4293      	cmp	r3, r2
 800cada:	d100      	bne.n	800cade <memset+0xa>
 800cadc:	4770      	bx	lr
 800cade:	f803 1b01 	strb.w	r1, [r3], #1
 800cae2:	e7f9      	b.n	800cad8 <memset+0x4>

0800cae4 <__cvt>:
 800cae4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cae8:	ec55 4b10 	vmov	r4, r5, d0
 800caec:	2d00      	cmp	r5, #0
 800caee:	460e      	mov	r6, r1
 800caf0:	4619      	mov	r1, r3
 800caf2:	462b      	mov	r3, r5
 800caf4:	bfbb      	ittet	lt
 800caf6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800cafa:	461d      	movlt	r5, r3
 800cafc:	2300      	movge	r3, #0
 800cafe:	232d      	movlt	r3, #45	; 0x2d
 800cb00:	700b      	strb	r3, [r1, #0]
 800cb02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cb04:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800cb08:	4691      	mov	r9, r2
 800cb0a:	f023 0820 	bic.w	r8, r3, #32
 800cb0e:	bfbc      	itt	lt
 800cb10:	4622      	movlt	r2, r4
 800cb12:	4614      	movlt	r4, r2
 800cb14:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800cb18:	d005      	beq.n	800cb26 <__cvt+0x42>
 800cb1a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800cb1e:	d100      	bne.n	800cb22 <__cvt+0x3e>
 800cb20:	3601      	adds	r6, #1
 800cb22:	2102      	movs	r1, #2
 800cb24:	e000      	b.n	800cb28 <__cvt+0x44>
 800cb26:	2103      	movs	r1, #3
 800cb28:	ab03      	add	r3, sp, #12
 800cb2a:	9301      	str	r3, [sp, #4]
 800cb2c:	ab02      	add	r3, sp, #8
 800cb2e:	9300      	str	r3, [sp, #0]
 800cb30:	ec45 4b10 	vmov	d0, r4, r5
 800cb34:	4653      	mov	r3, sl
 800cb36:	4632      	mov	r2, r6
 800cb38:	f000 fcea 	bl	800d510 <_dtoa_r>
 800cb3c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800cb40:	4607      	mov	r7, r0
 800cb42:	d102      	bne.n	800cb4a <__cvt+0x66>
 800cb44:	f019 0f01 	tst.w	r9, #1
 800cb48:	d022      	beq.n	800cb90 <__cvt+0xac>
 800cb4a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800cb4e:	eb07 0906 	add.w	r9, r7, r6
 800cb52:	d110      	bne.n	800cb76 <__cvt+0x92>
 800cb54:	783b      	ldrb	r3, [r7, #0]
 800cb56:	2b30      	cmp	r3, #48	; 0x30
 800cb58:	d10a      	bne.n	800cb70 <__cvt+0x8c>
 800cb5a:	2200      	movs	r2, #0
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	4620      	mov	r0, r4
 800cb60:	4629      	mov	r1, r5
 800cb62:	f7f3 ffb9 	bl	8000ad8 <__aeabi_dcmpeq>
 800cb66:	b918      	cbnz	r0, 800cb70 <__cvt+0x8c>
 800cb68:	f1c6 0601 	rsb	r6, r6, #1
 800cb6c:	f8ca 6000 	str.w	r6, [sl]
 800cb70:	f8da 3000 	ldr.w	r3, [sl]
 800cb74:	4499      	add	r9, r3
 800cb76:	2200      	movs	r2, #0
 800cb78:	2300      	movs	r3, #0
 800cb7a:	4620      	mov	r0, r4
 800cb7c:	4629      	mov	r1, r5
 800cb7e:	f7f3 ffab 	bl	8000ad8 <__aeabi_dcmpeq>
 800cb82:	b108      	cbz	r0, 800cb88 <__cvt+0xa4>
 800cb84:	f8cd 900c 	str.w	r9, [sp, #12]
 800cb88:	2230      	movs	r2, #48	; 0x30
 800cb8a:	9b03      	ldr	r3, [sp, #12]
 800cb8c:	454b      	cmp	r3, r9
 800cb8e:	d307      	bcc.n	800cba0 <__cvt+0xbc>
 800cb90:	9b03      	ldr	r3, [sp, #12]
 800cb92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cb94:	1bdb      	subs	r3, r3, r7
 800cb96:	4638      	mov	r0, r7
 800cb98:	6013      	str	r3, [r2, #0]
 800cb9a:	b004      	add	sp, #16
 800cb9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cba0:	1c59      	adds	r1, r3, #1
 800cba2:	9103      	str	r1, [sp, #12]
 800cba4:	701a      	strb	r2, [r3, #0]
 800cba6:	e7f0      	b.n	800cb8a <__cvt+0xa6>

0800cba8 <__exponent>:
 800cba8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cbaa:	4603      	mov	r3, r0
 800cbac:	2900      	cmp	r1, #0
 800cbae:	bfb8      	it	lt
 800cbb0:	4249      	neglt	r1, r1
 800cbb2:	f803 2b02 	strb.w	r2, [r3], #2
 800cbb6:	bfb4      	ite	lt
 800cbb8:	222d      	movlt	r2, #45	; 0x2d
 800cbba:	222b      	movge	r2, #43	; 0x2b
 800cbbc:	2909      	cmp	r1, #9
 800cbbe:	7042      	strb	r2, [r0, #1]
 800cbc0:	dd2a      	ble.n	800cc18 <__exponent+0x70>
 800cbc2:	f10d 0407 	add.w	r4, sp, #7
 800cbc6:	46a4      	mov	ip, r4
 800cbc8:	270a      	movs	r7, #10
 800cbca:	46a6      	mov	lr, r4
 800cbcc:	460a      	mov	r2, r1
 800cbce:	fb91 f6f7 	sdiv	r6, r1, r7
 800cbd2:	fb07 1516 	mls	r5, r7, r6, r1
 800cbd6:	3530      	adds	r5, #48	; 0x30
 800cbd8:	2a63      	cmp	r2, #99	; 0x63
 800cbda:	f104 34ff 	add.w	r4, r4, #4294967295
 800cbde:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800cbe2:	4631      	mov	r1, r6
 800cbe4:	dcf1      	bgt.n	800cbca <__exponent+0x22>
 800cbe6:	3130      	adds	r1, #48	; 0x30
 800cbe8:	f1ae 0502 	sub.w	r5, lr, #2
 800cbec:	f804 1c01 	strb.w	r1, [r4, #-1]
 800cbf0:	1c44      	adds	r4, r0, #1
 800cbf2:	4629      	mov	r1, r5
 800cbf4:	4561      	cmp	r1, ip
 800cbf6:	d30a      	bcc.n	800cc0e <__exponent+0x66>
 800cbf8:	f10d 0209 	add.w	r2, sp, #9
 800cbfc:	eba2 020e 	sub.w	r2, r2, lr
 800cc00:	4565      	cmp	r5, ip
 800cc02:	bf88      	it	hi
 800cc04:	2200      	movhi	r2, #0
 800cc06:	4413      	add	r3, r2
 800cc08:	1a18      	subs	r0, r3, r0
 800cc0a:	b003      	add	sp, #12
 800cc0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cc12:	f804 2f01 	strb.w	r2, [r4, #1]!
 800cc16:	e7ed      	b.n	800cbf4 <__exponent+0x4c>
 800cc18:	2330      	movs	r3, #48	; 0x30
 800cc1a:	3130      	adds	r1, #48	; 0x30
 800cc1c:	7083      	strb	r3, [r0, #2]
 800cc1e:	70c1      	strb	r1, [r0, #3]
 800cc20:	1d03      	adds	r3, r0, #4
 800cc22:	e7f1      	b.n	800cc08 <__exponent+0x60>

0800cc24 <_printf_float>:
 800cc24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc28:	ed2d 8b02 	vpush	{d8}
 800cc2c:	b08d      	sub	sp, #52	; 0x34
 800cc2e:	460c      	mov	r4, r1
 800cc30:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800cc34:	4616      	mov	r6, r2
 800cc36:	461f      	mov	r7, r3
 800cc38:	4605      	mov	r5, r0
 800cc3a:	f001 fa55 	bl	800e0e8 <_localeconv_r>
 800cc3e:	f8d0 a000 	ldr.w	sl, [r0]
 800cc42:	4650      	mov	r0, sl
 800cc44:	f7f3 facc 	bl	80001e0 <strlen>
 800cc48:	2300      	movs	r3, #0
 800cc4a:	930a      	str	r3, [sp, #40]	; 0x28
 800cc4c:	6823      	ldr	r3, [r4, #0]
 800cc4e:	9305      	str	r3, [sp, #20]
 800cc50:	f8d8 3000 	ldr.w	r3, [r8]
 800cc54:	f894 b018 	ldrb.w	fp, [r4, #24]
 800cc58:	3307      	adds	r3, #7
 800cc5a:	f023 0307 	bic.w	r3, r3, #7
 800cc5e:	f103 0208 	add.w	r2, r3, #8
 800cc62:	f8c8 2000 	str.w	r2, [r8]
 800cc66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc6a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800cc6e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800cc72:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800cc76:	9307      	str	r3, [sp, #28]
 800cc78:	f8cd 8018 	str.w	r8, [sp, #24]
 800cc7c:	ee08 0a10 	vmov	s16, r0
 800cc80:	4b9f      	ldr	r3, [pc, #636]	; (800cf00 <_printf_float+0x2dc>)
 800cc82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cc86:	f04f 32ff 	mov.w	r2, #4294967295
 800cc8a:	f7f3 ff57 	bl	8000b3c <__aeabi_dcmpun>
 800cc8e:	bb88      	cbnz	r0, 800ccf4 <_printf_float+0xd0>
 800cc90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cc94:	4b9a      	ldr	r3, [pc, #616]	; (800cf00 <_printf_float+0x2dc>)
 800cc96:	f04f 32ff 	mov.w	r2, #4294967295
 800cc9a:	f7f3 ff31 	bl	8000b00 <__aeabi_dcmple>
 800cc9e:	bb48      	cbnz	r0, 800ccf4 <_printf_float+0xd0>
 800cca0:	2200      	movs	r2, #0
 800cca2:	2300      	movs	r3, #0
 800cca4:	4640      	mov	r0, r8
 800cca6:	4649      	mov	r1, r9
 800cca8:	f7f3 ff20 	bl	8000aec <__aeabi_dcmplt>
 800ccac:	b110      	cbz	r0, 800ccb4 <_printf_float+0x90>
 800ccae:	232d      	movs	r3, #45	; 0x2d
 800ccb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ccb4:	4b93      	ldr	r3, [pc, #588]	; (800cf04 <_printf_float+0x2e0>)
 800ccb6:	4894      	ldr	r0, [pc, #592]	; (800cf08 <_printf_float+0x2e4>)
 800ccb8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ccbc:	bf94      	ite	ls
 800ccbe:	4698      	movls	r8, r3
 800ccc0:	4680      	movhi	r8, r0
 800ccc2:	2303      	movs	r3, #3
 800ccc4:	6123      	str	r3, [r4, #16]
 800ccc6:	9b05      	ldr	r3, [sp, #20]
 800ccc8:	f023 0204 	bic.w	r2, r3, #4
 800cccc:	6022      	str	r2, [r4, #0]
 800ccce:	f04f 0900 	mov.w	r9, #0
 800ccd2:	9700      	str	r7, [sp, #0]
 800ccd4:	4633      	mov	r3, r6
 800ccd6:	aa0b      	add	r2, sp, #44	; 0x2c
 800ccd8:	4621      	mov	r1, r4
 800ccda:	4628      	mov	r0, r5
 800ccdc:	f000 f9d8 	bl	800d090 <_printf_common>
 800cce0:	3001      	adds	r0, #1
 800cce2:	f040 8090 	bne.w	800ce06 <_printf_float+0x1e2>
 800cce6:	f04f 30ff 	mov.w	r0, #4294967295
 800ccea:	b00d      	add	sp, #52	; 0x34
 800ccec:	ecbd 8b02 	vpop	{d8}
 800ccf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccf4:	4642      	mov	r2, r8
 800ccf6:	464b      	mov	r3, r9
 800ccf8:	4640      	mov	r0, r8
 800ccfa:	4649      	mov	r1, r9
 800ccfc:	f7f3 ff1e 	bl	8000b3c <__aeabi_dcmpun>
 800cd00:	b140      	cbz	r0, 800cd14 <_printf_float+0xf0>
 800cd02:	464b      	mov	r3, r9
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	bfbc      	itt	lt
 800cd08:	232d      	movlt	r3, #45	; 0x2d
 800cd0a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800cd0e:	487f      	ldr	r0, [pc, #508]	; (800cf0c <_printf_float+0x2e8>)
 800cd10:	4b7f      	ldr	r3, [pc, #508]	; (800cf10 <_printf_float+0x2ec>)
 800cd12:	e7d1      	b.n	800ccb8 <_printf_float+0x94>
 800cd14:	6863      	ldr	r3, [r4, #4]
 800cd16:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800cd1a:	9206      	str	r2, [sp, #24]
 800cd1c:	1c5a      	adds	r2, r3, #1
 800cd1e:	d13f      	bne.n	800cda0 <_printf_float+0x17c>
 800cd20:	2306      	movs	r3, #6
 800cd22:	6063      	str	r3, [r4, #4]
 800cd24:	9b05      	ldr	r3, [sp, #20]
 800cd26:	6861      	ldr	r1, [r4, #4]
 800cd28:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800cd2c:	2300      	movs	r3, #0
 800cd2e:	9303      	str	r3, [sp, #12]
 800cd30:	ab0a      	add	r3, sp, #40	; 0x28
 800cd32:	e9cd b301 	strd	fp, r3, [sp, #4]
 800cd36:	ab09      	add	r3, sp, #36	; 0x24
 800cd38:	ec49 8b10 	vmov	d0, r8, r9
 800cd3c:	9300      	str	r3, [sp, #0]
 800cd3e:	6022      	str	r2, [r4, #0]
 800cd40:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800cd44:	4628      	mov	r0, r5
 800cd46:	f7ff fecd 	bl	800cae4 <__cvt>
 800cd4a:	9b06      	ldr	r3, [sp, #24]
 800cd4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cd4e:	2b47      	cmp	r3, #71	; 0x47
 800cd50:	4680      	mov	r8, r0
 800cd52:	d108      	bne.n	800cd66 <_printf_float+0x142>
 800cd54:	1cc8      	adds	r0, r1, #3
 800cd56:	db02      	blt.n	800cd5e <_printf_float+0x13a>
 800cd58:	6863      	ldr	r3, [r4, #4]
 800cd5a:	4299      	cmp	r1, r3
 800cd5c:	dd41      	ble.n	800cde2 <_printf_float+0x1be>
 800cd5e:	f1ab 0b02 	sub.w	fp, fp, #2
 800cd62:	fa5f fb8b 	uxtb.w	fp, fp
 800cd66:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800cd6a:	d820      	bhi.n	800cdae <_printf_float+0x18a>
 800cd6c:	3901      	subs	r1, #1
 800cd6e:	465a      	mov	r2, fp
 800cd70:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800cd74:	9109      	str	r1, [sp, #36]	; 0x24
 800cd76:	f7ff ff17 	bl	800cba8 <__exponent>
 800cd7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cd7c:	1813      	adds	r3, r2, r0
 800cd7e:	2a01      	cmp	r2, #1
 800cd80:	4681      	mov	r9, r0
 800cd82:	6123      	str	r3, [r4, #16]
 800cd84:	dc02      	bgt.n	800cd8c <_printf_float+0x168>
 800cd86:	6822      	ldr	r2, [r4, #0]
 800cd88:	07d2      	lsls	r2, r2, #31
 800cd8a:	d501      	bpl.n	800cd90 <_printf_float+0x16c>
 800cd8c:	3301      	adds	r3, #1
 800cd8e:	6123      	str	r3, [r4, #16]
 800cd90:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d09c      	beq.n	800ccd2 <_printf_float+0xae>
 800cd98:	232d      	movs	r3, #45	; 0x2d
 800cd9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cd9e:	e798      	b.n	800ccd2 <_printf_float+0xae>
 800cda0:	9a06      	ldr	r2, [sp, #24]
 800cda2:	2a47      	cmp	r2, #71	; 0x47
 800cda4:	d1be      	bne.n	800cd24 <_printf_float+0x100>
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d1bc      	bne.n	800cd24 <_printf_float+0x100>
 800cdaa:	2301      	movs	r3, #1
 800cdac:	e7b9      	b.n	800cd22 <_printf_float+0xfe>
 800cdae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800cdb2:	d118      	bne.n	800cde6 <_printf_float+0x1c2>
 800cdb4:	2900      	cmp	r1, #0
 800cdb6:	6863      	ldr	r3, [r4, #4]
 800cdb8:	dd0b      	ble.n	800cdd2 <_printf_float+0x1ae>
 800cdba:	6121      	str	r1, [r4, #16]
 800cdbc:	b913      	cbnz	r3, 800cdc4 <_printf_float+0x1a0>
 800cdbe:	6822      	ldr	r2, [r4, #0]
 800cdc0:	07d0      	lsls	r0, r2, #31
 800cdc2:	d502      	bpl.n	800cdca <_printf_float+0x1a6>
 800cdc4:	3301      	adds	r3, #1
 800cdc6:	440b      	add	r3, r1
 800cdc8:	6123      	str	r3, [r4, #16]
 800cdca:	65a1      	str	r1, [r4, #88]	; 0x58
 800cdcc:	f04f 0900 	mov.w	r9, #0
 800cdd0:	e7de      	b.n	800cd90 <_printf_float+0x16c>
 800cdd2:	b913      	cbnz	r3, 800cdda <_printf_float+0x1b6>
 800cdd4:	6822      	ldr	r2, [r4, #0]
 800cdd6:	07d2      	lsls	r2, r2, #31
 800cdd8:	d501      	bpl.n	800cdde <_printf_float+0x1ba>
 800cdda:	3302      	adds	r3, #2
 800cddc:	e7f4      	b.n	800cdc8 <_printf_float+0x1a4>
 800cdde:	2301      	movs	r3, #1
 800cde0:	e7f2      	b.n	800cdc8 <_printf_float+0x1a4>
 800cde2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800cde6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cde8:	4299      	cmp	r1, r3
 800cdea:	db05      	blt.n	800cdf8 <_printf_float+0x1d4>
 800cdec:	6823      	ldr	r3, [r4, #0]
 800cdee:	6121      	str	r1, [r4, #16]
 800cdf0:	07d8      	lsls	r0, r3, #31
 800cdf2:	d5ea      	bpl.n	800cdca <_printf_float+0x1a6>
 800cdf4:	1c4b      	adds	r3, r1, #1
 800cdf6:	e7e7      	b.n	800cdc8 <_printf_float+0x1a4>
 800cdf8:	2900      	cmp	r1, #0
 800cdfa:	bfd4      	ite	le
 800cdfc:	f1c1 0202 	rsble	r2, r1, #2
 800ce00:	2201      	movgt	r2, #1
 800ce02:	4413      	add	r3, r2
 800ce04:	e7e0      	b.n	800cdc8 <_printf_float+0x1a4>
 800ce06:	6823      	ldr	r3, [r4, #0]
 800ce08:	055a      	lsls	r2, r3, #21
 800ce0a:	d407      	bmi.n	800ce1c <_printf_float+0x1f8>
 800ce0c:	6923      	ldr	r3, [r4, #16]
 800ce0e:	4642      	mov	r2, r8
 800ce10:	4631      	mov	r1, r6
 800ce12:	4628      	mov	r0, r5
 800ce14:	47b8      	blx	r7
 800ce16:	3001      	adds	r0, #1
 800ce18:	d12c      	bne.n	800ce74 <_printf_float+0x250>
 800ce1a:	e764      	b.n	800cce6 <_printf_float+0xc2>
 800ce1c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ce20:	f240 80e0 	bls.w	800cfe4 <_printf_float+0x3c0>
 800ce24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ce28:	2200      	movs	r2, #0
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	f7f3 fe54 	bl	8000ad8 <__aeabi_dcmpeq>
 800ce30:	2800      	cmp	r0, #0
 800ce32:	d034      	beq.n	800ce9e <_printf_float+0x27a>
 800ce34:	4a37      	ldr	r2, [pc, #220]	; (800cf14 <_printf_float+0x2f0>)
 800ce36:	2301      	movs	r3, #1
 800ce38:	4631      	mov	r1, r6
 800ce3a:	4628      	mov	r0, r5
 800ce3c:	47b8      	blx	r7
 800ce3e:	3001      	adds	r0, #1
 800ce40:	f43f af51 	beq.w	800cce6 <_printf_float+0xc2>
 800ce44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ce48:	429a      	cmp	r2, r3
 800ce4a:	db02      	blt.n	800ce52 <_printf_float+0x22e>
 800ce4c:	6823      	ldr	r3, [r4, #0]
 800ce4e:	07d8      	lsls	r0, r3, #31
 800ce50:	d510      	bpl.n	800ce74 <_printf_float+0x250>
 800ce52:	ee18 3a10 	vmov	r3, s16
 800ce56:	4652      	mov	r2, sl
 800ce58:	4631      	mov	r1, r6
 800ce5a:	4628      	mov	r0, r5
 800ce5c:	47b8      	blx	r7
 800ce5e:	3001      	adds	r0, #1
 800ce60:	f43f af41 	beq.w	800cce6 <_printf_float+0xc2>
 800ce64:	f04f 0800 	mov.w	r8, #0
 800ce68:	f104 091a 	add.w	r9, r4, #26
 800ce6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce6e:	3b01      	subs	r3, #1
 800ce70:	4543      	cmp	r3, r8
 800ce72:	dc09      	bgt.n	800ce88 <_printf_float+0x264>
 800ce74:	6823      	ldr	r3, [r4, #0]
 800ce76:	079b      	lsls	r3, r3, #30
 800ce78:	f100 8105 	bmi.w	800d086 <_printf_float+0x462>
 800ce7c:	68e0      	ldr	r0, [r4, #12]
 800ce7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce80:	4298      	cmp	r0, r3
 800ce82:	bfb8      	it	lt
 800ce84:	4618      	movlt	r0, r3
 800ce86:	e730      	b.n	800ccea <_printf_float+0xc6>
 800ce88:	2301      	movs	r3, #1
 800ce8a:	464a      	mov	r2, r9
 800ce8c:	4631      	mov	r1, r6
 800ce8e:	4628      	mov	r0, r5
 800ce90:	47b8      	blx	r7
 800ce92:	3001      	adds	r0, #1
 800ce94:	f43f af27 	beq.w	800cce6 <_printf_float+0xc2>
 800ce98:	f108 0801 	add.w	r8, r8, #1
 800ce9c:	e7e6      	b.n	800ce6c <_printf_float+0x248>
 800ce9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	dc39      	bgt.n	800cf18 <_printf_float+0x2f4>
 800cea4:	4a1b      	ldr	r2, [pc, #108]	; (800cf14 <_printf_float+0x2f0>)
 800cea6:	2301      	movs	r3, #1
 800cea8:	4631      	mov	r1, r6
 800ceaa:	4628      	mov	r0, r5
 800ceac:	47b8      	blx	r7
 800ceae:	3001      	adds	r0, #1
 800ceb0:	f43f af19 	beq.w	800cce6 <_printf_float+0xc2>
 800ceb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ceb8:	4313      	orrs	r3, r2
 800ceba:	d102      	bne.n	800cec2 <_printf_float+0x29e>
 800cebc:	6823      	ldr	r3, [r4, #0]
 800cebe:	07d9      	lsls	r1, r3, #31
 800cec0:	d5d8      	bpl.n	800ce74 <_printf_float+0x250>
 800cec2:	ee18 3a10 	vmov	r3, s16
 800cec6:	4652      	mov	r2, sl
 800cec8:	4631      	mov	r1, r6
 800ceca:	4628      	mov	r0, r5
 800cecc:	47b8      	blx	r7
 800cece:	3001      	adds	r0, #1
 800ced0:	f43f af09 	beq.w	800cce6 <_printf_float+0xc2>
 800ced4:	f04f 0900 	mov.w	r9, #0
 800ced8:	f104 0a1a 	add.w	sl, r4, #26
 800cedc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cede:	425b      	negs	r3, r3
 800cee0:	454b      	cmp	r3, r9
 800cee2:	dc01      	bgt.n	800cee8 <_printf_float+0x2c4>
 800cee4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cee6:	e792      	b.n	800ce0e <_printf_float+0x1ea>
 800cee8:	2301      	movs	r3, #1
 800ceea:	4652      	mov	r2, sl
 800ceec:	4631      	mov	r1, r6
 800ceee:	4628      	mov	r0, r5
 800cef0:	47b8      	blx	r7
 800cef2:	3001      	adds	r0, #1
 800cef4:	f43f aef7 	beq.w	800cce6 <_printf_float+0xc2>
 800cef8:	f109 0901 	add.w	r9, r9, #1
 800cefc:	e7ee      	b.n	800cedc <_printf_float+0x2b8>
 800cefe:	bf00      	nop
 800cf00:	7fefffff 	.word	0x7fefffff
 800cf04:	0800f9bc 	.word	0x0800f9bc
 800cf08:	0800f9c0 	.word	0x0800f9c0
 800cf0c:	0800f9c8 	.word	0x0800f9c8
 800cf10:	0800f9c4 	.word	0x0800f9c4
 800cf14:	0800f9cc 	.word	0x0800f9cc
 800cf18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cf1a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cf1c:	429a      	cmp	r2, r3
 800cf1e:	bfa8      	it	ge
 800cf20:	461a      	movge	r2, r3
 800cf22:	2a00      	cmp	r2, #0
 800cf24:	4691      	mov	r9, r2
 800cf26:	dc37      	bgt.n	800cf98 <_printf_float+0x374>
 800cf28:	f04f 0b00 	mov.w	fp, #0
 800cf2c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cf30:	f104 021a 	add.w	r2, r4, #26
 800cf34:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cf36:	9305      	str	r3, [sp, #20]
 800cf38:	eba3 0309 	sub.w	r3, r3, r9
 800cf3c:	455b      	cmp	r3, fp
 800cf3e:	dc33      	bgt.n	800cfa8 <_printf_float+0x384>
 800cf40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cf44:	429a      	cmp	r2, r3
 800cf46:	db3b      	blt.n	800cfc0 <_printf_float+0x39c>
 800cf48:	6823      	ldr	r3, [r4, #0]
 800cf4a:	07da      	lsls	r2, r3, #31
 800cf4c:	d438      	bmi.n	800cfc0 <_printf_float+0x39c>
 800cf4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cf50:	9b05      	ldr	r3, [sp, #20]
 800cf52:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cf54:	1ad3      	subs	r3, r2, r3
 800cf56:	eba2 0901 	sub.w	r9, r2, r1
 800cf5a:	4599      	cmp	r9, r3
 800cf5c:	bfa8      	it	ge
 800cf5e:	4699      	movge	r9, r3
 800cf60:	f1b9 0f00 	cmp.w	r9, #0
 800cf64:	dc35      	bgt.n	800cfd2 <_printf_float+0x3ae>
 800cf66:	f04f 0800 	mov.w	r8, #0
 800cf6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cf6e:	f104 0a1a 	add.w	sl, r4, #26
 800cf72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cf76:	1a9b      	subs	r3, r3, r2
 800cf78:	eba3 0309 	sub.w	r3, r3, r9
 800cf7c:	4543      	cmp	r3, r8
 800cf7e:	f77f af79 	ble.w	800ce74 <_printf_float+0x250>
 800cf82:	2301      	movs	r3, #1
 800cf84:	4652      	mov	r2, sl
 800cf86:	4631      	mov	r1, r6
 800cf88:	4628      	mov	r0, r5
 800cf8a:	47b8      	blx	r7
 800cf8c:	3001      	adds	r0, #1
 800cf8e:	f43f aeaa 	beq.w	800cce6 <_printf_float+0xc2>
 800cf92:	f108 0801 	add.w	r8, r8, #1
 800cf96:	e7ec      	b.n	800cf72 <_printf_float+0x34e>
 800cf98:	4613      	mov	r3, r2
 800cf9a:	4631      	mov	r1, r6
 800cf9c:	4642      	mov	r2, r8
 800cf9e:	4628      	mov	r0, r5
 800cfa0:	47b8      	blx	r7
 800cfa2:	3001      	adds	r0, #1
 800cfa4:	d1c0      	bne.n	800cf28 <_printf_float+0x304>
 800cfa6:	e69e      	b.n	800cce6 <_printf_float+0xc2>
 800cfa8:	2301      	movs	r3, #1
 800cfaa:	4631      	mov	r1, r6
 800cfac:	4628      	mov	r0, r5
 800cfae:	9205      	str	r2, [sp, #20]
 800cfb0:	47b8      	blx	r7
 800cfb2:	3001      	adds	r0, #1
 800cfb4:	f43f ae97 	beq.w	800cce6 <_printf_float+0xc2>
 800cfb8:	9a05      	ldr	r2, [sp, #20]
 800cfba:	f10b 0b01 	add.w	fp, fp, #1
 800cfbe:	e7b9      	b.n	800cf34 <_printf_float+0x310>
 800cfc0:	ee18 3a10 	vmov	r3, s16
 800cfc4:	4652      	mov	r2, sl
 800cfc6:	4631      	mov	r1, r6
 800cfc8:	4628      	mov	r0, r5
 800cfca:	47b8      	blx	r7
 800cfcc:	3001      	adds	r0, #1
 800cfce:	d1be      	bne.n	800cf4e <_printf_float+0x32a>
 800cfd0:	e689      	b.n	800cce6 <_printf_float+0xc2>
 800cfd2:	9a05      	ldr	r2, [sp, #20]
 800cfd4:	464b      	mov	r3, r9
 800cfd6:	4442      	add	r2, r8
 800cfd8:	4631      	mov	r1, r6
 800cfda:	4628      	mov	r0, r5
 800cfdc:	47b8      	blx	r7
 800cfde:	3001      	adds	r0, #1
 800cfe0:	d1c1      	bne.n	800cf66 <_printf_float+0x342>
 800cfe2:	e680      	b.n	800cce6 <_printf_float+0xc2>
 800cfe4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cfe6:	2a01      	cmp	r2, #1
 800cfe8:	dc01      	bgt.n	800cfee <_printf_float+0x3ca>
 800cfea:	07db      	lsls	r3, r3, #31
 800cfec:	d538      	bpl.n	800d060 <_printf_float+0x43c>
 800cfee:	2301      	movs	r3, #1
 800cff0:	4642      	mov	r2, r8
 800cff2:	4631      	mov	r1, r6
 800cff4:	4628      	mov	r0, r5
 800cff6:	47b8      	blx	r7
 800cff8:	3001      	adds	r0, #1
 800cffa:	f43f ae74 	beq.w	800cce6 <_printf_float+0xc2>
 800cffe:	ee18 3a10 	vmov	r3, s16
 800d002:	4652      	mov	r2, sl
 800d004:	4631      	mov	r1, r6
 800d006:	4628      	mov	r0, r5
 800d008:	47b8      	blx	r7
 800d00a:	3001      	adds	r0, #1
 800d00c:	f43f ae6b 	beq.w	800cce6 <_printf_float+0xc2>
 800d010:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d014:	2200      	movs	r2, #0
 800d016:	2300      	movs	r3, #0
 800d018:	f7f3 fd5e 	bl	8000ad8 <__aeabi_dcmpeq>
 800d01c:	b9d8      	cbnz	r0, 800d056 <_printf_float+0x432>
 800d01e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d020:	f108 0201 	add.w	r2, r8, #1
 800d024:	3b01      	subs	r3, #1
 800d026:	4631      	mov	r1, r6
 800d028:	4628      	mov	r0, r5
 800d02a:	47b8      	blx	r7
 800d02c:	3001      	adds	r0, #1
 800d02e:	d10e      	bne.n	800d04e <_printf_float+0x42a>
 800d030:	e659      	b.n	800cce6 <_printf_float+0xc2>
 800d032:	2301      	movs	r3, #1
 800d034:	4652      	mov	r2, sl
 800d036:	4631      	mov	r1, r6
 800d038:	4628      	mov	r0, r5
 800d03a:	47b8      	blx	r7
 800d03c:	3001      	adds	r0, #1
 800d03e:	f43f ae52 	beq.w	800cce6 <_printf_float+0xc2>
 800d042:	f108 0801 	add.w	r8, r8, #1
 800d046:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d048:	3b01      	subs	r3, #1
 800d04a:	4543      	cmp	r3, r8
 800d04c:	dcf1      	bgt.n	800d032 <_printf_float+0x40e>
 800d04e:	464b      	mov	r3, r9
 800d050:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d054:	e6dc      	b.n	800ce10 <_printf_float+0x1ec>
 800d056:	f04f 0800 	mov.w	r8, #0
 800d05a:	f104 0a1a 	add.w	sl, r4, #26
 800d05e:	e7f2      	b.n	800d046 <_printf_float+0x422>
 800d060:	2301      	movs	r3, #1
 800d062:	4642      	mov	r2, r8
 800d064:	e7df      	b.n	800d026 <_printf_float+0x402>
 800d066:	2301      	movs	r3, #1
 800d068:	464a      	mov	r2, r9
 800d06a:	4631      	mov	r1, r6
 800d06c:	4628      	mov	r0, r5
 800d06e:	47b8      	blx	r7
 800d070:	3001      	adds	r0, #1
 800d072:	f43f ae38 	beq.w	800cce6 <_printf_float+0xc2>
 800d076:	f108 0801 	add.w	r8, r8, #1
 800d07a:	68e3      	ldr	r3, [r4, #12]
 800d07c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d07e:	1a5b      	subs	r3, r3, r1
 800d080:	4543      	cmp	r3, r8
 800d082:	dcf0      	bgt.n	800d066 <_printf_float+0x442>
 800d084:	e6fa      	b.n	800ce7c <_printf_float+0x258>
 800d086:	f04f 0800 	mov.w	r8, #0
 800d08a:	f104 0919 	add.w	r9, r4, #25
 800d08e:	e7f4      	b.n	800d07a <_printf_float+0x456>

0800d090 <_printf_common>:
 800d090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d094:	4616      	mov	r6, r2
 800d096:	4699      	mov	r9, r3
 800d098:	688a      	ldr	r2, [r1, #8]
 800d09a:	690b      	ldr	r3, [r1, #16]
 800d09c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d0a0:	4293      	cmp	r3, r2
 800d0a2:	bfb8      	it	lt
 800d0a4:	4613      	movlt	r3, r2
 800d0a6:	6033      	str	r3, [r6, #0]
 800d0a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d0ac:	4607      	mov	r7, r0
 800d0ae:	460c      	mov	r4, r1
 800d0b0:	b10a      	cbz	r2, 800d0b6 <_printf_common+0x26>
 800d0b2:	3301      	adds	r3, #1
 800d0b4:	6033      	str	r3, [r6, #0]
 800d0b6:	6823      	ldr	r3, [r4, #0]
 800d0b8:	0699      	lsls	r1, r3, #26
 800d0ba:	bf42      	ittt	mi
 800d0bc:	6833      	ldrmi	r3, [r6, #0]
 800d0be:	3302      	addmi	r3, #2
 800d0c0:	6033      	strmi	r3, [r6, #0]
 800d0c2:	6825      	ldr	r5, [r4, #0]
 800d0c4:	f015 0506 	ands.w	r5, r5, #6
 800d0c8:	d106      	bne.n	800d0d8 <_printf_common+0x48>
 800d0ca:	f104 0a19 	add.w	sl, r4, #25
 800d0ce:	68e3      	ldr	r3, [r4, #12]
 800d0d0:	6832      	ldr	r2, [r6, #0]
 800d0d2:	1a9b      	subs	r3, r3, r2
 800d0d4:	42ab      	cmp	r3, r5
 800d0d6:	dc26      	bgt.n	800d126 <_printf_common+0x96>
 800d0d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d0dc:	1e13      	subs	r3, r2, #0
 800d0de:	6822      	ldr	r2, [r4, #0]
 800d0e0:	bf18      	it	ne
 800d0e2:	2301      	movne	r3, #1
 800d0e4:	0692      	lsls	r2, r2, #26
 800d0e6:	d42b      	bmi.n	800d140 <_printf_common+0xb0>
 800d0e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d0ec:	4649      	mov	r1, r9
 800d0ee:	4638      	mov	r0, r7
 800d0f0:	47c0      	blx	r8
 800d0f2:	3001      	adds	r0, #1
 800d0f4:	d01e      	beq.n	800d134 <_printf_common+0xa4>
 800d0f6:	6823      	ldr	r3, [r4, #0]
 800d0f8:	68e5      	ldr	r5, [r4, #12]
 800d0fa:	6832      	ldr	r2, [r6, #0]
 800d0fc:	f003 0306 	and.w	r3, r3, #6
 800d100:	2b04      	cmp	r3, #4
 800d102:	bf08      	it	eq
 800d104:	1aad      	subeq	r5, r5, r2
 800d106:	68a3      	ldr	r3, [r4, #8]
 800d108:	6922      	ldr	r2, [r4, #16]
 800d10a:	bf0c      	ite	eq
 800d10c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d110:	2500      	movne	r5, #0
 800d112:	4293      	cmp	r3, r2
 800d114:	bfc4      	itt	gt
 800d116:	1a9b      	subgt	r3, r3, r2
 800d118:	18ed      	addgt	r5, r5, r3
 800d11a:	2600      	movs	r6, #0
 800d11c:	341a      	adds	r4, #26
 800d11e:	42b5      	cmp	r5, r6
 800d120:	d11a      	bne.n	800d158 <_printf_common+0xc8>
 800d122:	2000      	movs	r0, #0
 800d124:	e008      	b.n	800d138 <_printf_common+0xa8>
 800d126:	2301      	movs	r3, #1
 800d128:	4652      	mov	r2, sl
 800d12a:	4649      	mov	r1, r9
 800d12c:	4638      	mov	r0, r7
 800d12e:	47c0      	blx	r8
 800d130:	3001      	adds	r0, #1
 800d132:	d103      	bne.n	800d13c <_printf_common+0xac>
 800d134:	f04f 30ff 	mov.w	r0, #4294967295
 800d138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d13c:	3501      	adds	r5, #1
 800d13e:	e7c6      	b.n	800d0ce <_printf_common+0x3e>
 800d140:	18e1      	adds	r1, r4, r3
 800d142:	1c5a      	adds	r2, r3, #1
 800d144:	2030      	movs	r0, #48	; 0x30
 800d146:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d14a:	4422      	add	r2, r4
 800d14c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d150:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d154:	3302      	adds	r3, #2
 800d156:	e7c7      	b.n	800d0e8 <_printf_common+0x58>
 800d158:	2301      	movs	r3, #1
 800d15a:	4622      	mov	r2, r4
 800d15c:	4649      	mov	r1, r9
 800d15e:	4638      	mov	r0, r7
 800d160:	47c0      	blx	r8
 800d162:	3001      	adds	r0, #1
 800d164:	d0e6      	beq.n	800d134 <_printf_common+0xa4>
 800d166:	3601      	adds	r6, #1
 800d168:	e7d9      	b.n	800d11e <_printf_common+0x8e>
	...

0800d16c <_printf_i>:
 800d16c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d170:	460c      	mov	r4, r1
 800d172:	4691      	mov	r9, r2
 800d174:	7e27      	ldrb	r7, [r4, #24]
 800d176:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d178:	2f78      	cmp	r7, #120	; 0x78
 800d17a:	4680      	mov	r8, r0
 800d17c:	469a      	mov	sl, r3
 800d17e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d182:	d807      	bhi.n	800d194 <_printf_i+0x28>
 800d184:	2f62      	cmp	r7, #98	; 0x62
 800d186:	d80a      	bhi.n	800d19e <_printf_i+0x32>
 800d188:	2f00      	cmp	r7, #0
 800d18a:	f000 80d8 	beq.w	800d33e <_printf_i+0x1d2>
 800d18e:	2f58      	cmp	r7, #88	; 0x58
 800d190:	f000 80a3 	beq.w	800d2da <_printf_i+0x16e>
 800d194:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d198:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d19c:	e03a      	b.n	800d214 <_printf_i+0xa8>
 800d19e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d1a2:	2b15      	cmp	r3, #21
 800d1a4:	d8f6      	bhi.n	800d194 <_printf_i+0x28>
 800d1a6:	a001      	add	r0, pc, #4	; (adr r0, 800d1ac <_printf_i+0x40>)
 800d1a8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800d1ac:	0800d205 	.word	0x0800d205
 800d1b0:	0800d219 	.word	0x0800d219
 800d1b4:	0800d195 	.word	0x0800d195
 800d1b8:	0800d195 	.word	0x0800d195
 800d1bc:	0800d195 	.word	0x0800d195
 800d1c0:	0800d195 	.word	0x0800d195
 800d1c4:	0800d219 	.word	0x0800d219
 800d1c8:	0800d195 	.word	0x0800d195
 800d1cc:	0800d195 	.word	0x0800d195
 800d1d0:	0800d195 	.word	0x0800d195
 800d1d4:	0800d195 	.word	0x0800d195
 800d1d8:	0800d325 	.word	0x0800d325
 800d1dc:	0800d249 	.word	0x0800d249
 800d1e0:	0800d307 	.word	0x0800d307
 800d1e4:	0800d195 	.word	0x0800d195
 800d1e8:	0800d195 	.word	0x0800d195
 800d1ec:	0800d347 	.word	0x0800d347
 800d1f0:	0800d195 	.word	0x0800d195
 800d1f4:	0800d249 	.word	0x0800d249
 800d1f8:	0800d195 	.word	0x0800d195
 800d1fc:	0800d195 	.word	0x0800d195
 800d200:	0800d30f 	.word	0x0800d30f
 800d204:	680b      	ldr	r3, [r1, #0]
 800d206:	1d1a      	adds	r2, r3, #4
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	600a      	str	r2, [r1, #0]
 800d20c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d210:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d214:	2301      	movs	r3, #1
 800d216:	e0a3      	b.n	800d360 <_printf_i+0x1f4>
 800d218:	6825      	ldr	r5, [r4, #0]
 800d21a:	6808      	ldr	r0, [r1, #0]
 800d21c:	062e      	lsls	r6, r5, #24
 800d21e:	f100 0304 	add.w	r3, r0, #4
 800d222:	d50a      	bpl.n	800d23a <_printf_i+0xce>
 800d224:	6805      	ldr	r5, [r0, #0]
 800d226:	600b      	str	r3, [r1, #0]
 800d228:	2d00      	cmp	r5, #0
 800d22a:	da03      	bge.n	800d234 <_printf_i+0xc8>
 800d22c:	232d      	movs	r3, #45	; 0x2d
 800d22e:	426d      	negs	r5, r5
 800d230:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d234:	485e      	ldr	r0, [pc, #376]	; (800d3b0 <_printf_i+0x244>)
 800d236:	230a      	movs	r3, #10
 800d238:	e019      	b.n	800d26e <_printf_i+0x102>
 800d23a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800d23e:	6805      	ldr	r5, [r0, #0]
 800d240:	600b      	str	r3, [r1, #0]
 800d242:	bf18      	it	ne
 800d244:	b22d      	sxthne	r5, r5
 800d246:	e7ef      	b.n	800d228 <_printf_i+0xbc>
 800d248:	680b      	ldr	r3, [r1, #0]
 800d24a:	6825      	ldr	r5, [r4, #0]
 800d24c:	1d18      	adds	r0, r3, #4
 800d24e:	6008      	str	r0, [r1, #0]
 800d250:	0628      	lsls	r0, r5, #24
 800d252:	d501      	bpl.n	800d258 <_printf_i+0xec>
 800d254:	681d      	ldr	r5, [r3, #0]
 800d256:	e002      	b.n	800d25e <_printf_i+0xf2>
 800d258:	0669      	lsls	r1, r5, #25
 800d25a:	d5fb      	bpl.n	800d254 <_printf_i+0xe8>
 800d25c:	881d      	ldrh	r5, [r3, #0]
 800d25e:	4854      	ldr	r0, [pc, #336]	; (800d3b0 <_printf_i+0x244>)
 800d260:	2f6f      	cmp	r7, #111	; 0x6f
 800d262:	bf0c      	ite	eq
 800d264:	2308      	moveq	r3, #8
 800d266:	230a      	movne	r3, #10
 800d268:	2100      	movs	r1, #0
 800d26a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d26e:	6866      	ldr	r6, [r4, #4]
 800d270:	60a6      	str	r6, [r4, #8]
 800d272:	2e00      	cmp	r6, #0
 800d274:	bfa2      	ittt	ge
 800d276:	6821      	ldrge	r1, [r4, #0]
 800d278:	f021 0104 	bicge.w	r1, r1, #4
 800d27c:	6021      	strge	r1, [r4, #0]
 800d27e:	b90d      	cbnz	r5, 800d284 <_printf_i+0x118>
 800d280:	2e00      	cmp	r6, #0
 800d282:	d04d      	beq.n	800d320 <_printf_i+0x1b4>
 800d284:	4616      	mov	r6, r2
 800d286:	fbb5 f1f3 	udiv	r1, r5, r3
 800d28a:	fb03 5711 	mls	r7, r3, r1, r5
 800d28e:	5dc7      	ldrb	r7, [r0, r7]
 800d290:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d294:	462f      	mov	r7, r5
 800d296:	42bb      	cmp	r3, r7
 800d298:	460d      	mov	r5, r1
 800d29a:	d9f4      	bls.n	800d286 <_printf_i+0x11a>
 800d29c:	2b08      	cmp	r3, #8
 800d29e:	d10b      	bne.n	800d2b8 <_printf_i+0x14c>
 800d2a0:	6823      	ldr	r3, [r4, #0]
 800d2a2:	07df      	lsls	r7, r3, #31
 800d2a4:	d508      	bpl.n	800d2b8 <_printf_i+0x14c>
 800d2a6:	6923      	ldr	r3, [r4, #16]
 800d2a8:	6861      	ldr	r1, [r4, #4]
 800d2aa:	4299      	cmp	r1, r3
 800d2ac:	bfde      	ittt	le
 800d2ae:	2330      	movle	r3, #48	; 0x30
 800d2b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d2b4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d2b8:	1b92      	subs	r2, r2, r6
 800d2ba:	6122      	str	r2, [r4, #16]
 800d2bc:	f8cd a000 	str.w	sl, [sp]
 800d2c0:	464b      	mov	r3, r9
 800d2c2:	aa03      	add	r2, sp, #12
 800d2c4:	4621      	mov	r1, r4
 800d2c6:	4640      	mov	r0, r8
 800d2c8:	f7ff fee2 	bl	800d090 <_printf_common>
 800d2cc:	3001      	adds	r0, #1
 800d2ce:	d14c      	bne.n	800d36a <_printf_i+0x1fe>
 800d2d0:	f04f 30ff 	mov.w	r0, #4294967295
 800d2d4:	b004      	add	sp, #16
 800d2d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2da:	4835      	ldr	r0, [pc, #212]	; (800d3b0 <_printf_i+0x244>)
 800d2dc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d2e0:	6823      	ldr	r3, [r4, #0]
 800d2e2:	680e      	ldr	r6, [r1, #0]
 800d2e4:	061f      	lsls	r7, r3, #24
 800d2e6:	f856 5b04 	ldr.w	r5, [r6], #4
 800d2ea:	600e      	str	r6, [r1, #0]
 800d2ec:	d514      	bpl.n	800d318 <_printf_i+0x1ac>
 800d2ee:	07d9      	lsls	r1, r3, #31
 800d2f0:	bf44      	itt	mi
 800d2f2:	f043 0320 	orrmi.w	r3, r3, #32
 800d2f6:	6023      	strmi	r3, [r4, #0]
 800d2f8:	b91d      	cbnz	r5, 800d302 <_printf_i+0x196>
 800d2fa:	6823      	ldr	r3, [r4, #0]
 800d2fc:	f023 0320 	bic.w	r3, r3, #32
 800d300:	6023      	str	r3, [r4, #0]
 800d302:	2310      	movs	r3, #16
 800d304:	e7b0      	b.n	800d268 <_printf_i+0xfc>
 800d306:	6823      	ldr	r3, [r4, #0]
 800d308:	f043 0320 	orr.w	r3, r3, #32
 800d30c:	6023      	str	r3, [r4, #0]
 800d30e:	2378      	movs	r3, #120	; 0x78
 800d310:	4828      	ldr	r0, [pc, #160]	; (800d3b4 <_printf_i+0x248>)
 800d312:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d316:	e7e3      	b.n	800d2e0 <_printf_i+0x174>
 800d318:	065e      	lsls	r6, r3, #25
 800d31a:	bf48      	it	mi
 800d31c:	b2ad      	uxthmi	r5, r5
 800d31e:	e7e6      	b.n	800d2ee <_printf_i+0x182>
 800d320:	4616      	mov	r6, r2
 800d322:	e7bb      	b.n	800d29c <_printf_i+0x130>
 800d324:	680b      	ldr	r3, [r1, #0]
 800d326:	6826      	ldr	r6, [r4, #0]
 800d328:	6960      	ldr	r0, [r4, #20]
 800d32a:	1d1d      	adds	r5, r3, #4
 800d32c:	600d      	str	r5, [r1, #0]
 800d32e:	0635      	lsls	r5, r6, #24
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	d501      	bpl.n	800d338 <_printf_i+0x1cc>
 800d334:	6018      	str	r0, [r3, #0]
 800d336:	e002      	b.n	800d33e <_printf_i+0x1d2>
 800d338:	0671      	lsls	r1, r6, #25
 800d33a:	d5fb      	bpl.n	800d334 <_printf_i+0x1c8>
 800d33c:	8018      	strh	r0, [r3, #0]
 800d33e:	2300      	movs	r3, #0
 800d340:	6123      	str	r3, [r4, #16]
 800d342:	4616      	mov	r6, r2
 800d344:	e7ba      	b.n	800d2bc <_printf_i+0x150>
 800d346:	680b      	ldr	r3, [r1, #0]
 800d348:	1d1a      	adds	r2, r3, #4
 800d34a:	600a      	str	r2, [r1, #0]
 800d34c:	681e      	ldr	r6, [r3, #0]
 800d34e:	6862      	ldr	r2, [r4, #4]
 800d350:	2100      	movs	r1, #0
 800d352:	4630      	mov	r0, r6
 800d354:	f7f2 ff4c 	bl	80001f0 <memchr>
 800d358:	b108      	cbz	r0, 800d35e <_printf_i+0x1f2>
 800d35a:	1b80      	subs	r0, r0, r6
 800d35c:	6060      	str	r0, [r4, #4]
 800d35e:	6863      	ldr	r3, [r4, #4]
 800d360:	6123      	str	r3, [r4, #16]
 800d362:	2300      	movs	r3, #0
 800d364:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d368:	e7a8      	b.n	800d2bc <_printf_i+0x150>
 800d36a:	6923      	ldr	r3, [r4, #16]
 800d36c:	4632      	mov	r2, r6
 800d36e:	4649      	mov	r1, r9
 800d370:	4640      	mov	r0, r8
 800d372:	47d0      	blx	sl
 800d374:	3001      	adds	r0, #1
 800d376:	d0ab      	beq.n	800d2d0 <_printf_i+0x164>
 800d378:	6823      	ldr	r3, [r4, #0]
 800d37a:	079b      	lsls	r3, r3, #30
 800d37c:	d413      	bmi.n	800d3a6 <_printf_i+0x23a>
 800d37e:	68e0      	ldr	r0, [r4, #12]
 800d380:	9b03      	ldr	r3, [sp, #12]
 800d382:	4298      	cmp	r0, r3
 800d384:	bfb8      	it	lt
 800d386:	4618      	movlt	r0, r3
 800d388:	e7a4      	b.n	800d2d4 <_printf_i+0x168>
 800d38a:	2301      	movs	r3, #1
 800d38c:	4632      	mov	r2, r6
 800d38e:	4649      	mov	r1, r9
 800d390:	4640      	mov	r0, r8
 800d392:	47d0      	blx	sl
 800d394:	3001      	adds	r0, #1
 800d396:	d09b      	beq.n	800d2d0 <_printf_i+0x164>
 800d398:	3501      	adds	r5, #1
 800d39a:	68e3      	ldr	r3, [r4, #12]
 800d39c:	9903      	ldr	r1, [sp, #12]
 800d39e:	1a5b      	subs	r3, r3, r1
 800d3a0:	42ab      	cmp	r3, r5
 800d3a2:	dcf2      	bgt.n	800d38a <_printf_i+0x21e>
 800d3a4:	e7eb      	b.n	800d37e <_printf_i+0x212>
 800d3a6:	2500      	movs	r5, #0
 800d3a8:	f104 0619 	add.w	r6, r4, #25
 800d3ac:	e7f5      	b.n	800d39a <_printf_i+0x22e>
 800d3ae:	bf00      	nop
 800d3b0:	0800f9ce 	.word	0x0800f9ce
 800d3b4:	0800f9df 	.word	0x0800f9df

0800d3b8 <siprintf>:
 800d3b8:	b40e      	push	{r1, r2, r3}
 800d3ba:	b500      	push	{lr}
 800d3bc:	b09c      	sub	sp, #112	; 0x70
 800d3be:	ab1d      	add	r3, sp, #116	; 0x74
 800d3c0:	9002      	str	r0, [sp, #8]
 800d3c2:	9006      	str	r0, [sp, #24]
 800d3c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d3c8:	4809      	ldr	r0, [pc, #36]	; (800d3f0 <siprintf+0x38>)
 800d3ca:	9107      	str	r1, [sp, #28]
 800d3cc:	9104      	str	r1, [sp, #16]
 800d3ce:	4909      	ldr	r1, [pc, #36]	; (800d3f4 <siprintf+0x3c>)
 800d3d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3d4:	9105      	str	r1, [sp, #20]
 800d3d6:	6800      	ldr	r0, [r0, #0]
 800d3d8:	9301      	str	r3, [sp, #4]
 800d3da:	a902      	add	r1, sp, #8
 800d3dc:	f001 fb24 	bl	800ea28 <_svfiprintf_r>
 800d3e0:	9b02      	ldr	r3, [sp, #8]
 800d3e2:	2200      	movs	r2, #0
 800d3e4:	701a      	strb	r2, [r3, #0]
 800d3e6:	b01c      	add	sp, #112	; 0x70
 800d3e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800d3ec:	b003      	add	sp, #12
 800d3ee:	4770      	bx	lr
 800d3f0:	20000180 	.word	0x20000180
 800d3f4:	ffff0208 	.word	0xffff0208

0800d3f8 <quorem>:
 800d3f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3fc:	6903      	ldr	r3, [r0, #16]
 800d3fe:	690c      	ldr	r4, [r1, #16]
 800d400:	42a3      	cmp	r3, r4
 800d402:	4607      	mov	r7, r0
 800d404:	f2c0 8081 	blt.w	800d50a <quorem+0x112>
 800d408:	3c01      	subs	r4, #1
 800d40a:	f101 0814 	add.w	r8, r1, #20
 800d40e:	f100 0514 	add.w	r5, r0, #20
 800d412:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d416:	9301      	str	r3, [sp, #4]
 800d418:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d41c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d420:	3301      	adds	r3, #1
 800d422:	429a      	cmp	r2, r3
 800d424:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d428:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d42c:	fbb2 f6f3 	udiv	r6, r2, r3
 800d430:	d331      	bcc.n	800d496 <quorem+0x9e>
 800d432:	f04f 0e00 	mov.w	lr, #0
 800d436:	4640      	mov	r0, r8
 800d438:	46ac      	mov	ip, r5
 800d43a:	46f2      	mov	sl, lr
 800d43c:	f850 2b04 	ldr.w	r2, [r0], #4
 800d440:	b293      	uxth	r3, r2
 800d442:	fb06 e303 	mla	r3, r6, r3, lr
 800d446:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d44a:	b29b      	uxth	r3, r3
 800d44c:	ebaa 0303 	sub.w	r3, sl, r3
 800d450:	0c12      	lsrs	r2, r2, #16
 800d452:	f8dc a000 	ldr.w	sl, [ip]
 800d456:	fb06 e202 	mla	r2, r6, r2, lr
 800d45a:	fa13 f38a 	uxtah	r3, r3, sl
 800d45e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d462:	fa1f fa82 	uxth.w	sl, r2
 800d466:	f8dc 2000 	ldr.w	r2, [ip]
 800d46a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800d46e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d472:	b29b      	uxth	r3, r3
 800d474:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d478:	4581      	cmp	r9, r0
 800d47a:	f84c 3b04 	str.w	r3, [ip], #4
 800d47e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d482:	d2db      	bcs.n	800d43c <quorem+0x44>
 800d484:	f855 300b 	ldr.w	r3, [r5, fp]
 800d488:	b92b      	cbnz	r3, 800d496 <quorem+0x9e>
 800d48a:	9b01      	ldr	r3, [sp, #4]
 800d48c:	3b04      	subs	r3, #4
 800d48e:	429d      	cmp	r5, r3
 800d490:	461a      	mov	r2, r3
 800d492:	d32e      	bcc.n	800d4f2 <quorem+0xfa>
 800d494:	613c      	str	r4, [r7, #16]
 800d496:	4638      	mov	r0, r7
 800d498:	f001 f8b0 	bl	800e5fc <__mcmp>
 800d49c:	2800      	cmp	r0, #0
 800d49e:	db24      	blt.n	800d4ea <quorem+0xf2>
 800d4a0:	3601      	adds	r6, #1
 800d4a2:	4628      	mov	r0, r5
 800d4a4:	f04f 0c00 	mov.w	ip, #0
 800d4a8:	f858 2b04 	ldr.w	r2, [r8], #4
 800d4ac:	f8d0 e000 	ldr.w	lr, [r0]
 800d4b0:	b293      	uxth	r3, r2
 800d4b2:	ebac 0303 	sub.w	r3, ip, r3
 800d4b6:	0c12      	lsrs	r2, r2, #16
 800d4b8:	fa13 f38e 	uxtah	r3, r3, lr
 800d4bc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d4c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d4c4:	b29b      	uxth	r3, r3
 800d4c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d4ca:	45c1      	cmp	r9, r8
 800d4cc:	f840 3b04 	str.w	r3, [r0], #4
 800d4d0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d4d4:	d2e8      	bcs.n	800d4a8 <quorem+0xb0>
 800d4d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d4da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d4de:	b922      	cbnz	r2, 800d4ea <quorem+0xf2>
 800d4e0:	3b04      	subs	r3, #4
 800d4e2:	429d      	cmp	r5, r3
 800d4e4:	461a      	mov	r2, r3
 800d4e6:	d30a      	bcc.n	800d4fe <quorem+0x106>
 800d4e8:	613c      	str	r4, [r7, #16]
 800d4ea:	4630      	mov	r0, r6
 800d4ec:	b003      	add	sp, #12
 800d4ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4f2:	6812      	ldr	r2, [r2, #0]
 800d4f4:	3b04      	subs	r3, #4
 800d4f6:	2a00      	cmp	r2, #0
 800d4f8:	d1cc      	bne.n	800d494 <quorem+0x9c>
 800d4fa:	3c01      	subs	r4, #1
 800d4fc:	e7c7      	b.n	800d48e <quorem+0x96>
 800d4fe:	6812      	ldr	r2, [r2, #0]
 800d500:	3b04      	subs	r3, #4
 800d502:	2a00      	cmp	r2, #0
 800d504:	d1f0      	bne.n	800d4e8 <quorem+0xf0>
 800d506:	3c01      	subs	r4, #1
 800d508:	e7eb      	b.n	800d4e2 <quorem+0xea>
 800d50a:	2000      	movs	r0, #0
 800d50c:	e7ee      	b.n	800d4ec <quorem+0xf4>
	...

0800d510 <_dtoa_r>:
 800d510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d514:	ed2d 8b02 	vpush	{d8}
 800d518:	ec57 6b10 	vmov	r6, r7, d0
 800d51c:	b095      	sub	sp, #84	; 0x54
 800d51e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d520:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d524:	9105      	str	r1, [sp, #20]
 800d526:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800d52a:	4604      	mov	r4, r0
 800d52c:	9209      	str	r2, [sp, #36]	; 0x24
 800d52e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d530:	b975      	cbnz	r5, 800d550 <_dtoa_r+0x40>
 800d532:	2010      	movs	r0, #16
 800d534:	f000 fddc 	bl	800e0f0 <malloc>
 800d538:	4602      	mov	r2, r0
 800d53a:	6260      	str	r0, [r4, #36]	; 0x24
 800d53c:	b920      	cbnz	r0, 800d548 <_dtoa_r+0x38>
 800d53e:	4bb2      	ldr	r3, [pc, #712]	; (800d808 <_dtoa_r+0x2f8>)
 800d540:	21ea      	movs	r1, #234	; 0xea
 800d542:	48b2      	ldr	r0, [pc, #712]	; (800d80c <_dtoa_r+0x2fc>)
 800d544:	f001 fb80 	bl	800ec48 <__assert_func>
 800d548:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d54c:	6005      	str	r5, [r0, #0]
 800d54e:	60c5      	str	r5, [r0, #12]
 800d550:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d552:	6819      	ldr	r1, [r3, #0]
 800d554:	b151      	cbz	r1, 800d56c <_dtoa_r+0x5c>
 800d556:	685a      	ldr	r2, [r3, #4]
 800d558:	604a      	str	r2, [r1, #4]
 800d55a:	2301      	movs	r3, #1
 800d55c:	4093      	lsls	r3, r2
 800d55e:	608b      	str	r3, [r1, #8]
 800d560:	4620      	mov	r0, r4
 800d562:	f000 fe0d 	bl	800e180 <_Bfree>
 800d566:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d568:	2200      	movs	r2, #0
 800d56a:	601a      	str	r2, [r3, #0]
 800d56c:	1e3b      	subs	r3, r7, #0
 800d56e:	bfb9      	ittee	lt
 800d570:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d574:	9303      	strlt	r3, [sp, #12]
 800d576:	2300      	movge	r3, #0
 800d578:	f8c8 3000 	strge.w	r3, [r8]
 800d57c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800d580:	4ba3      	ldr	r3, [pc, #652]	; (800d810 <_dtoa_r+0x300>)
 800d582:	bfbc      	itt	lt
 800d584:	2201      	movlt	r2, #1
 800d586:	f8c8 2000 	strlt.w	r2, [r8]
 800d58a:	ea33 0309 	bics.w	r3, r3, r9
 800d58e:	d11b      	bne.n	800d5c8 <_dtoa_r+0xb8>
 800d590:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d592:	f242 730f 	movw	r3, #9999	; 0x270f
 800d596:	6013      	str	r3, [r2, #0]
 800d598:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d59c:	4333      	orrs	r3, r6
 800d59e:	f000 857a 	beq.w	800e096 <_dtoa_r+0xb86>
 800d5a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d5a4:	b963      	cbnz	r3, 800d5c0 <_dtoa_r+0xb0>
 800d5a6:	4b9b      	ldr	r3, [pc, #620]	; (800d814 <_dtoa_r+0x304>)
 800d5a8:	e024      	b.n	800d5f4 <_dtoa_r+0xe4>
 800d5aa:	4b9b      	ldr	r3, [pc, #620]	; (800d818 <_dtoa_r+0x308>)
 800d5ac:	9300      	str	r3, [sp, #0]
 800d5ae:	3308      	adds	r3, #8
 800d5b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d5b2:	6013      	str	r3, [r2, #0]
 800d5b4:	9800      	ldr	r0, [sp, #0]
 800d5b6:	b015      	add	sp, #84	; 0x54
 800d5b8:	ecbd 8b02 	vpop	{d8}
 800d5bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5c0:	4b94      	ldr	r3, [pc, #592]	; (800d814 <_dtoa_r+0x304>)
 800d5c2:	9300      	str	r3, [sp, #0]
 800d5c4:	3303      	adds	r3, #3
 800d5c6:	e7f3      	b.n	800d5b0 <_dtoa_r+0xa0>
 800d5c8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d5cc:	2200      	movs	r2, #0
 800d5ce:	ec51 0b17 	vmov	r0, r1, d7
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800d5d8:	f7f3 fa7e 	bl	8000ad8 <__aeabi_dcmpeq>
 800d5dc:	4680      	mov	r8, r0
 800d5de:	b158      	cbz	r0, 800d5f8 <_dtoa_r+0xe8>
 800d5e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d5e2:	2301      	movs	r3, #1
 800d5e4:	6013      	str	r3, [r2, #0]
 800d5e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	f000 8551 	beq.w	800e090 <_dtoa_r+0xb80>
 800d5ee:	488b      	ldr	r0, [pc, #556]	; (800d81c <_dtoa_r+0x30c>)
 800d5f0:	6018      	str	r0, [r3, #0]
 800d5f2:	1e43      	subs	r3, r0, #1
 800d5f4:	9300      	str	r3, [sp, #0]
 800d5f6:	e7dd      	b.n	800d5b4 <_dtoa_r+0xa4>
 800d5f8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800d5fc:	aa12      	add	r2, sp, #72	; 0x48
 800d5fe:	a913      	add	r1, sp, #76	; 0x4c
 800d600:	4620      	mov	r0, r4
 800d602:	f001 f89f 	bl	800e744 <__d2b>
 800d606:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d60a:	4683      	mov	fp, r0
 800d60c:	2d00      	cmp	r5, #0
 800d60e:	d07c      	beq.n	800d70a <_dtoa_r+0x1fa>
 800d610:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d612:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800d616:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d61a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800d61e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d622:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d626:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d62a:	4b7d      	ldr	r3, [pc, #500]	; (800d820 <_dtoa_r+0x310>)
 800d62c:	2200      	movs	r2, #0
 800d62e:	4630      	mov	r0, r6
 800d630:	4639      	mov	r1, r7
 800d632:	f7f2 fe31 	bl	8000298 <__aeabi_dsub>
 800d636:	a36e      	add	r3, pc, #440	; (adr r3, 800d7f0 <_dtoa_r+0x2e0>)
 800d638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d63c:	f7f2 ffe4 	bl	8000608 <__aeabi_dmul>
 800d640:	a36d      	add	r3, pc, #436	; (adr r3, 800d7f8 <_dtoa_r+0x2e8>)
 800d642:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d646:	f7f2 fe29 	bl	800029c <__adddf3>
 800d64a:	4606      	mov	r6, r0
 800d64c:	4628      	mov	r0, r5
 800d64e:	460f      	mov	r7, r1
 800d650:	f7f2 ff70 	bl	8000534 <__aeabi_i2d>
 800d654:	a36a      	add	r3, pc, #424	; (adr r3, 800d800 <_dtoa_r+0x2f0>)
 800d656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d65a:	f7f2 ffd5 	bl	8000608 <__aeabi_dmul>
 800d65e:	4602      	mov	r2, r0
 800d660:	460b      	mov	r3, r1
 800d662:	4630      	mov	r0, r6
 800d664:	4639      	mov	r1, r7
 800d666:	f7f2 fe19 	bl	800029c <__adddf3>
 800d66a:	4606      	mov	r6, r0
 800d66c:	460f      	mov	r7, r1
 800d66e:	f7f3 fa7b 	bl	8000b68 <__aeabi_d2iz>
 800d672:	2200      	movs	r2, #0
 800d674:	4682      	mov	sl, r0
 800d676:	2300      	movs	r3, #0
 800d678:	4630      	mov	r0, r6
 800d67a:	4639      	mov	r1, r7
 800d67c:	f7f3 fa36 	bl	8000aec <__aeabi_dcmplt>
 800d680:	b148      	cbz	r0, 800d696 <_dtoa_r+0x186>
 800d682:	4650      	mov	r0, sl
 800d684:	f7f2 ff56 	bl	8000534 <__aeabi_i2d>
 800d688:	4632      	mov	r2, r6
 800d68a:	463b      	mov	r3, r7
 800d68c:	f7f3 fa24 	bl	8000ad8 <__aeabi_dcmpeq>
 800d690:	b908      	cbnz	r0, 800d696 <_dtoa_r+0x186>
 800d692:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d696:	f1ba 0f16 	cmp.w	sl, #22
 800d69a:	d854      	bhi.n	800d746 <_dtoa_r+0x236>
 800d69c:	4b61      	ldr	r3, [pc, #388]	; (800d824 <_dtoa_r+0x314>)
 800d69e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d6a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d6aa:	f7f3 fa1f 	bl	8000aec <__aeabi_dcmplt>
 800d6ae:	2800      	cmp	r0, #0
 800d6b0:	d04b      	beq.n	800d74a <_dtoa_r+0x23a>
 800d6b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d6b6:	2300      	movs	r3, #0
 800d6b8:	930e      	str	r3, [sp, #56]	; 0x38
 800d6ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d6bc:	1b5d      	subs	r5, r3, r5
 800d6be:	1e6b      	subs	r3, r5, #1
 800d6c0:	9304      	str	r3, [sp, #16]
 800d6c2:	bf43      	ittte	mi
 800d6c4:	2300      	movmi	r3, #0
 800d6c6:	f1c5 0801 	rsbmi	r8, r5, #1
 800d6ca:	9304      	strmi	r3, [sp, #16]
 800d6cc:	f04f 0800 	movpl.w	r8, #0
 800d6d0:	f1ba 0f00 	cmp.w	sl, #0
 800d6d4:	db3b      	blt.n	800d74e <_dtoa_r+0x23e>
 800d6d6:	9b04      	ldr	r3, [sp, #16]
 800d6d8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800d6dc:	4453      	add	r3, sl
 800d6de:	9304      	str	r3, [sp, #16]
 800d6e0:	2300      	movs	r3, #0
 800d6e2:	9306      	str	r3, [sp, #24]
 800d6e4:	9b05      	ldr	r3, [sp, #20]
 800d6e6:	2b09      	cmp	r3, #9
 800d6e8:	d869      	bhi.n	800d7be <_dtoa_r+0x2ae>
 800d6ea:	2b05      	cmp	r3, #5
 800d6ec:	bfc4      	itt	gt
 800d6ee:	3b04      	subgt	r3, #4
 800d6f0:	9305      	strgt	r3, [sp, #20]
 800d6f2:	9b05      	ldr	r3, [sp, #20]
 800d6f4:	f1a3 0302 	sub.w	r3, r3, #2
 800d6f8:	bfcc      	ite	gt
 800d6fa:	2500      	movgt	r5, #0
 800d6fc:	2501      	movle	r5, #1
 800d6fe:	2b03      	cmp	r3, #3
 800d700:	d869      	bhi.n	800d7d6 <_dtoa_r+0x2c6>
 800d702:	e8df f003 	tbb	[pc, r3]
 800d706:	4e2c      	.short	0x4e2c
 800d708:	5a4c      	.short	0x5a4c
 800d70a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800d70e:	441d      	add	r5, r3
 800d710:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d714:	2b20      	cmp	r3, #32
 800d716:	bfc1      	itttt	gt
 800d718:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d71c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d720:	fa09 f303 	lslgt.w	r3, r9, r3
 800d724:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d728:	bfda      	itte	le
 800d72a:	f1c3 0320 	rsble	r3, r3, #32
 800d72e:	fa06 f003 	lslle.w	r0, r6, r3
 800d732:	4318      	orrgt	r0, r3
 800d734:	f7f2 feee 	bl	8000514 <__aeabi_ui2d>
 800d738:	2301      	movs	r3, #1
 800d73a:	4606      	mov	r6, r0
 800d73c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d740:	3d01      	subs	r5, #1
 800d742:	9310      	str	r3, [sp, #64]	; 0x40
 800d744:	e771      	b.n	800d62a <_dtoa_r+0x11a>
 800d746:	2301      	movs	r3, #1
 800d748:	e7b6      	b.n	800d6b8 <_dtoa_r+0x1a8>
 800d74a:	900e      	str	r0, [sp, #56]	; 0x38
 800d74c:	e7b5      	b.n	800d6ba <_dtoa_r+0x1aa>
 800d74e:	f1ca 0300 	rsb	r3, sl, #0
 800d752:	9306      	str	r3, [sp, #24]
 800d754:	2300      	movs	r3, #0
 800d756:	eba8 080a 	sub.w	r8, r8, sl
 800d75a:	930d      	str	r3, [sp, #52]	; 0x34
 800d75c:	e7c2      	b.n	800d6e4 <_dtoa_r+0x1d4>
 800d75e:	2300      	movs	r3, #0
 800d760:	9308      	str	r3, [sp, #32]
 800d762:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d764:	2b00      	cmp	r3, #0
 800d766:	dc39      	bgt.n	800d7dc <_dtoa_r+0x2cc>
 800d768:	f04f 0901 	mov.w	r9, #1
 800d76c:	f8cd 9004 	str.w	r9, [sp, #4]
 800d770:	464b      	mov	r3, r9
 800d772:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800d776:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d778:	2200      	movs	r2, #0
 800d77a:	6042      	str	r2, [r0, #4]
 800d77c:	2204      	movs	r2, #4
 800d77e:	f102 0614 	add.w	r6, r2, #20
 800d782:	429e      	cmp	r6, r3
 800d784:	6841      	ldr	r1, [r0, #4]
 800d786:	d92f      	bls.n	800d7e8 <_dtoa_r+0x2d8>
 800d788:	4620      	mov	r0, r4
 800d78a:	f000 fcb9 	bl	800e100 <_Balloc>
 800d78e:	9000      	str	r0, [sp, #0]
 800d790:	2800      	cmp	r0, #0
 800d792:	d14b      	bne.n	800d82c <_dtoa_r+0x31c>
 800d794:	4b24      	ldr	r3, [pc, #144]	; (800d828 <_dtoa_r+0x318>)
 800d796:	4602      	mov	r2, r0
 800d798:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d79c:	e6d1      	b.n	800d542 <_dtoa_r+0x32>
 800d79e:	2301      	movs	r3, #1
 800d7a0:	e7de      	b.n	800d760 <_dtoa_r+0x250>
 800d7a2:	2300      	movs	r3, #0
 800d7a4:	9308      	str	r3, [sp, #32]
 800d7a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7a8:	eb0a 0903 	add.w	r9, sl, r3
 800d7ac:	f109 0301 	add.w	r3, r9, #1
 800d7b0:	2b01      	cmp	r3, #1
 800d7b2:	9301      	str	r3, [sp, #4]
 800d7b4:	bfb8      	it	lt
 800d7b6:	2301      	movlt	r3, #1
 800d7b8:	e7dd      	b.n	800d776 <_dtoa_r+0x266>
 800d7ba:	2301      	movs	r3, #1
 800d7bc:	e7f2      	b.n	800d7a4 <_dtoa_r+0x294>
 800d7be:	2501      	movs	r5, #1
 800d7c0:	2300      	movs	r3, #0
 800d7c2:	9305      	str	r3, [sp, #20]
 800d7c4:	9508      	str	r5, [sp, #32]
 800d7c6:	f04f 39ff 	mov.w	r9, #4294967295
 800d7ca:	2200      	movs	r2, #0
 800d7cc:	f8cd 9004 	str.w	r9, [sp, #4]
 800d7d0:	2312      	movs	r3, #18
 800d7d2:	9209      	str	r2, [sp, #36]	; 0x24
 800d7d4:	e7cf      	b.n	800d776 <_dtoa_r+0x266>
 800d7d6:	2301      	movs	r3, #1
 800d7d8:	9308      	str	r3, [sp, #32]
 800d7da:	e7f4      	b.n	800d7c6 <_dtoa_r+0x2b6>
 800d7dc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800d7e0:	f8cd 9004 	str.w	r9, [sp, #4]
 800d7e4:	464b      	mov	r3, r9
 800d7e6:	e7c6      	b.n	800d776 <_dtoa_r+0x266>
 800d7e8:	3101      	adds	r1, #1
 800d7ea:	6041      	str	r1, [r0, #4]
 800d7ec:	0052      	lsls	r2, r2, #1
 800d7ee:	e7c6      	b.n	800d77e <_dtoa_r+0x26e>
 800d7f0:	636f4361 	.word	0x636f4361
 800d7f4:	3fd287a7 	.word	0x3fd287a7
 800d7f8:	8b60c8b3 	.word	0x8b60c8b3
 800d7fc:	3fc68a28 	.word	0x3fc68a28
 800d800:	509f79fb 	.word	0x509f79fb
 800d804:	3fd34413 	.word	0x3fd34413
 800d808:	0800f9fd 	.word	0x0800f9fd
 800d80c:	0800fa14 	.word	0x0800fa14
 800d810:	7ff00000 	.word	0x7ff00000
 800d814:	0800f9f9 	.word	0x0800f9f9
 800d818:	0800f9f0 	.word	0x0800f9f0
 800d81c:	0800f9cd 	.word	0x0800f9cd
 800d820:	3ff80000 	.word	0x3ff80000
 800d824:	0800fb10 	.word	0x0800fb10
 800d828:	0800fa73 	.word	0x0800fa73
 800d82c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d82e:	9a00      	ldr	r2, [sp, #0]
 800d830:	601a      	str	r2, [r3, #0]
 800d832:	9b01      	ldr	r3, [sp, #4]
 800d834:	2b0e      	cmp	r3, #14
 800d836:	f200 80ad 	bhi.w	800d994 <_dtoa_r+0x484>
 800d83a:	2d00      	cmp	r5, #0
 800d83c:	f000 80aa 	beq.w	800d994 <_dtoa_r+0x484>
 800d840:	f1ba 0f00 	cmp.w	sl, #0
 800d844:	dd36      	ble.n	800d8b4 <_dtoa_r+0x3a4>
 800d846:	4ac3      	ldr	r2, [pc, #780]	; (800db54 <_dtoa_r+0x644>)
 800d848:	f00a 030f 	and.w	r3, sl, #15
 800d84c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d850:	ed93 7b00 	vldr	d7, [r3]
 800d854:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800d858:	ea4f 172a 	mov.w	r7, sl, asr #4
 800d85c:	eeb0 8a47 	vmov.f32	s16, s14
 800d860:	eef0 8a67 	vmov.f32	s17, s15
 800d864:	d016      	beq.n	800d894 <_dtoa_r+0x384>
 800d866:	4bbc      	ldr	r3, [pc, #752]	; (800db58 <_dtoa_r+0x648>)
 800d868:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d86c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d870:	f7f2 fff4 	bl	800085c <__aeabi_ddiv>
 800d874:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d878:	f007 070f 	and.w	r7, r7, #15
 800d87c:	2503      	movs	r5, #3
 800d87e:	4eb6      	ldr	r6, [pc, #728]	; (800db58 <_dtoa_r+0x648>)
 800d880:	b957      	cbnz	r7, 800d898 <_dtoa_r+0x388>
 800d882:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d886:	ec53 2b18 	vmov	r2, r3, d8
 800d88a:	f7f2 ffe7 	bl	800085c <__aeabi_ddiv>
 800d88e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d892:	e029      	b.n	800d8e8 <_dtoa_r+0x3d8>
 800d894:	2502      	movs	r5, #2
 800d896:	e7f2      	b.n	800d87e <_dtoa_r+0x36e>
 800d898:	07f9      	lsls	r1, r7, #31
 800d89a:	d508      	bpl.n	800d8ae <_dtoa_r+0x39e>
 800d89c:	ec51 0b18 	vmov	r0, r1, d8
 800d8a0:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d8a4:	f7f2 feb0 	bl	8000608 <__aeabi_dmul>
 800d8a8:	ec41 0b18 	vmov	d8, r0, r1
 800d8ac:	3501      	adds	r5, #1
 800d8ae:	107f      	asrs	r7, r7, #1
 800d8b0:	3608      	adds	r6, #8
 800d8b2:	e7e5      	b.n	800d880 <_dtoa_r+0x370>
 800d8b4:	f000 80a6 	beq.w	800da04 <_dtoa_r+0x4f4>
 800d8b8:	f1ca 0600 	rsb	r6, sl, #0
 800d8bc:	4ba5      	ldr	r3, [pc, #660]	; (800db54 <_dtoa_r+0x644>)
 800d8be:	4fa6      	ldr	r7, [pc, #664]	; (800db58 <_dtoa_r+0x648>)
 800d8c0:	f006 020f 	and.w	r2, r6, #15
 800d8c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8cc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d8d0:	f7f2 fe9a 	bl	8000608 <__aeabi_dmul>
 800d8d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d8d8:	1136      	asrs	r6, r6, #4
 800d8da:	2300      	movs	r3, #0
 800d8dc:	2502      	movs	r5, #2
 800d8de:	2e00      	cmp	r6, #0
 800d8e0:	f040 8085 	bne.w	800d9ee <_dtoa_r+0x4de>
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d1d2      	bne.n	800d88e <_dtoa_r+0x37e>
 800d8e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	f000 808c 	beq.w	800da08 <_dtoa_r+0x4f8>
 800d8f0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d8f4:	4b99      	ldr	r3, [pc, #612]	; (800db5c <_dtoa_r+0x64c>)
 800d8f6:	2200      	movs	r2, #0
 800d8f8:	4630      	mov	r0, r6
 800d8fa:	4639      	mov	r1, r7
 800d8fc:	f7f3 f8f6 	bl	8000aec <__aeabi_dcmplt>
 800d900:	2800      	cmp	r0, #0
 800d902:	f000 8081 	beq.w	800da08 <_dtoa_r+0x4f8>
 800d906:	9b01      	ldr	r3, [sp, #4]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d07d      	beq.n	800da08 <_dtoa_r+0x4f8>
 800d90c:	f1b9 0f00 	cmp.w	r9, #0
 800d910:	dd3c      	ble.n	800d98c <_dtoa_r+0x47c>
 800d912:	f10a 33ff 	add.w	r3, sl, #4294967295
 800d916:	9307      	str	r3, [sp, #28]
 800d918:	2200      	movs	r2, #0
 800d91a:	4b91      	ldr	r3, [pc, #580]	; (800db60 <_dtoa_r+0x650>)
 800d91c:	4630      	mov	r0, r6
 800d91e:	4639      	mov	r1, r7
 800d920:	f7f2 fe72 	bl	8000608 <__aeabi_dmul>
 800d924:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d928:	3501      	adds	r5, #1
 800d92a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800d92e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d932:	4628      	mov	r0, r5
 800d934:	f7f2 fdfe 	bl	8000534 <__aeabi_i2d>
 800d938:	4632      	mov	r2, r6
 800d93a:	463b      	mov	r3, r7
 800d93c:	f7f2 fe64 	bl	8000608 <__aeabi_dmul>
 800d940:	4b88      	ldr	r3, [pc, #544]	; (800db64 <_dtoa_r+0x654>)
 800d942:	2200      	movs	r2, #0
 800d944:	f7f2 fcaa 	bl	800029c <__adddf3>
 800d948:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800d94c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d950:	9303      	str	r3, [sp, #12]
 800d952:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d954:	2b00      	cmp	r3, #0
 800d956:	d15c      	bne.n	800da12 <_dtoa_r+0x502>
 800d958:	4b83      	ldr	r3, [pc, #524]	; (800db68 <_dtoa_r+0x658>)
 800d95a:	2200      	movs	r2, #0
 800d95c:	4630      	mov	r0, r6
 800d95e:	4639      	mov	r1, r7
 800d960:	f7f2 fc9a 	bl	8000298 <__aeabi_dsub>
 800d964:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d968:	4606      	mov	r6, r0
 800d96a:	460f      	mov	r7, r1
 800d96c:	f7f3 f8dc 	bl	8000b28 <__aeabi_dcmpgt>
 800d970:	2800      	cmp	r0, #0
 800d972:	f040 8296 	bne.w	800dea2 <_dtoa_r+0x992>
 800d976:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800d97a:	4630      	mov	r0, r6
 800d97c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d980:	4639      	mov	r1, r7
 800d982:	f7f3 f8b3 	bl	8000aec <__aeabi_dcmplt>
 800d986:	2800      	cmp	r0, #0
 800d988:	f040 8288 	bne.w	800de9c <_dtoa_r+0x98c>
 800d98c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d990:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d994:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d996:	2b00      	cmp	r3, #0
 800d998:	f2c0 8158 	blt.w	800dc4c <_dtoa_r+0x73c>
 800d99c:	f1ba 0f0e 	cmp.w	sl, #14
 800d9a0:	f300 8154 	bgt.w	800dc4c <_dtoa_r+0x73c>
 800d9a4:	4b6b      	ldr	r3, [pc, #428]	; (800db54 <_dtoa_r+0x644>)
 800d9a6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d9aa:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d9ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	f280 80e3 	bge.w	800db7c <_dtoa_r+0x66c>
 800d9b6:	9b01      	ldr	r3, [sp, #4]
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	f300 80df 	bgt.w	800db7c <_dtoa_r+0x66c>
 800d9be:	f040 826d 	bne.w	800de9c <_dtoa_r+0x98c>
 800d9c2:	4b69      	ldr	r3, [pc, #420]	; (800db68 <_dtoa_r+0x658>)
 800d9c4:	2200      	movs	r2, #0
 800d9c6:	4640      	mov	r0, r8
 800d9c8:	4649      	mov	r1, r9
 800d9ca:	f7f2 fe1d 	bl	8000608 <__aeabi_dmul>
 800d9ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d9d2:	f7f3 f89f 	bl	8000b14 <__aeabi_dcmpge>
 800d9d6:	9e01      	ldr	r6, [sp, #4]
 800d9d8:	4637      	mov	r7, r6
 800d9da:	2800      	cmp	r0, #0
 800d9dc:	f040 8243 	bne.w	800de66 <_dtoa_r+0x956>
 800d9e0:	9d00      	ldr	r5, [sp, #0]
 800d9e2:	2331      	movs	r3, #49	; 0x31
 800d9e4:	f805 3b01 	strb.w	r3, [r5], #1
 800d9e8:	f10a 0a01 	add.w	sl, sl, #1
 800d9ec:	e23f      	b.n	800de6e <_dtoa_r+0x95e>
 800d9ee:	07f2      	lsls	r2, r6, #31
 800d9f0:	d505      	bpl.n	800d9fe <_dtoa_r+0x4ee>
 800d9f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d9f6:	f7f2 fe07 	bl	8000608 <__aeabi_dmul>
 800d9fa:	3501      	adds	r5, #1
 800d9fc:	2301      	movs	r3, #1
 800d9fe:	1076      	asrs	r6, r6, #1
 800da00:	3708      	adds	r7, #8
 800da02:	e76c      	b.n	800d8de <_dtoa_r+0x3ce>
 800da04:	2502      	movs	r5, #2
 800da06:	e76f      	b.n	800d8e8 <_dtoa_r+0x3d8>
 800da08:	9b01      	ldr	r3, [sp, #4]
 800da0a:	f8cd a01c 	str.w	sl, [sp, #28]
 800da0e:	930c      	str	r3, [sp, #48]	; 0x30
 800da10:	e78d      	b.n	800d92e <_dtoa_r+0x41e>
 800da12:	9900      	ldr	r1, [sp, #0]
 800da14:	980c      	ldr	r0, [sp, #48]	; 0x30
 800da16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800da18:	4b4e      	ldr	r3, [pc, #312]	; (800db54 <_dtoa_r+0x644>)
 800da1a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800da1e:	4401      	add	r1, r0
 800da20:	9102      	str	r1, [sp, #8]
 800da22:	9908      	ldr	r1, [sp, #32]
 800da24:	eeb0 8a47 	vmov.f32	s16, s14
 800da28:	eef0 8a67 	vmov.f32	s17, s15
 800da2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800da30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800da34:	2900      	cmp	r1, #0
 800da36:	d045      	beq.n	800dac4 <_dtoa_r+0x5b4>
 800da38:	494c      	ldr	r1, [pc, #304]	; (800db6c <_dtoa_r+0x65c>)
 800da3a:	2000      	movs	r0, #0
 800da3c:	f7f2 ff0e 	bl	800085c <__aeabi_ddiv>
 800da40:	ec53 2b18 	vmov	r2, r3, d8
 800da44:	f7f2 fc28 	bl	8000298 <__aeabi_dsub>
 800da48:	9d00      	ldr	r5, [sp, #0]
 800da4a:	ec41 0b18 	vmov	d8, r0, r1
 800da4e:	4639      	mov	r1, r7
 800da50:	4630      	mov	r0, r6
 800da52:	f7f3 f889 	bl	8000b68 <__aeabi_d2iz>
 800da56:	900c      	str	r0, [sp, #48]	; 0x30
 800da58:	f7f2 fd6c 	bl	8000534 <__aeabi_i2d>
 800da5c:	4602      	mov	r2, r0
 800da5e:	460b      	mov	r3, r1
 800da60:	4630      	mov	r0, r6
 800da62:	4639      	mov	r1, r7
 800da64:	f7f2 fc18 	bl	8000298 <__aeabi_dsub>
 800da68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800da6a:	3330      	adds	r3, #48	; 0x30
 800da6c:	f805 3b01 	strb.w	r3, [r5], #1
 800da70:	ec53 2b18 	vmov	r2, r3, d8
 800da74:	4606      	mov	r6, r0
 800da76:	460f      	mov	r7, r1
 800da78:	f7f3 f838 	bl	8000aec <__aeabi_dcmplt>
 800da7c:	2800      	cmp	r0, #0
 800da7e:	d165      	bne.n	800db4c <_dtoa_r+0x63c>
 800da80:	4632      	mov	r2, r6
 800da82:	463b      	mov	r3, r7
 800da84:	4935      	ldr	r1, [pc, #212]	; (800db5c <_dtoa_r+0x64c>)
 800da86:	2000      	movs	r0, #0
 800da88:	f7f2 fc06 	bl	8000298 <__aeabi_dsub>
 800da8c:	ec53 2b18 	vmov	r2, r3, d8
 800da90:	f7f3 f82c 	bl	8000aec <__aeabi_dcmplt>
 800da94:	2800      	cmp	r0, #0
 800da96:	f040 80b9 	bne.w	800dc0c <_dtoa_r+0x6fc>
 800da9a:	9b02      	ldr	r3, [sp, #8]
 800da9c:	429d      	cmp	r5, r3
 800da9e:	f43f af75 	beq.w	800d98c <_dtoa_r+0x47c>
 800daa2:	4b2f      	ldr	r3, [pc, #188]	; (800db60 <_dtoa_r+0x650>)
 800daa4:	ec51 0b18 	vmov	r0, r1, d8
 800daa8:	2200      	movs	r2, #0
 800daaa:	f7f2 fdad 	bl	8000608 <__aeabi_dmul>
 800daae:	4b2c      	ldr	r3, [pc, #176]	; (800db60 <_dtoa_r+0x650>)
 800dab0:	ec41 0b18 	vmov	d8, r0, r1
 800dab4:	2200      	movs	r2, #0
 800dab6:	4630      	mov	r0, r6
 800dab8:	4639      	mov	r1, r7
 800daba:	f7f2 fda5 	bl	8000608 <__aeabi_dmul>
 800dabe:	4606      	mov	r6, r0
 800dac0:	460f      	mov	r7, r1
 800dac2:	e7c4      	b.n	800da4e <_dtoa_r+0x53e>
 800dac4:	ec51 0b17 	vmov	r0, r1, d7
 800dac8:	f7f2 fd9e 	bl	8000608 <__aeabi_dmul>
 800dacc:	9b02      	ldr	r3, [sp, #8]
 800dace:	9d00      	ldr	r5, [sp, #0]
 800dad0:	930c      	str	r3, [sp, #48]	; 0x30
 800dad2:	ec41 0b18 	vmov	d8, r0, r1
 800dad6:	4639      	mov	r1, r7
 800dad8:	4630      	mov	r0, r6
 800dada:	f7f3 f845 	bl	8000b68 <__aeabi_d2iz>
 800dade:	9011      	str	r0, [sp, #68]	; 0x44
 800dae0:	f7f2 fd28 	bl	8000534 <__aeabi_i2d>
 800dae4:	4602      	mov	r2, r0
 800dae6:	460b      	mov	r3, r1
 800dae8:	4630      	mov	r0, r6
 800daea:	4639      	mov	r1, r7
 800daec:	f7f2 fbd4 	bl	8000298 <__aeabi_dsub>
 800daf0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800daf2:	3330      	adds	r3, #48	; 0x30
 800daf4:	f805 3b01 	strb.w	r3, [r5], #1
 800daf8:	9b02      	ldr	r3, [sp, #8]
 800dafa:	429d      	cmp	r5, r3
 800dafc:	4606      	mov	r6, r0
 800dafe:	460f      	mov	r7, r1
 800db00:	f04f 0200 	mov.w	r2, #0
 800db04:	d134      	bne.n	800db70 <_dtoa_r+0x660>
 800db06:	4b19      	ldr	r3, [pc, #100]	; (800db6c <_dtoa_r+0x65c>)
 800db08:	ec51 0b18 	vmov	r0, r1, d8
 800db0c:	f7f2 fbc6 	bl	800029c <__adddf3>
 800db10:	4602      	mov	r2, r0
 800db12:	460b      	mov	r3, r1
 800db14:	4630      	mov	r0, r6
 800db16:	4639      	mov	r1, r7
 800db18:	f7f3 f806 	bl	8000b28 <__aeabi_dcmpgt>
 800db1c:	2800      	cmp	r0, #0
 800db1e:	d175      	bne.n	800dc0c <_dtoa_r+0x6fc>
 800db20:	ec53 2b18 	vmov	r2, r3, d8
 800db24:	4911      	ldr	r1, [pc, #68]	; (800db6c <_dtoa_r+0x65c>)
 800db26:	2000      	movs	r0, #0
 800db28:	f7f2 fbb6 	bl	8000298 <__aeabi_dsub>
 800db2c:	4602      	mov	r2, r0
 800db2e:	460b      	mov	r3, r1
 800db30:	4630      	mov	r0, r6
 800db32:	4639      	mov	r1, r7
 800db34:	f7f2 ffda 	bl	8000aec <__aeabi_dcmplt>
 800db38:	2800      	cmp	r0, #0
 800db3a:	f43f af27 	beq.w	800d98c <_dtoa_r+0x47c>
 800db3e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800db40:	1e6b      	subs	r3, r5, #1
 800db42:	930c      	str	r3, [sp, #48]	; 0x30
 800db44:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800db48:	2b30      	cmp	r3, #48	; 0x30
 800db4a:	d0f8      	beq.n	800db3e <_dtoa_r+0x62e>
 800db4c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800db50:	e04a      	b.n	800dbe8 <_dtoa_r+0x6d8>
 800db52:	bf00      	nop
 800db54:	0800fb10 	.word	0x0800fb10
 800db58:	0800fae8 	.word	0x0800fae8
 800db5c:	3ff00000 	.word	0x3ff00000
 800db60:	40240000 	.word	0x40240000
 800db64:	401c0000 	.word	0x401c0000
 800db68:	40140000 	.word	0x40140000
 800db6c:	3fe00000 	.word	0x3fe00000
 800db70:	4baf      	ldr	r3, [pc, #700]	; (800de30 <_dtoa_r+0x920>)
 800db72:	f7f2 fd49 	bl	8000608 <__aeabi_dmul>
 800db76:	4606      	mov	r6, r0
 800db78:	460f      	mov	r7, r1
 800db7a:	e7ac      	b.n	800dad6 <_dtoa_r+0x5c6>
 800db7c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800db80:	9d00      	ldr	r5, [sp, #0]
 800db82:	4642      	mov	r2, r8
 800db84:	464b      	mov	r3, r9
 800db86:	4630      	mov	r0, r6
 800db88:	4639      	mov	r1, r7
 800db8a:	f7f2 fe67 	bl	800085c <__aeabi_ddiv>
 800db8e:	f7f2 ffeb 	bl	8000b68 <__aeabi_d2iz>
 800db92:	9002      	str	r0, [sp, #8]
 800db94:	f7f2 fcce 	bl	8000534 <__aeabi_i2d>
 800db98:	4642      	mov	r2, r8
 800db9a:	464b      	mov	r3, r9
 800db9c:	f7f2 fd34 	bl	8000608 <__aeabi_dmul>
 800dba0:	4602      	mov	r2, r0
 800dba2:	460b      	mov	r3, r1
 800dba4:	4630      	mov	r0, r6
 800dba6:	4639      	mov	r1, r7
 800dba8:	f7f2 fb76 	bl	8000298 <__aeabi_dsub>
 800dbac:	9e02      	ldr	r6, [sp, #8]
 800dbae:	9f01      	ldr	r7, [sp, #4]
 800dbb0:	3630      	adds	r6, #48	; 0x30
 800dbb2:	f805 6b01 	strb.w	r6, [r5], #1
 800dbb6:	9e00      	ldr	r6, [sp, #0]
 800dbb8:	1bae      	subs	r6, r5, r6
 800dbba:	42b7      	cmp	r7, r6
 800dbbc:	4602      	mov	r2, r0
 800dbbe:	460b      	mov	r3, r1
 800dbc0:	d137      	bne.n	800dc32 <_dtoa_r+0x722>
 800dbc2:	f7f2 fb6b 	bl	800029c <__adddf3>
 800dbc6:	4642      	mov	r2, r8
 800dbc8:	464b      	mov	r3, r9
 800dbca:	4606      	mov	r6, r0
 800dbcc:	460f      	mov	r7, r1
 800dbce:	f7f2 ffab 	bl	8000b28 <__aeabi_dcmpgt>
 800dbd2:	b9c8      	cbnz	r0, 800dc08 <_dtoa_r+0x6f8>
 800dbd4:	4642      	mov	r2, r8
 800dbd6:	464b      	mov	r3, r9
 800dbd8:	4630      	mov	r0, r6
 800dbda:	4639      	mov	r1, r7
 800dbdc:	f7f2 ff7c 	bl	8000ad8 <__aeabi_dcmpeq>
 800dbe0:	b110      	cbz	r0, 800dbe8 <_dtoa_r+0x6d8>
 800dbe2:	9b02      	ldr	r3, [sp, #8]
 800dbe4:	07d9      	lsls	r1, r3, #31
 800dbe6:	d40f      	bmi.n	800dc08 <_dtoa_r+0x6f8>
 800dbe8:	4620      	mov	r0, r4
 800dbea:	4659      	mov	r1, fp
 800dbec:	f000 fac8 	bl	800e180 <_Bfree>
 800dbf0:	2300      	movs	r3, #0
 800dbf2:	702b      	strb	r3, [r5, #0]
 800dbf4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbf6:	f10a 0001 	add.w	r0, sl, #1
 800dbfa:	6018      	str	r0, [r3, #0]
 800dbfc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	f43f acd8 	beq.w	800d5b4 <_dtoa_r+0xa4>
 800dc04:	601d      	str	r5, [r3, #0]
 800dc06:	e4d5      	b.n	800d5b4 <_dtoa_r+0xa4>
 800dc08:	f8cd a01c 	str.w	sl, [sp, #28]
 800dc0c:	462b      	mov	r3, r5
 800dc0e:	461d      	mov	r5, r3
 800dc10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dc14:	2a39      	cmp	r2, #57	; 0x39
 800dc16:	d108      	bne.n	800dc2a <_dtoa_r+0x71a>
 800dc18:	9a00      	ldr	r2, [sp, #0]
 800dc1a:	429a      	cmp	r2, r3
 800dc1c:	d1f7      	bne.n	800dc0e <_dtoa_r+0x6fe>
 800dc1e:	9a07      	ldr	r2, [sp, #28]
 800dc20:	9900      	ldr	r1, [sp, #0]
 800dc22:	3201      	adds	r2, #1
 800dc24:	9207      	str	r2, [sp, #28]
 800dc26:	2230      	movs	r2, #48	; 0x30
 800dc28:	700a      	strb	r2, [r1, #0]
 800dc2a:	781a      	ldrb	r2, [r3, #0]
 800dc2c:	3201      	adds	r2, #1
 800dc2e:	701a      	strb	r2, [r3, #0]
 800dc30:	e78c      	b.n	800db4c <_dtoa_r+0x63c>
 800dc32:	4b7f      	ldr	r3, [pc, #508]	; (800de30 <_dtoa_r+0x920>)
 800dc34:	2200      	movs	r2, #0
 800dc36:	f7f2 fce7 	bl	8000608 <__aeabi_dmul>
 800dc3a:	2200      	movs	r2, #0
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	4606      	mov	r6, r0
 800dc40:	460f      	mov	r7, r1
 800dc42:	f7f2 ff49 	bl	8000ad8 <__aeabi_dcmpeq>
 800dc46:	2800      	cmp	r0, #0
 800dc48:	d09b      	beq.n	800db82 <_dtoa_r+0x672>
 800dc4a:	e7cd      	b.n	800dbe8 <_dtoa_r+0x6d8>
 800dc4c:	9a08      	ldr	r2, [sp, #32]
 800dc4e:	2a00      	cmp	r2, #0
 800dc50:	f000 80c4 	beq.w	800dddc <_dtoa_r+0x8cc>
 800dc54:	9a05      	ldr	r2, [sp, #20]
 800dc56:	2a01      	cmp	r2, #1
 800dc58:	f300 80a8 	bgt.w	800ddac <_dtoa_r+0x89c>
 800dc5c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800dc5e:	2a00      	cmp	r2, #0
 800dc60:	f000 80a0 	beq.w	800dda4 <_dtoa_r+0x894>
 800dc64:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dc68:	9e06      	ldr	r6, [sp, #24]
 800dc6a:	4645      	mov	r5, r8
 800dc6c:	9a04      	ldr	r2, [sp, #16]
 800dc6e:	2101      	movs	r1, #1
 800dc70:	441a      	add	r2, r3
 800dc72:	4620      	mov	r0, r4
 800dc74:	4498      	add	r8, r3
 800dc76:	9204      	str	r2, [sp, #16]
 800dc78:	f000 fb3e 	bl	800e2f8 <__i2b>
 800dc7c:	4607      	mov	r7, r0
 800dc7e:	2d00      	cmp	r5, #0
 800dc80:	dd0b      	ble.n	800dc9a <_dtoa_r+0x78a>
 800dc82:	9b04      	ldr	r3, [sp, #16]
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	dd08      	ble.n	800dc9a <_dtoa_r+0x78a>
 800dc88:	42ab      	cmp	r3, r5
 800dc8a:	9a04      	ldr	r2, [sp, #16]
 800dc8c:	bfa8      	it	ge
 800dc8e:	462b      	movge	r3, r5
 800dc90:	eba8 0803 	sub.w	r8, r8, r3
 800dc94:	1aed      	subs	r5, r5, r3
 800dc96:	1ad3      	subs	r3, r2, r3
 800dc98:	9304      	str	r3, [sp, #16]
 800dc9a:	9b06      	ldr	r3, [sp, #24]
 800dc9c:	b1fb      	cbz	r3, 800dcde <_dtoa_r+0x7ce>
 800dc9e:	9b08      	ldr	r3, [sp, #32]
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	f000 809f 	beq.w	800dde4 <_dtoa_r+0x8d4>
 800dca6:	2e00      	cmp	r6, #0
 800dca8:	dd11      	ble.n	800dcce <_dtoa_r+0x7be>
 800dcaa:	4639      	mov	r1, r7
 800dcac:	4632      	mov	r2, r6
 800dcae:	4620      	mov	r0, r4
 800dcb0:	f000 fbde 	bl	800e470 <__pow5mult>
 800dcb4:	465a      	mov	r2, fp
 800dcb6:	4601      	mov	r1, r0
 800dcb8:	4607      	mov	r7, r0
 800dcba:	4620      	mov	r0, r4
 800dcbc:	f000 fb32 	bl	800e324 <__multiply>
 800dcc0:	4659      	mov	r1, fp
 800dcc2:	9007      	str	r0, [sp, #28]
 800dcc4:	4620      	mov	r0, r4
 800dcc6:	f000 fa5b 	bl	800e180 <_Bfree>
 800dcca:	9b07      	ldr	r3, [sp, #28]
 800dccc:	469b      	mov	fp, r3
 800dcce:	9b06      	ldr	r3, [sp, #24]
 800dcd0:	1b9a      	subs	r2, r3, r6
 800dcd2:	d004      	beq.n	800dcde <_dtoa_r+0x7ce>
 800dcd4:	4659      	mov	r1, fp
 800dcd6:	4620      	mov	r0, r4
 800dcd8:	f000 fbca 	bl	800e470 <__pow5mult>
 800dcdc:	4683      	mov	fp, r0
 800dcde:	2101      	movs	r1, #1
 800dce0:	4620      	mov	r0, r4
 800dce2:	f000 fb09 	bl	800e2f8 <__i2b>
 800dce6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	4606      	mov	r6, r0
 800dcec:	dd7c      	ble.n	800dde8 <_dtoa_r+0x8d8>
 800dcee:	461a      	mov	r2, r3
 800dcf0:	4601      	mov	r1, r0
 800dcf2:	4620      	mov	r0, r4
 800dcf4:	f000 fbbc 	bl	800e470 <__pow5mult>
 800dcf8:	9b05      	ldr	r3, [sp, #20]
 800dcfa:	2b01      	cmp	r3, #1
 800dcfc:	4606      	mov	r6, r0
 800dcfe:	dd76      	ble.n	800ddee <_dtoa_r+0x8de>
 800dd00:	2300      	movs	r3, #0
 800dd02:	9306      	str	r3, [sp, #24]
 800dd04:	6933      	ldr	r3, [r6, #16]
 800dd06:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800dd0a:	6918      	ldr	r0, [r3, #16]
 800dd0c:	f000 faa4 	bl	800e258 <__hi0bits>
 800dd10:	f1c0 0020 	rsb	r0, r0, #32
 800dd14:	9b04      	ldr	r3, [sp, #16]
 800dd16:	4418      	add	r0, r3
 800dd18:	f010 001f 	ands.w	r0, r0, #31
 800dd1c:	f000 8086 	beq.w	800de2c <_dtoa_r+0x91c>
 800dd20:	f1c0 0320 	rsb	r3, r0, #32
 800dd24:	2b04      	cmp	r3, #4
 800dd26:	dd7f      	ble.n	800de28 <_dtoa_r+0x918>
 800dd28:	f1c0 001c 	rsb	r0, r0, #28
 800dd2c:	9b04      	ldr	r3, [sp, #16]
 800dd2e:	4403      	add	r3, r0
 800dd30:	4480      	add	r8, r0
 800dd32:	4405      	add	r5, r0
 800dd34:	9304      	str	r3, [sp, #16]
 800dd36:	f1b8 0f00 	cmp.w	r8, #0
 800dd3a:	dd05      	ble.n	800dd48 <_dtoa_r+0x838>
 800dd3c:	4659      	mov	r1, fp
 800dd3e:	4642      	mov	r2, r8
 800dd40:	4620      	mov	r0, r4
 800dd42:	f000 fbef 	bl	800e524 <__lshift>
 800dd46:	4683      	mov	fp, r0
 800dd48:	9b04      	ldr	r3, [sp, #16]
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	dd05      	ble.n	800dd5a <_dtoa_r+0x84a>
 800dd4e:	4631      	mov	r1, r6
 800dd50:	461a      	mov	r2, r3
 800dd52:	4620      	mov	r0, r4
 800dd54:	f000 fbe6 	bl	800e524 <__lshift>
 800dd58:	4606      	mov	r6, r0
 800dd5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d069      	beq.n	800de34 <_dtoa_r+0x924>
 800dd60:	4631      	mov	r1, r6
 800dd62:	4658      	mov	r0, fp
 800dd64:	f000 fc4a 	bl	800e5fc <__mcmp>
 800dd68:	2800      	cmp	r0, #0
 800dd6a:	da63      	bge.n	800de34 <_dtoa_r+0x924>
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	4659      	mov	r1, fp
 800dd70:	220a      	movs	r2, #10
 800dd72:	4620      	mov	r0, r4
 800dd74:	f000 fa26 	bl	800e1c4 <__multadd>
 800dd78:	9b08      	ldr	r3, [sp, #32]
 800dd7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dd7e:	4683      	mov	fp, r0
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	f000 818f 	beq.w	800e0a4 <_dtoa_r+0xb94>
 800dd86:	4639      	mov	r1, r7
 800dd88:	2300      	movs	r3, #0
 800dd8a:	220a      	movs	r2, #10
 800dd8c:	4620      	mov	r0, r4
 800dd8e:	f000 fa19 	bl	800e1c4 <__multadd>
 800dd92:	f1b9 0f00 	cmp.w	r9, #0
 800dd96:	4607      	mov	r7, r0
 800dd98:	f300 808e 	bgt.w	800deb8 <_dtoa_r+0x9a8>
 800dd9c:	9b05      	ldr	r3, [sp, #20]
 800dd9e:	2b02      	cmp	r3, #2
 800dda0:	dc50      	bgt.n	800de44 <_dtoa_r+0x934>
 800dda2:	e089      	b.n	800deb8 <_dtoa_r+0x9a8>
 800dda4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dda6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ddaa:	e75d      	b.n	800dc68 <_dtoa_r+0x758>
 800ddac:	9b01      	ldr	r3, [sp, #4]
 800ddae:	1e5e      	subs	r6, r3, #1
 800ddb0:	9b06      	ldr	r3, [sp, #24]
 800ddb2:	42b3      	cmp	r3, r6
 800ddb4:	bfbf      	itttt	lt
 800ddb6:	9b06      	ldrlt	r3, [sp, #24]
 800ddb8:	9606      	strlt	r6, [sp, #24]
 800ddba:	1af2      	sublt	r2, r6, r3
 800ddbc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800ddbe:	bfb6      	itet	lt
 800ddc0:	189b      	addlt	r3, r3, r2
 800ddc2:	1b9e      	subge	r6, r3, r6
 800ddc4:	930d      	strlt	r3, [sp, #52]	; 0x34
 800ddc6:	9b01      	ldr	r3, [sp, #4]
 800ddc8:	bfb8      	it	lt
 800ddca:	2600      	movlt	r6, #0
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	bfb5      	itete	lt
 800ddd0:	eba8 0503 	sublt.w	r5, r8, r3
 800ddd4:	9b01      	ldrge	r3, [sp, #4]
 800ddd6:	2300      	movlt	r3, #0
 800ddd8:	4645      	movge	r5, r8
 800ddda:	e747      	b.n	800dc6c <_dtoa_r+0x75c>
 800dddc:	9e06      	ldr	r6, [sp, #24]
 800ddde:	9f08      	ldr	r7, [sp, #32]
 800dde0:	4645      	mov	r5, r8
 800dde2:	e74c      	b.n	800dc7e <_dtoa_r+0x76e>
 800dde4:	9a06      	ldr	r2, [sp, #24]
 800dde6:	e775      	b.n	800dcd4 <_dtoa_r+0x7c4>
 800dde8:	9b05      	ldr	r3, [sp, #20]
 800ddea:	2b01      	cmp	r3, #1
 800ddec:	dc18      	bgt.n	800de20 <_dtoa_r+0x910>
 800ddee:	9b02      	ldr	r3, [sp, #8]
 800ddf0:	b9b3      	cbnz	r3, 800de20 <_dtoa_r+0x910>
 800ddf2:	9b03      	ldr	r3, [sp, #12]
 800ddf4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ddf8:	b9a3      	cbnz	r3, 800de24 <_dtoa_r+0x914>
 800ddfa:	9b03      	ldr	r3, [sp, #12]
 800ddfc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800de00:	0d1b      	lsrs	r3, r3, #20
 800de02:	051b      	lsls	r3, r3, #20
 800de04:	b12b      	cbz	r3, 800de12 <_dtoa_r+0x902>
 800de06:	9b04      	ldr	r3, [sp, #16]
 800de08:	3301      	adds	r3, #1
 800de0a:	9304      	str	r3, [sp, #16]
 800de0c:	f108 0801 	add.w	r8, r8, #1
 800de10:	2301      	movs	r3, #1
 800de12:	9306      	str	r3, [sp, #24]
 800de14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800de16:	2b00      	cmp	r3, #0
 800de18:	f47f af74 	bne.w	800dd04 <_dtoa_r+0x7f4>
 800de1c:	2001      	movs	r0, #1
 800de1e:	e779      	b.n	800dd14 <_dtoa_r+0x804>
 800de20:	2300      	movs	r3, #0
 800de22:	e7f6      	b.n	800de12 <_dtoa_r+0x902>
 800de24:	9b02      	ldr	r3, [sp, #8]
 800de26:	e7f4      	b.n	800de12 <_dtoa_r+0x902>
 800de28:	d085      	beq.n	800dd36 <_dtoa_r+0x826>
 800de2a:	4618      	mov	r0, r3
 800de2c:	301c      	adds	r0, #28
 800de2e:	e77d      	b.n	800dd2c <_dtoa_r+0x81c>
 800de30:	40240000 	.word	0x40240000
 800de34:	9b01      	ldr	r3, [sp, #4]
 800de36:	2b00      	cmp	r3, #0
 800de38:	dc38      	bgt.n	800deac <_dtoa_r+0x99c>
 800de3a:	9b05      	ldr	r3, [sp, #20]
 800de3c:	2b02      	cmp	r3, #2
 800de3e:	dd35      	ble.n	800deac <_dtoa_r+0x99c>
 800de40:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800de44:	f1b9 0f00 	cmp.w	r9, #0
 800de48:	d10d      	bne.n	800de66 <_dtoa_r+0x956>
 800de4a:	4631      	mov	r1, r6
 800de4c:	464b      	mov	r3, r9
 800de4e:	2205      	movs	r2, #5
 800de50:	4620      	mov	r0, r4
 800de52:	f000 f9b7 	bl	800e1c4 <__multadd>
 800de56:	4601      	mov	r1, r0
 800de58:	4606      	mov	r6, r0
 800de5a:	4658      	mov	r0, fp
 800de5c:	f000 fbce 	bl	800e5fc <__mcmp>
 800de60:	2800      	cmp	r0, #0
 800de62:	f73f adbd 	bgt.w	800d9e0 <_dtoa_r+0x4d0>
 800de66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de68:	9d00      	ldr	r5, [sp, #0]
 800de6a:	ea6f 0a03 	mvn.w	sl, r3
 800de6e:	f04f 0800 	mov.w	r8, #0
 800de72:	4631      	mov	r1, r6
 800de74:	4620      	mov	r0, r4
 800de76:	f000 f983 	bl	800e180 <_Bfree>
 800de7a:	2f00      	cmp	r7, #0
 800de7c:	f43f aeb4 	beq.w	800dbe8 <_dtoa_r+0x6d8>
 800de80:	f1b8 0f00 	cmp.w	r8, #0
 800de84:	d005      	beq.n	800de92 <_dtoa_r+0x982>
 800de86:	45b8      	cmp	r8, r7
 800de88:	d003      	beq.n	800de92 <_dtoa_r+0x982>
 800de8a:	4641      	mov	r1, r8
 800de8c:	4620      	mov	r0, r4
 800de8e:	f000 f977 	bl	800e180 <_Bfree>
 800de92:	4639      	mov	r1, r7
 800de94:	4620      	mov	r0, r4
 800de96:	f000 f973 	bl	800e180 <_Bfree>
 800de9a:	e6a5      	b.n	800dbe8 <_dtoa_r+0x6d8>
 800de9c:	2600      	movs	r6, #0
 800de9e:	4637      	mov	r7, r6
 800dea0:	e7e1      	b.n	800de66 <_dtoa_r+0x956>
 800dea2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800dea4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800dea8:	4637      	mov	r7, r6
 800deaa:	e599      	b.n	800d9e0 <_dtoa_r+0x4d0>
 800deac:	9b08      	ldr	r3, [sp, #32]
 800deae:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	f000 80fd 	beq.w	800e0b2 <_dtoa_r+0xba2>
 800deb8:	2d00      	cmp	r5, #0
 800deba:	dd05      	ble.n	800dec8 <_dtoa_r+0x9b8>
 800debc:	4639      	mov	r1, r7
 800debe:	462a      	mov	r2, r5
 800dec0:	4620      	mov	r0, r4
 800dec2:	f000 fb2f 	bl	800e524 <__lshift>
 800dec6:	4607      	mov	r7, r0
 800dec8:	9b06      	ldr	r3, [sp, #24]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d05c      	beq.n	800df88 <_dtoa_r+0xa78>
 800dece:	6879      	ldr	r1, [r7, #4]
 800ded0:	4620      	mov	r0, r4
 800ded2:	f000 f915 	bl	800e100 <_Balloc>
 800ded6:	4605      	mov	r5, r0
 800ded8:	b928      	cbnz	r0, 800dee6 <_dtoa_r+0x9d6>
 800deda:	4b80      	ldr	r3, [pc, #512]	; (800e0dc <_dtoa_r+0xbcc>)
 800dedc:	4602      	mov	r2, r0
 800dede:	f240 21ea 	movw	r1, #746	; 0x2ea
 800dee2:	f7ff bb2e 	b.w	800d542 <_dtoa_r+0x32>
 800dee6:	693a      	ldr	r2, [r7, #16]
 800dee8:	3202      	adds	r2, #2
 800deea:	0092      	lsls	r2, r2, #2
 800deec:	f107 010c 	add.w	r1, r7, #12
 800def0:	300c      	adds	r0, #12
 800def2:	f7fe fde1 	bl	800cab8 <memcpy>
 800def6:	2201      	movs	r2, #1
 800def8:	4629      	mov	r1, r5
 800defa:	4620      	mov	r0, r4
 800defc:	f000 fb12 	bl	800e524 <__lshift>
 800df00:	9b00      	ldr	r3, [sp, #0]
 800df02:	3301      	adds	r3, #1
 800df04:	9301      	str	r3, [sp, #4]
 800df06:	9b00      	ldr	r3, [sp, #0]
 800df08:	444b      	add	r3, r9
 800df0a:	9307      	str	r3, [sp, #28]
 800df0c:	9b02      	ldr	r3, [sp, #8]
 800df0e:	f003 0301 	and.w	r3, r3, #1
 800df12:	46b8      	mov	r8, r7
 800df14:	9306      	str	r3, [sp, #24]
 800df16:	4607      	mov	r7, r0
 800df18:	9b01      	ldr	r3, [sp, #4]
 800df1a:	4631      	mov	r1, r6
 800df1c:	3b01      	subs	r3, #1
 800df1e:	4658      	mov	r0, fp
 800df20:	9302      	str	r3, [sp, #8]
 800df22:	f7ff fa69 	bl	800d3f8 <quorem>
 800df26:	4603      	mov	r3, r0
 800df28:	3330      	adds	r3, #48	; 0x30
 800df2a:	9004      	str	r0, [sp, #16]
 800df2c:	4641      	mov	r1, r8
 800df2e:	4658      	mov	r0, fp
 800df30:	9308      	str	r3, [sp, #32]
 800df32:	f000 fb63 	bl	800e5fc <__mcmp>
 800df36:	463a      	mov	r2, r7
 800df38:	4681      	mov	r9, r0
 800df3a:	4631      	mov	r1, r6
 800df3c:	4620      	mov	r0, r4
 800df3e:	f000 fb79 	bl	800e634 <__mdiff>
 800df42:	68c2      	ldr	r2, [r0, #12]
 800df44:	9b08      	ldr	r3, [sp, #32]
 800df46:	4605      	mov	r5, r0
 800df48:	bb02      	cbnz	r2, 800df8c <_dtoa_r+0xa7c>
 800df4a:	4601      	mov	r1, r0
 800df4c:	4658      	mov	r0, fp
 800df4e:	f000 fb55 	bl	800e5fc <__mcmp>
 800df52:	9b08      	ldr	r3, [sp, #32]
 800df54:	4602      	mov	r2, r0
 800df56:	4629      	mov	r1, r5
 800df58:	4620      	mov	r0, r4
 800df5a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800df5e:	f000 f90f 	bl	800e180 <_Bfree>
 800df62:	9b05      	ldr	r3, [sp, #20]
 800df64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800df66:	9d01      	ldr	r5, [sp, #4]
 800df68:	ea43 0102 	orr.w	r1, r3, r2
 800df6c:	9b06      	ldr	r3, [sp, #24]
 800df6e:	430b      	orrs	r3, r1
 800df70:	9b08      	ldr	r3, [sp, #32]
 800df72:	d10d      	bne.n	800df90 <_dtoa_r+0xa80>
 800df74:	2b39      	cmp	r3, #57	; 0x39
 800df76:	d029      	beq.n	800dfcc <_dtoa_r+0xabc>
 800df78:	f1b9 0f00 	cmp.w	r9, #0
 800df7c:	dd01      	ble.n	800df82 <_dtoa_r+0xa72>
 800df7e:	9b04      	ldr	r3, [sp, #16]
 800df80:	3331      	adds	r3, #49	; 0x31
 800df82:	9a02      	ldr	r2, [sp, #8]
 800df84:	7013      	strb	r3, [r2, #0]
 800df86:	e774      	b.n	800de72 <_dtoa_r+0x962>
 800df88:	4638      	mov	r0, r7
 800df8a:	e7b9      	b.n	800df00 <_dtoa_r+0x9f0>
 800df8c:	2201      	movs	r2, #1
 800df8e:	e7e2      	b.n	800df56 <_dtoa_r+0xa46>
 800df90:	f1b9 0f00 	cmp.w	r9, #0
 800df94:	db06      	blt.n	800dfa4 <_dtoa_r+0xa94>
 800df96:	9905      	ldr	r1, [sp, #20]
 800df98:	ea41 0909 	orr.w	r9, r1, r9
 800df9c:	9906      	ldr	r1, [sp, #24]
 800df9e:	ea59 0101 	orrs.w	r1, r9, r1
 800dfa2:	d120      	bne.n	800dfe6 <_dtoa_r+0xad6>
 800dfa4:	2a00      	cmp	r2, #0
 800dfa6:	ddec      	ble.n	800df82 <_dtoa_r+0xa72>
 800dfa8:	4659      	mov	r1, fp
 800dfaa:	2201      	movs	r2, #1
 800dfac:	4620      	mov	r0, r4
 800dfae:	9301      	str	r3, [sp, #4]
 800dfb0:	f000 fab8 	bl	800e524 <__lshift>
 800dfb4:	4631      	mov	r1, r6
 800dfb6:	4683      	mov	fp, r0
 800dfb8:	f000 fb20 	bl	800e5fc <__mcmp>
 800dfbc:	2800      	cmp	r0, #0
 800dfbe:	9b01      	ldr	r3, [sp, #4]
 800dfc0:	dc02      	bgt.n	800dfc8 <_dtoa_r+0xab8>
 800dfc2:	d1de      	bne.n	800df82 <_dtoa_r+0xa72>
 800dfc4:	07da      	lsls	r2, r3, #31
 800dfc6:	d5dc      	bpl.n	800df82 <_dtoa_r+0xa72>
 800dfc8:	2b39      	cmp	r3, #57	; 0x39
 800dfca:	d1d8      	bne.n	800df7e <_dtoa_r+0xa6e>
 800dfcc:	9a02      	ldr	r2, [sp, #8]
 800dfce:	2339      	movs	r3, #57	; 0x39
 800dfd0:	7013      	strb	r3, [r2, #0]
 800dfd2:	462b      	mov	r3, r5
 800dfd4:	461d      	mov	r5, r3
 800dfd6:	3b01      	subs	r3, #1
 800dfd8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800dfdc:	2a39      	cmp	r2, #57	; 0x39
 800dfde:	d050      	beq.n	800e082 <_dtoa_r+0xb72>
 800dfe0:	3201      	adds	r2, #1
 800dfe2:	701a      	strb	r2, [r3, #0]
 800dfe4:	e745      	b.n	800de72 <_dtoa_r+0x962>
 800dfe6:	2a00      	cmp	r2, #0
 800dfe8:	dd03      	ble.n	800dff2 <_dtoa_r+0xae2>
 800dfea:	2b39      	cmp	r3, #57	; 0x39
 800dfec:	d0ee      	beq.n	800dfcc <_dtoa_r+0xabc>
 800dfee:	3301      	adds	r3, #1
 800dff0:	e7c7      	b.n	800df82 <_dtoa_r+0xa72>
 800dff2:	9a01      	ldr	r2, [sp, #4]
 800dff4:	9907      	ldr	r1, [sp, #28]
 800dff6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800dffa:	428a      	cmp	r2, r1
 800dffc:	d02a      	beq.n	800e054 <_dtoa_r+0xb44>
 800dffe:	4659      	mov	r1, fp
 800e000:	2300      	movs	r3, #0
 800e002:	220a      	movs	r2, #10
 800e004:	4620      	mov	r0, r4
 800e006:	f000 f8dd 	bl	800e1c4 <__multadd>
 800e00a:	45b8      	cmp	r8, r7
 800e00c:	4683      	mov	fp, r0
 800e00e:	f04f 0300 	mov.w	r3, #0
 800e012:	f04f 020a 	mov.w	r2, #10
 800e016:	4641      	mov	r1, r8
 800e018:	4620      	mov	r0, r4
 800e01a:	d107      	bne.n	800e02c <_dtoa_r+0xb1c>
 800e01c:	f000 f8d2 	bl	800e1c4 <__multadd>
 800e020:	4680      	mov	r8, r0
 800e022:	4607      	mov	r7, r0
 800e024:	9b01      	ldr	r3, [sp, #4]
 800e026:	3301      	adds	r3, #1
 800e028:	9301      	str	r3, [sp, #4]
 800e02a:	e775      	b.n	800df18 <_dtoa_r+0xa08>
 800e02c:	f000 f8ca 	bl	800e1c4 <__multadd>
 800e030:	4639      	mov	r1, r7
 800e032:	4680      	mov	r8, r0
 800e034:	2300      	movs	r3, #0
 800e036:	220a      	movs	r2, #10
 800e038:	4620      	mov	r0, r4
 800e03a:	f000 f8c3 	bl	800e1c4 <__multadd>
 800e03e:	4607      	mov	r7, r0
 800e040:	e7f0      	b.n	800e024 <_dtoa_r+0xb14>
 800e042:	f1b9 0f00 	cmp.w	r9, #0
 800e046:	9a00      	ldr	r2, [sp, #0]
 800e048:	bfcc      	ite	gt
 800e04a:	464d      	movgt	r5, r9
 800e04c:	2501      	movle	r5, #1
 800e04e:	4415      	add	r5, r2
 800e050:	f04f 0800 	mov.w	r8, #0
 800e054:	4659      	mov	r1, fp
 800e056:	2201      	movs	r2, #1
 800e058:	4620      	mov	r0, r4
 800e05a:	9301      	str	r3, [sp, #4]
 800e05c:	f000 fa62 	bl	800e524 <__lshift>
 800e060:	4631      	mov	r1, r6
 800e062:	4683      	mov	fp, r0
 800e064:	f000 faca 	bl	800e5fc <__mcmp>
 800e068:	2800      	cmp	r0, #0
 800e06a:	dcb2      	bgt.n	800dfd2 <_dtoa_r+0xac2>
 800e06c:	d102      	bne.n	800e074 <_dtoa_r+0xb64>
 800e06e:	9b01      	ldr	r3, [sp, #4]
 800e070:	07db      	lsls	r3, r3, #31
 800e072:	d4ae      	bmi.n	800dfd2 <_dtoa_r+0xac2>
 800e074:	462b      	mov	r3, r5
 800e076:	461d      	mov	r5, r3
 800e078:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e07c:	2a30      	cmp	r2, #48	; 0x30
 800e07e:	d0fa      	beq.n	800e076 <_dtoa_r+0xb66>
 800e080:	e6f7      	b.n	800de72 <_dtoa_r+0x962>
 800e082:	9a00      	ldr	r2, [sp, #0]
 800e084:	429a      	cmp	r2, r3
 800e086:	d1a5      	bne.n	800dfd4 <_dtoa_r+0xac4>
 800e088:	f10a 0a01 	add.w	sl, sl, #1
 800e08c:	2331      	movs	r3, #49	; 0x31
 800e08e:	e779      	b.n	800df84 <_dtoa_r+0xa74>
 800e090:	4b13      	ldr	r3, [pc, #76]	; (800e0e0 <_dtoa_r+0xbd0>)
 800e092:	f7ff baaf 	b.w	800d5f4 <_dtoa_r+0xe4>
 800e096:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e098:	2b00      	cmp	r3, #0
 800e09a:	f47f aa86 	bne.w	800d5aa <_dtoa_r+0x9a>
 800e09e:	4b11      	ldr	r3, [pc, #68]	; (800e0e4 <_dtoa_r+0xbd4>)
 800e0a0:	f7ff baa8 	b.w	800d5f4 <_dtoa_r+0xe4>
 800e0a4:	f1b9 0f00 	cmp.w	r9, #0
 800e0a8:	dc03      	bgt.n	800e0b2 <_dtoa_r+0xba2>
 800e0aa:	9b05      	ldr	r3, [sp, #20]
 800e0ac:	2b02      	cmp	r3, #2
 800e0ae:	f73f aec9 	bgt.w	800de44 <_dtoa_r+0x934>
 800e0b2:	9d00      	ldr	r5, [sp, #0]
 800e0b4:	4631      	mov	r1, r6
 800e0b6:	4658      	mov	r0, fp
 800e0b8:	f7ff f99e 	bl	800d3f8 <quorem>
 800e0bc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e0c0:	f805 3b01 	strb.w	r3, [r5], #1
 800e0c4:	9a00      	ldr	r2, [sp, #0]
 800e0c6:	1aaa      	subs	r2, r5, r2
 800e0c8:	4591      	cmp	r9, r2
 800e0ca:	ddba      	ble.n	800e042 <_dtoa_r+0xb32>
 800e0cc:	4659      	mov	r1, fp
 800e0ce:	2300      	movs	r3, #0
 800e0d0:	220a      	movs	r2, #10
 800e0d2:	4620      	mov	r0, r4
 800e0d4:	f000 f876 	bl	800e1c4 <__multadd>
 800e0d8:	4683      	mov	fp, r0
 800e0da:	e7eb      	b.n	800e0b4 <_dtoa_r+0xba4>
 800e0dc:	0800fa73 	.word	0x0800fa73
 800e0e0:	0800f9cc 	.word	0x0800f9cc
 800e0e4:	0800f9f0 	.word	0x0800f9f0

0800e0e8 <_localeconv_r>:
 800e0e8:	4800      	ldr	r0, [pc, #0]	; (800e0ec <_localeconv_r+0x4>)
 800e0ea:	4770      	bx	lr
 800e0ec:	200002d4 	.word	0x200002d4

0800e0f0 <malloc>:
 800e0f0:	4b02      	ldr	r3, [pc, #8]	; (800e0fc <malloc+0xc>)
 800e0f2:	4601      	mov	r1, r0
 800e0f4:	6818      	ldr	r0, [r3, #0]
 800e0f6:	f000 bbe1 	b.w	800e8bc <_malloc_r>
 800e0fa:	bf00      	nop
 800e0fc:	20000180 	.word	0x20000180

0800e100 <_Balloc>:
 800e100:	b570      	push	{r4, r5, r6, lr}
 800e102:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e104:	4604      	mov	r4, r0
 800e106:	460d      	mov	r5, r1
 800e108:	b976      	cbnz	r6, 800e128 <_Balloc+0x28>
 800e10a:	2010      	movs	r0, #16
 800e10c:	f7ff fff0 	bl	800e0f0 <malloc>
 800e110:	4602      	mov	r2, r0
 800e112:	6260      	str	r0, [r4, #36]	; 0x24
 800e114:	b920      	cbnz	r0, 800e120 <_Balloc+0x20>
 800e116:	4b18      	ldr	r3, [pc, #96]	; (800e178 <_Balloc+0x78>)
 800e118:	4818      	ldr	r0, [pc, #96]	; (800e17c <_Balloc+0x7c>)
 800e11a:	2166      	movs	r1, #102	; 0x66
 800e11c:	f000 fd94 	bl	800ec48 <__assert_func>
 800e120:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e124:	6006      	str	r6, [r0, #0]
 800e126:	60c6      	str	r6, [r0, #12]
 800e128:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e12a:	68f3      	ldr	r3, [r6, #12]
 800e12c:	b183      	cbz	r3, 800e150 <_Balloc+0x50>
 800e12e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e130:	68db      	ldr	r3, [r3, #12]
 800e132:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e136:	b9b8      	cbnz	r0, 800e168 <_Balloc+0x68>
 800e138:	2101      	movs	r1, #1
 800e13a:	fa01 f605 	lsl.w	r6, r1, r5
 800e13e:	1d72      	adds	r2, r6, #5
 800e140:	0092      	lsls	r2, r2, #2
 800e142:	4620      	mov	r0, r4
 800e144:	f000 fb5a 	bl	800e7fc <_calloc_r>
 800e148:	b160      	cbz	r0, 800e164 <_Balloc+0x64>
 800e14a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e14e:	e00e      	b.n	800e16e <_Balloc+0x6e>
 800e150:	2221      	movs	r2, #33	; 0x21
 800e152:	2104      	movs	r1, #4
 800e154:	4620      	mov	r0, r4
 800e156:	f000 fb51 	bl	800e7fc <_calloc_r>
 800e15a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e15c:	60f0      	str	r0, [r6, #12]
 800e15e:	68db      	ldr	r3, [r3, #12]
 800e160:	2b00      	cmp	r3, #0
 800e162:	d1e4      	bne.n	800e12e <_Balloc+0x2e>
 800e164:	2000      	movs	r0, #0
 800e166:	bd70      	pop	{r4, r5, r6, pc}
 800e168:	6802      	ldr	r2, [r0, #0]
 800e16a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e16e:	2300      	movs	r3, #0
 800e170:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e174:	e7f7      	b.n	800e166 <_Balloc+0x66>
 800e176:	bf00      	nop
 800e178:	0800f9fd 	.word	0x0800f9fd
 800e17c:	0800fa84 	.word	0x0800fa84

0800e180 <_Bfree>:
 800e180:	b570      	push	{r4, r5, r6, lr}
 800e182:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e184:	4605      	mov	r5, r0
 800e186:	460c      	mov	r4, r1
 800e188:	b976      	cbnz	r6, 800e1a8 <_Bfree+0x28>
 800e18a:	2010      	movs	r0, #16
 800e18c:	f7ff ffb0 	bl	800e0f0 <malloc>
 800e190:	4602      	mov	r2, r0
 800e192:	6268      	str	r0, [r5, #36]	; 0x24
 800e194:	b920      	cbnz	r0, 800e1a0 <_Bfree+0x20>
 800e196:	4b09      	ldr	r3, [pc, #36]	; (800e1bc <_Bfree+0x3c>)
 800e198:	4809      	ldr	r0, [pc, #36]	; (800e1c0 <_Bfree+0x40>)
 800e19a:	218a      	movs	r1, #138	; 0x8a
 800e19c:	f000 fd54 	bl	800ec48 <__assert_func>
 800e1a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e1a4:	6006      	str	r6, [r0, #0]
 800e1a6:	60c6      	str	r6, [r0, #12]
 800e1a8:	b13c      	cbz	r4, 800e1ba <_Bfree+0x3a>
 800e1aa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e1ac:	6862      	ldr	r2, [r4, #4]
 800e1ae:	68db      	ldr	r3, [r3, #12]
 800e1b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e1b4:	6021      	str	r1, [r4, #0]
 800e1b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e1ba:	bd70      	pop	{r4, r5, r6, pc}
 800e1bc:	0800f9fd 	.word	0x0800f9fd
 800e1c0:	0800fa84 	.word	0x0800fa84

0800e1c4 <__multadd>:
 800e1c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1c8:	690e      	ldr	r6, [r1, #16]
 800e1ca:	4607      	mov	r7, r0
 800e1cc:	4698      	mov	r8, r3
 800e1ce:	460c      	mov	r4, r1
 800e1d0:	f101 0014 	add.w	r0, r1, #20
 800e1d4:	2300      	movs	r3, #0
 800e1d6:	6805      	ldr	r5, [r0, #0]
 800e1d8:	b2a9      	uxth	r1, r5
 800e1da:	fb02 8101 	mla	r1, r2, r1, r8
 800e1de:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800e1e2:	0c2d      	lsrs	r5, r5, #16
 800e1e4:	fb02 c505 	mla	r5, r2, r5, ip
 800e1e8:	b289      	uxth	r1, r1
 800e1ea:	3301      	adds	r3, #1
 800e1ec:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800e1f0:	429e      	cmp	r6, r3
 800e1f2:	f840 1b04 	str.w	r1, [r0], #4
 800e1f6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800e1fa:	dcec      	bgt.n	800e1d6 <__multadd+0x12>
 800e1fc:	f1b8 0f00 	cmp.w	r8, #0
 800e200:	d022      	beq.n	800e248 <__multadd+0x84>
 800e202:	68a3      	ldr	r3, [r4, #8]
 800e204:	42b3      	cmp	r3, r6
 800e206:	dc19      	bgt.n	800e23c <__multadd+0x78>
 800e208:	6861      	ldr	r1, [r4, #4]
 800e20a:	4638      	mov	r0, r7
 800e20c:	3101      	adds	r1, #1
 800e20e:	f7ff ff77 	bl	800e100 <_Balloc>
 800e212:	4605      	mov	r5, r0
 800e214:	b928      	cbnz	r0, 800e222 <__multadd+0x5e>
 800e216:	4602      	mov	r2, r0
 800e218:	4b0d      	ldr	r3, [pc, #52]	; (800e250 <__multadd+0x8c>)
 800e21a:	480e      	ldr	r0, [pc, #56]	; (800e254 <__multadd+0x90>)
 800e21c:	21b5      	movs	r1, #181	; 0xb5
 800e21e:	f000 fd13 	bl	800ec48 <__assert_func>
 800e222:	6922      	ldr	r2, [r4, #16]
 800e224:	3202      	adds	r2, #2
 800e226:	f104 010c 	add.w	r1, r4, #12
 800e22a:	0092      	lsls	r2, r2, #2
 800e22c:	300c      	adds	r0, #12
 800e22e:	f7fe fc43 	bl	800cab8 <memcpy>
 800e232:	4621      	mov	r1, r4
 800e234:	4638      	mov	r0, r7
 800e236:	f7ff ffa3 	bl	800e180 <_Bfree>
 800e23a:	462c      	mov	r4, r5
 800e23c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800e240:	3601      	adds	r6, #1
 800e242:	f8c3 8014 	str.w	r8, [r3, #20]
 800e246:	6126      	str	r6, [r4, #16]
 800e248:	4620      	mov	r0, r4
 800e24a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e24e:	bf00      	nop
 800e250:	0800fa73 	.word	0x0800fa73
 800e254:	0800fa84 	.word	0x0800fa84

0800e258 <__hi0bits>:
 800e258:	0c03      	lsrs	r3, r0, #16
 800e25a:	041b      	lsls	r3, r3, #16
 800e25c:	b9d3      	cbnz	r3, 800e294 <__hi0bits+0x3c>
 800e25e:	0400      	lsls	r0, r0, #16
 800e260:	2310      	movs	r3, #16
 800e262:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e266:	bf04      	itt	eq
 800e268:	0200      	lsleq	r0, r0, #8
 800e26a:	3308      	addeq	r3, #8
 800e26c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e270:	bf04      	itt	eq
 800e272:	0100      	lsleq	r0, r0, #4
 800e274:	3304      	addeq	r3, #4
 800e276:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e27a:	bf04      	itt	eq
 800e27c:	0080      	lsleq	r0, r0, #2
 800e27e:	3302      	addeq	r3, #2
 800e280:	2800      	cmp	r0, #0
 800e282:	db05      	blt.n	800e290 <__hi0bits+0x38>
 800e284:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e288:	f103 0301 	add.w	r3, r3, #1
 800e28c:	bf08      	it	eq
 800e28e:	2320      	moveq	r3, #32
 800e290:	4618      	mov	r0, r3
 800e292:	4770      	bx	lr
 800e294:	2300      	movs	r3, #0
 800e296:	e7e4      	b.n	800e262 <__hi0bits+0xa>

0800e298 <__lo0bits>:
 800e298:	6803      	ldr	r3, [r0, #0]
 800e29a:	f013 0207 	ands.w	r2, r3, #7
 800e29e:	4601      	mov	r1, r0
 800e2a0:	d00b      	beq.n	800e2ba <__lo0bits+0x22>
 800e2a2:	07da      	lsls	r2, r3, #31
 800e2a4:	d424      	bmi.n	800e2f0 <__lo0bits+0x58>
 800e2a6:	0798      	lsls	r0, r3, #30
 800e2a8:	bf49      	itett	mi
 800e2aa:	085b      	lsrmi	r3, r3, #1
 800e2ac:	089b      	lsrpl	r3, r3, #2
 800e2ae:	2001      	movmi	r0, #1
 800e2b0:	600b      	strmi	r3, [r1, #0]
 800e2b2:	bf5c      	itt	pl
 800e2b4:	600b      	strpl	r3, [r1, #0]
 800e2b6:	2002      	movpl	r0, #2
 800e2b8:	4770      	bx	lr
 800e2ba:	b298      	uxth	r0, r3
 800e2bc:	b9b0      	cbnz	r0, 800e2ec <__lo0bits+0x54>
 800e2be:	0c1b      	lsrs	r3, r3, #16
 800e2c0:	2010      	movs	r0, #16
 800e2c2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e2c6:	bf04      	itt	eq
 800e2c8:	0a1b      	lsreq	r3, r3, #8
 800e2ca:	3008      	addeq	r0, #8
 800e2cc:	071a      	lsls	r2, r3, #28
 800e2ce:	bf04      	itt	eq
 800e2d0:	091b      	lsreq	r3, r3, #4
 800e2d2:	3004      	addeq	r0, #4
 800e2d4:	079a      	lsls	r2, r3, #30
 800e2d6:	bf04      	itt	eq
 800e2d8:	089b      	lsreq	r3, r3, #2
 800e2da:	3002      	addeq	r0, #2
 800e2dc:	07da      	lsls	r2, r3, #31
 800e2de:	d403      	bmi.n	800e2e8 <__lo0bits+0x50>
 800e2e0:	085b      	lsrs	r3, r3, #1
 800e2e2:	f100 0001 	add.w	r0, r0, #1
 800e2e6:	d005      	beq.n	800e2f4 <__lo0bits+0x5c>
 800e2e8:	600b      	str	r3, [r1, #0]
 800e2ea:	4770      	bx	lr
 800e2ec:	4610      	mov	r0, r2
 800e2ee:	e7e8      	b.n	800e2c2 <__lo0bits+0x2a>
 800e2f0:	2000      	movs	r0, #0
 800e2f2:	4770      	bx	lr
 800e2f4:	2020      	movs	r0, #32
 800e2f6:	4770      	bx	lr

0800e2f8 <__i2b>:
 800e2f8:	b510      	push	{r4, lr}
 800e2fa:	460c      	mov	r4, r1
 800e2fc:	2101      	movs	r1, #1
 800e2fe:	f7ff feff 	bl	800e100 <_Balloc>
 800e302:	4602      	mov	r2, r0
 800e304:	b928      	cbnz	r0, 800e312 <__i2b+0x1a>
 800e306:	4b05      	ldr	r3, [pc, #20]	; (800e31c <__i2b+0x24>)
 800e308:	4805      	ldr	r0, [pc, #20]	; (800e320 <__i2b+0x28>)
 800e30a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e30e:	f000 fc9b 	bl	800ec48 <__assert_func>
 800e312:	2301      	movs	r3, #1
 800e314:	6144      	str	r4, [r0, #20]
 800e316:	6103      	str	r3, [r0, #16]
 800e318:	bd10      	pop	{r4, pc}
 800e31a:	bf00      	nop
 800e31c:	0800fa73 	.word	0x0800fa73
 800e320:	0800fa84 	.word	0x0800fa84

0800e324 <__multiply>:
 800e324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e328:	4614      	mov	r4, r2
 800e32a:	690a      	ldr	r2, [r1, #16]
 800e32c:	6923      	ldr	r3, [r4, #16]
 800e32e:	429a      	cmp	r2, r3
 800e330:	bfb8      	it	lt
 800e332:	460b      	movlt	r3, r1
 800e334:	460d      	mov	r5, r1
 800e336:	bfbc      	itt	lt
 800e338:	4625      	movlt	r5, r4
 800e33a:	461c      	movlt	r4, r3
 800e33c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800e340:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e344:	68ab      	ldr	r3, [r5, #8]
 800e346:	6869      	ldr	r1, [r5, #4]
 800e348:	eb0a 0709 	add.w	r7, sl, r9
 800e34c:	42bb      	cmp	r3, r7
 800e34e:	b085      	sub	sp, #20
 800e350:	bfb8      	it	lt
 800e352:	3101      	addlt	r1, #1
 800e354:	f7ff fed4 	bl	800e100 <_Balloc>
 800e358:	b930      	cbnz	r0, 800e368 <__multiply+0x44>
 800e35a:	4602      	mov	r2, r0
 800e35c:	4b42      	ldr	r3, [pc, #264]	; (800e468 <__multiply+0x144>)
 800e35e:	4843      	ldr	r0, [pc, #268]	; (800e46c <__multiply+0x148>)
 800e360:	f240 115d 	movw	r1, #349	; 0x15d
 800e364:	f000 fc70 	bl	800ec48 <__assert_func>
 800e368:	f100 0614 	add.w	r6, r0, #20
 800e36c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800e370:	4633      	mov	r3, r6
 800e372:	2200      	movs	r2, #0
 800e374:	4543      	cmp	r3, r8
 800e376:	d31e      	bcc.n	800e3b6 <__multiply+0x92>
 800e378:	f105 0c14 	add.w	ip, r5, #20
 800e37c:	f104 0314 	add.w	r3, r4, #20
 800e380:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800e384:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800e388:	9202      	str	r2, [sp, #8]
 800e38a:	ebac 0205 	sub.w	r2, ip, r5
 800e38e:	3a15      	subs	r2, #21
 800e390:	f022 0203 	bic.w	r2, r2, #3
 800e394:	3204      	adds	r2, #4
 800e396:	f105 0115 	add.w	r1, r5, #21
 800e39a:	458c      	cmp	ip, r1
 800e39c:	bf38      	it	cc
 800e39e:	2204      	movcc	r2, #4
 800e3a0:	9201      	str	r2, [sp, #4]
 800e3a2:	9a02      	ldr	r2, [sp, #8]
 800e3a4:	9303      	str	r3, [sp, #12]
 800e3a6:	429a      	cmp	r2, r3
 800e3a8:	d808      	bhi.n	800e3bc <__multiply+0x98>
 800e3aa:	2f00      	cmp	r7, #0
 800e3ac:	dc55      	bgt.n	800e45a <__multiply+0x136>
 800e3ae:	6107      	str	r7, [r0, #16]
 800e3b0:	b005      	add	sp, #20
 800e3b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3b6:	f843 2b04 	str.w	r2, [r3], #4
 800e3ba:	e7db      	b.n	800e374 <__multiply+0x50>
 800e3bc:	f8b3 a000 	ldrh.w	sl, [r3]
 800e3c0:	f1ba 0f00 	cmp.w	sl, #0
 800e3c4:	d020      	beq.n	800e408 <__multiply+0xe4>
 800e3c6:	f105 0e14 	add.w	lr, r5, #20
 800e3ca:	46b1      	mov	r9, r6
 800e3cc:	2200      	movs	r2, #0
 800e3ce:	f85e 4b04 	ldr.w	r4, [lr], #4
 800e3d2:	f8d9 b000 	ldr.w	fp, [r9]
 800e3d6:	b2a1      	uxth	r1, r4
 800e3d8:	fa1f fb8b 	uxth.w	fp, fp
 800e3dc:	fb0a b101 	mla	r1, sl, r1, fp
 800e3e0:	4411      	add	r1, r2
 800e3e2:	f8d9 2000 	ldr.w	r2, [r9]
 800e3e6:	0c24      	lsrs	r4, r4, #16
 800e3e8:	0c12      	lsrs	r2, r2, #16
 800e3ea:	fb0a 2404 	mla	r4, sl, r4, r2
 800e3ee:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800e3f2:	b289      	uxth	r1, r1
 800e3f4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800e3f8:	45f4      	cmp	ip, lr
 800e3fa:	f849 1b04 	str.w	r1, [r9], #4
 800e3fe:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800e402:	d8e4      	bhi.n	800e3ce <__multiply+0xaa>
 800e404:	9901      	ldr	r1, [sp, #4]
 800e406:	5072      	str	r2, [r6, r1]
 800e408:	9a03      	ldr	r2, [sp, #12]
 800e40a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e40e:	3304      	adds	r3, #4
 800e410:	f1b9 0f00 	cmp.w	r9, #0
 800e414:	d01f      	beq.n	800e456 <__multiply+0x132>
 800e416:	6834      	ldr	r4, [r6, #0]
 800e418:	f105 0114 	add.w	r1, r5, #20
 800e41c:	46b6      	mov	lr, r6
 800e41e:	f04f 0a00 	mov.w	sl, #0
 800e422:	880a      	ldrh	r2, [r1, #0]
 800e424:	f8be b002 	ldrh.w	fp, [lr, #2]
 800e428:	fb09 b202 	mla	r2, r9, r2, fp
 800e42c:	4492      	add	sl, r2
 800e42e:	b2a4      	uxth	r4, r4
 800e430:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800e434:	f84e 4b04 	str.w	r4, [lr], #4
 800e438:	f851 4b04 	ldr.w	r4, [r1], #4
 800e43c:	f8be 2000 	ldrh.w	r2, [lr]
 800e440:	0c24      	lsrs	r4, r4, #16
 800e442:	fb09 2404 	mla	r4, r9, r4, r2
 800e446:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800e44a:	458c      	cmp	ip, r1
 800e44c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e450:	d8e7      	bhi.n	800e422 <__multiply+0xfe>
 800e452:	9a01      	ldr	r2, [sp, #4]
 800e454:	50b4      	str	r4, [r6, r2]
 800e456:	3604      	adds	r6, #4
 800e458:	e7a3      	b.n	800e3a2 <__multiply+0x7e>
 800e45a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d1a5      	bne.n	800e3ae <__multiply+0x8a>
 800e462:	3f01      	subs	r7, #1
 800e464:	e7a1      	b.n	800e3aa <__multiply+0x86>
 800e466:	bf00      	nop
 800e468:	0800fa73 	.word	0x0800fa73
 800e46c:	0800fa84 	.word	0x0800fa84

0800e470 <__pow5mult>:
 800e470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e474:	4615      	mov	r5, r2
 800e476:	f012 0203 	ands.w	r2, r2, #3
 800e47a:	4606      	mov	r6, r0
 800e47c:	460f      	mov	r7, r1
 800e47e:	d007      	beq.n	800e490 <__pow5mult+0x20>
 800e480:	4c25      	ldr	r4, [pc, #148]	; (800e518 <__pow5mult+0xa8>)
 800e482:	3a01      	subs	r2, #1
 800e484:	2300      	movs	r3, #0
 800e486:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e48a:	f7ff fe9b 	bl	800e1c4 <__multadd>
 800e48e:	4607      	mov	r7, r0
 800e490:	10ad      	asrs	r5, r5, #2
 800e492:	d03d      	beq.n	800e510 <__pow5mult+0xa0>
 800e494:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e496:	b97c      	cbnz	r4, 800e4b8 <__pow5mult+0x48>
 800e498:	2010      	movs	r0, #16
 800e49a:	f7ff fe29 	bl	800e0f0 <malloc>
 800e49e:	4602      	mov	r2, r0
 800e4a0:	6270      	str	r0, [r6, #36]	; 0x24
 800e4a2:	b928      	cbnz	r0, 800e4b0 <__pow5mult+0x40>
 800e4a4:	4b1d      	ldr	r3, [pc, #116]	; (800e51c <__pow5mult+0xac>)
 800e4a6:	481e      	ldr	r0, [pc, #120]	; (800e520 <__pow5mult+0xb0>)
 800e4a8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e4ac:	f000 fbcc 	bl	800ec48 <__assert_func>
 800e4b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e4b4:	6004      	str	r4, [r0, #0]
 800e4b6:	60c4      	str	r4, [r0, #12]
 800e4b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e4bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e4c0:	b94c      	cbnz	r4, 800e4d6 <__pow5mult+0x66>
 800e4c2:	f240 2171 	movw	r1, #625	; 0x271
 800e4c6:	4630      	mov	r0, r6
 800e4c8:	f7ff ff16 	bl	800e2f8 <__i2b>
 800e4cc:	2300      	movs	r3, #0
 800e4ce:	f8c8 0008 	str.w	r0, [r8, #8]
 800e4d2:	4604      	mov	r4, r0
 800e4d4:	6003      	str	r3, [r0, #0]
 800e4d6:	f04f 0900 	mov.w	r9, #0
 800e4da:	07eb      	lsls	r3, r5, #31
 800e4dc:	d50a      	bpl.n	800e4f4 <__pow5mult+0x84>
 800e4de:	4639      	mov	r1, r7
 800e4e0:	4622      	mov	r2, r4
 800e4e2:	4630      	mov	r0, r6
 800e4e4:	f7ff ff1e 	bl	800e324 <__multiply>
 800e4e8:	4639      	mov	r1, r7
 800e4ea:	4680      	mov	r8, r0
 800e4ec:	4630      	mov	r0, r6
 800e4ee:	f7ff fe47 	bl	800e180 <_Bfree>
 800e4f2:	4647      	mov	r7, r8
 800e4f4:	106d      	asrs	r5, r5, #1
 800e4f6:	d00b      	beq.n	800e510 <__pow5mult+0xa0>
 800e4f8:	6820      	ldr	r0, [r4, #0]
 800e4fa:	b938      	cbnz	r0, 800e50c <__pow5mult+0x9c>
 800e4fc:	4622      	mov	r2, r4
 800e4fe:	4621      	mov	r1, r4
 800e500:	4630      	mov	r0, r6
 800e502:	f7ff ff0f 	bl	800e324 <__multiply>
 800e506:	6020      	str	r0, [r4, #0]
 800e508:	f8c0 9000 	str.w	r9, [r0]
 800e50c:	4604      	mov	r4, r0
 800e50e:	e7e4      	b.n	800e4da <__pow5mult+0x6a>
 800e510:	4638      	mov	r0, r7
 800e512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e516:	bf00      	nop
 800e518:	0800fbd8 	.word	0x0800fbd8
 800e51c:	0800f9fd 	.word	0x0800f9fd
 800e520:	0800fa84 	.word	0x0800fa84

0800e524 <__lshift>:
 800e524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e528:	460c      	mov	r4, r1
 800e52a:	6849      	ldr	r1, [r1, #4]
 800e52c:	6923      	ldr	r3, [r4, #16]
 800e52e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e532:	68a3      	ldr	r3, [r4, #8]
 800e534:	4607      	mov	r7, r0
 800e536:	4691      	mov	r9, r2
 800e538:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e53c:	f108 0601 	add.w	r6, r8, #1
 800e540:	42b3      	cmp	r3, r6
 800e542:	db0b      	blt.n	800e55c <__lshift+0x38>
 800e544:	4638      	mov	r0, r7
 800e546:	f7ff fddb 	bl	800e100 <_Balloc>
 800e54a:	4605      	mov	r5, r0
 800e54c:	b948      	cbnz	r0, 800e562 <__lshift+0x3e>
 800e54e:	4602      	mov	r2, r0
 800e550:	4b28      	ldr	r3, [pc, #160]	; (800e5f4 <__lshift+0xd0>)
 800e552:	4829      	ldr	r0, [pc, #164]	; (800e5f8 <__lshift+0xd4>)
 800e554:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e558:	f000 fb76 	bl	800ec48 <__assert_func>
 800e55c:	3101      	adds	r1, #1
 800e55e:	005b      	lsls	r3, r3, #1
 800e560:	e7ee      	b.n	800e540 <__lshift+0x1c>
 800e562:	2300      	movs	r3, #0
 800e564:	f100 0114 	add.w	r1, r0, #20
 800e568:	f100 0210 	add.w	r2, r0, #16
 800e56c:	4618      	mov	r0, r3
 800e56e:	4553      	cmp	r3, sl
 800e570:	db33      	blt.n	800e5da <__lshift+0xb6>
 800e572:	6920      	ldr	r0, [r4, #16]
 800e574:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e578:	f104 0314 	add.w	r3, r4, #20
 800e57c:	f019 091f 	ands.w	r9, r9, #31
 800e580:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e584:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e588:	d02b      	beq.n	800e5e2 <__lshift+0xbe>
 800e58a:	f1c9 0e20 	rsb	lr, r9, #32
 800e58e:	468a      	mov	sl, r1
 800e590:	2200      	movs	r2, #0
 800e592:	6818      	ldr	r0, [r3, #0]
 800e594:	fa00 f009 	lsl.w	r0, r0, r9
 800e598:	4302      	orrs	r2, r0
 800e59a:	f84a 2b04 	str.w	r2, [sl], #4
 800e59e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5a2:	459c      	cmp	ip, r3
 800e5a4:	fa22 f20e 	lsr.w	r2, r2, lr
 800e5a8:	d8f3      	bhi.n	800e592 <__lshift+0x6e>
 800e5aa:	ebac 0304 	sub.w	r3, ip, r4
 800e5ae:	3b15      	subs	r3, #21
 800e5b0:	f023 0303 	bic.w	r3, r3, #3
 800e5b4:	3304      	adds	r3, #4
 800e5b6:	f104 0015 	add.w	r0, r4, #21
 800e5ba:	4584      	cmp	ip, r0
 800e5bc:	bf38      	it	cc
 800e5be:	2304      	movcc	r3, #4
 800e5c0:	50ca      	str	r2, [r1, r3]
 800e5c2:	b10a      	cbz	r2, 800e5c8 <__lshift+0xa4>
 800e5c4:	f108 0602 	add.w	r6, r8, #2
 800e5c8:	3e01      	subs	r6, #1
 800e5ca:	4638      	mov	r0, r7
 800e5cc:	612e      	str	r6, [r5, #16]
 800e5ce:	4621      	mov	r1, r4
 800e5d0:	f7ff fdd6 	bl	800e180 <_Bfree>
 800e5d4:	4628      	mov	r0, r5
 800e5d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5da:	f842 0f04 	str.w	r0, [r2, #4]!
 800e5de:	3301      	adds	r3, #1
 800e5e0:	e7c5      	b.n	800e56e <__lshift+0x4a>
 800e5e2:	3904      	subs	r1, #4
 800e5e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5e8:	f841 2f04 	str.w	r2, [r1, #4]!
 800e5ec:	459c      	cmp	ip, r3
 800e5ee:	d8f9      	bhi.n	800e5e4 <__lshift+0xc0>
 800e5f0:	e7ea      	b.n	800e5c8 <__lshift+0xa4>
 800e5f2:	bf00      	nop
 800e5f4:	0800fa73 	.word	0x0800fa73
 800e5f8:	0800fa84 	.word	0x0800fa84

0800e5fc <__mcmp>:
 800e5fc:	b530      	push	{r4, r5, lr}
 800e5fe:	6902      	ldr	r2, [r0, #16]
 800e600:	690c      	ldr	r4, [r1, #16]
 800e602:	1b12      	subs	r2, r2, r4
 800e604:	d10e      	bne.n	800e624 <__mcmp+0x28>
 800e606:	f100 0314 	add.w	r3, r0, #20
 800e60a:	3114      	adds	r1, #20
 800e60c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e610:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e614:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e618:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e61c:	42a5      	cmp	r5, r4
 800e61e:	d003      	beq.n	800e628 <__mcmp+0x2c>
 800e620:	d305      	bcc.n	800e62e <__mcmp+0x32>
 800e622:	2201      	movs	r2, #1
 800e624:	4610      	mov	r0, r2
 800e626:	bd30      	pop	{r4, r5, pc}
 800e628:	4283      	cmp	r3, r0
 800e62a:	d3f3      	bcc.n	800e614 <__mcmp+0x18>
 800e62c:	e7fa      	b.n	800e624 <__mcmp+0x28>
 800e62e:	f04f 32ff 	mov.w	r2, #4294967295
 800e632:	e7f7      	b.n	800e624 <__mcmp+0x28>

0800e634 <__mdiff>:
 800e634:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e638:	460c      	mov	r4, r1
 800e63a:	4606      	mov	r6, r0
 800e63c:	4611      	mov	r1, r2
 800e63e:	4620      	mov	r0, r4
 800e640:	4617      	mov	r7, r2
 800e642:	f7ff ffdb 	bl	800e5fc <__mcmp>
 800e646:	1e05      	subs	r5, r0, #0
 800e648:	d110      	bne.n	800e66c <__mdiff+0x38>
 800e64a:	4629      	mov	r1, r5
 800e64c:	4630      	mov	r0, r6
 800e64e:	f7ff fd57 	bl	800e100 <_Balloc>
 800e652:	b930      	cbnz	r0, 800e662 <__mdiff+0x2e>
 800e654:	4b39      	ldr	r3, [pc, #228]	; (800e73c <__mdiff+0x108>)
 800e656:	4602      	mov	r2, r0
 800e658:	f240 2132 	movw	r1, #562	; 0x232
 800e65c:	4838      	ldr	r0, [pc, #224]	; (800e740 <__mdiff+0x10c>)
 800e65e:	f000 faf3 	bl	800ec48 <__assert_func>
 800e662:	2301      	movs	r3, #1
 800e664:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e668:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e66c:	bfa4      	itt	ge
 800e66e:	463b      	movge	r3, r7
 800e670:	4627      	movge	r7, r4
 800e672:	4630      	mov	r0, r6
 800e674:	6879      	ldr	r1, [r7, #4]
 800e676:	bfa6      	itte	ge
 800e678:	461c      	movge	r4, r3
 800e67a:	2500      	movge	r5, #0
 800e67c:	2501      	movlt	r5, #1
 800e67e:	f7ff fd3f 	bl	800e100 <_Balloc>
 800e682:	b920      	cbnz	r0, 800e68e <__mdiff+0x5a>
 800e684:	4b2d      	ldr	r3, [pc, #180]	; (800e73c <__mdiff+0x108>)
 800e686:	4602      	mov	r2, r0
 800e688:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e68c:	e7e6      	b.n	800e65c <__mdiff+0x28>
 800e68e:	693e      	ldr	r6, [r7, #16]
 800e690:	60c5      	str	r5, [r0, #12]
 800e692:	6925      	ldr	r5, [r4, #16]
 800e694:	f107 0114 	add.w	r1, r7, #20
 800e698:	f104 0914 	add.w	r9, r4, #20
 800e69c:	f100 0e14 	add.w	lr, r0, #20
 800e6a0:	f107 0210 	add.w	r2, r7, #16
 800e6a4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800e6a8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800e6ac:	46f2      	mov	sl, lr
 800e6ae:	2700      	movs	r7, #0
 800e6b0:	f859 3b04 	ldr.w	r3, [r9], #4
 800e6b4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e6b8:	fa1f f883 	uxth.w	r8, r3
 800e6bc:	fa17 f78b 	uxtah	r7, r7, fp
 800e6c0:	0c1b      	lsrs	r3, r3, #16
 800e6c2:	eba7 0808 	sub.w	r8, r7, r8
 800e6c6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e6ca:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e6ce:	fa1f f888 	uxth.w	r8, r8
 800e6d2:	141f      	asrs	r7, r3, #16
 800e6d4:	454d      	cmp	r5, r9
 800e6d6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e6da:	f84a 3b04 	str.w	r3, [sl], #4
 800e6de:	d8e7      	bhi.n	800e6b0 <__mdiff+0x7c>
 800e6e0:	1b2b      	subs	r3, r5, r4
 800e6e2:	3b15      	subs	r3, #21
 800e6e4:	f023 0303 	bic.w	r3, r3, #3
 800e6e8:	3304      	adds	r3, #4
 800e6ea:	3415      	adds	r4, #21
 800e6ec:	42a5      	cmp	r5, r4
 800e6ee:	bf38      	it	cc
 800e6f0:	2304      	movcc	r3, #4
 800e6f2:	4419      	add	r1, r3
 800e6f4:	4473      	add	r3, lr
 800e6f6:	469e      	mov	lr, r3
 800e6f8:	460d      	mov	r5, r1
 800e6fa:	4565      	cmp	r5, ip
 800e6fc:	d30e      	bcc.n	800e71c <__mdiff+0xe8>
 800e6fe:	f10c 0203 	add.w	r2, ip, #3
 800e702:	1a52      	subs	r2, r2, r1
 800e704:	f022 0203 	bic.w	r2, r2, #3
 800e708:	3903      	subs	r1, #3
 800e70a:	458c      	cmp	ip, r1
 800e70c:	bf38      	it	cc
 800e70e:	2200      	movcc	r2, #0
 800e710:	441a      	add	r2, r3
 800e712:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e716:	b17b      	cbz	r3, 800e738 <__mdiff+0x104>
 800e718:	6106      	str	r6, [r0, #16]
 800e71a:	e7a5      	b.n	800e668 <__mdiff+0x34>
 800e71c:	f855 8b04 	ldr.w	r8, [r5], #4
 800e720:	fa17 f488 	uxtah	r4, r7, r8
 800e724:	1422      	asrs	r2, r4, #16
 800e726:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800e72a:	b2a4      	uxth	r4, r4
 800e72c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800e730:	f84e 4b04 	str.w	r4, [lr], #4
 800e734:	1417      	asrs	r7, r2, #16
 800e736:	e7e0      	b.n	800e6fa <__mdiff+0xc6>
 800e738:	3e01      	subs	r6, #1
 800e73a:	e7ea      	b.n	800e712 <__mdiff+0xde>
 800e73c:	0800fa73 	.word	0x0800fa73
 800e740:	0800fa84 	.word	0x0800fa84

0800e744 <__d2b>:
 800e744:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e748:	4689      	mov	r9, r1
 800e74a:	2101      	movs	r1, #1
 800e74c:	ec57 6b10 	vmov	r6, r7, d0
 800e750:	4690      	mov	r8, r2
 800e752:	f7ff fcd5 	bl	800e100 <_Balloc>
 800e756:	4604      	mov	r4, r0
 800e758:	b930      	cbnz	r0, 800e768 <__d2b+0x24>
 800e75a:	4602      	mov	r2, r0
 800e75c:	4b25      	ldr	r3, [pc, #148]	; (800e7f4 <__d2b+0xb0>)
 800e75e:	4826      	ldr	r0, [pc, #152]	; (800e7f8 <__d2b+0xb4>)
 800e760:	f240 310a 	movw	r1, #778	; 0x30a
 800e764:	f000 fa70 	bl	800ec48 <__assert_func>
 800e768:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e76c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e770:	bb35      	cbnz	r5, 800e7c0 <__d2b+0x7c>
 800e772:	2e00      	cmp	r6, #0
 800e774:	9301      	str	r3, [sp, #4]
 800e776:	d028      	beq.n	800e7ca <__d2b+0x86>
 800e778:	4668      	mov	r0, sp
 800e77a:	9600      	str	r6, [sp, #0]
 800e77c:	f7ff fd8c 	bl	800e298 <__lo0bits>
 800e780:	9900      	ldr	r1, [sp, #0]
 800e782:	b300      	cbz	r0, 800e7c6 <__d2b+0x82>
 800e784:	9a01      	ldr	r2, [sp, #4]
 800e786:	f1c0 0320 	rsb	r3, r0, #32
 800e78a:	fa02 f303 	lsl.w	r3, r2, r3
 800e78e:	430b      	orrs	r3, r1
 800e790:	40c2      	lsrs	r2, r0
 800e792:	6163      	str	r3, [r4, #20]
 800e794:	9201      	str	r2, [sp, #4]
 800e796:	9b01      	ldr	r3, [sp, #4]
 800e798:	61a3      	str	r3, [r4, #24]
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	bf14      	ite	ne
 800e79e:	2202      	movne	r2, #2
 800e7a0:	2201      	moveq	r2, #1
 800e7a2:	6122      	str	r2, [r4, #16]
 800e7a4:	b1d5      	cbz	r5, 800e7dc <__d2b+0x98>
 800e7a6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e7aa:	4405      	add	r5, r0
 800e7ac:	f8c9 5000 	str.w	r5, [r9]
 800e7b0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e7b4:	f8c8 0000 	str.w	r0, [r8]
 800e7b8:	4620      	mov	r0, r4
 800e7ba:	b003      	add	sp, #12
 800e7bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e7c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e7c4:	e7d5      	b.n	800e772 <__d2b+0x2e>
 800e7c6:	6161      	str	r1, [r4, #20]
 800e7c8:	e7e5      	b.n	800e796 <__d2b+0x52>
 800e7ca:	a801      	add	r0, sp, #4
 800e7cc:	f7ff fd64 	bl	800e298 <__lo0bits>
 800e7d0:	9b01      	ldr	r3, [sp, #4]
 800e7d2:	6163      	str	r3, [r4, #20]
 800e7d4:	2201      	movs	r2, #1
 800e7d6:	6122      	str	r2, [r4, #16]
 800e7d8:	3020      	adds	r0, #32
 800e7da:	e7e3      	b.n	800e7a4 <__d2b+0x60>
 800e7dc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e7e0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e7e4:	f8c9 0000 	str.w	r0, [r9]
 800e7e8:	6918      	ldr	r0, [r3, #16]
 800e7ea:	f7ff fd35 	bl	800e258 <__hi0bits>
 800e7ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e7f2:	e7df      	b.n	800e7b4 <__d2b+0x70>
 800e7f4:	0800fa73 	.word	0x0800fa73
 800e7f8:	0800fa84 	.word	0x0800fa84

0800e7fc <_calloc_r>:
 800e7fc:	b513      	push	{r0, r1, r4, lr}
 800e7fe:	434a      	muls	r2, r1
 800e800:	4611      	mov	r1, r2
 800e802:	9201      	str	r2, [sp, #4]
 800e804:	f000 f85a 	bl	800e8bc <_malloc_r>
 800e808:	4604      	mov	r4, r0
 800e80a:	b118      	cbz	r0, 800e814 <_calloc_r+0x18>
 800e80c:	9a01      	ldr	r2, [sp, #4]
 800e80e:	2100      	movs	r1, #0
 800e810:	f7fe f960 	bl	800cad4 <memset>
 800e814:	4620      	mov	r0, r4
 800e816:	b002      	add	sp, #8
 800e818:	bd10      	pop	{r4, pc}
	...

0800e81c <_free_r>:
 800e81c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e81e:	2900      	cmp	r1, #0
 800e820:	d048      	beq.n	800e8b4 <_free_r+0x98>
 800e822:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e826:	9001      	str	r0, [sp, #4]
 800e828:	2b00      	cmp	r3, #0
 800e82a:	f1a1 0404 	sub.w	r4, r1, #4
 800e82e:	bfb8      	it	lt
 800e830:	18e4      	addlt	r4, r4, r3
 800e832:	f000 fa65 	bl	800ed00 <__malloc_lock>
 800e836:	4a20      	ldr	r2, [pc, #128]	; (800e8b8 <_free_r+0x9c>)
 800e838:	9801      	ldr	r0, [sp, #4]
 800e83a:	6813      	ldr	r3, [r2, #0]
 800e83c:	4615      	mov	r5, r2
 800e83e:	b933      	cbnz	r3, 800e84e <_free_r+0x32>
 800e840:	6063      	str	r3, [r4, #4]
 800e842:	6014      	str	r4, [r2, #0]
 800e844:	b003      	add	sp, #12
 800e846:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e84a:	f000 ba5f 	b.w	800ed0c <__malloc_unlock>
 800e84e:	42a3      	cmp	r3, r4
 800e850:	d90b      	bls.n	800e86a <_free_r+0x4e>
 800e852:	6821      	ldr	r1, [r4, #0]
 800e854:	1862      	adds	r2, r4, r1
 800e856:	4293      	cmp	r3, r2
 800e858:	bf04      	itt	eq
 800e85a:	681a      	ldreq	r2, [r3, #0]
 800e85c:	685b      	ldreq	r3, [r3, #4]
 800e85e:	6063      	str	r3, [r4, #4]
 800e860:	bf04      	itt	eq
 800e862:	1852      	addeq	r2, r2, r1
 800e864:	6022      	streq	r2, [r4, #0]
 800e866:	602c      	str	r4, [r5, #0]
 800e868:	e7ec      	b.n	800e844 <_free_r+0x28>
 800e86a:	461a      	mov	r2, r3
 800e86c:	685b      	ldr	r3, [r3, #4]
 800e86e:	b10b      	cbz	r3, 800e874 <_free_r+0x58>
 800e870:	42a3      	cmp	r3, r4
 800e872:	d9fa      	bls.n	800e86a <_free_r+0x4e>
 800e874:	6811      	ldr	r1, [r2, #0]
 800e876:	1855      	adds	r5, r2, r1
 800e878:	42a5      	cmp	r5, r4
 800e87a:	d10b      	bne.n	800e894 <_free_r+0x78>
 800e87c:	6824      	ldr	r4, [r4, #0]
 800e87e:	4421      	add	r1, r4
 800e880:	1854      	adds	r4, r2, r1
 800e882:	42a3      	cmp	r3, r4
 800e884:	6011      	str	r1, [r2, #0]
 800e886:	d1dd      	bne.n	800e844 <_free_r+0x28>
 800e888:	681c      	ldr	r4, [r3, #0]
 800e88a:	685b      	ldr	r3, [r3, #4]
 800e88c:	6053      	str	r3, [r2, #4]
 800e88e:	4421      	add	r1, r4
 800e890:	6011      	str	r1, [r2, #0]
 800e892:	e7d7      	b.n	800e844 <_free_r+0x28>
 800e894:	d902      	bls.n	800e89c <_free_r+0x80>
 800e896:	230c      	movs	r3, #12
 800e898:	6003      	str	r3, [r0, #0]
 800e89a:	e7d3      	b.n	800e844 <_free_r+0x28>
 800e89c:	6825      	ldr	r5, [r4, #0]
 800e89e:	1961      	adds	r1, r4, r5
 800e8a0:	428b      	cmp	r3, r1
 800e8a2:	bf04      	itt	eq
 800e8a4:	6819      	ldreq	r1, [r3, #0]
 800e8a6:	685b      	ldreq	r3, [r3, #4]
 800e8a8:	6063      	str	r3, [r4, #4]
 800e8aa:	bf04      	itt	eq
 800e8ac:	1949      	addeq	r1, r1, r5
 800e8ae:	6021      	streq	r1, [r4, #0]
 800e8b0:	6054      	str	r4, [r2, #4]
 800e8b2:	e7c7      	b.n	800e844 <_free_r+0x28>
 800e8b4:	b003      	add	sp, #12
 800e8b6:	bd30      	pop	{r4, r5, pc}
 800e8b8:	20000594 	.word	0x20000594

0800e8bc <_malloc_r>:
 800e8bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8be:	1ccd      	adds	r5, r1, #3
 800e8c0:	f025 0503 	bic.w	r5, r5, #3
 800e8c4:	3508      	adds	r5, #8
 800e8c6:	2d0c      	cmp	r5, #12
 800e8c8:	bf38      	it	cc
 800e8ca:	250c      	movcc	r5, #12
 800e8cc:	2d00      	cmp	r5, #0
 800e8ce:	4606      	mov	r6, r0
 800e8d0:	db01      	blt.n	800e8d6 <_malloc_r+0x1a>
 800e8d2:	42a9      	cmp	r1, r5
 800e8d4:	d903      	bls.n	800e8de <_malloc_r+0x22>
 800e8d6:	230c      	movs	r3, #12
 800e8d8:	6033      	str	r3, [r6, #0]
 800e8da:	2000      	movs	r0, #0
 800e8dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e8de:	f000 fa0f 	bl	800ed00 <__malloc_lock>
 800e8e2:	4921      	ldr	r1, [pc, #132]	; (800e968 <_malloc_r+0xac>)
 800e8e4:	680a      	ldr	r2, [r1, #0]
 800e8e6:	4614      	mov	r4, r2
 800e8e8:	b99c      	cbnz	r4, 800e912 <_malloc_r+0x56>
 800e8ea:	4f20      	ldr	r7, [pc, #128]	; (800e96c <_malloc_r+0xb0>)
 800e8ec:	683b      	ldr	r3, [r7, #0]
 800e8ee:	b923      	cbnz	r3, 800e8fa <_malloc_r+0x3e>
 800e8f0:	4621      	mov	r1, r4
 800e8f2:	4630      	mov	r0, r6
 800e8f4:	f000 f998 	bl	800ec28 <_sbrk_r>
 800e8f8:	6038      	str	r0, [r7, #0]
 800e8fa:	4629      	mov	r1, r5
 800e8fc:	4630      	mov	r0, r6
 800e8fe:	f000 f993 	bl	800ec28 <_sbrk_r>
 800e902:	1c43      	adds	r3, r0, #1
 800e904:	d123      	bne.n	800e94e <_malloc_r+0x92>
 800e906:	230c      	movs	r3, #12
 800e908:	6033      	str	r3, [r6, #0]
 800e90a:	4630      	mov	r0, r6
 800e90c:	f000 f9fe 	bl	800ed0c <__malloc_unlock>
 800e910:	e7e3      	b.n	800e8da <_malloc_r+0x1e>
 800e912:	6823      	ldr	r3, [r4, #0]
 800e914:	1b5b      	subs	r3, r3, r5
 800e916:	d417      	bmi.n	800e948 <_malloc_r+0x8c>
 800e918:	2b0b      	cmp	r3, #11
 800e91a:	d903      	bls.n	800e924 <_malloc_r+0x68>
 800e91c:	6023      	str	r3, [r4, #0]
 800e91e:	441c      	add	r4, r3
 800e920:	6025      	str	r5, [r4, #0]
 800e922:	e004      	b.n	800e92e <_malloc_r+0x72>
 800e924:	6863      	ldr	r3, [r4, #4]
 800e926:	42a2      	cmp	r2, r4
 800e928:	bf0c      	ite	eq
 800e92a:	600b      	streq	r3, [r1, #0]
 800e92c:	6053      	strne	r3, [r2, #4]
 800e92e:	4630      	mov	r0, r6
 800e930:	f000 f9ec 	bl	800ed0c <__malloc_unlock>
 800e934:	f104 000b 	add.w	r0, r4, #11
 800e938:	1d23      	adds	r3, r4, #4
 800e93a:	f020 0007 	bic.w	r0, r0, #7
 800e93e:	1ac2      	subs	r2, r0, r3
 800e940:	d0cc      	beq.n	800e8dc <_malloc_r+0x20>
 800e942:	1a1b      	subs	r3, r3, r0
 800e944:	50a3      	str	r3, [r4, r2]
 800e946:	e7c9      	b.n	800e8dc <_malloc_r+0x20>
 800e948:	4622      	mov	r2, r4
 800e94a:	6864      	ldr	r4, [r4, #4]
 800e94c:	e7cc      	b.n	800e8e8 <_malloc_r+0x2c>
 800e94e:	1cc4      	adds	r4, r0, #3
 800e950:	f024 0403 	bic.w	r4, r4, #3
 800e954:	42a0      	cmp	r0, r4
 800e956:	d0e3      	beq.n	800e920 <_malloc_r+0x64>
 800e958:	1a21      	subs	r1, r4, r0
 800e95a:	4630      	mov	r0, r6
 800e95c:	f000 f964 	bl	800ec28 <_sbrk_r>
 800e960:	3001      	adds	r0, #1
 800e962:	d1dd      	bne.n	800e920 <_malloc_r+0x64>
 800e964:	e7cf      	b.n	800e906 <_malloc_r+0x4a>
 800e966:	bf00      	nop
 800e968:	20000594 	.word	0x20000594
 800e96c:	20000598 	.word	0x20000598

0800e970 <__ssputs_r>:
 800e970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e974:	688e      	ldr	r6, [r1, #8]
 800e976:	429e      	cmp	r6, r3
 800e978:	4682      	mov	sl, r0
 800e97a:	460c      	mov	r4, r1
 800e97c:	4690      	mov	r8, r2
 800e97e:	461f      	mov	r7, r3
 800e980:	d838      	bhi.n	800e9f4 <__ssputs_r+0x84>
 800e982:	898a      	ldrh	r2, [r1, #12]
 800e984:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e988:	d032      	beq.n	800e9f0 <__ssputs_r+0x80>
 800e98a:	6825      	ldr	r5, [r4, #0]
 800e98c:	6909      	ldr	r1, [r1, #16]
 800e98e:	eba5 0901 	sub.w	r9, r5, r1
 800e992:	6965      	ldr	r5, [r4, #20]
 800e994:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e998:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e99c:	3301      	adds	r3, #1
 800e99e:	444b      	add	r3, r9
 800e9a0:	106d      	asrs	r5, r5, #1
 800e9a2:	429d      	cmp	r5, r3
 800e9a4:	bf38      	it	cc
 800e9a6:	461d      	movcc	r5, r3
 800e9a8:	0553      	lsls	r3, r2, #21
 800e9aa:	d531      	bpl.n	800ea10 <__ssputs_r+0xa0>
 800e9ac:	4629      	mov	r1, r5
 800e9ae:	f7ff ff85 	bl	800e8bc <_malloc_r>
 800e9b2:	4606      	mov	r6, r0
 800e9b4:	b950      	cbnz	r0, 800e9cc <__ssputs_r+0x5c>
 800e9b6:	230c      	movs	r3, #12
 800e9b8:	f8ca 3000 	str.w	r3, [sl]
 800e9bc:	89a3      	ldrh	r3, [r4, #12]
 800e9be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e9c2:	81a3      	strh	r3, [r4, #12]
 800e9c4:	f04f 30ff 	mov.w	r0, #4294967295
 800e9c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9cc:	6921      	ldr	r1, [r4, #16]
 800e9ce:	464a      	mov	r2, r9
 800e9d0:	f7fe f872 	bl	800cab8 <memcpy>
 800e9d4:	89a3      	ldrh	r3, [r4, #12]
 800e9d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e9da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e9de:	81a3      	strh	r3, [r4, #12]
 800e9e0:	6126      	str	r6, [r4, #16]
 800e9e2:	6165      	str	r5, [r4, #20]
 800e9e4:	444e      	add	r6, r9
 800e9e6:	eba5 0509 	sub.w	r5, r5, r9
 800e9ea:	6026      	str	r6, [r4, #0]
 800e9ec:	60a5      	str	r5, [r4, #8]
 800e9ee:	463e      	mov	r6, r7
 800e9f0:	42be      	cmp	r6, r7
 800e9f2:	d900      	bls.n	800e9f6 <__ssputs_r+0x86>
 800e9f4:	463e      	mov	r6, r7
 800e9f6:	4632      	mov	r2, r6
 800e9f8:	6820      	ldr	r0, [r4, #0]
 800e9fa:	4641      	mov	r1, r8
 800e9fc:	f000 f966 	bl	800eccc <memmove>
 800ea00:	68a3      	ldr	r3, [r4, #8]
 800ea02:	6822      	ldr	r2, [r4, #0]
 800ea04:	1b9b      	subs	r3, r3, r6
 800ea06:	4432      	add	r2, r6
 800ea08:	60a3      	str	r3, [r4, #8]
 800ea0a:	6022      	str	r2, [r4, #0]
 800ea0c:	2000      	movs	r0, #0
 800ea0e:	e7db      	b.n	800e9c8 <__ssputs_r+0x58>
 800ea10:	462a      	mov	r2, r5
 800ea12:	f000 f981 	bl	800ed18 <_realloc_r>
 800ea16:	4606      	mov	r6, r0
 800ea18:	2800      	cmp	r0, #0
 800ea1a:	d1e1      	bne.n	800e9e0 <__ssputs_r+0x70>
 800ea1c:	6921      	ldr	r1, [r4, #16]
 800ea1e:	4650      	mov	r0, sl
 800ea20:	f7ff fefc 	bl	800e81c <_free_r>
 800ea24:	e7c7      	b.n	800e9b6 <__ssputs_r+0x46>
	...

0800ea28 <_svfiprintf_r>:
 800ea28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea2c:	4698      	mov	r8, r3
 800ea2e:	898b      	ldrh	r3, [r1, #12]
 800ea30:	061b      	lsls	r3, r3, #24
 800ea32:	b09d      	sub	sp, #116	; 0x74
 800ea34:	4607      	mov	r7, r0
 800ea36:	460d      	mov	r5, r1
 800ea38:	4614      	mov	r4, r2
 800ea3a:	d50e      	bpl.n	800ea5a <_svfiprintf_r+0x32>
 800ea3c:	690b      	ldr	r3, [r1, #16]
 800ea3e:	b963      	cbnz	r3, 800ea5a <_svfiprintf_r+0x32>
 800ea40:	2140      	movs	r1, #64	; 0x40
 800ea42:	f7ff ff3b 	bl	800e8bc <_malloc_r>
 800ea46:	6028      	str	r0, [r5, #0]
 800ea48:	6128      	str	r0, [r5, #16]
 800ea4a:	b920      	cbnz	r0, 800ea56 <_svfiprintf_r+0x2e>
 800ea4c:	230c      	movs	r3, #12
 800ea4e:	603b      	str	r3, [r7, #0]
 800ea50:	f04f 30ff 	mov.w	r0, #4294967295
 800ea54:	e0d1      	b.n	800ebfa <_svfiprintf_r+0x1d2>
 800ea56:	2340      	movs	r3, #64	; 0x40
 800ea58:	616b      	str	r3, [r5, #20]
 800ea5a:	2300      	movs	r3, #0
 800ea5c:	9309      	str	r3, [sp, #36]	; 0x24
 800ea5e:	2320      	movs	r3, #32
 800ea60:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ea64:	f8cd 800c 	str.w	r8, [sp, #12]
 800ea68:	2330      	movs	r3, #48	; 0x30
 800ea6a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ec14 <_svfiprintf_r+0x1ec>
 800ea6e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ea72:	f04f 0901 	mov.w	r9, #1
 800ea76:	4623      	mov	r3, r4
 800ea78:	469a      	mov	sl, r3
 800ea7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ea7e:	b10a      	cbz	r2, 800ea84 <_svfiprintf_r+0x5c>
 800ea80:	2a25      	cmp	r2, #37	; 0x25
 800ea82:	d1f9      	bne.n	800ea78 <_svfiprintf_r+0x50>
 800ea84:	ebba 0b04 	subs.w	fp, sl, r4
 800ea88:	d00b      	beq.n	800eaa2 <_svfiprintf_r+0x7a>
 800ea8a:	465b      	mov	r3, fp
 800ea8c:	4622      	mov	r2, r4
 800ea8e:	4629      	mov	r1, r5
 800ea90:	4638      	mov	r0, r7
 800ea92:	f7ff ff6d 	bl	800e970 <__ssputs_r>
 800ea96:	3001      	adds	r0, #1
 800ea98:	f000 80aa 	beq.w	800ebf0 <_svfiprintf_r+0x1c8>
 800ea9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ea9e:	445a      	add	r2, fp
 800eaa0:	9209      	str	r2, [sp, #36]	; 0x24
 800eaa2:	f89a 3000 	ldrb.w	r3, [sl]
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	f000 80a2 	beq.w	800ebf0 <_svfiprintf_r+0x1c8>
 800eaac:	2300      	movs	r3, #0
 800eaae:	f04f 32ff 	mov.w	r2, #4294967295
 800eab2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eab6:	f10a 0a01 	add.w	sl, sl, #1
 800eaba:	9304      	str	r3, [sp, #16]
 800eabc:	9307      	str	r3, [sp, #28]
 800eabe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eac2:	931a      	str	r3, [sp, #104]	; 0x68
 800eac4:	4654      	mov	r4, sl
 800eac6:	2205      	movs	r2, #5
 800eac8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eacc:	4851      	ldr	r0, [pc, #324]	; (800ec14 <_svfiprintf_r+0x1ec>)
 800eace:	f7f1 fb8f 	bl	80001f0 <memchr>
 800ead2:	9a04      	ldr	r2, [sp, #16]
 800ead4:	b9d8      	cbnz	r0, 800eb0e <_svfiprintf_r+0xe6>
 800ead6:	06d0      	lsls	r0, r2, #27
 800ead8:	bf44      	itt	mi
 800eada:	2320      	movmi	r3, #32
 800eadc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eae0:	0711      	lsls	r1, r2, #28
 800eae2:	bf44      	itt	mi
 800eae4:	232b      	movmi	r3, #43	; 0x2b
 800eae6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eaea:	f89a 3000 	ldrb.w	r3, [sl]
 800eaee:	2b2a      	cmp	r3, #42	; 0x2a
 800eaf0:	d015      	beq.n	800eb1e <_svfiprintf_r+0xf6>
 800eaf2:	9a07      	ldr	r2, [sp, #28]
 800eaf4:	4654      	mov	r4, sl
 800eaf6:	2000      	movs	r0, #0
 800eaf8:	f04f 0c0a 	mov.w	ip, #10
 800eafc:	4621      	mov	r1, r4
 800eafe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eb02:	3b30      	subs	r3, #48	; 0x30
 800eb04:	2b09      	cmp	r3, #9
 800eb06:	d94e      	bls.n	800eba6 <_svfiprintf_r+0x17e>
 800eb08:	b1b0      	cbz	r0, 800eb38 <_svfiprintf_r+0x110>
 800eb0a:	9207      	str	r2, [sp, #28]
 800eb0c:	e014      	b.n	800eb38 <_svfiprintf_r+0x110>
 800eb0e:	eba0 0308 	sub.w	r3, r0, r8
 800eb12:	fa09 f303 	lsl.w	r3, r9, r3
 800eb16:	4313      	orrs	r3, r2
 800eb18:	9304      	str	r3, [sp, #16]
 800eb1a:	46a2      	mov	sl, r4
 800eb1c:	e7d2      	b.n	800eac4 <_svfiprintf_r+0x9c>
 800eb1e:	9b03      	ldr	r3, [sp, #12]
 800eb20:	1d19      	adds	r1, r3, #4
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	9103      	str	r1, [sp, #12]
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	bfbb      	ittet	lt
 800eb2a:	425b      	neglt	r3, r3
 800eb2c:	f042 0202 	orrlt.w	r2, r2, #2
 800eb30:	9307      	strge	r3, [sp, #28]
 800eb32:	9307      	strlt	r3, [sp, #28]
 800eb34:	bfb8      	it	lt
 800eb36:	9204      	strlt	r2, [sp, #16]
 800eb38:	7823      	ldrb	r3, [r4, #0]
 800eb3a:	2b2e      	cmp	r3, #46	; 0x2e
 800eb3c:	d10c      	bne.n	800eb58 <_svfiprintf_r+0x130>
 800eb3e:	7863      	ldrb	r3, [r4, #1]
 800eb40:	2b2a      	cmp	r3, #42	; 0x2a
 800eb42:	d135      	bne.n	800ebb0 <_svfiprintf_r+0x188>
 800eb44:	9b03      	ldr	r3, [sp, #12]
 800eb46:	1d1a      	adds	r2, r3, #4
 800eb48:	681b      	ldr	r3, [r3, #0]
 800eb4a:	9203      	str	r2, [sp, #12]
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	bfb8      	it	lt
 800eb50:	f04f 33ff 	movlt.w	r3, #4294967295
 800eb54:	3402      	adds	r4, #2
 800eb56:	9305      	str	r3, [sp, #20]
 800eb58:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ec24 <_svfiprintf_r+0x1fc>
 800eb5c:	7821      	ldrb	r1, [r4, #0]
 800eb5e:	2203      	movs	r2, #3
 800eb60:	4650      	mov	r0, sl
 800eb62:	f7f1 fb45 	bl	80001f0 <memchr>
 800eb66:	b140      	cbz	r0, 800eb7a <_svfiprintf_r+0x152>
 800eb68:	2340      	movs	r3, #64	; 0x40
 800eb6a:	eba0 000a 	sub.w	r0, r0, sl
 800eb6e:	fa03 f000 	lsl.w	r0, r3, r0
 800eb72:	9b04      	ldr	r3, [sp, #16]
 800eb74:	4303      	orrs	r3, r0
 800eb76:	3401      	adds	r4, #1
 800eb78:	9304      	str	r3, [sp, #16]
 800eb7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb7e:	4826      	ldr	r0, [pc, #152]	; (800ec18 <_svfiprintf_r+0x1f0>)
 800eb80:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800eb84:	2206      	movs	r2, #6
 800eb86:	f7f1 fb33 	bl	80001f0 <memchr>
 800eb8a:	2800      	cmp	r0, #0
 800eb8c:	d038      	beq.n	800ec00 <_svfiprintf_r+0x1d8>
 800eb8e:	4b23      	ldr	r3, [pc, #140]	; (800ec1c <_svfiprintf_r+0x1f4>)
 800eb90:	bb1b      	cbnz	r3, 800ebda <_svfiprintf_r+0x1b2>
 800eb92:	9b03      	ldr	r3, [sp, #12]
 800eb94:	3307      	adds	r3, #7
 800eb96:	f023 0307 	bic.w	r3, r3, #7
 800eb9a:	3308      	adds	r3, #8
 800eb9c:	9303      	str	r3, [sp, #12]
 800eb9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eba0:	4433      	add	r3, r6
 800eba2:	9309      	str	r3, [sp, #36]	; 0x24
 800eba4:	e767      	b.n	800ea76 <_svfiprintf_r+0x4e>
 800eba6:	fb0c 3202 	mla	r2, ip, r2, r3
 800ebaa:	460c      	mov	r4, r1
 800ebac:	2001      	movs	r0, #1
 800ebae:	e7a5      	b.n	800eafc <_svfiprintf_r+0xd4>
 800ebb0:	2300      	movs	r3, #0
 800ebb2:	3401      	adds	r4, #1
 800ebb4:	9305      	str	r3, [sp, #20]
 800ebb6:	4619      	mov	r1, r3
 800ebb8:	f04f 0c0a 	mov.w	ip, #10
 800ebbc:	4620      	mov	r0, r4
 800ebbe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ebc2:	3a30      	subs	r2, #48	; 0x30
 800ebc4:	2a09      	cmp	r2, #9
 800ebc6:	d903      	bls.n	800ebd0 <_svfiprintf_r+0x1a8>
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d0c5      	beq.n	800eb58 <_svfiprintf_r+0x130>
 800ebcc:	9105      	str	r1, [sp, #20]
 800ebce:	e7c3      	b.n	800eb58 <_svfiprintf_r+0x130>
 800ebd0:	fb0c 2101 	mla	r1, ip, r1, r2
 800ebd4:	4604      	mov	r4, r0
 800ebd6:	2301      	movs	r3, #1
 800ebd8:	e7f0      	b.n	800ebbc <_svfiprintf_r+0x194>
 800ebda:	ab03      	add	r3, sp, #12
 800ebdc:	9300      	str	r3, [sp, #0]
 800ebde:	462a      	mov	r2, r5
 800ebe0:	4b0f      	ldr	r3, [pc, #60]	; (800ec20 <_svfiprintf_r+0x1f8>)
 800ebe2:	a904      	add	r1, sp, #16
 800ebe4:	4638      	mov	r0, r7
 800ebe6:	f7fe f81d 	bl	800cc24 <_printf_float>
 800ebea:	1c42      	adds	r2, r0, #1
 800ebec:	4606      	mov	r6, r0
 800ebee:	d1d6      	bne.n	800eb9e <_svfiprintf_r+0x176>
 800ebf0:	89ab      	ldrh	r3, [r5, #12]
 800ebf2:	065b      	lsls	r3, r3, #25
 800ebf4:	f53f af2c 	bmi.w	800ea50 <_svfiprintf_r+0x28>
 800ebf8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ebfa:	b01d      	add	sp, #116	; 0x74
 800ebfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec00:	ab03      	add	r3, sp, #12
 800ec02:	9300      	str	r3, [sp, #0]
 800ec04:	462a      	mov	r2, r5
 800ec06:	4b06      	ldr	r3, [pc, #24]	; (800ec20 <_svfiprintf_r+0x1f8>)
 800ec08:	a904      	add	r1, sp, #16
 800ec0a:	4638      	mov	r0, r7
 800ec0c:	f7fe faae 	bl	800d16c <_printf_i>
 800ec10:	e7eb      	b.n	800ebea <_svfiprintf_r+0x1c2>
 800ec12:	bf00      	nop
 800ec14:	0800fbe4 	.word	0x0800fbe4
 800ec18:	0800fbee 	.word	0x0800fbee
 800ec1c:	0800cc25 	.word	0x0800cc25
 800ec20:	0800e971 	.word	0x0800e971
 800ec24:	0800fbea 	.word	0x0800fbea

0800ec28 <_sbrk_r>:
 800ec28:	b538      	push	{r3, r4, r5, lr}
 800ec2a:	4d06      	ldr	r5, [pc, #24]	; (800ec44 <_sbrk_r+0x1c>)
 800ec2c:	2300      	movs	r3, #0
 800ec2e:	4604      	mov	r4, r0
 800ec30:	4608      	mov	r0, r1
 800ec32:	602b      	str	r3, [r5, #0]
 800ec34:	f7f3 fb5e 	bl	80022f4 <_sbrk>
 800ec38:	1c43      	adds	r3, r0, #1
 800ec3a:	d102      	bne.n	800ec42 <_sbrk_r+0x1a>
 800ec3c:	682b      	ldr	r3, [r5, #0]
 800ec3e:	b103      	cbz	r3, 800ec42 <_sbrk_r+0x1a>
 800ec40:	6023      	str	r3, [r4, #0]
 800ec42:	bd38      	pop	{r3, r4, r5, pc}
 800ec44:	20002238 	.word	0x20002238

0800ec48 <__assert_func>:
 800ec48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ec4a:	4614      	mov	r4, r2
 800ec4c:	461a      	mov	r2, r3
 800ec4e:	4b09      	ldr	r3, [pc, #36]	; (800ec74 <__assert_func+0x2c>)
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	4605      	mov	r5, r0
 800ec54:	68d8      	ldr	r0, [r3, #12]
 800ec56:	b14c      	cbz	r4, 800ec6c <__assert_func+0x24>
 800ec58:	4b07      	ldr	r3, [pc, #28]	; (800ec78 <__assert_func+0x30>)
 800ec5a:	9100      	str	r1, [sp, #0]
 800ec5c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ec60:	4906      	ldr	r1, [pc, #24]	; (800ec7c <__assert_func+0x34>)
 800ec62:	462b      	mov	r3, r5
 800ec64:	f000 f80e 	bl	800ec84 <fiprintf>
 800ec68:	f000 faa4 	bl	800f1b4 <abort>
 800ec6c:	4b04      	ldr	r3, [pc, #16]	; (800ec80 <__assert_func+0x38>)
 800ec6e:	461c      	mov	r4, r3
 800ec70:	e7f3      	b.n	800ec5a <__assert_func+0x12>
 800ec72:	bf00      	nop
 800ec74:	20000180 	.word	0x20000180
 800ec78:	0800fbf5 	.word	0x0800fbf5
 800ec7c:	0800fc02 	.word	0x0800fc02
 800ec80:	0800fc30 	.word	0x0800fc30

0800ec84 <fiprintf>:
 800ec84:	b40e      	push	{r1, r2, r3}
 800ec86:	b503      	push	{r0, r1, lr}
 800ec88:	4601      	mov	r1, r0
 800ec8a:	ab03      	add	r3, sp, #12
 800ec8c:	4805      	ldr	r0, [pc, #20]	; (800eca4 <fiprintf+0x20>)
 800ec8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec92:	6800      	ldr	r0, [r0, #0]
 800ec94:	9301      	str	r3, [sp, #4]
 800ec96:	f000 f88f 	bl	800edb8 <_vfiprintf_r>
 800ec9a:	b002      	add	sp, #8
 800ec9c:	f85d eb04 	ldr.w	lr, [sp], #4
 800eca0:	b003      	add	sp, #12
 800eca2:	4770      	bx	lr
 800eca4:	20000180 	.word	0x20000180

0800eca8 <__ascii_mbtowc>:
 800eca8:	b082      	sub	sp, #8
 800ecaa:	b901      	cbnz	r1, 800ecae <__ascii_mbtowc+0x6>
 800ecac:	a901      	add	r1, sp, #4
 800ecae:	b142      	cbz	r2, 800ecc2 <__ascii_mbtowc+0x1a>
 800ecb0:	b14b      	cbz	r3, 800ecc6 <__ascii_mbtowc+0x1e>
 800ecb2:	7813      	ldrb	r3, [r2, #0]
 800ecb4:	600b      	str	r3, [r1, #0]
 800ecb6:	7812      	ldrb	r2, [r2, #0]
 800ecb8:	1e10      	subs	r0, r2, #0
 800ecba:	bf18      	it	ne
 800ecbc:	2001      	movne	r0, #1
 800ecbe:	b002      	add	sp, #8
 800ecc0:	4770      	bx	lr
 800ecc2:	4610      	mov	r0, r2
 800ecc4:	e7fb      	b.n	800ecbe <__ascii_mbtowc+0x16>
 800ecc6:	f06f 0001 	mvn.w	r0, #1
 800ecca:	e7f8      	b.n	800ecbe <__ascii_mbtowc+0x16>

0800eccc <memmove>:
 800eccc:	4288      	cmp	r0, r1
 800ecce:	b510      	push	{r4, lr}
 800ecd0:	eb01 0402 	add.w	r4, r1, r2
 800ecd4:	d902      	bls.n	800ecdc <memmove+0x10>
 800ecd6:	4284      	cmp	r4, r0
 800ecd8:	4623      	mov	r3, r4
 800ecda:	d807      	bhi.n	800ecec <memmove+0x20>
 800ecdc:	1e43      	subs	r3, r0, #1
 800ecde:	42a1      	cmp	r1, r4
 800ece0:	d008      	beq.n	800ecf4 <memmove+0x28>
 800ece2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ece6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ecea:	e7f8      	b.n	800ecde <memmove+0x12>
 800ecec:	4402      	add	r2, r0
 800ecee:	4601      	mov	r1, r0
 800ecf0:	428a      	cmp	r2, r1
 800ecf2:	d100      	bne.n	800ecf6 <memmove+0x2a>
 800ecf4:	bd10      	pop	{r4, pc}
 800ecf6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ecfa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ecfe:	e7f7      	b.n	800ecf0 <memmove+0x24>

0800ed00 <__malloc_lock>:
 800ed00:	4801      	ldr	r0, [pc, #4]	; (800ed08 <__malloc_lock+0x8>)
 800ed02:	f000 bc17 	b.w	800f534 <__retarget_lock_acquire_recursive>
 800ed06:	bf00      	nop
 800ed08:	20002240 	.word	0x20002240

0800ed0c <__malloc_unlock>:
 800ed0c:	4801      	ldr	r0, [pc, #4]	; (800ed14 <__malloc_unlock+0x8>)
 800ed0e:	f000 bc12 	b.w	800f536 <__retarget_lock_release_recursive>
 800ed12:	bf00      	nop
 800ed14:	20002240 	.word	0x20002240

0800ed18 <_realloc_r>:
 800ed18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed1a:	4607      	mov	r7, r0
 800ed1c:	4614      	mov	r4, r2
 800ed1e:	460e      	mov	r6, r1
 800ed20:	b921      	cbnz	r1, 800ed2c <_realloc_r+0x14>
 800ed22:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ed26:	4611      	mov	r1, r2
 800ed28:	f7ff bdc8 	b.w	800e8bc <_malloc_r>
 800ed2c:	b922      	cbnz	r2, 800ed38 <_realloc_r+0x20>
 800ed2e:	f7ff fd75 	bl	800e81c <_free_r>
 800ed32:	4625      	mov	r5, r4
 800ed34:	4628      	mov	r0, r5
 800ed36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed38:	f000 fc62 	bl	800f600 <_malloc_usable_size_r>
 800ed3c:	42a0      	cmp	r0, r4
 800ed3e:	d20f      	bcs.n	800ed60 <_realloc_r+0x48>
 800ed40:	4621      	mov	r1, r4
 800ed42:	4638      	mov	r0, r7
 800ed44:	f7ff fdba 	bl	800e8bc <_malloc_r>
 800ed48:	4605      	mov	r5, r0
 800ed4a:	2800      	cmp	r0, #0
 800ed4c:	d0f2      	beq.n	800ed34 <_realloc_r+0x1c>
 800ed4e:	4631      	mov	r1, r6
 800ed50:	4622      	mov	r2, r4
 800ed52:	f7fd feb1 	bl	800cab8 <memcpy>
 800ed56:	4631      	mov	r1, r6
 800ed58:	4638      	mov	r0, r7
 800ed5a:	f7ff fd5f 	bl	800e81c <_free_r>
 800ed5e:	e7e9      	b.n	800ed34 <_realloc_r+0x1c>
 800ed60:	4635      	mov	r5, r6
 800ed62:	e7e7      	b.n	800ed34 <_realloc_r+0x1c>

0800ed64 <__sfputc_r>:
 800ed64:	6893      	ldr	r3, [r2, #8]
 800ed66:	3b01      	subs	r3, #1
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	b410      	push	{r4}
 800ed6c:	6093      	str	r3, [r2, #8]
 800ed6e:	da08      	bge.n	800ed82 <__sfputc_r+0x1e>
 800ed70:	6994      	ldr	r4, [r2, #24]
 800ed72:	42a3      	cmp	r3, r4
 800ed74:	db01      	blt.n	800ed7a <__sfputc_r+0x16>
 800ed76:	290a      	cmp	r1, #10
 800ed78:	d103      	bne.n	800ed82 <__sfputc_r+0x1e>
 800ed7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed7e:	f000 b94b 	b.w	800f018 <__swbuf_r>
 800ed82:	6813      	ldr	r3, [r2, #0]
 800ed84:	1c58      	adds	r0, r3, #1
 800ed86:	6010      	str	r0, [r2, #0]
 800ed88:	7019      	strb	r1, [r3, #0]
 800ed8a:	4608      	mov	r0, r1
 800ed8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed90:	4770      	bx	lr

0800ed92 <__sfputs_r>:
 800ed92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed94:	4606      	mov	r6, r0
 800ed96:	460f      	mov	r7, r1
 800ed98:	4614      	mov	r4, r2
 800ed9a:	18d5      	adds	r5, r2, r3
 800ed9c:	42ac      	cmp	r4, r5
 800ed9e:	d101      	bne.n	800eda4 <__sfputs_r+0x12>
 800eda0:	2000      	movs	r0, #0
 800eda2:	e007      	b.n	800edb4 <__sfputs_r+0x22>
 800eda4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eda8:	463a      	mov	r2, r7
 800edaa:	4630      	mov	r0, r6
 800edac:	f7ff ffda 	bl	800ed64 <__sfputc_r>
 800edb0:	1c43      	adds	r3, r0, #1
 800edb2:	d1f3      	bne.n	800ed9c <__sfputs_r+0xa>
 800edb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800edb8 <_vfiprintf_r>:
 800edb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edbc:	460d      	mov	r5, r1
 800edbe:	b09d      	sub	sp, #116	; 0x74
 800edc0:	4614      	mov	r4, r2
 800edc2:	4698      	mov	r8, r3
 800edc4:	4606      	mov	r6, r0
 800edc6:	b118      	cbz	r0, 800edd0 <_vfiprintf_r+0x18>
 800edc8:	6983      	ldr	r3, [r0, #24]
 800edca:	b90b      	cbnz	r3, 800edd0 <_vfiprintf_r+0x18>
 800edcc:	f000 fb14 	bl	800f3f8 <__sinit>
 800edd0:	4b89      	ldr	r3, [pc, #548]	; (800eff8 <_vfiprintf_r+0x240>)
 800edd2:	429d      	cmp	r5, r3
 800edd4:	d11b      	bne.n	800ee0e <_vfiprintf_r+0x56>
 800edd6:	6875      	ldr	r5, [r6, #4]
 800edd8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800edda:	07d9      	lsls	r1, r3, #31
 800eddc:	d405      	bmi.n	800edea <_vfiprintf_r+0x32>
 800edde:	89ab      	ldrh	r3, [r5, #12]
 800ede0:	059a      	lsls	r2, r3, #22
 800ede2:	d402      	bmi.n	800edea <_vfiprintf_r+0x32>
 800ede4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ede6:	f000 fba5 	bl	800f534 <__retarget_lock_acquire_recursive>
 800edea:	89ab      	ldrh	r3, [r5, #12]
 800edec:	071b      	lsls	r3, r3, #28
 800edee:	d501      	bpl.n	800edf4 <_vfiprintf_r+0x3c>
 800edf0:	692b      	ldr	r3, [r5, #16]
 800edf2:	b9eb      	cbnz	r3, 800ee30 <_vfiprintf_r+0x78>
 800edf4:	4629      	mov	r1, r5
 800edf6:	4630      	mov	r0, r6
 800edf8:	f000 f96e 	bl	800f0d8 <__swsetup_r>
 800edfc:	b1c0      	cbz	r0, 800ee30 <_vfiprintf_r+0x78>
 800edfe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ee00:	07dc      	lsls	r4, r3, #31
 800ee02:	d50e      	bpl.n	800ee22 <_vfiprintf_r+0x6a>
 800ee04:	f04f 30ff 	mov.w	r0, #4294967295
 800ee08:	b01d      	add	sp, #116	; 0x74
 800ee0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee0e:	4b7b      	ldr	r3, [pc, #492]	; (800effc <_vfiprintf_r+0x244>)
 800ee10:	429d      	cmp	r5, r3
 800ee12:	d101      	bne.n	800ee18 <_vfiprintf_r+0x60>
 800ee14:	68b5      	ldr	r5, [r6, #8]
 800ee16:	e7df      	b.n	800edd8 <_vfiprintf_r+0x20>
 800ee18:	4b79      	ldr	r3, [pc, #484]	; (800f000 <_vfiprintf_r+0x248>)
 800ee1a:	429d      	cmp	r5, r3
 800ee1c:	bf08      	it	eq
 800ee1e:	68f5      	ldreq	r5, [r6, #12]
 800ee20:	e7da      	b.n	800edd8 <_vfiprintf_r+0x20>
 800ee22:	89ab      	ldrh	r3, [r5, #12]
 800ee24:	0598      	lsls	r0, r3, #22
 800ee26:	d4ed      	bmi.n	800ee04 <_vfiprintf_r+0x4c>
 800ee28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ee2a:	f000 fb84 	bl	800f536 <__retarget_lock_release_recursive>
 800ee2e:	e7e9      	b.n	800ee04 <_vfiprintf_r+0x4c>
 800ee30:	2300      	movs	r3, #0
 800ee32:	9309      	str	r3, [sp, #36]	; 0x24
 800ee34:	2320      	movs	r3, #32
 800ee36:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ee3a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ee3e:	2330      	movs	r3, #48	; 0x30
 800ee40:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f004 <_vfiprintf_r+0x24c>
 800ee44:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ee48:	f04f 0901 	mov.w	r9, #1
 800ee4c:	4623      	mov	r3, r4
 800ee4e:	469a      	mov	sl, r3
 800ee50:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ee54:	b10a      	cbz	r2, 800ee5a <_vfiprintf_r+0xa2>
 800ee56:	2a25      	cmp	r2, #37	; 0x25
 800ee58:	d1f9      	bne.n	800ee4e <_vfiprintf_r+0x96>
 800ee5a:	ebba 0b04 	subs.w	fp, sl, r4
 800ee5e:	d00b      	beq.n	800ee78 <_vfiprintf_r+0xc0>
 800ee60:	465b      	mov	r3, fp
 800ee62:	4622      	mov	r2, r4
 800ee64:	4629      	mov	r1, r5
 800ee66:	4630      	mov	r0, r6
 800ee68:	f7ff ff93 	bl	800ed92 <__sfputs_r>
 800ee6c:	3001      	adds	r0, #1
 800ee6e:	f000 80aa 	beq.w	800efc6 <_vfiprintf_r+0x20e>
 800ee72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ee74:	445a      	add	r2, fp
 800ee76:	9209      	str	r2, [sp, #36]	; 0x24
 800ee78:	f89a 3000 	ldrb.w	r3, [sl]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	f000 80a2 	beq.w	800efc6 <_vfiprintf_r+0x20e>
 800ee82:	2300      	movs	r3, #0
 800ee84:	f04f 32ff 	mov.w	r2, #4294967295
 800ee88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ee8c:	f10a 0a01 	add.w	sl, sl, #1
 800ee90:	9304      	str	r3, [sp, #16]
 800ee92:	9307      	str	r3, [sp, #28]
 800ee94:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ee98:	931a      	str	r3, [sp, #104]	; 0x68
 800ee9a:	4654      	mov	r4, sl
 800ee9c:	2205      	movs	r2, #5
 800ee9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eea2:	4858      	ldr	r0, [pc, #352]	; (800f004 <_vfiprintf_r+0x24c>)
 800eea4:	f7f1 f9a4 	bl	80001f0 <memchr>
 800eea8:	9a04      	ldr	r2, [sp, #16]
 800eeaa:	b9d8      	cbnz	r0, 800eee4 <_vfiprintf_r+0x12c>
 800eeac:	06d1      	lsls	r1, r2, #27
 800eeae:	bf44      	itt	mi
 800eeb0:	2320      	movmi	r3, #32
 800eeb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eeb6:	0713      	lsls	r3, r2, #28
 800eeb8:	bf44      	itt	mi
 800eeba:	232b      	movmi	r3, #43	; 0x2b
 800eebc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eec0:	f89a 3000 	ldrb.w	r3, [sl]
 800eec4:	2b2a      	cmp	r3, #42	; 0x2a
 800eec6:	d015      	beq.n	800eef4 <_vfiprintf_r+0x13c>
 800eec8:	9a07      	ldr	r2, [sp, #28]
 800eeca:	4654      	mov	r4, sl
 800eecc:	2000      	movs	r0, #0
 800eece:	f04f 0c0a 	mov.w	ip, #10
 800eed2:	4621      	mov	r1, r4
 800eed4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eed8:	3b30      	subs	r3, #48	; 0x30
 800eeda:	2b09      	cmp	r3, #9
 800eedc:	d94e      	bls.n	800ef7c <_vfiprintf_r+0x1c4>
 800eede:	b1b0      	cbz	r0, 800ef0e <_vfiprintf_r+0x156>
 800eee0:	9207      	str	r2, [sp, #28]
 800eee2:	e014      	b.n	800ef0e <_vfiprintf_r+0x156>
 800eee4:	eba0 0308 	sub.w	r3, r0, r8
 800eee8:	fa09 f303 	lsl.w	r3, r9, r3
 800eeec:	4313      	orrs	r3, r2
 800eeee:	9304      	str	r3, [sp, #16]
 800eef0:	46a2      	mov	sl, r4
 800eef2:	e7d2      	b.n	800ee9a <_vfiprintf_r+0xe2>
 800eef4:	9b03      	ldr	r3, [sp, #12]
 800eef6:	1d19      	adds	r1, r3, #4
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	9103      	str	r1, [sp, #12]
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	bfbb      	ittet	lt
 800ef00:	425b      	neglt	r3, r3
 800ef02:	f042 0202 	orrlt.w	r2, r2, #2
 800ef06:	9307      	strge	r3, [sp, #28]
 800ef08:	9307      	strlt	r3, [sp, #28]
 800ef0a:	bfb8      	it	lt
 800ef0c:	9204      	strlt	r2, [sp, #16]
 800ef0e:	7823      	ldrb	r3, [r4, #0]
 800ef10:	2b2e      	cmp	r3, #46	; 0x2e
 800ef12:	d10c      	bne.n	800ef2e <_vfiprintf_r+0x176>
 800ef14:	7863      	ldrb	r3, [r4, #1]
 800ef16:	2b2a      	cmp	r3, #42	; 0x2a
 800ef18:	d135      	bne.n	800ef86 <_vfiprintf_r+0x1ce>
 800ef1a:	9b03      	ldr	r3, [sp, #12]
 800ef1c:	1d1a      	adds	r2, r3, #4
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	9203      	str	r2, [sp, #12]
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	bfb8      	it	lt
 800ef26:	f04f 33ff 	movlt.w	r3, #4294967295
 800ef2a:	3402      	adds	r4, #2
 800ef2c:	9305      	str	r3, [sp, #20]
 800ef2e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f014 <_vfiprintf_r+0x25c>
 800ef32:	7821      	ldrb	r1, [r4, #0]
 800ef34:	2203      	movs	r2, #3
 800ef36:	4650      	mov	r0, sl
 800ef38:	f7f1 f95a 	bl	80001f0 <memchr>
 800ef3c:	b140      	cbz	r0, 800ef50 <_vfiprintf_r+0x198>
 800ef3e:	2340      	movs	r3, #64	; 0x40
 800ef40:	eba0 000a 	sub.w	r0, r0, sl
 800ef44:	fa03 f000 	lsl.w	r0, r3, r0
 800ef48:	9b04      	ldr	r3, [sp, #16]
 800ef4a:	4303      	orrs	r3, r0
 800ef4c:	3401      	adds	r4, #1
 800ef4e:	9304      	str	r3, [sp, #16]
 800ef50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef54:	482c      	ldr	r0, [pc, #176]	; (800f008 <_vfiprintf_r+0x250>)
 800ef56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ef5a:	2206      	movs	r2, #6
 800ef5c:	f7f1 f948 	bl	80001f0 <memchr>
 800ef60:	2800      	cmp	r0, #0
 800ef62:	d03f      	beq.n	800efe4 <_vfiprintf_r+0x22c>
 800ef64:	4b29      	ldr	r3, [pc, #164]	; (800f00c <_vfiprintf_r+0x254>)
 800ef66:	bb1b      	cbnz	r3, 800efb0 <_vfiprintf_r+0x1f8>
 800ef68:	9b03      	ldr	r3, [sp, #12]
 800ef6a:	3307      	adds	r3, #7
 800ef6c:	f023 0307 	bic.w	r3, r3, #7
 800ef70:	3308      	adds	r3, #8
 800ef72:	9303      	str	r3, [sp, #12]
 800ef74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef76:	443b      	add	r3, r7
 800ef78:	9309      	str	r3, [sp, #36]	; 0x24
 800ef7a:	e767      	b.n	800ee4c <_vfiprintf_r+0x94>
 800ef7c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ef80:	460c      	mov	r4, r1
 800ef82:	2001      	movs	r0, #1
 800ef84:	e7a5      	b.n	800eed2 <_vfiprintf_r+0x11a>
 800ef86:	2300      	movs	r3, #0
 800ef88:	3401      	adds	r4, #1
 800ef8a:	9305      	str	r3, [sp, #20]
 800ef8c:	4619      	mov	r1, r3
 800ef8e:	f04f 0c0a 	mov.w	ip, #10
 800ef92:	4620      	mov	r0, r4
 800ef94:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ef98:	3a30      	subs	r2, #48	; 0x30
 800ef9a:	2a09      	cmp	r2, #9
 800ef9c:	d903      	bls.n	800efa6 <_vfiprintf_r+0x1ee>
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	d0c5      	beq.n	800ef2e <_vfiprintf_r+0x176>
 800efa2:	9105      	str	r1, [sp, #20]
 800efa4:	e7c3      	b.n	800ef2e <_vfiprintf_r+0x176>
 800efa6:	fb0c 2101 	mla	r1, ip, r1, r2
 800efaa:	4604      	mov	r4, r0
 800efac:	2301      	movs	r3, #1
 800efae:	e7f0      	b.n	800ef92 <_vfiprintf_r+0x1da>
 800efb0:	ab03      	add	r3, sp, #12
 800efb2:	9300      	str	r3, [sp, #0]
 800efb4:	462a      	mov	r2, r5
 800efb6:	4b16      	ldr	r3, [pc, #88]	; (800f010 <_vfiprintf_r+0x258>)
 800efb8:	a904      	add	r1, sp, #16
 800efba:	4630      	mov	r0, r6
 800efbc:	f7fd fe32 	bl	800cc24 <_printf_float>
 800efc0:	4607      	mov	r7, r0
 800efc2:	1c78      	adds	r0, r7, #1
 800efc4:	d1d6      	bne.n	800ef74 <_vfiprintf_r+0x1bc>
 800efc6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800efc8:	07d9      	lsls	r1, r3, #31
 800efca:	d405      	bmi.n	800efd8 <_vfiprintf_r+0x220>
 800efcc:	89ab      	ldrh	r3, [r5, #12]
 800efce:	059a      	lsls	r2, r3, #22
 800efd0:	d402      	bmi.n	800efd8 <_vfiprintf_r+0x220>
 800efd2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800efd4:	f000 faaf 	bl	800f536 <__retarget_lock_release_recursive>
 800efd8:	89ab      	ldrh	r3, [r5, #12]
 800efda:	065b      	lsls	r3, r3, #25
 800efdc:	f53f af12 	bmi.w	800ee04 <_vfiprintf_r+0x4c>
 800efe0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800efe2:	e711      	b.n	800ee08 <_vfiprintf_r+0x50>
 800efe4:	ab03      	add	r3, sp, #12
 800efe6:	9300      	str	r3, [sp, #0]
 800efe8:	462a      	mov	r2, r5
 800efea:	4b09      	ldr	r3, [pc, #36]	; (800f010 <_vfiprintf_r+0x258>)
 800efec:	a904      	add	r1, sp, #16
 800efee:	4630      	mov	r0, r6
 800eff0:	f7fe f8bc 	bl	800d16c <_printf_i>
 800eff4:	e7e4      	b.n	800efc0 <_vfiprintf_r+0x208>
 800eff6:	bf00      	nop
 800eff8:	0800fd5c 	.word	0x0800fd5c
 800effc:	0800fd7c 	.word	0x0800fd7c
 800f000:	0800fd3c 	.word	0x0800fd3c
 800f004:	0800fbe4 	.word	0x0800fbe4
 800f008:	0800fbee 	.word	0x0800fbee
 800f00c:	0800cc25 	.word	0x0800cc25
 800f010:	0800ed93 	.word	0x0800ed93
 800f014:	0800fbea 	.word	0x0800fbea

0800f018 <__swbuf_r>:
 800f018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f01a:	460e      	mov	r6, r1
 800f01c:	4614      	mov	r4, r2
 800f01e:	4605      	mov	r5, r0
 800f020:	b118      	cbz	r0, 800f02a <__swbuf_r+0x12>
 800f022:	6983      	ldr	r3, [r0, #24]
 800f024:	b90b      	cbnz	r3, 800f02a <__swbuf_r+0x12>
 800f026:	f000 f9e7 	bl	800f3f8 <__sinit>
 800f02a:	4b21      	ldr	r3, [pc, #132]	; (800f0b0 <__swbuf_r+0x98>)
 800f02c:	429c      	cmp	r4, r3
 800f02e:	d12b      	bne.n	800f088 <__swbuf_r+0x70>
 800f030:	686c      	ldr	r4, [r5, #4]
 800f032:	69a3      	ldr	r3, [r4, #24]
 800f034:	60a3      	str	r3, [r4, #8]
 800f036:	89a3      	ldrh	r3, [r4, #12]
 800f038:	071a      	lsls	r2, r3, #28
 800f03a:	d52f      	bpl.n	800f09c <__swbuf_r+0x84>
 800f03c:	6923      	ldr	r3, [r4, #16]
 800f03e:	b36b      	cbz	r3, 800f09c <__swbuf_r+0x84>
 800f040:	6923      	ldr	r3, [r4, #16]
 800f042:	6820      	ldr	r0, [r4, #0]
 800f044:	1ac0      	subs	r0, r0, r3
 800f046:	6963      	ldr	r3, [r4, #20]
 800f048:	b2f6      	uxtb	r6, r6
 800f04a:	4283      	cmp	r3, r0
 800f04c:	4637      	mov	r7, r6
 800f04e:	dc04      	bgt.n	800f05a <__swbuf_r+0x42>
 800f050:	4621      	mov	r1, r4
 800f052:	4628      	mov	r0, r5
 800f054:	f000 f93c 	bl	800f2d0 <_fflush_r>
 800f058:	bb30      	cbnz	r0, 800f0a8 <__swbuf_r+0x90>
 800f05a:	68a3      	ldr	r3, [r4, #8]
 800f05c:	3b01      	subs	r3, #1
 800f05e:	60a3      	str	r3, [r4, #8]
 800f060:	6823      	ldr	r3, [r4, #0]
 800f062:	1c5a      	adds	r2, r3, #1
 800f064:	6022      	str	r2, [r4, #0]
 800f066:	701e      	strb	r6, [r3, #0]
 800f068:	6963      	ldr	r3, [r4, #20]
 800f06a:	3001      	adds	r0, #1
 800f06c:	4283      	cmp	r3, r0
 800f06e:	d004      	beq.n	800f07a <__swbuf_r+0x62>
 800f070:	89a3      	ldrh	r3, [r4, #12]
 800f072:	07db      	lsls	r3, r3, #31
 800f074:	d506      	bpl.n	800f084 <__swbuf_r+0x6c>
 800f076:	2e0a      	cmp	r6, #10
 800f078:	d104      	bne.n	800f084 <__swbuf_r+0x6c>
 800f07a:	4621      	mov	r1, r4
 800f07c:	4628      	mov	r0, r5
 800f07e:	f000 f927 	bl	800f2d0 <_fflush_r>
 800f082:	b988      	cbnz	r0, 800f0a8 <__swbuf_r+0x90>
 800f084:	4638      	mov	r0, r7
 800f086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f088:	4b0a      	ldr	r3, [pc, #40]	; (800f0b4 <__swbuf_r+0x9c>)
 800f08a:	429c      	cmp	r4, r3
 800f08c:	d101      	bne.n	800f092 <__swbuf_r+0x7a>
 800f08e:	68ac      	ldr	r4, [r5, #8]
 800f090:	e7cf      	b.n	800f032 <__swbuf_r+0x1a>
 800f092:	4b09      	ldr	r3, [pc, #36]	; (800f0b8 <__swbuf_r+0xa0>)
 800f094:	429c      	cmp	r4, r3
 800f096:	bf08      	it	eq
 800f098:	68ec      	ldreq	r4, [r5, #12]
 800f09a:	e7ca      	b.n	800f032 <__swbuf_r+0x1a>
 800f09c:	4621      	mov	r1, r4
 800f09e:	4628      	mov	r0, r5
 800f0a0:	f000 f81a 	bl	800f0d8 <__swsetup_r>
 800f0a4:	2800      	cmp	r0, #0
 800f0a6:	d0cb      	beq.n	800f040 <__swbuf_r+0x28>
 800f0a8:	f04f 37ff 	mov.w	r7, #4294967295
 800f0ac:	e7ea      	b.n	800f084 <__swbuf_r+0x6c>
 800f0ae:	bf00      	nop
 800f0b0:	0800fd5c 	.word	0x0800fd5c
 800f0b4:	0800fd7c 	.word	0x0800fd7c
 800f0b8:	0800fd3c 	.word	0x0800fd3c

0800f0bc <__ascii_wctomb>:
 800f0bc:	b149      	cbz	r1, 800f0d2 <__ascii_wctomb+0x16>
 800f0be:	2aff      	cmp	r2, #255	; 0xff
 800f0c0:	bf85      	ittet	hi
 800f0c2:	238a      	movhi	r3, #138	; 0x8a
 800f0c4:	6003      	strhi	r3, [r0, #0]
 800f0c6:	700a      	strbls	r2, [r1, #0]
 800f0c8:	f04f 30ff 	movhi.w	r0, #4294967295
 800f0cc:	bf98      	it	ls
 800f0ce:	2001      	movls	r0, #1
 800f0d0:	4770      	bx	lr
 800f0d2:	4608      	mov	r0, r1
 800f0d4:	4770      	bx	lr
	...

0800f0d8 <__swsetup_r>:
 800f0d8:	4b32      	ldr	r3, [pc, #200]	; (800f1a4 <__swsetup_r+0xcc>)
 800f0da:	b570      	push	{r4, r5, r6, lr}
 800f0dc:	681d      	ldr	r5, [r3, #0]
 800f0de:	4606      	mov	r6, r0
 800f0e0:	460c      	mov	r4, r1
 800f0e2:	b125      	cbz	r5, 800f0ee <__swsetup_r+0x16>
 800f0e4:	69ab      	ldr	r3, [r5, #24]
 800f0e6:	b913      	cbnz	r3, 800f0ee <__swsetup_r+0x16>
 800f0e8:	4628      	mov	r0, r5
 800f0ea:	f000 f985 	bl	800f3f8 <__sinit>
 800f0ee:	4b2e      	ldr	r3, [pc, #184]	; (800f1a8 <__swsetup_r+0xd0>)
 800f0f0:	429c      	cmp	r4, r3
 800f0f2:	d10f      	bne.n	800f114 <__swsetup_r+0x3c>
 800f0f4:	686c      	ldr	r4, [r5, #4]
 800f0f6:	89a3      	ldrh	r3, [r4, #12]
 800f0f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f0fc:	0719      	lsls	r1, r3, #28
 800f0fe:	d42c      	bmi.n	800f15a <__swsetup_r+0x82>
 800f100:	06dd      	lsls	r5, r3, #27
 800f102:	d411      	bmi.n	800f128 <__swsetup_r+0x50>
 800f104:	2309      	movs	r3, #9
 800f106:	6033      	str	r3, [r6, #0]
 800f108:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f10c:	81a3      	strh	r3, [r4, #12]
 800f10e:	f04f 30ff 	mov.w	r0, #4294967295
 800f112:	e03e      	b.n	800f192 <__swsetup_r+0xba>
 800f114:	4b25      	ldr	r3, [pc, #148]	; (800f1ac <__swsetup_r+0xd4>)
 800f116:	429c      	cmp	r4, r3
 800f118:	d101      	bne.n	800f11e <__swsetup_r+0x46>
 800f11a:	68ac      	ldr	r4, [r5, #8]
 800f11c:	e7eb      	b.n	800f0f6 <__swsetup_r+0x1e>
 800f11e:	4b24      	ldr	r3, [pc, #144]	; (800f1b0 <__swsetup_r+0xd8>)
 800f120:	429c      	cmp	r4, r3
 800f122:	bf08      	it	eq
 800f124:	68ec      	ldreq	r4, [r5, #12]
 800f126:	e7e6      	b.n	800f0f6 <__swsetup_r+0x1e>
 800f128:	0758      	lsls	r0, r3, #29
 800f12a:	d512      	bpl.n	800f152 <__swsetup_r+0x7a>
 800f12c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f12e:	b141      	cbz	r1, 800f142 <__swsetup_r+0x6a>
 800f130:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f134:	4299      	cmp	r1, r3
 800f136:	d002      	beq.n	800f13e <__swsetup_r+0x66>
 800f138:	4630      	mov	r0, r6
 800f13a:	f7ff fb6f 	bl	800e81c <_free_r>
 800f13e:	2300      	movs	r3, #0
 800f140:	6363      	str	r3, [r4, #52]	; 0x34
 800f142:	89a3      	ldrh	r3, [r4, #12]
 800f144:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f148:	81a3      	strh	r3, [r4, #12]
 800f14a:	2300      	movs	r3, #0
 800f14c:	6063      	str	r3, [r4, #4]
 800f14e:	6923      	ldr	r3, [r4, #16]
 800f150:	6023      	str	r3, [r4, #0]
 800f152:	89a3      	ldrh	r3, [r4, #12]
 800f154:	f043 0308 	orr.w	r3, r3, #8
 800f158:	81a3      	strh	r3, [r4, #12]
 800f15a:	6923      	ldr	r3, [r4, #16]
 800f15c:	b94b      	cbnz	r3, 800f172 <__swsetup_r+0x9a>
 800f15e:	89a3      	ldrh	r3, [r4, #12]
 800f160:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f164:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f168:	d003      	beq.n	800f172 <__swsetup_r+0x9a>
 800f16a:	4621      	mov	r1, r4
 800f16c:	4630      	mov	r0, r6
 800f16e:	f000 fa07 	bl	800f580 <__smakebuf_r>
 800f172:	89a0      	ldrh	r0, [r4, #12]
 800f174:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f178:	f010 0301 	ands.w	r3, r0, #1
 800f17c:	d00a      	beq.n	800f194 <__swsetup_r+0xbc>
 800f17e:	2300      	movs	r3, #0
 800f180:	60a3      	str	r3, [r4, #8]
 800f182:	6963      	ldr	r3, [r4, #20]
 800f184:	425b      	negs	r3, r3
 800f186:	61a3      	str	r3, [r4, #24]
 800f188:	6923      	ldr	r3, [r4, #16]
 800f18a:	b943      	cbnz	r3, 800f19e <__swsetup_r+0xc6>
 800f18c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f190:	d1ba      	bne.n	800f108 <__swsetup_r+0x30>
 800f192:	bd70      	pop	{r4, r5, r6, pc}
 800f194:	0781      	lsls	r1, r0, #30
 800f196:	bf58      	it	pl
 800f198:	6963      	ldrpl	r3, [r4, #20]
 800f19a:	60a3      	str	r3, [r4, #8]
 800f19c:	e7f4      	b.n	800f188 <__swsetup_r+0xb0>
 800f19e:	2000      	movs	r0, #0
 800f1a0:	e7f7      	b.n	800f192 <__swsetup_r+0xba>
 800f1a2:	bf00      	nop
 800f1a4:	20000180 	.word	0x20000180
 800f1a8:	0800fd5c 	.word	0x0800fd5c
 800f1ac:	0800fd7c 	.word	0x0800fd7c
 800f1b0:	0800fd3c 	.word	0x0800fd3c

0800f1b4 <abort>:
 800f1b4:	b508      	push	{r3, lr}
 800f1b6:	2006      	movs	r0, #6
 800f1b8:	f000 fa52 	bl	800f660 <raise>
 800f1bc:	2001      	movs	r0, #1
 800f1be:	f7f3 f821 	bl	8002204 <_exit>
	...

0800f1c4 <__sflush_r>:
 800f1c4:	898a      	ldrh	r2, [r1, #12]
 800f1c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1ca:	4605      	mov	r5, r0
 800f1cc:	0710      	lsls	r0, r2, #28
 800f1ce:	460c      	mov	r4, r1
 800f1d0:	d458      	bmi.n	800f284 <__sflush_r+0xc0>
 800f1d2:	684b      	ldr	r3, [r1, #4]
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	dc05      	bgt.n	800f1e4 <__sflush_r+0x20>
 800f1d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	dc02      	bgt.n	800f1e4 <__sflush_r+0x20>
 800f1de:	2000      	movs	r0, #0
 800f1e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f1e6:	2e00      	cmp	r6, #0
 800f1e8:	d0f9      	beq.n	800f1de <__sflush_r+0x1a>
 800f1ea:	2300      	movs	r3, #0
 800f1ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f1f0:	682f      	ldr	r7, [r5, #0]
 800f1f2:	602b      	str	r3, [r5, #0]
 800f1f4:	d032      	beq.n	800f25c <__sflush_r+0x98>
 800f1f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f1f8:	89a3      	ldrh	r3, [r4, #12]
 800f1fa:	075a      	lsls	r2, r3, #29
 800f1fc:	d505      	bpl.n	800f20a <__sflush_r+0x46>
 800f1fe:	6863      	ldr	r3, [r4, #4]
 800f200:	1ac0      	subs	r0, r0, r3
 800f202:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f204:	b10b      	cbz	r3, 800f20a <__sflush_r+0x46>
 800f206:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f208:	1ac0      	subs	r0, r0, r3
 800f20a:	2300      	movs	r3, #0
 800f20c:	4602      	mov	r2, r0
 800f20e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f210:	6a21      	ldr	r1, [r4, #32]
 800f212:	4628      	mov	r0, r5
 800f214:	47b0      	blx	r6
 800f216:	1c43      	adds	r3, r0, #1
 800f218:	89a3      	ldrh	r3, [r4, #12]
 800f21a:	d106      	bne.n	800f22a <__sflush_r+0x66>
 800f21c:	6829      	ldr	r1, [r5, #0]
 800f21e:	291d      	cmp	r1, #29
 800f220:	d82c      	bhi.n	800f27c <__sflush_r+0xb8>
 800f222:	4a2a      	ldr	r2, [pc, #168]	; (800f2cc <__sflush_r+0x108>)
 800f224:	40ca      	lsrs	r2, r1
 800f226:	07d6      	lsls	r6, r2, #31
 800f228:	d528      	bpl.n	800f27c <__sflush_r+0xb8>
 800f22a:	2200      	movs	r2, #0
 800f22c:	6062      	str	r2, [r4, #4]
 800f22e:	04d9      	lsls	r1, r3, #19
 800f230:	6922      	ldr	r2, [r4, #16]
 800f232:	6022      	str	r2, [r4, #0]
 800f234:	d504      	bpl.n	800f240 <__sflush_r+0x7c>
 800f236:	1c42      	adds	r2, r0, #1
 800f238:	d101      	bne.n	800f23e <__sflush_r+0x7a>
 800f23a:	682b      	ldr	r3, [r5, #0]
 800f23c:	b903      	cbnz	r3, 800f240 <__sflush_r+0x7c>
 800f23e:	6560      	str	r0, [r4, #84]	; 0x54
 800f240:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f242:	602f      	str	r7, [r5, #0]
 800f244:	2900      	cmp	r1, #0
 800f246:	d0ca      	beq.n	800f1de <__sflush_r+0x1a>
 800f248:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f24c:	4299      	cmp	r1, r3
 800f24e:	d002      	beq.n	800f256 <__sflush_r+0x92>
 800f250:	4628      	mov	r0, r5
 800f252:	f7ff fae3 	bl	800e81c <_free_r>
 800f256:	2000      	movs	r0, #0
 800f258:	6360      	str	r0, [r4, #52]	; 0x34
 800f25a:	e7c1      	b.n	800f1e0 <__sflush_r+0x1c>
 800f25c:	6a21      	ldr	r1, [r4, #32]
 800f25e:	2301      	movs	r3, #1
 800f260:	4628      	mov	r0, r5
 800f262:	47b0      	blx	r6
 800f264:	1c41      	adds	r1, r0, #1
 800f266:	d1c7      	bne.n	800f1f8 <__sflush_r+0x34>
 800f268:	682b      	ldr	r3, [r5, #0]
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d0c4      	beq.n	800f1f8 <__sflush_r+0x34>
 800f26e:	2b1d      	cmp	r3, #29
 800f270:	d001      	beq.n	800f276 <__sflush_r+0xb2>
 800f272:	2b16      	cmp	r3, #22
 800f274:	d101      	bne.n	800f27a <__sflush_r+0xb6>
 800f276:	602f      	str	r7, [r5, #0]
 800f278:	e7b1      	b.n	800f1de <__sflush_r+0x1a>
 800f27a:	89a3      	ldrh	r3, [r4, #12]
 800f27c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f280:	81a3      	strh	r3, [r4, #12]
 800f282:	e7ad      	b.n	800f1e0 <__sflush_r+0x1c>
 800f284:	690f      	ldr	r7, [r1, #16]
 800f286:	2f00      	cmp	r7, #0
 800f288:	d0a9      	beq.n	800f1de <__sflush_r+0x1a>
 800f28a:	0793      	lsls	r3, r2, #30
 800f28c:	680e      	ldr	r6, [r1, #0]
 800f28e:	bf08      	it	eq
 800f290:	694b      	ldreq	r3, [r1, #20]
 800f292:	600f      	str	r7, [r1, #0]
 800f294:	bf18      	it	ne
 800f296:	2300      	movne	r3, #0
 800f298:	eba6 0807 	sub.w	r8, r6, r7
 800f29c:	608b      	str	r3, [r1, #8]
 800f29e:	f1b8 0f00 	cmp.w	r8, #0
 800f2a2:	dd9c      	ble.n	800f1de <__sflush_r+0x1a>
 800f2a4:	6a21      	ldr	r1, [r4, #32]
 800f2a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f2a8:	4643      	mov	r3, r8
 800f2aa:	463a      	mov	r2, r7
 800f2ac:	4628      	mov	r0, r5
 800f2ae:	47b0      	blx	r6
 800f2b0:	2800      	cmp	r0, #0
 800f2b2:	dc06      	bgt.n	800f2c2 <__sflush_r+0xfe>
 800f2b4:	89a3      	ldrh	r3, [r4, #12]
 800f2b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f2ba:	81a3      	strh	r3, [r4, #12]
 800f2bc:	f04f 30ff 	mov.w	r0, #4294967295
 800f2c0:	e78e      	b.n	800f1e0 <__sflush_r+0x1c>
 800f2c2:	4407      	add	r7, r0
 800f2c4:	eba8 0800 	sub.w	r8, r8, r0
 800f2c8:	e7e9      	b.n	800f29e <__sflush_r+0xda>
 800f2ca:	bf00      	nop
 800f2cc:	20400001 	.word	0x20400001

0800f2d0 <_fflush_r>:
 800f2d0:	b538      	push	{r3, r4, r5, lr}
 800f2d2:	690b      	ldr	r3, [r1, #16]
 800f2d4:	4605      	mov	r5, r0
 800f2d6:	460c      	mov	r4, r1
 800f2d8:	b913      	cbnz	r3, 800f2e0 <_fflush_r+0x10>
 800f2da:	2500      	movs	r5, #0
 800f2dc:	4628      	mov	r0, r5
 800f2de:	bd38      	pop	{r3, r4, r5, pc}
 800f2e0:	b118      	cbz	r0, 800f2ea <_fflush_r+0x1a>
 800f2e2:	6983      	ldr	r3, [r0, #24]
 800f2e4:	b90b      	cbnz	r3, 800f2ea <_fflush_r+0x1a>
 800f2e6:	f000 f887 	bl	800f3f8 <__sinit>
 800f2ea:	4b14      	ldr	r3, [pc, #80]	; (800f33c <_fflush_r+0x6c>)
 800f2ec:	429c      	cmp	r4, r3
 800f2ee:	d11b      	bne.n	800f328 <_fflush_r+0x58>
 800f2f0:	686c      	ldr	r4, [r5, #4]
 800f2f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d0ef      	beq.n	800f2da <_fflush_r+0xa>
 800f2fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f2fc:	07d0      	lsls	r0, r2, #31
 800f2fe:	d404      	bmi.n	800f30a <_fflush_r+0x3a>
 800f300:	0599      	lsls	r1, r3, #22
 800f302:	d402      	bmi.n	800f30a <_fflush_r+0x3a>
 800f304:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f306:	f000 f915 	bl	800f534 <__retarget_lock_acquire_recursive>
 800f30a:	4628      	mov	r0, r5
 800f30c:	4621      	mov	r1, r4
 800f30e:	f7ff ff59 	bl	800f1c4 <__sflush_r>
 800f312:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f314:	07da      	lsls	r2, r3, #31
 800f316:	4605      	mov	r5, r0
 800f318:	d4e0      	bmi.n	800f2dc <_fflush_r+0xc>
 800f31a:	89a3      	ldrh	r3, [r4, #12]
 800f31c:	059b      	lsls	r3, r3, #22
 800f31e:	d4dd      	bmi.n	800f2dc <_fflush_r+0xc>
 800f320:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f322:	f000 f908 	bl	800f536 <__retarget_lock_release_recursive>
 800f326:	e7d9      	b.n	800f2dc <_fflush_r+0xc>
 800f328:	4b05      	ldr	r3, [pc, #20]	; (800f340 <_fflush_r+0x70>)
 800f32a:	429c      	cmp	r4, r3
 800f32c:	d101      	bne.n	800f332 <_fflush_r+0x62>
 800f32e:	68ac      	ldr	r4, [r5, #8]
 800f330:	e7df      	b.n	800f2f2 <_fflush_r+0x22>
 800f332:	4b04      	ldr	r3, [pc, #16]	; (800f344 <_fflush_r+0x74>)
 800f334:	429c      	cmp	r4, r3
 800f336:	bf08      	it	eq
 800f338:	68ec      	ldreq	r4, [r5, #12]
 800f33a:	e7da      	b.n	800f2f2 <_fflush_r+0x22>
 800f33c:	0800fd5c 	.word	0x0800fd5c
 800f340:	0800fd7c 	.word	0x0800fd7c
 800f344:	0800fd3c 	.word	0x0800fd3c

0800f348 <std>:
 800f348:	2300      	movs	r3, #0
 800f34a:	b510      	push	{r4, lr}
 800f34c:	4604      	mov	r4, r0
 800f34e:	e9c0 3300 	strd	r3, r3, [r0]
 800f352:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f356:	6083      	str	r3, [r0, #8]
 800f358:	8181      	strh	r1, [r0, #12]
 800f35a:	6643      	str	r3, [r0, #100]	; 0x64
 800f35c:	81c2      	strh	r2, [r0, #14]
 800f35e:	6183      	str	r3, [r0, #24]
 800f360:	4619      	mov	r1, r3
 800f362:	2208      	movs	r2, #8
 800f364:	305c      	adds	r0, #92	; 0x5c
 800f366:	f7fd fbb5 	bl	800cad4 <memset>
 800f36a:	4b05      	ldr	r3, [pc, #20]	; (800f380 <std+0x38>)
 800f36c:	6263      	str	r3, [r4, #36]	; 0x24
 800f36e:	4b05      	ldr	r3, [pc, #20]	; (800f384 <std+0x3c>)
 800f370:	62a3      	str	r3, [r4, #40]	; 0x28
 800f372:	4b05      	ldr	r3, [pc, #20]	; (800f388 <std+0x40>)
 800f374:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f376:	4b05      	ldr	r3, [pc, #20]	; (800f38c <std+0x44>)
 800f378:	6224      	str	r4, [r4, #32]
 800f37a:	6323      	str	r3, [r4, #48]	; 0x30
 800f37c:	bd10      	pop	{r4, pc}
 800f37e:	bf00      	nop
 800f380:	0800f699 	.word	0x0800f699
 800f384:	0800f6bb 	.word	0x0800f6bb
 800f388:	0800f6f3 	.word	0x0800f6f3
 800f38c:	0800f717 	.word	0x0800f717

0800f390 <_cleanup_r>:
 800f390:	4901      	ldr	r1, [pc, #4]	; (800f398 <_cleanup_r+0x8>)
 800f392:	f000 b8af 	b.w	800f4f4 <_fwalk_reent>
 800f396:	bf00      	nop
 800f398:	0800f2d1 	.word	0x0800f2d1

0800f39c <__sfmoreglue>:
 800f39c:	b570      	push	{r4, r5, r6, lr}
 800f39e:	1e4a      	subs	r2, r1, #1
 800f3a0:	2568      	movs	r5, #104	; 0x68
 800f3a2:	4355      	muls	r5, r2
 800f3a4:	460e      	mov	r6, r1
 800f3a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f3aa:	f7ff fa87 	bl	800e8bc <_malloc_r>
 800f3ae:	4604      	mov	r4, r0
 800f3b0:	b140      	cbz	r0, 800f3c4 <__sfmoreglue+0x28>
 800f3b2:	2100      	movs	r1, #0
 800f3b4:	e9c0 1600 	strd	r1, r6, [r0]
 800f3b8:	300c      	adds	r0, #12
 800f3ba:	60a0      	str	r0, [r4, #8]
 800f3bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f3c0:	f7fd fb88 	bl	800cad4 <memset>
 800f3c4:	4620      	mov	r0, r4
 800f3c6:	bd70      	pop	{r4, r5, r6, pc}

0800f3c8 <__sfp_lock_acquire>:
 800f3c8:	4801      	ldr	r0, [pc, #4]	; (800f3d0 <__sfp_lock_acquire+0x8>)
 800f3ca:	f000 b8b3 	b.w	800f534 <__retarget_lock_acquire_recursive>
 800f3ce:	bf00      	nop
 800f3d0:	20002244 	.word	0x20002244

0800f3d4 <__sfp_lock_release>:
 800f3d4:	4801      	ldr	r0, [pc, #4]	; (800f3dc <__sfp_lock_release+0x8>)
 800f3d6:	f000 b8ae 	b.w	800f536 <__retarget_lock_release_recursive>
 800f3da:	bf00      	nop
 800f3dc:	20002244 	.word	0x20002244

0800f3e0 <__sinit_lock_acquire>:
 800f3e0:	4801      	ldr	r0, [pc, #4]	; (800f3e8 <__sinit_lock_acquire+0x8>)
 800f3e2:	f000 b8a7 	b.w	800f534 <__retarget_lock_acquire_recursive>
 800f3e6:	bf00      	nop
 800f3e8:	2000223f 	.word	0x2000223f

0800f3ec <__sinit_lock_release>:
 800f3ec:	4801      	ldr	r0, [pc, #4]	; (800f3f4 <__sinit_lock_release+0x8>)
 800f3ee:	f000 b8a2 	b.w	800f536 <__retarget_lock_release_recursive>
 800f3f2:	bf00      	nop
 800f3f4:	2000223f 	.word	0x2000223f

0800f3f8 <__sinit>:
 800f3f8:	b510      	push	{r4, lr}
 800f3fa:	4604      	mov	r4, r0
 800f3fc:	f7ff fff0 	bl	800f3e0 <__sinit_lock_acquire>
 800f400:	69a3      	ldr	r3, [r4, #24]
 800f402:	b11b      	cbz	r3, 800f40c <__sinit+0x14>
 800f404:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f408:	f7ff bff0 	b.w	800f3ec <__sinit_lock_release>
 800f40c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f410:	6523      	str	r3, [r4, #80]	; 0x50
 800f412:	4b13      	ldr	r3, [pc, #76]	; (800f460 <__sinit+0x68>)
 800f414:	4a13      	ldr	r2, [pc, #76]	; (800f464 <__sinit+0x6c>)
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	62a2      	str	r2, [r4, #40]	; 0x28
 800f41a:	42a3      	cmp	r3, r4
 800f41c:	bf04      	itt	eq
 800f41e:	2301      	moveq	r3, #1
 800f420:	61a3      	streq	r3, [r4, #24]
 800f422:	4620      	mov	r0, r4
 800f424:	f000 f820 	bl	800f468 <__sfp>
 800f428:	6060      	str	r0, [r4, #4]
 800f42a:	4620      	mov	r0, r4
 800f42c:	f000 f81c 	bl	800f468 <__sfp>
 800f430:	60a0      	str	r0, [r4, #8]
 800f432:	4620      	mov	r0, r4
 800f434:	f000 f818 	bl	800f468 <__sfp>
 800f438:	2200      	movs	r2, #0
 800f43a:	60e0      	str	r0, [r4, #12]
 800f43c:	2104      	movs	r1, #4
 800f43e:	6860      	ldr	r0, [r4, #4]
 800f440:	f7ff ff82 	bl	800f348 <std>
 800f444:	68a0      	ldr	r0, [r4, #8]
 800f446:	2201      	movs	r2, #1
 800f448:	2109      	movs	r1, #9
 800f44a:	f7ff ff7d 	bl	800f348 <std>
 800f44e:	68e0      	ldr	r0, [r4, #12]
 800f450:	2202      	movs	r2, #2
 800f452:	2112      	movs	r1, #18
 800f454:	f7ff ff78 	bl	800f348 <std>
 800f458:	2301      	movs	r3, #1
 800f45a:	61a3      	str	r3, [r4, #24]
 800f45c:	e7d2      	b.n	800f404 <__sinit+0xc>
 800f45e:	bf00      	nop
 800f460:	0800f9b8 	.word	0x0800f9b8
 800f464:	0800f391 	.word	0x0800f391

0800f468 <__sfp>:
 800f468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f46a:	4607      	mov	r7, r0
 800f46c:	f7ff ffac 	bl	800f3c8 <__sfp_lock_acquire>
 800f470:	4b1e      	ldr	r3, [pc, #120]	; (800f4ec <__sfp+0x84>)
 800f472:	681e      	ldr	r6, [r3, #0]
 800f474:	69b3      	ldr	r3, [r6, #24]
 800f476:	b913      	cbnz	r3, 800f47e <__sfp+0x16>
 800f478:	4630      	mov	r0, r6
 800f47a:	f7ff ffbd 	bl	800f3f8 <__sinit>
 800f47e:	3648      	adds	r6, #72	; 0x48
 800f480:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f484:	3b01      	subs	r3, #1
 800f486:	d503      	bpl.n	800f490 <__sfp+0x28>
 800f488:	6833      	ldr	r3, [r6, #0]
 800f48a:	b30b      	cbz	r3, 800f4d0 <__sfp+0x68>
 800f48c:	6836      	ldr	r6, [r6, #0]
 800f48e:	e7f7      	b.n	800f480 <__sfp+0x18>
 800f490:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f494:	b9d5      	cbnz	r5, 800f4cc <__sfp+0x64>
 800f496:	4b16      	ldr	r3, [pc, #88]	; (800f4f0 <__sfp+0x88>)
 800f498:	60e3      	str	r3, [r4, #12]
 800f49a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f49e:	6665      	str	r5, [r4, #100]	; 0x64
 800f4a0:	f000 f847 	bl	800f532 <__retarget_lock_init_recursive>
 800f4a4:	f7ff ff96 	bl	800f3d4 <__sfp_lock_release>
 800f4a8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f4ac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f4b0:	6025      	str	r5, [r4, #0]
 800f4b2:	61a5      	str	r5, [r4, #24]
 800f4b4:	2208      	movs	r2, #8
 800f4b6:	4629      	mov	r1, r5
 800f4b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f4bc:	f7fd fb0a 	bl	800cad4 <memset>
 800f4c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f4c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f4c8:	4620      	mov	r0, r4
 800f4ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f4cc:	3468      	adds	r4, #104	; 0x68
 800f4ce:	e7d9      	b.n	800f484 <__sfp+0x1c>
 800f4d0:	2104      	movs	r1, #4
 800f4d2:	4638      	mov	r0, r7
 800f4d4:	f7ff ff62 	bl	800f39c <__sfmoreglue>
 800f4d8:	4604      	mov	r4, r0
 800f4da:	6030      	str	r0, [r6, #0]
 800f4dc:	2800      	cmp	r0, #0
 800f4de:	d1d5      	bne.n	800f48c <__sfp+0x24>
 800f4e0:	f7ff ff78 	bl	800f3d4 <__sfp_lock_release>
 800f4e4:	230c      	movs	r3, #12
 800f4e6:	603b      	str	r3, [r7, #0]
 800f4e8:	e7ee      	b.n	800f4c8 <__sfp+0x60>
 800f4ea:	bf00      	nop
 800f4ec:	0800f9b8 	.word	0x0800f9b8
 800f4f0:	ffff0001 	.word	0xffff0001

0800f4f4 <_fwalk_reent>:
 800f4f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f4f8:	4606      	mov	r6, r0
 800f4fa:	4688      	mov	r8, r1
 800f4fc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f500:	2700      	movs	r7, #0
 800f502:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f506:	f1b9 0901 	subs.w	r9, r9, #1
 800f50a:	d505      	bpl.n	800f518 <_fwalk_reent+0x24>
 800f50c:	6824      	ldr	r4, [r4, #0]
 800f50e:	2c00      	cmp	r4, #0
 800f510:	d1f7      	bne.n	800f502 <_fwalk_reent+0xe>
 800f512:	4638      	mov	r0, r7
 800f514:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f518:	89ab      	ldrh	r3, [r5, #12]
 800f51a:	2b01      	cmp	r3, #1
 800f51c:	d907      	bls.n	800f52e <_fwalk_reent+0x3a>
 800f51e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f522:	3301      	adds	r3, #1
 800f524:	d003      	beq.n	800f52e <_fwalk_reent+0x3a>
 800f526:	4629      	mov	r1, r5
 800f528:	4630      	mov	r0, r6
 800f52a:	47c0      	blx	r8
 800f52c:	4307      	orrs	r7, r0
 800f52e:	3568      	adds	r5, #104	; 0x68
 800f530:	e7e9      	b.n	800f506 <_fwalk_reent+0x12>

0800f532 <__retarget_lock_init_recursive>:
 800f532:	4770      	bx	lr

0800f534 <__retarget_lock_acquire_recursive>:
 800f534:	4770      	bx	lr

0800f536 <__retarget_lock_release_recursive>:
 800f536:	4770      	bx	lr

0800f538 <__swhatbuf_r>:
 800f538:	b570      	push	{r4, r5, r6, lr}
 800f53a:	460e      	mov	r6, r1
 800f53c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f540:	2900      	cmp	r1, #0
 800f542:	b096      	sub	sp, #88	; 0x58
 800f544:	4614      	mov	r4, r2
 800f546:	461d      	mov	r5, r3
 800f548:	da07      	bge.n	800f55a <__swhatbuf_r+0x22>
 800f54a:	2300      	movs	r3, #0
 800f54c:	602b      	str	r3, [r5, #0]
 800f54e:	89b3      	ldrh	r3, [r6, #12]
 800f550:	061a      	lsls	r2, r3, #24
 800f552:	d410      	bmi.n	800f576 <__swhatbuf_r+0x3e>
 800f554:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f558:	e00e      	b.n	800f578 <__swhatbuf_r+0x40>
 800f55a:	466a      	mov	r2, sp
 800f55c:	f000 f902 	bl	800f764 <_fstat_r>
 800f560:	2800      	cmp	r0, #0
 800f562:	dbf2      	blt.n	800f54a <__swhatbuf_r+0x12>
 800f564:	9a01      	ldr	r2, [sp, #4]
 800f566:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f56a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f56e:	425a      	negs	r2, r3
 800f570:	415a      	adcs	r2, r3
 800f572:	602a      	str	r2, [r5, #0]
 800f574:	e7ee      	b.n	800f554 <__swhatbuf_r+0x1c>
 800f576:	2340      	movs	r3, #64	; 0x40
 800f578:	2000      	movs	r0, #0
 800f57a:	6023      	str	r3, [r4, #0]
 800f57c:	b016      	add	sp, #88	; 0x58
 800f57e:	bd70      	pop	{r4, r5, r6, pc}

0800f580 <__smakebuf_r>:
 800f580:	898b      	ldrh	r3, [r1, #12]
 800f582:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f584:	079d      	lsls	r5, r3, #30
 800f586:	4606      	mov	r6, r0
 800f588:	460c      	mov	r4, r1
 800f58a:	d507      	bpl.n	800f59c <__smakebuf_r+0x1c>
 800f58c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f590:	6023      	str	r3, [r4, #0]
 800f592:	6123      	str	r3, [r4, #16]
 800f594:	2301      	movs	r3, #1
 800f596:	6163      	str	r3, [r4, #20]
 800f598:	b002      	add	sp, #8
 800f59a:	bd70      	pop	{r4, r5, r6, pc}
 800f59c:	ab01      	add	r3, sp, #4
 800f59e:	466a      	mov	r2, sp
 800f5a0:	f7ff ffca 	bl	800f538 <__swhatbuf_r>
 800f5a4:	9900      	ldr	r1, [sp, #0]
 800f5a6:	4605      	mov	r5, r0
 800f5a8:	4630      	mov	r0, r6
 800f5aa:	f7ff f987 	bl	800e8bc <_malloc_r>
 800f5ae:	b948      	cbnz	r0, 800f5c4 <__smakebuf_r+0x44>
 800f5b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f5b4:	059a      	lsls	r2, r3, #22
 800f5b6:	d4ef      	bmi.n	800f598 <__smakebuf_r+0x18>
 800f5b8:	f023 0303 	bic.w	r3, r3, #3
 800f5bc:	f043 0302 	orr.w	r3, r3, #2
 800f5c0:	81a3      	strh	r3, [r4, #12]
 800f5c2:	e7e3      	b.n	800f58c <__smakebuf_r+0xc>
 800f5c4:	4b0d      	ldr	r3, [pc, #52]	; (800f5fc <__smakebuf_r+0x7c>)
 800f5c6:	62b3      	str	r3, [r6, #40]	; 0x28
 800f5c8:	89a3      	ldrh	r3, [r4, #12]
 800f5ca:	6020      	str	r0, [r4, #0]
 800f5cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f5d0:	81a3      	strh	r3, [r4, #12]
 800f5d2:	9b00      	ldr	r3, [sp, #0]
 800f5d4:	6163      	str	r3, [r4, #20]
 800f5d6:	9b01      	ldr	r3, [sp, #4]
 800f5d8:	6120      	str	r0, [r4, #16]
 800f5da:	b15b      	cbz	r3, 800f5f4 <__smakebuf_r+0x74>
 800f5dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f5e0:	4630      	mov	r0, r6
 800f5e2:	f000 f8d1 	bl	800f788 <_isatty_r>
 800f5e6:	b128      	cbz	r0, 800f5f4 <__smakebuf_r+0x74>
 800f5e8:	89a3      	ldrh	r3, [r4, #12]
 800f5ea:	f023 0303 	bic.w	r3, r3, #3
 800f5ee:	f043 0301 	orr.w	r3, r3, #1
 800f5f2:	81a3      	strh	r3, [r4, #12]
 800f5f4:	89a0      	ldrh	r0, [r4, #12]
 800f5f6:	4305      	orrs	r5, r0
 800f5f8:	81a5      	strh	r5, [r4, #12]
 800f5fa:	e7cd      	b.n	800f598 <__smakebuf_r+0x18>
 800f5fc:	0800f391 	.word	0x0800f391

0800f600 <_malloc_usable_size_r>:
 800f600:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f604:	1f18      	subs	r0, r3, #4
 800f606:	2b00      	cmp	r3, #0
 800f608:	bfbc      	itt	lt
 800f60a:	580b      	ldrlt	r3, [r1, r0]
 800f60c:	18c0      	addlt	r0, r0, r3
 800f60e:	4770      	bx	lr

0800f610 <_raise_r>:
 800f610:	291f      	cmp	r1, #31
 800f612:	b538      	push	{r3, r4, r5, lr}
 800f614:	4604      	mov	r4, r0
 800f616:	460d      	mov	r5, r1
 800f618:	d904      	bls.n	800f624 <_raise_r+0x14>
 800f61a:	2316      	movs	r3, #22
 800f61c:	6003      	str	r3, [r0, #0]
 800f61e:	f04f 30ff 	mov.w	r0, #4294967295
 800f622:	bd38      	pop	{r3, r4, r5, pc}
 800f624:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f626:	b112      	cbz	r2, 800f62e <_raise_r+0x1e>
 800f628:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f62c:	b94b      	cbnz	r3, 800f642 <_raise_r+0x32>
 800f62e:	4620      	mov	r0, r4
 800f630:	f000 f830 	bl	800f694 <_getpid_r>
 800f634:	462a      	mov	r2, r5
 800f636:	4601      	mov	r1, r0
 800f638:	4620      	mov	r0, r4
 800f63a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f63e:	f000 b817 	b.w	800f670 <_kill_r>
 800f642:	2b01      	cmp	r3, #1
 800f644:	d00a      	beq.n	800f65c <_raise_r+0x4c>
 800f646:	1c59      	adds	r1, r3, #1
 800f648:	d103      	bne.n	800f652 <_raise_r+0x42>
 800f64a:	2316      	movs	r3, #22
 800f64c:	6003      	str	r3, [r0, #0]
 800f64e:	2001      	movs	r0, #1
 800f650:	e7e7      	b.n	800f622 <_raise_r+0x12>
 800f652:	2400      	movs	r4, #0
 800f654:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f658:	4628      	mov	r0, r5
 800f65a:	4798      	blx	r3
 800f65c:	2000      	movs	r0, #0
 800f65e:	e7e0      	b.n	800f622 <_raise_r+0x12>

0800f660 <raise>:
 800f660:	4b02      	ldr	r3, [pc, #8]	; (800f66c <raise+0xc>)
 800f662:	4601      	mov	r1, r0
 800f664:	6818      	ldr	r0, [r3, #0]
 800f666:	f7ff bfd3 	b.w	800f610 <_raise_r>
 800f66a:	bf00      	nop
 800f66c:	20000180 	.word	0x20000180

0800f670 <_kill_r>:
 800f670:	b538      	push	{r3, r4, r5, lr}
 800f672:	4d07      	ldr	r5, [pc, #28]	; (800f690 <_kill_r+0x20>)
 800f674:	2300      	movs	r3, #0
 800f676:	4604      	mov	r4, r0
 800f678:	4608      	mov	r0, r1
 800f67a:	4611      	mov	r1, r2
 800f67c:	602b      	str	r3, [r5, #0]
 800f67e:	f7f2 fdb1 	bl	80021e4 <_kill>
 800f682:	1c43      	adds	r3, r0, #1
 800f684:	d102      	bne.n	800f68c <_kill_r+0x1c>
 800f686:	682b      	ldr	r3, [r5, #0]
 800f688:	b103      	cbz	r3, 800f68c <_kill_r+0x1c>
 800f68a:	6023      	str	r3, [r4, #0]
 800f68c:	bd38      	pop	{r3, r4, r5, pc}
 800f68e:	bf00      	nop
 800f690:	20002238 	.word	0x20002238

0800f694 <_getpid_r>:
 800f694:	f7f2 bd9e 	b.w	80021d4 <_getpid>

0800f698 <__sread>:
 800f698:	b510      	push	{r4, lr}
 800f69a:	460c      	mov	r4, r1
 800f69c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f6a0:	f000 f894 	bl	800f7cc <_read_r>
 800f6a4:	2800      	cmp	r0, #0
 800f6a6:	bfab      	itete	ge
 800f6a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f6aa:	89a3      	ldrhlt	r3, [r4, #12]
 800f6ac:	181b      	addge	r3, r3, r0
 800f6ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f6b2:	bfac      	ite	ge
 800f6b4:	6563      	strge	r3, [r4, #84]	; 0x54
 800f6b6:	81a3      	strhlt	r3, [r4, #12]
 800f6b8:	bd10      	pop	{r4, pc}

0800f6ba <__swrite>:
 800f6ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6be:	461f      	mov	r7, r3
 800f6c0:	898b      	ldrh	r3, [r1, #12]
 800f6c2:	05db      	lsls	r3, r3, #23
 800f6c4:	4605      	mov	r5, r0
 800f6c6:	460c      	mov	r4, r1
 800f6c8:	4616      	mov	r6, r2
 800f6ca:	d505      	bpl.n	800f6d8 <__swrite+0x1e>
 800f6cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f6d0:	2302      	movs	r3, #2
 800f6d2:	2200      	movs	r2, #0
 800f6d4:	f000 f868 	bl	800f7a8 <_lseek_r>
 800f6d8:	89a3      	ldrh	r3, [r4, #12]
 800f6da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f6de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f6e2:	81a3      	strh	r3, [r4, #12]
 800f6e4:	4632      	mov	r2, r6
 800f6e6:	463b      	mov	r3, r7
 800f6e8:	4628      	mov	r0, r5
 800f6ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f6ee:	f000 b817 	b.w	800f720 <_write_r>

0800f6f2 <__sseek>:
 800f6f2:	b510      	push	{r4, lr}
 800f6f4:	460c      	mov	r4, r1
 800f6f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f6fa:	f000 f855 	bl	800f7a8 <_lseek_r>
 800f6fe:	1c43      	adds	r3, r0, #1
 800f700:	89a3      	ldrh	r3, [r4, #12]
 800f702:	bf15      	itete	ne
 800f704:	6560      	strne	r0, [r4, #84]	; 0x54
 800f706:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f70a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f70e:	81a3      	strheq	r3, [r4, #12]
 800f710:	bf18      	it	ne
 800f712:	81a3      	strhne	r3, [r4, #12]
 800f714:	bd10      	pop	{r4, pc}

0800f716 <__sclose>:
 800f716:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f71a:	f000 b813 	b.w	800f744 <_close_r>
	...

0800f720 <_write_r>:
 800f720:	b538      	push	{r3, r4, r5, lr}
 800f722:	4d07      	ldr	r5, [pc, #28]	; (800f740 <_write_r+0x20>)
 800f724:	4604      	mov	r4, r0
 800f726:	4608      	mov	r0, r1
 800f728:	4611      	mov	r1, r2
 800f72a:	2200      	movs	r2, #0
 800f72c:	602a      	str	r2, [r5, #0]
 800f72e:	461a      	mov	r2, r3
 800f730:	f7f2 fd8f 	bl	8002252 <_write>
 800f734:	1c43      	adds	r3, r0, #1
 800f736:	d102      	bne.n	800f73e <_write_r+0x1e>
 800f738:	682b      	ldr	r3, [r5, #0]
 800f73a:	b103      	cbz	r3, 800f73e <_write_r+0x1e>
 800f73c:	6023      	str	r3, [r4, #0]
 800f73e:	bd38      	pop	{r3, r4, r5, pc}
 800f740:	20002238 	.word	0x20002238

0800f744 <_close_r>:
 800f744:	b538      	push	{r3, r4, r5, lr}
 800f746:	4d06      	ldr	r5, [pc, #24]	; (800f760 <_close_r+0x1c>)
 800f748:	2300      	movs	r3, #0
 800f74a:	4604      	mov	r4, r0
 800f74c:	4608      	mov	r0, r1
 800f74e:	602b      	str	r3, [r5, #0]
 800f750:	f7f2 fd9b 	bl	800228a <_close>
 800f754:	1c43      	adds	r3, r0, #1
 800f756:	d102      	bne.n	800f75e <_close_r+0x1a>
 800f758:	682b      	ldr	r3, [r5, #0]
 800f75a:	b103      	cbz	r3, 800f75e <_close_r+0x1a>
 800f75c:	6023      	str	r3, [r4, #0]
 800f75e:	bd38      	pop	{r3, r4, r5, pc}
 800f760:	20002238 	.word	0x20002238

0800f764 <_fstat_r>:
 800f764:	b538      	push	{r3, r4, r5, lr}
 800f766:	4d07      	ldr	r5, [pc, #28]	; (800f784 <_fstat_r+0x20>)
 800f768:	2300      	movs	r3, #0
 800f76a:	4604      	mov	r4, r0
 800f76c:	4608      	mov	r0, r1
 800f76e:	4611      	mov	r1, r2
 800f770:	602b      	str	r3, [r5, #0]
 800f772:	f7f2 fd96 	bl	80022a2 <_fstat>
 800f776:	1c43      	adds	r3, r0, #1
 800f778:	d102      	bne.n	800f780 <_fstat_r+0x1c>
 800f77a:	682b      	ldr	r3, [r5, #0]
 800f77c:	b103      	cbz	r3, 800f780 <_fstat_r+0x1c>
 800f77e:	6023      	str	r3, [r4, #0]
 800f780:	bd38      	pop	{r3, r4, r5, pc}
 800f782:	bf00      	nop
 800f784:	20002238 	.word	0x20002238

0800f788 <_isatty_r>:
 800f788:	b538      	push	{r3, r4, r5, lr}
 800f78a:	4d06      	ldr	r5, [pc, #24]	; (800f7a4 <_isatty_r+0x1c>)
 800f78c:	2300      	movs	r3, #0
 800f78e:	4604      	mov	r4, r0
 800f790:	4608      	mov	r0, r1
 800f792:	602b      	str	r3, [r5, #0]
 800f794:	f7f2 fd95 	bl	80022c2 <_isatty>
 800f798:	1c43      	adds	r3, r0, #1
 800f79a:	d102      	bne.n	800f7a2 <_isatty_r+0x1a>
 800f79c:	682b      	ldr	r3, [r5, #0]
 800f79e:	b103      	cbz	r3, 800f7a2 <_isatty_r+0x1a>
 800f7a0:	6023      	str	r3, [r4, #0]
 800f7a2:	bd38      	pop	{r3, r4, r5, pc}
 800f7a4:	20002238 	.word	0x20002238

0800f7a8 <_lseek_r>:
 800f7a8:	b538      	push	{r3, r4, r5, lr}
 800f7aa:	4d07      	ldr	r5, [pc, #28]	; (800f7c8 <_lseek_r+0x20>)
 800f7ac:	4604      	mov	r4, r0
 800f7ae:	4608      	mov	r0, r1
 800f7b0:	4611      	mov	r1, r2
 800f7b2:	2200      	movs	r2, #0
 800f7b4:	602a      	str	r2, [r5, #0]
 800f7b6:	461a      	mov	r2, r3
 800f7b8:	f7f2 fd8e 	bl	80022d8 <_lseek>
 800f7bc:	1c43      	adds	r3, r0, #1
 800f7be:	d102      	bne.n	800f7c6 <_lseek_r+0x1e>
 800f7c0:	682b      	ldr	r3, [r5, #0]
 800f7c2:	b103      	cbz	r3, 800f7c6 <_lseek_r+0x1e>
 800f7c4:	6023      	str	r3, [r4, #0]
 800f7c6:	bd38      	pop	{r3, r4, r5, pc}
 800f7c8:	20002238 	.word	0x20002238

0800f7cc <_read_r>:
 800f7cc:	b538      	push	{r3, r4, r5, lr}
 800f7ce:	4d07      	ldr	r5, [pc, #28]	; (800f7ec <_read_r+0x20>)
 800f7d0:	4604      	mov	r4, r0
 800f7d2:	4608      	mov	r0, r1
 800f7d4:	4611      	mov	r1, r2
 800f7d6:	2200      	movs	r2, #0
 800f7d8:	602a      	str	r2, [r5, #0]
 800f7da:	461a      	mov	r2, r3
 800f7dc:	f7f2 fd1c 	bl	8002218 <_read>
 800f7e0:	1c43      	adds	r3, r0, #1
 800f7e2:	d102      	bne.n	800f7ea <_read_r+0x1e>
 800f7e4:	682b      	ldr	r3, [r5, #0]
 800f7e6:	b103      	cbz	r3, 800f7ea <_read_r+0x1e>
 800f7e8:	6023      	str	r3, [r4, #0]
 800f7ea:	bd38      	pop	{r3, r4, r5, pc}
 800f7ec:	20002238 	.word	0x20002238

0800f7f0 <_init>:
 800f7f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7f2:	bf00      	nop
 800f7f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7f6:	bc08      	pop	{r3}
 800f7f8:	469e      	mov	lr, r3
 800f7fa:	4770      	bx	lr

0800f7fc <_fini>:
 800f7fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7fe:	bf00      	nop
 800f800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f802:	bc08      	pop	{r3}
 800f804:	469e      	mov	lr, r3
 800f806:	4770      	bx	lr
