<profile>

<section name = "Vitis HLS Report for 'read_romcode'" level="0">
<item name = "Date">Sat May 20 23:31:59 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">lab1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 1036, 20.000 ns, 10.360 us, 3, 1037, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111">read_romcode_Pipeline_VITIS_LOOP_47_2, 1027, 1027, 10.270 us, 10.270 us, 1027, 1027, no</column>
<column name="grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120">read_romcode_Pipeline_VITIS_LOOP_41_1, 1027, 1027, 10.270 us, 10.270 us, 1027, 1027, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 1820, 4821, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 273, -</column>
<column name="Register">-, -, 176, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 9, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="BUS0_m_axi_U">BUS0_m_axi, 0, 0, 743, 2152, 0</column>
<column name="BUS1_m_axi_U">BUS1_m_axi, 0, 0, 743, 2152, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 214, 360, 0</column>
<column name="grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120">read_romcode_Pipeline_VITIS_LOOP_41_1, 0, 0, 71, 84, 0</column>
<column name="grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111">read_romcode_Pipeline_VITIS_LOOP_47_2, 0, 0, 49, 73, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state18_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="BUS0_ARADDR">14, 3, 64, 192</column>
<column name="BUS0_ARLEN">14, 3, 32, 96</column>
<column name="BUS0_ARVALID">14, 3, 1, 3</column>
<column name="BUS0_RREADY">9, 2, 1, 2</column>
<column name="BUS0_blk_n_AR">9, 2, 1, 2</column>
<column name="BUS1_AWADDR">14, 3, 64, 192</column>
<column name="BUS1_AWLEN">14, 3, 32, 96</column>
<column name="BUS1_AWVALID">14, 3, 1, 3</column>
<column name="BUS1_BREADY">14, 3, 1, 3</column>
<column name="BUS1_WVALID">9, 2, 1, 2</column>
<column name="BUS1_blk_n_AW">9, 2, 1, 2</column>
<column name="BUS1_blk_n_B">9, 2, 1, 2</column>
<column name="ap_NS_fsm">93, 19, 1, 19</column>
<column name="internal_bram_Addr_A">14, 3, 32, 96</column>
<column name="internal_bram_EN_A">14, 3, 1, 3</column>
<column name="internal_bram_WEN_A">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">18, 0, 18, 0</column>
<column name="cmd_read_reg_169">32, 0, 32, 0</column>
<column name="grp_read_romcode_Pipeline_VITIS_LOOP_41_1_fu_120_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_read_romcode_Pipeline_VITIS_LOOP_47_2_fu_111_ap_start_reg">1, 0, 1, 0</column>
<column name="trunc_ln1_reg_173">62, 0, 62, 0</column>
<column name="trunc_ln_reg_179">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_romcode, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, read_romcode, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, read_romcode, return value</column>
<column name="m_axi_BUS0_AWVALID">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWREADY">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWADDR">out, 64, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWID">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWLEN">out, 8, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWSIZE">out, 3, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWBURST">out, 2, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWLOCK">out, 2, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWCACHE">out, 4, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWPROT">out, 3, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWQOS">out, 4, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWREGION">out, 4, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWUSER">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_WVALID">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_WREADY">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_WDATA">out, 32, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_WSTRB">out, 4, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_WLAST">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_WID">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_WUSER">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARVALID">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARREADY">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARADDR">out, 64, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARID">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARLEN">out, 8, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARSIZE">out, 3, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARBURST">out, 2, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARLOCK">out, 2, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARCACHE">out, 4, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARPROT">out, 3, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARQOS">out, 4, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARREGION">out, 4, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARUSER">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_RVALID">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_RREADY">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_RDATA">in, 32, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_RLAST">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_RID">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_RUSER">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_RRESP">in, 2, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_BVALID">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_BREADY">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_BRESP">in, 2, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_BID">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_BUSER">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS1_AWVALID">out, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_AWREADY">in, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_AWADDR">out, 64, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_AWID">out, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_AWLEN">out, 8, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_AWSIZE">out, 3, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_AWBURST">out, 2, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_AWLOCK">out, 2, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_AWCACHE">out, 4, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_AWPROT">out, 3, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_AWQOS">out, 4, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_AWREGION">out, 4, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_AWUSER">out, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_WVALID">out, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_WREADY">in, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_WDATA">out, 32, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_WSTRB">out, 4, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_WLAST">out, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_WID">out, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_WUSER">out, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_ARVALID">out, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_ARREADY">in, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_ARADDR">out, 64, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_ARID">out, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_ARLEN">out, 8, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_ARSIZE">out, 3, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_ARBURST">out, 2, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_ARLOCK">out, 2, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_ARCACHE">out, 4, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_ARPROT">out, 3, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_ARQOS">out, 4, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_ARREGION">out, 4, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_ARUSER">out, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_RVALID">in, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_RREADY">out, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_RDATA">in, 32, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_RLAST">in, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_RID">in, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_RUSER">in, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_RRESP">in, 2, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_BVALID">in, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_BREADY">out, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_BRESP">in, 2, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_BID">in, 1, m_axi, BUS1, pointer</column>
<column name="m_axi_BUS1_BUSER">in, 1, m_axi, BUS1, pointer</column>
<column name="internal_bram_Addr_A">out, 32, bram, internal_bram, array</column>
<column name="internal_bram_EN_A">out, 1, bram, internal_bram, array</column>
<column name="internal_bram_WEN_A">out, 4, bram, internal_bram, array</column>
<column name="internal_bram_Din_A">out, 32, bram, internal_bram, array</column>
<column name="internal_bram_Dout_A">in, 32, bram, internal_bram, array</column>
<column name="internal_bram_Clk_A">out, 1, bram, internal_bram, array</column>
<column name="internal_bram_Rst_A">out, 1, bram, internal_bram, array</column>
</table>
</item>
</section>
</profile>
