#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  1 18:28:36 2020
# Process ID: 16052
# Current directory: C:/eFPGA/9_VHDL_7_SEG
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1468 C:\eFPGA\9_VHDL_7_SEG\9_VHDL_7_SEG.xpr
# Log file: C:/eFPGA/9_VHDL_7_SEG/vivado.log
# Journal file: C:/eFPGA/9_VHDL_7_SEG\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
efile mkdir C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new
close [ open C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd w ]
add_files C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 24
[Mon Jun  1 19:04:56 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/synth_1/runme.log
[Mon Jun  1 19:04:56 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 24
[Mon Jun  1 19:08:42 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/synth_1/runme.log
[Mon Jun  1 19:08:42 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1245.570 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1316.816 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1316.816 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1316.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1501.301 ; gain = 532.426
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports {SEVEN_SEG[0]} M14
place_ports {SEVEN_SEG[1]} L14
place_ports {SEVEN_SEG[2]} M15
place_ports {SEVEN_SEG[3]} L15
place_ports {SEVEN_SEG[4]} N14
place_ports {SEVEN_SEG[5]} N13
place_ports {SEVEN_SEG[6]} L13
place_ports {SEVEN_SEG[7]} K13
file mkdir C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/constrs_1/new
close [ open C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/constrs_1/new/XDC.xdc w ]
add_files -fileset constrs_1 C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/constrs_1/new/XDC.xdc
set_property target_constrs_file C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/constrs_1/new/XDC.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 19:10:59 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/synth_1/runme.log
[Mon Jun  1 19:10:59 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEVEN_SEG[7]} {SEVEN_SEG[6]} {SEVEN_SEG[5]} {SEVEN_SEG[4]} {SEVEN_SEG[3]} {SEVEN_SEG[2]} {SEVEN_SEG[1]} {SEVEN_SEG[0]}]]
reset_run synth_1
save_constraints -force
ERROR: [Common 17-53] User Exception: A file was added to constraint set constrs_1 after the  implementation design was open. Doing "Save Constraints" will overwrite these files. Use "Save Constraints As" to avoid losing any data on disk.
save_constraints -force
ERROR: [Common 17-53] User Exception: A file was added to constraint set constrs_1 after the  implementation design was open. Doing "Save Constraints" will overwrite these files. Use "Save Constraints As" to avoid losing any data on disk.
close_design
launch_runs impl_1 -jobs 24
[Mon Jun  1 19:11:28 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/synth_1/runme.log
[Mon Jun  1 19:11:29 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 19:12:49 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2086.125 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2161.164 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2161.164 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2161.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

set_property IOSTANDARD LVCMOS33 [get_ports [list {SEVEN_SEG[7]} {SEVEN_SEG[6]} {SEVEN_SEG[5]} {SEVEN_SEG[4]} {SEVEN_SEG[3]} {SEVEN_SEG[2]} {SEVEN_SEG[1]} {SEVEN_SEG[0]}]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 19:13:17 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2226.313 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3443.801 ; gain = 1217.488
set_property PROGRAM.FILE {C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/VHDL_7_SEG.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/VHDL_7_SEG.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
create_bd_design "design_1"
Wrote  : <C:\eFPGA\9_VHDL_7_SEG\9_VHDL_7_SEG.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3549.219 ; gain = 52.297
update_compile_order -fileset sources_1
add_files -norecurse C:/eFPGA/Extra/vhdlnoclock.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference vhdlnoclk vhdlnoclk_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference VHDL_7_SEG VHDL_7_SEG_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {1 92 -318} [get_bd_cells vhdlnoclk_0]
connect_bd_net [get_bd_pins vhdlnoclk_0/clk65MHz] [get_bd_pins VHDL_7_SEG_0/clk_65MHz]
set_property location {1 95 -313} [get_bd_cells vhdlnoclk_0]
startgroup
make_bd_pins_external  [get_bd_pins VHDL_7_SEG_0/SEVEN_SEG]
endgroup
save_bd_design
Wrote  : <C:\eFPGA\9_VHDL_7_SEG\9_VHDL_7_SEG.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/design_1.bd] -top
Wrote  : <C:\eFPGA\9_VHDL_7_SEG\9_VHDL_7_SEG.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\eFPGA\9_VHDL_7_SEG\9_VHDL_7_SEG.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_7_SEG_0 .
Exporting to file C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Jun  1 19:19:22 2020] Launched design_1_VHDL_7_SEG_0_0_synth_1, design_1_vhdlnoclk_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_7_SEG_0_0_synth_1: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/design_1_VHDL_7_SEG_0_0_synth_1/runme.log
design_1_vhdlnoclk_0_0_synth_1: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/design_1_vhdlnoclk_0_0_synth_1/runme.log
synth_1: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/synth_1/runme.log
[Mon Jun  1 19:19:22 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3604.707 ; gain = 2.215
set_property package_pin "" [get_ports [list  clk_65MHz]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_65MHz]]
open_bd_design {C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_VHDL_7_SEG_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_7_SEG_0_0 from VHDL_7_SEG_v1_0 1.0 to VHDL_7_SEG_v1_0 1.0
Wrote  : <C:\eFPGA\9_VHDL_7_SEG\9_VHDL_7_SEG.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/synth_1

launch_runs synth_1 -jobs 24
Wrote  : <C:\eFPGA\9_VHDL_7_SEG\9_VHDL_7_SEG.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_7_SEG_0 .
Exporting to file C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Jun  1 19:22:10 2020] Launched design_1_VHDL_7_SEG_0_0_synth_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/design_1_VHDL_7_SEG_0_0_synth_1/runme.log
[Mon Jun  1 19:22:10 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Mon Jun  1 19:24:35 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 20:05:35 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/runme.log
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:38]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "clk_65MHz". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near "clk_65MHz". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near "clk_65MHz". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near "clk_65MHz". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:56]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:56]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:56]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:56]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "BEGIN". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "BEGIN". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "BEGIN". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "BEGIN". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":=". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:22]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:22]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:22]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "variable". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:22]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:56]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:56]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:56]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:56]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/synth_1

update_module_reference design_1_VHDL_7_SEG_0_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [c:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file '../../../new/VHDL_7_SEG.vhd'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'VHDL_7_SEG'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
CRITICAL WARNING: [HDL 9-806] Syntax error near "Message". [C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/new/VHDL_7_SEG.vhd:58]
update_compile_order -fileset sources_1
update_module_reference design_1_VHDL_7_SEG_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_7_SEG_0_0 from VHDL_7_SEG_v1_0 1.0 to VHDL_7_SEG_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'SEVEN_SEG'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'enc_out'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_VHDL_7_SEG_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'SEVEN_SEG' is not found on the upgraded version of the cell '/VHDL_7_SEG_0'. Its connection to the net 'VHDL_7_SEG_0_SEVEN_SEG' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_VHDL_7_SEG_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <VHDL_7_SEG_0_SEVEN_SEG> has no source
Wrote  : <C:\eFPGA\9_VHDL_7_SEG\9_VHDL_7_SEG.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 24
WARNING: [BD 41-597] NET <VHDL_7_SEG_0_SEVEN_SEG> has no source
Wrote  : <C:\eFPGA\9_VHDL_7_SEG\9_VHDL_7_SEG.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-166] Source port for the net:VHDL_7_SEG_0_SEVEN_SEG is NULL! Connection will be grounded!
VHDL Output written to : C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-166] Source port for the net:VHDL_7_SEG_0_SEVEN_SEG is NULL! Connection will be grounded!
VHDL Output written to : C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_7_SEG_0 .
Exporting to file C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Jun  1 20:17:50 2020] Launched design_1_VHDL_7_SEG_0_0_synth_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/design_1_VHDL_7_SEG_0_0_synth_1/runme.log
[Mon Jun  1 20:17:50 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/synth_1/runme.log
connect_bd_net [get_bd_ports SEVEN_SEG_0] [get_bd_pins VHDL_7_SEG_0/enc_out]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/synth_1

reset_run design_1_VHDL_7_SEG_0_0_synth_1
save_bd_design
Wrote  : <C:\eFPGA\9_VHDL_7_SEG\9_VHDL_7_SEG.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -jobs 24
Wrote  : <C:\eFPGA\9_VHDL_7_SEG\9_VHDL_7_SEG.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_7_SEG_0 .
Exporting to file C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Jun  1 20:18:09 2020] Launched design_1_VHDL_7_SEG_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_7_SEG_0_0_synth_1: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/design_1_VHDL_7_SEG_0_0_synth_1/runme.log
synth_1: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/synth_1/runme.log
[Mon Jun  1 20:18:10 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3611.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 3611.793 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 3611.793 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEVEN_SEG_0[7]} {SEVEN_SEG_0[6]} {SEVEN_SEG_0[5]} {SEVEN_SEG_0[4]} {SEVEN_SEG_0[3]} {SEVEN_SEG_0[2]} {SEVEN_SEG_0[1]} {SEVEN_SEG_0[0]}]]
place_ports {SEVEN_SEG_0[0]} M14
place_ports {SEVEN_SEG_0[1]} L14
place_ports {SEVEN_SEG_0[2]} M15
place_ports {SEVEN_SEG_0[3]} L15
place_ports {SEVEN_SEG_0[4]} N14
place_ports {SEVEN_SEG_0[5]} N13
place_ports {SEVEN_SEG_0[6]} L13
place_ports {SEVEN_SEG_0[7]} K13
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 20:21:43 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3774.770 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
set_property PROGRAM.FILE {C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
startgroup
set_property package_pin "" [get_ports [list  {SEVEN_SEG_0[7]}]]
place_ports {SEVEN_SEG_0[4]} K13
endgroup
place_ports {SEVEN_SEG_0[4]} P8
place_ports {SEVEN_SEG_0[4]} N14
place_ports {SEVEN_SEG_0[7]} K13
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 20:24:20 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
startgroup
set_property package_pin "" [get_ports [list  {SEVEN_SEG_0[5]}]]
place_ports {SEVEN_SEG_0[7]} N13
endgroup
place_ports {SEVEN_SEG_0[6]} M11
place_ports {SEVEN_SEG_0[6]} L13
place_ports {SEVEN_SEG_0[5]} K13
startgroup
set_property package_pin "" [get_ports [list  {SEVEN_SEG_0[0]}]]
place_ports {SEVEN_SEG_0[4]} M14
endgroup
startgroup
set_property package_pin "" [get_ports [list  {SEVEN_SEG_0[1]}]]
place_ports {SEVEN_SEG_0[3]} L14
endgroup
place_ports {SEVEN_SEG_0[1]} L15
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 20:29:57 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/runme.log
set_property package_pin "" [get_ports [list  {SEVEN_SEG_0[0]}]]
startgroup
set_property package_pin "" [get_ports [list  {SEVEN_SEG_0[7]}]]
place_ports {SEVEN_SEG_0[0]} N13
endgroup
startgroup
set_property package_pin "" [get_ports [list  {SEVEN_SEG_0[6]}]]
place_ports {SEVEN_SEG_0[1]} L13
endgroup
startgroup
set_property package_pin "" [get_ports [list  {SEVEN_SEG_0[5]}]]
place_ports {SEVEN_SEG_0[2]} K13
endgroup
startgroup
set_property package_pin "" [get_ports [list  {SEVEN_SEG_0[4]}]]
place_ports {SEVEN_SEG_0[3]} M14
endgroup
place_ports {SEVEN_SEG_0[4]} L14
place_ports {SEVEN_SEG_0[5]} M15
place_ports {SEVEN_SEG_0[6]} L15
set_property package_pin "" [get_ports [list  {SEVEN_SEG_0[7]}]]
place_ports {SEVEN_SEG_0[7]} N14
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 20:32:03 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
startgroup
set_property package_pin "" [get_ports [list  {SEVEN_SEG_0[6]}]]
place_ports {SEVEN_SEG_0[0]} L15
endgroup
startgroup
set_property package_pin "" [get_ports [list  {SEVEN_SEG_0[5]}]]
place_ports {SEVEN_SEG_0[1]} M15
endgroup
startgroup
set_property package_pin "" [get_ports [list  {SEVEN_SEG_0[4]}]]
place_ports {SEVEN_SEG_0[2]} L14
endgroup
place_ports {SEVEN_SEG_0[4]} K13
place_ports {SEVEN_SEG_0[5]} L13
place_ports {SEVEN_SEG_0[6]} N13
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 20:36:14 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 20:40:32 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/synth_1/runme.log
[Mon Jun  1 20:40:32 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 20:43:14 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/9_VHDL_7_SEG/9_VHDL_7_SEG.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  1 20:43:30 2020...
