{
  "module_name": "max98396.h",
  "hash_id": "83dda62da26461cf72755ba654692aa9d8448bd6bd200b85cabb471f3d28ce57",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/max98396.h",
  "human_readable_source": " \n \n\n#ifndef _MAX98396_H\n#define _MAX98396_H\n\n#define MAX98396_R2000_SW_RESET\t\t\t0x2000\n#define MAX98396_R2001_INT_RAW1\t\t\t0x2001\n#define MAX98396_R2002_INT_RAW2\t\t\t0x2002\n#define MAX98396_R2003_INT_RAW3\t\t\t0x2003\n#define MAX98396_R2004_INT_RAW4\t\t\t0x2004\n#define MAX98396_R2006_INT_STATE1\t\t0x2006\n#define MAX98396_R2007_INT_STATE2\t\t0x2007\n#define MAX98396_R2008_INT_STATE3\t\t0x2008\n#define MAX98396_R2009_INT_STATE4\t\t0x2009\n#define MAX98396_R200B_INT_FLAG1\t\t0x200B\n#define MAX98396_R200C_INT_FLAG2\t\t0x200C\n#define MAX98396_R200D_INT_FLAG3\t\t0x200D\n#define MAX98396_R200E_INT_FLAG4\t\t0x200E\n#define MAX98396_R2010_INT_EN1\t\t\t0x2010\n#define MAX98396_R2011_INT_EN2\t\t\t0x2011\n#define MAX98396_R2012_INT_EN3\t\t\t0x2012\n#define MAX98396_R2013_INT_EN4\t\t\t0x2013\n#define MAX98396_R2015_INT_FLAG_CLR1\t\t0x2015\n#define MAX98396_R2016_INT_FLAG_CLR2\t\t0x2016\n#define MAX98396_R2017_INT_FLAG_CLR3\t\t0x2017\n#define MAX98396_R2018_INT_FLAG_CLR4\t\t0x2018\n#define MAX98396_R201F_IRQ_CTRL\t\t\t0x201F\n#define MAX98396_R2020_THERM_WARN_THRESH\t0x2020\n#define MAX98396_R2021_THERM_WARN_THRESH2\t0x2021\n#define MAX98396_R2022_THERM_SHDN_THRESH\t0x2022\n#define MAX98396_R2023_THERM_HYSTERESIS\t\t0x2023\n#define MAX98396_R2024_THERM_FOLDBACK_SET\t0x2024\n#define MAX98396_R2027_THERM_FOLDBACK_EN\t0x2027\n#define MAX98396_R2030_NOISEGATE_MODE_CTRL\t0x2030\n#define MAX98396_R2033_NOISEGATE_MODE_EN\t0x2033\n#define MAX98396_R2038_CLK_MON_CTRL\t\t0x2038\n#define MAX98396_R2039_DATA_MON_CTRL\t\t0x2039\n#define MAX98396_R203F_ENABLE_CTRLS\t\t0x203F\n#define MAX98396_R2040_PIN_CFG\t\t\t0x2040\n#define MAX98396_R2041_PCM_MODE_CFG\t\t0x2041\n#define MAX98396_R2042_PCM_CLK_SETUP\t\t0x2042\n#define MAX98396_R2043_PCM_SR_SETUP\t\t0x2043\n#define MAX98396_R2044_PCM_TX_CTRL_1\t\t0x2044\n#define MAX98396_R2045_PCM_TX_CTRL_2\t\t0x2045\n#define MAX98396_R2046_PCM_TX_CTRL_3\t\t0x2046\n#define MAX98396_R2047_PCM_TX_CTRL_4\t\t0x2047\n#define MAX98396_R2048_PCM_TX_CTRL_5\t\t0x2048\n#define MAX98396_R2049_PCM_TX_CTRL_6\t\t0x2049\n#define MAX98396_R204A_PCM_TX_CTRL_7\t\t0x204A\n#define MAX98396_R204B_PCM_TX_CTRL_8\t\t0x204B\n#define MAX98396_R204C_PCM_TX_HIZ_CTRL_1\t0x204C\n#define MAX98396_R204D_PCM_TX_HIZ_CTRL_2\t0x204D\n#define MAX98396_R204E_PCM_TX_HIZ_CTRL_3\t0x204E\n#define MAX98396_R204F_PCM_TX_HIZ_CTRL_4\t0x204F\n#define MAX98396_R2050_PCM_TX_HIZ_CTRL_5\t0x2050\n#define MAX98396_R2051_PCM_TX_HIZ_CTRL_6\t0x2051\n#define MAX98396_R2052_PCM_TX_HIZ_CTRL_7\t0x2052\n#define MAX98396_R2053_PCM_TX_HIZ_CTRL_8\t0x2053\n#define MAX98396_R2055_PCM_RX_SRC1\t\t0x2055\n#define MAX98396_R2056_PCM_RX_SRC2\t\t0x2056\n#define MAX98396_R2058_PCM_BYPASS_SRC\t\t0x2058\n#define MAX98396_R205D_PCM_TX_SRC_EN\t\t0x205D\n#define MAX98396_R205E_PCM_RX_EN\t\t0x205E\n#define MAX98396_R205F_PCM_TX_EN\t\t0x205F\n#define MAX98396_R2070_ICC_RX_EN_A\t\t0x2070\n#define MAX98396_R2071_ICC_RX_EN_B\t\t0x2071\n#define MAX98396_R2072_ICC_TX_CTRL\t\t0x2072\n#define MAX98396_R207F_ICC_EN\t\t\t0x207F\n#define MAX98396_R2083_TONE_GEN_DC_CFG\t\t0x2083\n#define MAX98396_R2084_TONE_GEN_DC_LVL1\t\t0x2084\n#define MAX98396_R2085_TONE_GEN_DC_LVL2\t\t0x2085\n#define MAX98396_R2086_TONE_GEN_DC_LVL3\t\t0x2086\n#define MAX98396_R208F_TONE_GEN_EN\t\t0x208F\n#define MAX98396_R2090_AMP_VOL_CTRL\t\t0x2090\n#define MAX98396_R2091_AMP_PATH_GAIN\t\t0x2091\n#define MAX98396_R2092_AMP_DSP_CFG\t\t0x2092\n#define MAX98396_R2093_SSM_CFG\t\t\t0x2093\n#define MAX98396_R2094_SPK_CLS_DG_THRESH\t0x2094\n#define MAX98396_R2095_SPK_CLS_DG_HDR\t\t0x2095\n#define MAX98396_R2096_SPK_CLS_DG_HOLD_TIME\t0x2096\n#define MAX98396_R2097_SPK_CLS_DG_DELAY\t\t0x2097\n#define MAX98396_R2098_SPK_CLS_DG_MODE\t\t0x2098\n#define MAX98396_R2099_SPK_CLS_DG_VBAT_LVL\t0x2099\n#define MAX98396_R209A_SPK_EDGE_CTRL\t\t0x209A\n#define MAX98396_R209C_SPK_EDGE_CTRL1\t\t0x209C\n#define MAX98396_R209D_SPK_EDGE_CTRL2\t\t0x209D\n#define MAX98396_R209E_AMP_CLIP_GAIN\t\t0x209E\n#define MAX98396_R209F_BYPASS_PATH_CFG\t\t0x209F\n#define MAX98396_R20A0_AMP_SUPPLY_CTL\t\t0x20A0\n#define MAX98396_R20AF_AMP_EN\t\t\t0x20AF\n#define MAX98396_R20B0_ADC_SR\t\t\t0x20B0\n#define MAX98396_R20B1_ADC_PVDD_CFG\t\t0x20B1\n#define MAX98396_R20B2_ADC_VBAT_CFG\t\t0x20B2\n#define MAX98396_R20B3_ADC_THERMAL_CFG\t\t0x20B3\n#define MAX98396_R20B4_ADC_READBACK_CTRL1\t0x20B4\n#define MAX98396_R20B5_ADC_READBACK_CTRL2\t0x20B5\n#define MAX98396_R20B6_ADC_PVDD_READBACK_MSB\t0x20B6\n#define MAX98396_R20B7_ADC_PVDD_READBACK_LSB\t0x20B7\n#define MAX98396_R20B8_ADC_VBAT_READBACK_MSB\t0x20B8\n#define MAX98396_R20B9_ADC_VBAT_READBACK_LSB\t0x20B9\n#define MAX98396_R20BA_ADC_TEMP_READBACK_MSB\t0x20BA\n#define MAX98396_R20BB_ADC_TEMP_READBACK_LSB\t0x20BB\n#define MAX98396_R20BC_ADC_LO_PVDD_READBACK_MSB\t0x20BC\n#define MAX98396_R20BD_ADC_LO_PVDD_READBACK_LSB\t0x20BD\n#define MAX98396_R20BE_ADC_LO_VBAT_READBACK_MSB\t0x20BE\n#define MAX98396_R20BF_ADC_LO_VBAT_READBACK_LSB\t0x20BF\n#define MAX98396_R20C7_ADC_CFG\t\t\t0x20C7\n#define MAX98396_R20D0_DHT_CFG1\t\t\t0x20D0\n#define MAX98396_R20D1_LIMITER_CFG1\t\t0x20D1\n#define MAX98396_R20D2_LIMITER_CFG2\t\t0x20D2\n#define MAX98396_R20D3_DHT_CFG2\t\t\t0x20D3\n#define MAX98396_R20D4_DHT_CFG3\t\t\t0x20D4\n#define MAX98396_R20D5_DHT_CFG4\t\t\t0x20D5\n#define MAX98396_R20D6_DHT_HYSTERESIS_CFG\t0x20D6\n#define MAX98396_R20DF_DHT_EN\t\t\t0x20DF\n#define MAX98396_R20E0_IV_SENSE_PATH_CFG\t0x20E0\n#define MAX98396_R20E4_IV_SENSE_PATH_EN\t\t0x20E4\n#define MAX98396_R20E5_BPE_STATE\t\t0x20E5\n#define MAX98396_R20E6_BPE_L3_THRESH_MSB\t0x20E6\n#define MAX98396_R20E7_BPE_L3_THRESH_LSB\t0x20E7\n#define MAX98396_R20E8_BPE_L2_THRESH_MSB\t0x20E8\n#define MAX98396_R20E9_BPE_L2_THRESH_LSB\t0x20E9\n#define MAX98396_R20EA_BPE_L1_THRESH_MSB\t0x20EA\n#define MAX98396_R20EB_BPE_L1_THRESH_LSB\t0x20EB\n#define MAX98396_R20EC_BPE_L0_THRESH_MSB\t0x20EC\n#define MAX98396_R20ED_BPE_L0_THRESH_LSB\t0x20ED\n#define MAX98396_R20EE_BPE_L3_DWELL_HOLD_TIME\t0x20EE\n#define MAX98396_R20EF_BPE_L2_DWELL_HOLD_TIME\t0x20EF\n#define MAX98396_R20F0_BPE_L1_DWELL_HOLD_TIME\t0x20F0\n#define MAX98396_R20F1_BPE_L0_HOLD_TIME\t\t0x20F1\n#define MAX98396_R20F2_BPE_L3_ATTACK_REL_STEP\t0x20F2\n#define MAX98396_R20F3_BPE_L2_ATTACK_REL_STEP\t0x20F3\n#define MAX98396_R20F4_BPE_L1_ATTACK_REL_STEP\t0x20F4\n#define MAX98396_R20F5_BPE_L0_ATTACK_REL_STEP\t0x20F5\n#define MAX98396_R20F6_BPE_L3_MAX_GAIN_ATTN\t0x20F6\n#define MAX98396_R20F7_BPE_L2_MAX_GAIN_ATTN\t0x20F7\n#define MAX98396_R20F8_BPE_L1_MAX_GAIN_ATTN\t0x20F8\n#define MAX98396_R20F9_BPE_L0_MAX_GAIN_ATTN\t0x20F9\n#define MAX98396_R20FA_BPE_L3_ATT_REL_RATE\t0x20FA\n#define MAX98396_R20FB_BPE_L2_ATT_REL_RATE\t0x20FB\n#define MAX98396_R20FC_BPE_L1_ATT_REL_RATE\t0x20FC\n#define MAX98396_R20FD_BPE_L0_ATT_REL_RATE\t0x20FD\n#define MAX98396_R20FE_BPE_L3_LIMITER_CFG\t0x20FE\n#define MAX98396_R20FF_BPE_L2_LIMITER_CFG\t0x20FF\n#define MAX98396_R2100_BPE_L1_LIMITER_CFG\t0x2100\n#define MAX98396_R2101_BPE_L0_LIMITER_CFG\t0x2101\n#define MAX98396_R2102_BPE_L3_LIM_ATT_REL_RATE\t0x2102\n#define MAX98396_R2103_BPE_L2_LIM_ATT_REL_RATE\t0x2103\n#define MAX98396_R2104_BPE_L1_LIM_ATT_REL_RATE\t0x2104\n#define MAX98396_R2105_BPE_L0_LIM_ATT_REL_RATE\t0x2105\n#define MAX98396_R2106_BPE_THRESH_HYSTERESIS\t0x2106\n#define MAX98396_R2107_BPE_INFINITE_HOLD_CLR\t0x2107\n#define MAX98396_R2108_BPE_SUPPLY_SRC\t\t0x2108\n#define MAX98396_R2109_BPE_LOW_STATE\t\t0x2109\n#define MAX98396_R210A_BPE_LOW_GAIN\t\t0x210A\n#define MAX98396_R210B_BPE_LOW_LIMITER\t\t0x210B\n#define MAX98396_R210D_BPE_EN\t\t\t0x210D\n#define MAX98396_R210E_AUTO_RESTART\t\t0x210E\n#define MAX98396_R210F_GLOBAL_EN\t\t0x210F\n#define MAX98396_R21FF_REVISION_ID\t\t0x21FF\n\n \n#define MAX98397_R203A_SPK_MON_THRESH\t\t0x203A\n#define MAX98397_R204C_PCM_TX_CTRL_9\t\t0x204C\n#define MAX98397_R204D_PCM_TX_HIZ_CTRL_1\t0x204D\n#define MAX98397_R204E_PCM_TX_HIZ_CTRL_2\t0x204E\n#define MAX98397_R204F_PCM_TX_HIZ_CTRL_3\t0x204F\n#define MAX98397_R2050_PCM_TX_HIZ_CTRL_4\t0x2050\n#define MAX98397_R2051_PCM_TX_HIZ_CTRL_5\t0x2051\n#define MAX98397_R2052_PCM_TX_HIZ_CTRL_6\t0x2052\n#define MAX98397_R2053_PCM_TX_HIZ_CTRL_7\t0x2053\n#define MAX98397_R2054_PCM_TX_HIZ_CTRL_8\t0x2054\n#define MAX98397_R2056_PCM_RX_SRC1\t\t0x2056\n#define MAX98397_R2057_PCM_RX_SRC2\t\t0x2057\n#define MAX98397_R2060_PCM_TX_SUPPLY_SEL\t0x2060\n#define MAX98397_R209B_SPK_PATH_WB_ONLY\t\t0x209B\n#define MAX98397_R20B4_ADC_VDDH_CFG\t\t0x20B4\n#define MAX98397_R20B5_ADC_READBACK_CTRL1\t0x20B5\n#define MAX98397_R20B6_ADC_READBACK_CTRL2\t0x20B6\n#define MAX98397_R20B7_ADC_PVDD_READBACK_MSB\t0x20B7\n#define MAX98397_R20B8_ADC_PVDD_READBACK_LSB\t0x20B8\n#define MAX98397_R20B9_ADC_VBAT_READBACK_MSB\t0x20B9\n#define MAX98397_R20BA_ADC_VBAT_READBACK_LSB\t0x20BA\n#define MAX98397_R20BB_ADC_TEMP_READBACK_MSB\t0x20BB\n#define MAX98397_R20BC_ADC_TEMP_READBACK_LSB\t0x20BC\n#define MAX98397_R20BD_ADC_VDDH__READBACK_MSB\t0x20BD\n#define MAX98397_R20BE_ADC_VDDH_READBACK_LSB\t0x20BE\n#define MAX98397_R20BF_ADC_LO_PVDD_READBACK_MSB\t0x20BF\n#define MAX98397_R20C0_ADC_LO_PVDD_READBACK_LSB\t0x20C0\n#define MAX98397_R20C1_ADC_LO_VBAT_READBACK_MSB\t0x20C1\n#define MAX98397_R20C2_ADC_LO_VBAT_READBACK_LSB\t0x20C2\n#define MAX98397_R20C3_ADC_LO_VDDH_READBACK_MSB\t0x20C3\n#define MAX98397_R20C4_ADC_LO_VDDH_READBACK_LSB\t0x20C4\n#define MAX98397_R20C5_MEAS_ADC_OPTIMAL_MODE\t0x20C5\n#define MAX98397_R22FF_REVISION_ID\t\t0x22FF\n\n#define GET_REG_ADDR_REV_ID(x)\\\n\t((x) > 0 ? MAX98397_R22FF_REVISION_ID : MAX98396_R21FF_REVISION_ID)\n\n \n#define MAX98396_THERM_FB_SLOPE1_SHIFT\t\t(0)\n#define MAX98396_THERM_FB_SLOPE2_SHIFT\t\t(2)\n#define MAX98396_THERM_FB_REL_SHIFT\t\t(4)\n#define MAX98396_THERM_FB_HOLD_SHIFT\t\t(6)\n\n \n#define MAX98396_CLK_MON_AUTO_RESTART_MASK\t(0x1 << 0)\n#define MAX98396_CLK_MON_AUTO_RESTART_SHIFT\t(0)\n\n \n#define MAX98396_DMON_MAG_THRESH_SHIFT\t\t(4)\n#define MAX98396_DMON_MAG_THRESH_MASK\t\t(0x3 << MAX98396_DMON_MAG_THRESH_SHIFT)\n#define MAX98396_DMON_STUCK_THRESH_SHIFT\t(2)\n#define MAX98396_DMON_STUCK_THRESH_MASK\t\t(0x3 << MAX98396_DMON_STUCK_THRESH_SHIFT)\n#define MAX98396_DMON_DURATION_MASK\t\t(0x3)\n\n \n#define MAX98396_CTRL_CMON_EN_SHIFT\t\t(0)\n#define MAX98396_CTRL_DMON_STUCK_EN_MASK\t(0x1 << 1)\n#define MAX98396_CTRL_DMON_MAG_EN_MASK\t\t(0x1 << 2)\n\n \n#define MAX98396_PCM_MODE_CFG_FORMAT_MASK\t(0x7 << 3)\n#define MAX98396_PCM_TX_CH_INTERLEAVE_MASK\t(0x1 << 2)\n#define MAX98396_PCM_FORMAT_I2S\t\t\t(0x0 << 3)\n#define MAX98396_PCM_FORMAT_LJ\t\t\t(0x1 << 3)\n#define MAX98396_PCM_FORMAT_TDM_MODE0\t\t(0x3 << 3)\n#define MAX98396_PCM_FORMAT_TDM_MODE1\t\t(0x4 << 3)\n#define MAX98396_PCM_FORMAT_TDM_MODE2\t\t(0x5 << 3)\n#define MAX98396_PCM_MODE_CFG_CHANSZ_MASK\t(0x3 << 6)\n#define MAX98396_PCM_MODE_CFG_CHANSZ_16\t\t(0x1 << 6)\n#define MAX98396_PCM_MODE_CFG_CHANSZ_24\t\t(0x2 << 6)\n#define MAX98396_PCM_MODE_CFG_CHANSZ_32\t\t(0x3 << 6)\n#define MAX98396_PCM_MODE_CFG_LRCLKEDGE\t\t(0x1 << 1)\n\n \n#define MAX98396_PCM_MODE_CFG_BCLKEDGE\t\t(0x1 << 4)\n#define MAX98396_PCM_CLK_SETUP_BSEL_MASK\t(0xF << 0)\n#define MAX98396_PCM_BCLKEDGE_BSEL_MASK\t\t(0x1F)\n\n \n#define MAX98396_PCM_SR_SHIFT\t\t\t(0)\n#define MAX98396_IVADC_SR_SHIFT\t\t\t(4)\n#define MAX98396_PCM_SR_MASK\t\t\t(0xF << MAX98396_PCM_SR_SHIFT)\n#define MAX98396_IVADC_SR_MASK\t\t\t(0xF << MAX98396_IVADC_SR_SHIFT)\n#define MAX98396_PCM_SR_8000\t\t\t(0)\n#define MAX98396_PCM_SR_11025\t\t\t(1)\n#define MAX98396_PCM_SR_12000\t\t\t(2)\n#define MAX98396_PCM_SR_16000\t\t\t(3)\n#define MAX98396_PCM_SR_22050\t\t\t(4)\n#define MAX98396_PCM_SR_24000\t\t\t(5)\n#define MAX98396_PCM_SR_32000\t\t\t(6)\n#define MAX98396_PCM_SR_44100\t\t\t(7)\n#define MAX98396_PCM_SR_48000\t\t\t(8)\n#define MAX98396_PCM_SR_88200\t\t\t(9)\n#define MAX98396_PCM_SR_96000\t\t\t(10)\n#define MAX98396_PCM_SR_176400\t\t\t(11)\n#define MAX98396_PCM_SR_192000\t\t\t(12)\n\n \n#define MAX98396_PCM_RX_MASK\t\t\t(0x3 << 0)\n\n \n#define MAX98396_PCM_DMIX_CH1_SHIFT\t\t(0xF << 0)\n#define MAX98396_PCM_DMIX_CH0_SRC_MASK\t\t(0xF << 0)\n#define MAX98396_PCM_DMIX_CH1_SRC_MASK\t\t(0xF << MAX98396_PCM_DMIX_CH1_SHIFT)\n\n \n#define MAX98396_PCM_RX_EN_MASK\t\t\t(0x1 << 0)\n#define MAX98396_PCM_RX_BYP_EN_MASK\t\t(0x1 << 1)\n\n \n#define MAX98396_DSP_SPK_DCBLK_EN_SHIFT\t\t(0)\n#define MAX98396_DSP_SPK_DITH_EN_SHIFT\t\t(1)\n#define MAX98396_DSP_SPK_INVERT_SHIFT\t\t(2)\n#define MAX98396_DSP_SPK_VOL_RMPUP_SHIFT\t(3)\n#define MAX98396_DSP_SPK_VOL_RMPDN_SHIFT\t(4)\n#define MAX98396_DSP_SPK_SAFE_EN_SHIFT\t\t(5)\n#define MAX98396_DSP_SPK_WB_FLT_EN_SHIFT\t(6)\n\n \n#define MAX98396_AMP_SUPPLY_NOVBAT\t\t(0x1 << 0)\n\n \n#define MAX98396_IV_SENSE_DCBLK_EN_MASK\t\t(0x3 << 0)\n#define MAX98396_IV_SENSE_DCBLK_EN_SHIFT\t(0)\n#define MAX98396_IV_SENSE_DITH_EN_SHIFT\t\t(2)\n#define MAX98396_IV_SENSE_WB_FLT_EN_SHIFT\t(3)\n\n \n#define MAX98396_PVDD_UVLO_RESTART_SHFT\t\t(0)\n#define MAX98396_VBAT_UVLO_RESTART_SHFT\t\t(1)\n#define MAX98396_THEM_SHDN_RESTART_SHFT\t\t(2)\n#define MAX98396_OVC_RESTART_SHFT\t\t(3)\n\nenum {\n\tCODEC_TYPE_MAX98396,\n\tCODEC_TYPE_MAX98397,\n};\n\n#define  MAX98396_NUM_CORE_SUPPLIES 3\n\nstruct max98396_priv {\n\tstruct regmap *regmap;\n\tstruct gpio_desc *reset_gpio;\n\tstruct regulator_bulk_data core_supplies[MAX98396_NUM_CORE_SUPPLIES];\n\tstruct regulator *pvdd, *vbat;\n\tunsigned int v_slot;\n\tunsigned int i_slot;\n\tunsigned int spkfb_slot;\n\tunsigned int bypass_slot;\n\tbool dmon_stuck_enable;\n\tunsigned int dmon_stuck_threshold;\n\tbool dmon_mag_enable;\n\tunsigned int dmon_mag_threshold;\n\tunsigned int dmon_duration;\n\tbool interleave_mode;\n\tbool tdm_mode;\n\tint tdm_max_samplerate;\n\tint device_id;\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}