[["Maximum Current Estimation in CMOS Circuits.", ["Harish Kriplani", "Farid N. Najm", "Ibrahim N. Hajj"], "http://portal.acm.org/citation.cfm?id=113938.113937", 6], ["Incremental Circuit Simulation Using Waveform Relaxation.", ["Yun-Cheng Ju", "Resve A. Saleh"], "http://portal.acm.org/citation.cfm?id=113938.113936", 4], ["Parallel Waveform Relaxation of Circuits with Global Feedback Loops.", ["T. A. Johnson", "Albert E. Ruehli"], "http://portal.acm.org/citation.cfm?id=113938.113935", 4], ["On the Over-Specification Problem in Sequential ATPG Algorithms.", ["Kwang-Ting Cheng", "Hi-Keung Tony Ma"], "http://portal.acm.org/citation.cfm?id=113938.113933", 6], ["Freeze!: A New Approach for Testing Sequential Circuits.", ["Miron Abramovici", "Krishna B. Rajan", "David T. Miller"], "http://portal.acm.org/citation.cfm?id=113938.113932", 4], ["SWiTEST: A Switch Level Test Generation System for CMOS Combinational Circuits.", ["Kuen-Jong Lee", "Charles Njinda", "Melvin A. Breuer"], "http://portal.acm.org/citation.cfm?id=113938.113931", 4], ["Fast Exact and Quasi-Minimal Minimization of Highly Testable Fixed-Polarity AND/XOR Canonical Networks.", ["Andisheh Sarabi", "Marek A. Perkowski"], "http://portal.acm.org/citation.cfm?id=113938.113930", 6], ["Implicit and Incremental Computation of Primes and Essential Primes of Boolean Functions.", ["Olivier Coudert", "Jean Christophe Madre"], "http://portal.acm.org/citation.cfm?id=113938.113929", 4], ["Symbolic Prime Generation for Multiple-Valued Functions.", ["Bill Lin", "Olivier Coudert", "Jean Christophe Madre"], "http://portal.acm.org/citation.cfm?id=113938.110437", 5], ["FPGA Design Principles (A Tutorial).", ["Dwight D. Hill", "Ewald Detjens"], "http://portal.acm.org/citation.cfm?id=113938.110435", 2], ["Net Partitions Yield Better Module Partitions.", ["Jason Cong", "Lars W. Hagen", "Andrew B. Kahng"], "http://portal.acm.org/citation.cfm?id=113938.110434", 6], ["Performance-Driven System Partitioning on Multi-Chip Modules.", ["Minshine Shih", "Ernest S. Kuh", "Ren-Song Tsay"], "http://portal.acm.org/citation.cfm?id=113938.110432", 4], ["A Wire Length Estimation Technique Utilizing Neighborhood Density Equations.", ["Takeo Hamada", "Chung-Kuan Cheng", "Paul M. Chau"], "http://portal.acm.org/citation.cfm?id=113938.110431", 5], ["A Graph Theoretic Technique to Speed up Floorplan Area Optimization.", ["Ting-Chi Wang", "D. F. Wong"], "http://portal.acm.org/citation.cfm?id=113938.110429", 7], ["Canonical Embedding of Rectangular Duals with Applications to VLSI Floorplanning.", ["Susmita Sur-Kolay", "Bhargab B. Bhattacharya"], "http://portal.acm.org/citation.cfm?id=113938.110428", 6], ["Simulating Lossy Interconnect with High Frequency Nonidealities in Linear Time.", ["Jaijeet S. Roychowdhury", "A. Richard Newton", "Donald O. Pederson"], "http://portal.acm.org/citation.cfm?id=113938.110427", 6], ["Transient Simulation of Lossy Interconnect.", ["Shen Lin", "Ernest S. Kuh"], "http://portal.acm.org/citation.cfm?id=113938.110426", 6], ["AWESpice: A General Tool for the Accurate and Efficient Simulation of Interconnect Problems.", ["Vivek Raghavan", "J. Eric Bracken", "Ronald A. Rohrer"], "http://portal.acm.org/citation.cfm?id=113938.110425", 6], ["A Boundary-Element Approach to Transient simulation of Three-Dimensional Integrated Circuit Interconnect.", ["David D. Ling", "S. Kim", "J. White"], "http://portal.acm.org/citation.cfm?id=113938.110423", 6], ["Move Frame Scheduling and Mixed Scheduling-Allocation for the Automated Synthesis of Digital Systems.", ["Mehrdad Nourani", "Christos A. Papachristou"], "http://portal.acm.org/citation.cfm?id=113938.110421", 7], ["Representing Conditional Branches for High-Level Synthesis Applications.", ["Minjoong Rim", "Rajiv Jain"], "http://portal.acm.org/citation.cfm?id=113938.110381", 6], ["Global Scheduling Independent of Control Dependencies Based on Condition Vectors.", ["Kazutoshi Wakabayashi", "Hirohito Tanaka"], "http://portal.acm.org/citation.cfm?id=113938.110380", 4], ["Optimal Scheduling and Allocation of Embedded VLSI Chips.", ["Catherine H. Gebotys"], "http://portal.acm.org/citation.cfm?id=113938.110377", 4], ["Optimal Allocation and Binding in High-Level Synthesis.", ["Minjoong Rim", "Rajiv Jain", "Renato De Leone"], "http://portal.acm.org/citation.cfm?id=113938.110375", 4], ["Time Constrained Allocation and Assignment Techniques for High Throughput Signal Processing.", ["Werner Geurts", "Francky Catthoor", "Hugo De Man"], "http://portal.acm.org/citation.cfm?id=113938.110373", 4], ["Is Technology-Independent Design Really Practical? (Panel Abstract).", ["Peter Hillen"], "http://portal.acm.org/citation.cfm?id=113938.110371", 0], ["An Engineering Environment for Hardware/Software Co-Simulation.", ["David Becker", "Raj K. Singh", "Stephen G. Tell"], "http://portal.acm.org/citation.cfm?id=113938.110367", 6], ["High Level Synthesis of Pipelined Instruction Set Processors and Back-End Compilers.", ["Ing-Jer Huang", "Alvin M. Despain"], "http://portal.acm.org/citation.cfm?id=113938.110366", 6], ["APT: An Area-Performance-Testability Driven Placement Algorithm.", ["Sungho Kim", "Prithviraj Banerjee", "Vivek Chickermane", "Janak H. Patel"], "http://portal.acm.org/citation.cfm?id=113938.110364", 6], ["A Performance Driven Macro-Cell Placement Algorithm.", ["Tong Gao", "Pravin M. Vaidya", "C. L. Liu"], "http://portal.acm.org/citation.cfm?id=113938.119627", 6], ["Fuzzy Logic Approach to Placement Problem.", ["Rung-Bin Lin", "Eugene Shragowitz"], "http://portal.acm.org/citation.cfm?id=113938.119626", 6], ["Delay Fault Test Generation for Scan/Hold Circuits Using Boolean Expressions.", ["Debashis Bhattacharya", "Prathima Agrawal", "Vishwani D. Agrawal"], "http://portal.acm.org/citation.cfm?id=113938.119386", 6], ["Delay Fault Models and Test Generation for Random Logic Sequential Circuits.", ["Tapan J. Chakraborty", "Vishwani D. Agrawal", "Michael L. Bushnell"], "http://portal.acm.org/citation.cfm?id=113938.117295", 8], ["Equivalence of Robust Delay-Fault and Single Stuck-Fault Test Generation.", ["Alexander Saldanha", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "http://portal.acm.org/citation.cfm?id=113938.110359", 4], ["At-Speed Delay Testing of Synchronous Sequential Circuits.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "http://portal.acm.org/citation.cfm?id=113938.110356", 5], ["The Princeton University Behavioral Synthesis System.", ["Wayne H. Wolf", "Andres Takach", "Chun-Yao Huang", "Richard Manno", "Ephrem Wu"], "http://portal.acm.org/citation.cfm?id=113938.149395", 6], ["High-Level Synthesis from VHDL with Exact Timing Constraints.", ["A. Stoll", "Peter Duzy"], "http://portal.acm.org/citation.cfm?id=113938.149396", 6], ["Synthesis from Production-Based Specifications.", ["Andrew Seawright", "Forrest Brewer"], "http://portal.acm.org/citation.cfm?id=113938.149397", 6], ["Which ASIC Technology Will Dominate the 1990's (Panel Abstract).", ["Ronald Collet"], "https://dl.acm.org/citation.cfm?id=149399", 0], ["Generalized Moment-Matching Methods for Transient Analysis of Interconnect Networks.", ["Eli Chiprout", "Michel S. Nakhla"], "http://portal.acm.org/citation.cfm?id=113938.149401", 6], ["On the Stability of Moment-Matching Approximations in Asymptotic Waveform Evaluation.", ["Demos F. Anastasakis", "Nanda Gopal", "Seok-Yoon Kim", "Lawrence T. Pillage"], "http://portal.acm.org/citation.cfm?id=113938.149405", 6], ["AWEsymbolic: Compiled Analysis of Linear(ized) Circuits using Asymptotic Waveform Evaluation.", ["John Y. Lee", "Ronald A. Rohrer"], "http://portal.acm.org/citation.cfm?id=113938.149409", 6], ["Specification Partitioning for System Design.", ["Frank Vahid", "Daniel Gajski"], "http://portal.acm.org/citation.cfm?id=113938.149411", 6], ["Synthesis and Simulation of Digital Systems Containing Interacting Hardware and Software Components.", ["Rajesh K. Gupta", "Claudionor Jose Nunes Coelho Jr.", "Giovanni De Micheli"], "http://portal.acm.org/citation.cfm?id=113938.149413", 6], ["High-Level Synthesis with Pin Constraints for Multiple-Chip Designs.", ["Yung-Hua Hung", "Alice C. Parker"], "http://portal.acm.org/citation.cfm?id=113938.149415", 4], ["Partitioning by Regularity Extraction.", ["D. Sreenivasa Rao", "Fadi J. Kurdahi"], "http://portal.acm.org/citation.cfm?id=113938.149419", 4], ["A Path-Oriented Approach for Reducing Hazards in Asynchronous Designs.", ["Meng-Lin Yu", "P. A. Subrahmanyam"], "http://portal.acm.org/citation.cfm?id=113938.149423", 6], ["Circuit Structure Relations to Redundancy and Delay: The KMS Algorithm Revisited.", ["Alexander Saldanha", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "http://portal.acm.org/citation.cfm?id=113938.149425", 4], ["Circuit Enhancement by Eliminating Long False Paths.", ["Hsi-Chuan Chen", "David Hung-Chang Du", "Siu-Wing Cheng"], "http://portal.acm.org/citation.cfm?id=113938.149427", 4], ["Estimation of Average Switching Activity in Combinational and Sequential Circuits.", ["Abhijit Ghosh", "Srinivas Devadas", "Kurt Keutzer", "Jacob White"], "http://portal.acm.org/citation.cfm?id=113938.149428", 7], ["Why Data Models Will Become the Fastest Growing Segment of the EDA Market (Panel Abstract).", ["William Lattin"], "http://portal.acm.org/citation.cfm?id=113938.149430", 0], ["Hierarchical Test Generation under Intensive Global Functional Constraints.", ["Jaushin Lee", "Janak H. Patel"], "http://portal.acm.org/citation.cfm?id=113938.149433", 6], ["A Methodology to Reduce the Computational Cost of Behavioral Test Pattern Generation.", ["Jean Francois Santucci", "Gerard Dray", "Norbert Giambiasi", "Marc Boumedine"], "http://portal.acm.org/citation.cfm?id=113938.149434", 6], ["Automatic Test Knowledge Extraction from VHDL (ATKET).", ["Praveen Vishakantaiah", "Jacob A. Abraham", "Magdy S. Abadir"], "http://portal.acm.org/citation.cfm?id=113938.149442", 6], ["Data Path Allocation using an Extended Binding Model.", ["Ganesh Krishnamoorthy", "John A. Nestor"], "http://portal.acm.org/citation.cfm?id=113938.149445", 6], ["ISIS: A System for Performance Driven Resource Sharing.", ["Brent Gregory", "Don MacMillen", "Dennis Fogg"], "http://portal.acm.org/citation.cfm?id=113938.149448", 6], ["Functional Synthesis Using Area and Delay Optimization.", ["Elke A. Rundensteiner", "Daniel Gajski"], "http://portal.acm.org/citation.cfm?id=113938.149451", 6], ["Why it doesn't work for CAD (Panel Abstract).", ["Rick Potter"], "http://portal.acm.org/citation.cfm?id=113938.149453", 0], ["Directions to Watch in Design Technology (Tutorial Abstract).", ["Gerry Langeler"], "http://portal.acm.org/citation.cfm?id=113938.149455", 0], ["Hcompare: A Hierarchical Netlist Comparison Program.", ["Pradeep Batra", "David Cooke"], "http://portal.acm.org/citation.cfm?id=113938.149458", 6], ["An Interpreter for General Netlist Design Rule Checking.", ["Georg Peltz"], "https://dl.acm.org/citation.cfm?id=149465", 6], ["Hierarchical Pitchmatching Compaction Using Minimum Design.", ["Cyrus Bamji", "Ravi Varadarajan"], "http://portal.acm.org/citation.cfm?id=113938.149468", 7], ["Process Independent Constraint Graph Compaction.", ["David G. Boyer"], "http://portal.acm.org/citation.cfm?id=113938.149470", 5], ["A New Hierarchical Layout Compactor Using Simplified Graph Models.", ["Wonjong Kim", "Joohack Lee", "Hyunchul Shin"], "http://portal.acm.org/citation.cfm?id=113938.149473", 4], ["On Efficient Concurrent Fault Simulation for Synchronous Sequential Circuits.", ["Dong-Ho Lee", "Sudhakar M. Reddy"], "http://portal.acm.org/citation.cfm?id=113938.149476", 5], ["Concurrent Fault Simulation of Logic Gates and Memory Blocks on Message Passing Multicomputers.", ["Soumitra Bose", "Prathima Agrawal"], "http://portal.acm.org/citation.cfm?id=113938.149479", 4], ["HOPE: An Efficient Parallel Fault Simulator for Synchronous Sequential Circuits.", ["Hyung Ki Lee", "Dong Sam Ha"], "http://portal.acm.org/citation.cfm?id=113938.149481", 5], ["On the Distribution of Fault Coverage and Test length in Random Testing of Combinational Circuits.", ["Amitava Majumdar", "Sarma Sastry"], "http://portal.acm.org/citation.cfm?id=113938.149485", 6], ["Exact Evaluation of Diagnostic Test Resolution.", ["Ken Kubiak", "Steven Parkes", "W. Kent Fuchs", "Resve A. Saleh"], "http://portal.acm.org/citation.cfm?id=113938.149484", 6], ["Algorithms for Current Monitor Based Diagnosis of Bridging and Leakage Faults.", ["Sreejit Chakravarty", "Minsheng Liu"], "http://portal.acm.org/citation.cfm?id=113938.149486", 4], ["A Novel Approach to Delay-Fault Diagnosis.", ["Patrick Girard", "Christian Landrault", "Serge Pravossoudovitch"], "http://portal.acm.org/citation.cfm?id=113938.149488", 4], ["TEMPT: Technology Mapping for the Exploration of FPGA Architectures with Hard-Wired Connections.", ["Kevin Chung", "Jonathan Rose"], "http://portal.acm.org/citation.cfm?id=113938.149490", 7], ["Area and Delay Mapping for Table-Look-Up Based Field Programmable Gate Arrays.", ["Prashant Sawkar", "Donald E. Thomas"], "http://portal.acm.org/citation.cfm?id=113938.149494", 6], ["Characterization of Boolean Functions for Rapid Matching in FPGA Technology Mapping.", ["Ulf Schlichtmann", "Franc Brglez", "Michael Hermann"], "http://portal.acm.org/citation.cfm?id=113938.149496", 6], ["An Improved Synthesis Algorithm for Multiplexor-Based PGA's.", ["Rajeev Murgai", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "http://portal.acm.org/citation.cfm?id=113938.149498", 7], ["Acquiring and Maintaining State-of-the-Art DA Systems.", ["Patrick M. Hefferan", "Steve Sapiro"], "http://portal.acm.org/citation.cfm?id=113938.149501", 6], ["Analyzing Cycle Stealing on Synchronous Circuits with Level-Sensitive Latches.", ["Ichiang Lin", "John A. Ludwig", "Kwok Eng"], "http://portal.acm.org/citation.cfm?id=113938.149504", 6], ["Computing Optimal Clock Schedules.", ["Thomas G. Szymanski"], "http://portal.acm.org/citation.cfm?id=113938.149547", 6], ["On the Temporal Equivalence of Sequential Circuits.", ["Narendra V. Shenoy", "Kanwar Jit Singh", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "http://portal.acm.org/citation.cfm?id=113938.149549", 5], ["An Approach to Symbolic Timing Verification.", ["Tod Amon", "Gaetano Borriello"], "http://portal.acm.org/citation.cfm?id=113938.149551", 4], ["Validating Discrete Event Simulations Using Event Pattern Mappings.", ["Benoit A. Gennart", "David C. Luckham"], "http://portal.acm.org/citation.cfm?id=113938.149552", 6], ["Two New Techniques for Compiled Multi-Delay Logic Simulation.", ["Yun Sik Lee", "Peter M. Maurer"], "http://portal.acm.org/citation.cfm?id=113938.149555", 4], ["Zero Delay versus Positive Delay in an Incremental Switch-Level Simulator.", ["Larry G. Jones"], "http://portal.acm.org/citation.cfm?id=113938.149558", 4], ["Performance Evaluation of an Event-Driven Logic Simulation Machine.", ["Fumiyasu Hirose"], "http://portal.acm.org/citation.cfm?id=113938.149560", 4], ["HLSIM - A New Hierarchical Logic Simulator and Netlist Converter.", ["David A. Zein", "Oliver P. Engel", "Gary S. Ditlow"], "http://portal.acm.org/citation.cfm?id=113938.149561", 6], ["Coalgebraic Division for Multilevel Logic Synthesis.", ["Wen-Jun Hsu", "Wen-Zen Shen"], "http://portal.acm.org/citation.cfm?id=113938.149562", 5], ["Efficient Sum-to-One Subsets Algorithm for Logic Optimization.", ["Kuang-Chien Chen", "Masahiro Fujita"], "http://portal.acm.org/citation.cfm?id=113938.149563", 6], ["Optimization of Primitive Gate Networks Using Multiple Output Two-Level Minimization.", ["Abdul A. Malik"], "http://portal.acm.org/citation.cfm?id=113938.149564", 5], ["Test-Set Preserving Logic Transformations.", ["Michael J. Batek", "John P. Hayes"], "http://portal.acm.org/citation.cfm?id=113938.149565", 5], ["Design and Integration Services (Panel Abstract).", ["Ronald Collet"], "https://dl.acm.org/citation.cfm?id=149566", 0], ["Challenges and Advances in Electrical Interconnect Analysis.", ["Albert E. Ruehli", "Hansruedi Heeb"], "http://portal.acm.org/citation.cfm?id=113938.149567", 6], ["Tools to Aid in Wiring Rule Generation for High Speed Interconnects.", ["Paul D. Franzon", "Slobodan Simovich", "Michael B. Steer", "Mark Basel", "Sharad Mehrotra", "Tom Mills"], "http://portal.acm.org/citation.cfm?id=113938.149568", 6], ["IPDA: Interconnect Performance Design Assistant.", ["Norman H. Chang", "Keh-Jeng Chang", "John Leo", "Ken Lee", "Soo-Young Oh"], "http://portal.acm.org/citation.cfm?id=113938.149569", 6], ["On the Circuit Implementation Problem.", ["Wing Ning Li", "Andrew Lim", "Prathima Agrawal", "Sartaj Sahni"], "http://portal.acm.org/citation.cfm?id=113938.149570", 6], ["BDDMAP: A Technology Mapper Based on a New Covering Algorithm.", ["David S. Kung", "Robert F. Damiano", "Theresa A. Nix", "David J. Geiger"], "http://portal.acm.org/citation.cfm?id=113938.149571", 4], ["LATTIS: An Iterative Speedup Heuristic for Mapped Logic.", ["John P. Fishburn"], "http://portal.acm.org/citation.cfm?id=113938.149572", 4], ["A Near Optimal Algorithm for Technology Mapping Minimizing Area under Delay Constraints.", ["Kamal Chaudhary", "Massoud Pedram"], "http://portal.acm.org/citation.cfm?id=113938.149573", 7], ["Why is Today's CAD Inadequate for Designing Tomorrow's Computers (Panel Abstract).", ["Arny Goldfein"], "http://portal.acm.org/citation.cfm?id=113938.149574", 0], ["Design Process Management for CAD Frameworks.", ["Margarida F. Jacome", "Stephen W. Director"], "http://portal.acm.org/citation.cfm?id=113938.149575", 6], ["Automated Design Decision Support System.", ["Robert Beggs", "John Sawaya", "Catharine Ciric", "Julius Etzl"], "http://portal.acm.org/citation.cfm?id=113938.149577", 6], ["Application-Driven Design Automation for Microprocessor Design.", ["Iksoo Pyo", "Ching-Long Su", "Ing-Jer Huang", "Kuo-Rueih Pan", "Yong-Seon Koh", "Chi-Ying Tsui", "Hsu-Tsun Chen", "Gino Cheng", "Shihming Liu", "Shiqun Wu", "Alvin M. Despain"], "https://dl.acm.org/citation.cfm?id=149622", 6], ["Zero Skew Clock Net Routing.", ["Ting-Hai Chao", "Yu-Chin Hsu", "Jan-Ming Ho"], "http://portal.acm.org/citation.cfm?id=113938.149623", 6], ["Power and Ground Network Topology Optimization for Cell Based VLSIs.", ["Takashi Mitsuhashi", "Ernest S. Kuh"], "http://portal.acm.org/citation.cfm?id=113938.149624", 6], ["FARM: An Efficient Feed-Through Pin Assignment Algorithm.", ["Xianlong Hong", "Jin Huang", "Chung-Kuan Cheng", "Ernest S. Kuh"], "http://portal.acm.org/citation.cfm?id=113938.149625", 6], ["Iterative and Adaptive Slack Allocation for Performance-Driven Layout and FPGA Routing.", ["Jon Frankle"], "http://portal.acm.org/citation.cfm?id=113938.149626", 7], ["The Role of Long and Short Paths in Circuit Performance Optimization.", ["Siu-Wing Cheng", "Hsi-Chuan Chen", "David Hung-Chang Du", "Andrew Lim"], "http://portal.acm.org/citation.cfm?id=113938.149627", 6], ["Certified Timing Verification and the Transition Delay of a Logic Circuit.", ["Srinivas Devadas", "Kurt Keutzer", "Sharad Malik", "Albert R. Wang"], "http://portal.acm.org/citation.cfm?id=113938.149628", 7], ["Recurrence Equations and the Optimization of Synchronous Logic Circuits.", ["Maurizio Damiani", "Giovanni De Micheli"], "http://portal.acm.org/citation.cfm?id=113938.149629", 6], ["Finite State Machine Synthesis with Fault Tolerant Test Function.", ["Srimat T. Chakradhar", "Suman Kanjilal", "Vishwani D. Agrawal"], "http://portal.acm.org/citation.cfm?id=113938.149630", 6], ["Solving the State Assignment Problem for Signal Transition Graphs.", ["Luciano Lavagno", "Cho W. Moon", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "http://portal.acm.org/citation.cfm?id=113938.149631", 5], ["State Assignment Using Input/Output Functions.", ["Irith Pomeranz", "Kwang-Ting Cheng"], "http://portal.acm.org/citation.cfm?id=113938.149632", 5], ["Frameworks - User's Perspective (Panel Abstract).", ["L. Lanzo"], "http://portal.acm.org/citation.cfm?id=113938.149633", 0], ["A New Efficient Approach to Multilayer Channel Routing Problem.", ["Sung-Chuan Fang", "Wu-Shiung Feng", "Shian-Lang Lee"], "http://portal.acm.org/citation.cfm?id=113938.149634", 6], ["A Multi-Layer Channel Router with New Style of Over-the-Cell Routing.", ["Takashi Fujii", "Yoko Mima", "Tsuneo Matsuda", "Takeshi Yoshimura"], "http://portal.acm.org/citation.cfm?id=113938.149635", 4], ["New Models for Four- and Five-Layer Channel Routing.", ["Tai-Tsung Ho"], "http://portal.acm.org/citation.cfm?id=113938.149636", 5], ["A Pin Permutation Algorithm for Improving Over-the-Cell Channel Routing.", ["Cliff Yungchin Hou", "C. Y. Roger Chen"], "http://portal.acm.org/citation.cfm?id=113938.149637", 6], ["Over-the-Cell Channel Routing for High Performance Circuits.", ["Sivakumar Natarajan", "Naveed A. Sherwani", "Nancy D. Holmes", "Majid Sarrafzadeh"], "http://portal.acm.org/citation.cfm?id=113938.149639", 4], ["Over-the-Cell Routers for New Cell Model.", ["Bo Wu", "Naveed A. Sherwani", "Nancy D. Holmes", "Majid Sarrafzadeh"], "http://portal.acm.org/citation.cfm?id=113938.149640", 4], ["Edge-Valued Binary Decision Diagrams for Multi-Level Hierarchical Verification.", ["Yung-Te Lai", "Sarma Sastry"], "http://portal.acm.org/citation.cfm?id=113938.149642", 6], ["A New Model for Improving symbolic Product Machine Traversal.", ["Gianpiero Cabodi", "Paolo Camurati", "Fulvio Corno", "Silvano Gai", "Paolo Prinetto", "Matteo Sonza Reorda"], "http://portal.acm.org/citation.cfm?id=113938.149643", 6], ["Exact Calculation of Synchronization Sequences Based on Binary Decision Diagrams.", ["Carl Pixley", "Seh-Woong Jeong", "Gary D. Hachtel"], "http://portal.acm.org/citation.cfm?id=113938.149645", 4], ["Functional Approaches to Generating Orderings for Efficient Symbolic Representations.", ["M. Ray Mercer", "Rohit Kapur", "Don E. Ross"], "http://portal.acm.org/citation.cfm?id=113938.149646", 4], ["Inductive Verification of Iterative Systems.", ["June-Kyung Rho", "Fabio Somenzi"], "http://portal.acm.org/citation.cfm?id=113938.149647", 6], ["The Automatic Generation of Bus-Interface Models.", ["Yew-Hong Leong", "William P. Birmingham"], "http://portal.acm.org/citation.cfm?id=113938.149649", 4], ["Superpipelined Control and Data Path Synthesis.", ["Usha Prabhu", "Barry M. Pangrle"], "http://portal.acm.org/citation.cfm?id=113938.149650", 6], ["Distributed Design-Space Exploration for High-Level Synthesis Systems.", ["Rajiv Dutta", "Jayanta Roy", "Ranga Vemuri"], "http://portal.acm.org/citation.cfm?id=113938.149651", 7], ["An Efficient algorithm for Microword Length Minimization.", ["Ruchir Puri", "Jun Gu"], "http://portal.acm.org/citation.cfm?id=113938.149655", 6], ["Control Optimization in High-Level Synthesis Using Behavioral Don't Cares.", ["Reinaldo A. Bergamaschi", "Donald A. Lobo", "Andreas Kuehlmann"], "http://portal.acm.org/citation.cfm?id=113938.149657", 5], ["Transformation-Based High-Level Synthesis of Fault-Tolerant ASICs.", ["Ramesh Karri", "Alex Orailoglu"], "http://portal.acm.org/citation.cfm?id=113938.149660", 4], ["The Electronic Design Interchange Format EDIF: Present and Future.", ["Hilary J. Kahn", "Richard Goldman"], "http://portal.acm.org/citation.cfm?id=113938.149663", 6], ["CAD Framework Initiative - A User Perspective.", ["Todd J. Scallan"], "http://portal.acm.org/citation.cfm?id=113938.149665", 4], ["An Efficient Routing Algorithm for SOG Cell Generation on a Dense Gate-Isolated Layout Style.", ["Ryosuke Okuda", "Sumio Oguri"], "http://portal.acm.org/citation.cfm?id=113938.149670", 6], ["Routing Considerations in Symbolic Layout Synthesis.", ["Youlin Liao", "Stan Chow"], "http://portal.acm.org/citation.cfm?id=113938.149672", 5], ["Experiments with a Performance Driven Module Generator.", ["Soohong Kim", "Robert Michael Owens", "Mary Jane Irwin"], "http://portal.acm.org/citation.cfm?id=113938.149675", 4], ["Plane Parallel a Maze Router and Its Application to FPGAs.", ["Mikael Palczewski"], "http://portal.acm.org/citation.cfm?id=113938.149679", 7], ["A Mixed-Integer Nonlinear Programming Approach to Analog Circuit Synthesis.", ["Prabir C. Maulik", "L. Richard Carley", "Rob A. Rutenbar"], "http://portal.acm.org/citation.cfm?id=113938.149682", 6], ["An Integrated Approach to Realistic Worst-Case Design Optimization of MOS Analog Circuits.", ["Abhijit Dharchoudhury", "Sung-Mo Kang"], "http://portal.acm.org/citation.cfm?id=113938.149684", 6], ["Multipole-Accelerated 3-D Capacitance Extraction Algorithms for Structures with Conformal Dielectrics.", ["Keith Nabors", "Jacob White"], "http://portal.acm.org/citation.cfm?id=113938.149686", 6], ["The State of EDA Standards (Panel Abstract).", ["John P. Eurich"], "http://portal.acm.org/citation.cfm?id=113938.149689", 0], ["Manufacturing Interface (Panel Abstract).", ["Charles A. Shaw"], "http://portal.acm.org/citation.cfm?id=113938.149693", 0]]