{
    "functionName": "test_Register16",
    "className": "TestRegister16",
    "fileName": "/jamesjiang52_&_Bitwise/tests_&_storage_&_test_Register16.py",
    "projectName": "repos",
    "Label": false,
    "isTest": true,
    "Body": "input_1 = bw.wire.Wire()\ninput_2 = bw.wire.Wire()\ninput_3 = bw.wire.Wire()\ninput_4 = bw.wire.Wire()\ninput_5 = bw.wire.Wire()\ninput_6 = bw.wire.Wire()\ninput_7 = bw.wire.Wire()\ninput_8 = bw.wire.Wire()\ninput_9 = bw.wire.Wire()\ninput_10 = bw.wire.Wire()\ninput_11 = bw.wire.Wire()\ninput_12 = bw.wire.Wire()\ninput_13 = bw.wire.Wire()\ninput_14 = bw.wire.Wire()\ninput_15 = bw.wire.Wire()\ninput_16 = bw.wire.Wire()\nenable = bw.wire.Wire()\nclock = bw.wire.Wire()\ninput_bus = bw.wire.Bus16(input_1, input_2, input_3, input_4, input_5,\n    input_6, input_7, input_8, input_9, input_10, input_11, input_12,\n    input_13, input_14, input_15, input_16)\noutput_bus = bw.wire.Bus16()\na = bw.storage.Register16(input_bus, enable, clock, output_bus)\nenable.value = 1\nclock.value = 0\ninput_1.value = 0\ninput_2.value = 0\ninput_3.value = 0\ninput_4.value = 0\ninput_5.value = 0\ninput_6.value = 0\ninput_7.value = 0\ninput_8.value = 0\ninput_9.value = 0\ninput_10.value = 0\ninput_11.value = 0\ninput_12.value = 0\ninput_13.value = 0\ninput_14.value = 0\ninput_15.value = 0\ninput_16.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n    0, 0)\nclock.value = 0\ninput_16.value = 1\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n    0, 1)\nclock.value = 0\ninput_15.value = 1\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n    1, 1)\nclock.value = 0\ninput_14.value = 1\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n    1, 1)\nclock.value = 0\ninput_13.value = 1\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1,\n    1, 1)\nclock.value = 0\ninput_12.value = 1\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1,\n    1, 1)\nclock.value = 0\ninput_11.value = 1\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1,\n    1, 1)\nclock.value = 0\ninput_10.value = 1\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1,\n    1, 1)\nclock.value = 0\ninput_9.value = 1\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1,\n    1, 1)\nclock.value = 0\ninput_8.value = 1\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1,\n    1, 1)\nclock.value = 0\ninput_7.value = 1\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1,\n    1, 1)\nclock.value = 0\ninput_6.value = 1\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n    1, 1)\nclock.value = 0\ninput_5.value = 1\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n    1, 1)\nclock.value = 0\ninput_4.value = 1\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n    1, 1)\nclock.value = 0\ninput_3.value = 1\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n    1, 1)\nclock.value = 0\ninput_2.value = 1\nclock.value = 1\nassert output_bus.wire_values == (0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n    1, 1)\nenable.value = 0\nclock.value = 0\ninput_1.value = 1\nclock.value = 1\nassert output_bus.wire_values == (0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n    1, 1)\nenable.value = 1\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n    1, 1)\nclock.value = 0\ninput_1.value = 0\ninput_2.value = 0\ninput_3.value = 0\ninput_4.value = 0\ninput_5.value = 0\ninput_6.value = 0\ninput_7.value = 0\ninput_8.value = 0\ninput_9.value = 0\ninput_10.value = 0\ninput_11.value = 0\ninput_12.value = 0\ninput_13.value = 0\ninput_14.value = 0\ninput_15.value = 0\ninput_16.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n    0, 0)\nprint(a.__doc__)\nprint(a)\na(data_bus=(0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1), enable=1,\n    clock=0, output_bus=None)\na(clock=1)\nassert output_bus.wire_values == (0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0,\n    1, 1)\n"
}