#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5607ed6dff10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5607ed675da0 .scope module, "matrix_loader_tb" "matrix_loader_tb" 3 4;
 .timescale -9 -12;
v0x5607ed706630_0 .net "a_row_out", 255 0, v0x5607ed7055f0_0;  1 drivers
v0x5607ed706710_0 .net "addr_out", 4 0, v0x5607ed705690_0;  1 drivers
v0x5607ed7067e0_0 .var "axiid", 1 0;
v0x5607ed7068e0_0 .var "axiiv", 0 0;
v0x5607ed7069b0_0 .net "b_col_out", 255 0, v0x5607ed705870_0;  1 drivers
v0x5607ed706a50_0 .var "clk", 0 0;
v0x5607ed706af0_0 .net "complete", 0 0, v0x5607ed705ab0_0;  1 drivers
v0x5607ed706bc0_0 .var "requested_a_row", 4 0;
v0x5607ed706c90_0 .var "requested_b_col", 4 0;
v0x5607ed706df0_0 .var "rst", 0 0;
S_0x5607ed675f30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 54, 3 54 0, S_0x5607ed675da0;
 .timescale -9 -12;
v0x5607ed6d7eb0_0 .var/2s "i", 31 0;
S_0x5607ed6caad0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 56, 3 56 0, S_0x5607ed675f30;
 .timescale -9 -12;
v0x5607ed6deea0_0 .var/2s "j", 31 0;
S_0x5607ed6cacb0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 58, 3 58 0, S_0x5607ed6caad0;
 .timescale -9 -12;
v0x5607ed6dd780_0 .var/2s "k", 31 0;
S_0x5607ed701090 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 74, 3 74 0, S_0x5607ed675da0;
 .timescale -9 -12;
v0x5607ed6d8360_0 .var/2s "i", 31 0;
S_0x5607ed7012d0 .scope module, "uut" "matrix_loader" 3 19, 4 7 0, S_0x5607ed675da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "inter_refclk";
    .port_info 1 /INPUT 1 "eth_refclk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "axiiv";
    .port_info 4 /INPUT 2 "axiid";
    .port_info 5 /INPUT 5 "requested_a_row";
    .port_info 6 /INPUT 5 "requested_b_col";
    .port_info 7 /OUTPUT 5 "addr_out";
    .port_info 8 /OUTPUT 256 "a_row_out";
    .port_info 9 /OUTPUT 256 "b_col_out";
    .port_info 10 /OUTPUT 1 "complete";
P_0x5607ed676c70 .param/l "MAX_ELEMENT_SIZE" 0 4 7, +C4<00000000000000000000000000001000>;
P_0x5607ed676cb0 .param/l "MAX_SIZE_A" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x5607ed676cf0 .param/l "MAX_SIZE_B" 0 4 9, +C4<00000000000000000000000000100000>;
v0x5607ed704900_0 .var "A_addr_buffer", 9 0;
v0x5607ed7049e0_0 .var "A_addra", 4 0;
v0x5607ed704ad0_0 .var "A_addrb", 4 0;
v0x5607ed704bd0_0 .var "A_dina", 255 0;
v0x5607ed704ca0_0 .net "A_dout", 255 0, L_0x5607ed6dd620;  1 drivers
v0x5607ed704d40_0 .var "A_enb", 0 0;
v0x5607ed704e10_0 .var "A_regceb", 0 0;
v0x5607ed704ee0_0 .var "A_wea", 0 0;
v0x5607ed704fb0_0 .var "B_addra", 4 0;
v0x5607ed705110_0 .var "B_addrb", 4 0;
v0x5607ed7051e0_0 .var "B_dina", 255 0;
v0x5607ed7052b0_0 .net "B_dout", 255 0, L_0x5607ed6ded80;  1 drivers
v0x5607ed705380_0 .var "B_enb", 0 0;
v0x5607ed705450_0 .var "B_regceb", 0 0;
v0x5607ed705520_0 .var "B_wea", 0 0;
v0x5607ed7055f0_0 .var "a_row_out", 255 0;
v0x5607ed705690_0 .var "addr_out", 4 0;
v0x5607ed705730_0 .net "axiid", 1 0, v0x5607ed7067e0_0;  1 drivers
v0x5607ed7057d0_0 .net "axiiv", 0 0, v0x5607ed7068e0_0;  1 drivers
v0x5607ed705870_0 .var "b_col_out", 255 0;
v0x5607ed705930_0 .var "bad", 0 0;
v0x5607ed7059f0_0 .var "bram_rst", 0 0;
v0x5607ed705ab0_0 .var "complete", 0 0;
v0x5607ed705b70_0 .var "downtime", 0 0;
v0x5607ed705c30_0 .var "element_buffer", 5 0;
v0x5607ed705d10_0 .var "element_counter", 1 0;
v0x5607ed705df0_0 .net "eth_refclk", 0 0, v0x5607ed706a50_0;  1 drivers
v0x5607ed705e90_0 .net "inter_refclk", 0 0, v0x5607ed706a50_0;  alias, 1 drivers
v0x5607ed705f30_0 .var "loading", 0 0;
v0x5607ed705ff0_0 .var "matrix_counter", 9 0;
v0x5607ed7060d0_0 .net "requested_a_row", 4 0, v0x5607ed706bc0_0;  1 drivers
v0x5607ed7061b0_0 .net "requested_b_col", 4 0, v0x5607ed706c90_0;  1 drivers
v0x5607ed706290_0 .var "row_buffer", 255 0;
v0x5607ed706370_0 .net "rst", 0 0, v0x5607ed706df0_0;  1 drivers
v0x5607ed706410_0 .var "transmitting", 0 0;
E_0x5607ed6b8ee0 .event edge, v0x5607ed702b00_0, v0x5607ed705930_0;
S_0x5607ed7015c0 .scope module, "Matrix_A_BRAM" "xilinx_simple_dual_port_2_clock_ram" 4 162, 5 7 0, S_0x5607ed7012d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "addra";
    .port_info 1 /INPUT 5 "addrb";
    .port_info 2 /INPUT 256 "dina";
    .port_info 3 /INPUT 1 "clka";
    .port_info 4 /INPUT 1 "clkb";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "enb";
    .port_info 7 /INPUT 1 "rstb";
    .port_info 8 /INPUT 1 "regceb";
    .port_info 9 /OUTPUT 256 "doutb";
P_0x5607ed6e2750 .param/str "INIT_FILE" 0 5 11, "\000";
P_0x5607ed6e2790 .param/l "RAM_DEPTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x5607ed6e27d0 .param/str "RAM_PERFORMANCE" 0 5 10, "HIGH_PERFORMANCE";
P_0x5607ed6e2810 .param/l "RAM_WIDTH" 0 5 8, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
v0x5607ed7022a0 .array "BRAM", 0 31, 255 0;
v0x5607ed702380_0 .net "addra", 4 0, v0x5607ed7049e0_0;  1 drivers
v0x5607ed702460_0 .net "addrb", 4 0, v0x5607ed704ad0_0;  1 drivers
v0x5607ed702550_0 .net "clka", 0 0, v0x5607ed706a50_0;  alias, 1 drivers
v0x5607ed702610_0 .net "clkb", 0 0, v0x5607ed706a50_0;  alias, 1 drivers
v0x5607ed702700_0 .net "dina", 255 0, v0x5607ed704bd0_0;  1 drivers
v0x5607ed7027c0_0 .net "doutb", 255 0, L_0x5607ed6dd620;  alias, 1 drivers
v0x5607ed7028a0_0 .net "enb", 0 0, v0x5607ed704d40_0;  1 drivers
v0x5607ed702960_0 .var "ram_data", 255 0;
v0x5607ed702a40_0 .net "regceb", 0 0, v0x5607ed704e10_0;  1 drivers
v0x5607ed702b00_0 .net "rstb", 0 0, v0x5607ed706df0_0;  alias, 1 drivers
v0x5607ed702bc0_0 .net "wea", 0 0, v0x5607ed704ee0_0;  1 drivers
S_0x5607ed701ac0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x5607ed7015c0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x5607ed701ac0
v0x5607ed6d4ae0_0 .var/i "depth", 31 0;
TD_matrix_loader_tb.uut.Matrix_A_BRAM.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x5607ed6d4ae0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5607ed6d4ae0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5607ed6d4ae0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x5607ed701d60 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 30, 5 30 0, S_0x5607ed7015c0;
 .timescale -9 -12;
v0x5607ed6d4f90_0 .var/i "ram_index", 31 0;
S_0x5607ed701fa0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x5607ed7015c0;
 .timescale -9 -12;
L_0x5607ed6dd620 .functor BUFZ 256, v0x5607ed7021a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x5607ed7021a0_0 .var "doutb_reg", 255 0;
E_0x5607ed6b9540 .event posedge, v0x5607ed702550_0;
S_0x5607ed702e20 .scope module, "Matrix_B_BRAM" "xilinx_simple_dual_port_2_clock_ram" 4 181, 5 7 0, S_0x5607ed7012d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "addra";
    .port_info 1 /INPUT 5 "addrb";
    .port_info 2 /INPUT 256 "dina";
    .port_info 3 /INPUT 1 "clka";
    .port_info 4 /INPUT 1 "clkb";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "enb";
    .port_info 7 /INPUT 1 "rstb";
    .port_info 8 /INPUT 1 "regceb";
    .port_info 9 /OUTPUT 256 "doutb";
P_0x5607ed6df680 .param/str "INIT_FILE" 0 5 11, "\000";
P_0x5607ed6df6c0 .param/l "RAM_DEPTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x5607ed6df700 .param/str "RAM_PERFORMANCE" 0 5 10, "HIGH_PERFORMANCE";
P_0x5607ed6df740 .param/l "RAM_WIDTH" 0 5 8, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
v0x5607ed703d70 .array "BRAM", 0 31, 255 0;
v0x5607ed703e50_0 .net "addra", 4 0, v0x5607ed704fb0_0;  1 drivers
v0x5607ed703f30_0 .net "addrb", 4 0, v0x5607ed705110_0;  1 drivers
v0x5607ed704020_0 .net "clka", 0 0, v0x5607ed706a50_0;  alias, 1 drivers
v0x5607ed704110_0 .net "clkb", 0 0, v0x5607ed706a50_0;  alias, 1 drivers
v0x5607ed704200_0 .net "dina", 255 0, v0x5607ed7051e0_0;  1 drivers
v0x5607ed7042e0_0 .net "doutb", 255 0, L_0x5607ed6ded80;  alias, 1 drivers
v0x5607ed7043c0_0 .net "enb", 0 0, v0x5607ed705380_0;  1 drivers
v0x5607ed704480_0 .var "ram_data", 255 0;
v0x5607ed704560_0 .net "regceb", 0 0, v0x5607ed705450_0;  1 drivers
v0x5607ed704620_0 .net "rstb", 0 0, v0x5607ed706df0_0;  alias, 1 drivers
v0x5607ed7046c0_0 .net "wea", 0 0, v0x5607ed705520_0;  1 drivers
S_0x5607ed7033f0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x5607ed702e20;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x5607ed7033f0
v0x5607ed7036f0_0 .var/i "depth", 31 0;
TD_matrix_loader_tb.uut.Matrix_B_BRAM.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x5607ed7036f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x5607ed7036f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5607ed7036f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x5607ed7037d0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 30, 5 30 0, S_0x5607ed702e20;
 .timescale -9 -12;
v0x5607ed7039d0_0 .var/i "ram_index", 31 0;
S_0x5607ed703ab0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x5607ed702e20;
 .timescale -9 -12;
L_0x5607ed6ded80 .functor BUFZ 256, v0x5607ed703c90_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x5607ed703c90_0 .var "doutb_reg", 255 0;
    .scope S_0x5607ed701d60;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ed6d4f90_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5607ed6d4f90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x5607ed6d4f90_0;
    %store/vec4a v0x5607ed7022a0, 4, 0;
    %load/vec4 v0x5607ed6d4f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ed6d4f90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x5607ed701fa0;
T_3 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x5607ed7021a0_0, 0, 256;
    %end;
    .thread T_3, $init;
    .scope S_0x5607ed701fa0;
T_4 ;
    %wait E_0x5607ed6b9540;
    %load/vec4 v0x5607ed702b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5607ed7021a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5607ed702a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5607ed702960_0;
    %assign/vec4 v0x5607ed7021a0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5607ed7015c0;
T_5 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x5607ed702960_0, 0, 256;
    %end;
    .thread T_5, $init;
    .scope S_0x5607ed7015c0;
T_6 ;
    %wait E_0x5607ed6b9540;
    %load/vec4 v0x5607ed702bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5607ed702700_0;
    %load/vec4 v0x5607ed702380_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ed7022a0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5607ed7015c0;
T_7 ;
    %wait E_0x5607ed6b9540;
    %load/vec4 v0x5607ed7028a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5607ed702460_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5607ed7022a0, 4;
    %assign/vec4 v0x5607ed702960_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5607ed7037d0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ed7039d0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5607ed7039d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x5607ed7039d0_0;
    %store/vec4a v0x5607ed703d70, 4, 0;
    %load/vec4 v0x5607ed7039d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5607ed7039d0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x5607ed703ab0;
T_9 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x5607ed703c90_0, 0, 256;
    %end;
    .thread T_9, $init;
    .scope S_0x5607ed703ab0;
T_10 ;
    %wait E_0x5607ed6b9540;
    %load/vec4 v0x5607ed704620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5607ed703c90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5607ed704560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5607ed704480_0;
    %assign/vec4 v0x5607ed703c90_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5607ed702e20;
T_11 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x5607ed704480_0, 0, 256;
    %end;
    .thread T_11, $init;
    .scope S_0x5607ed702e20;
T_12 ;
    %wait E_0x5607ed6b9540;
    %load/vec4 v0x5607ed7046c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5607ed704200_0;
    %load/vec4 v0x5607ed703e50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5607ed703d70, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5607ed702e20;
T_13 ;
    %wait E_0x5607ed6b9540;
    %load/vec4 v0x5607ed7043c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5607ed703f30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5607ed703d70, 4;
    %assign/vec4 v0x5607ed704480_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5607ed7012d0;
T_14 ;
Ewait_0 .event/or E_0x5607ed6b8ee0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5607ed706370_0;
    %load/vec4 v0x5607ed705930_0;
    %or;
    %store/vec4 v0x5607ed7059f0_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5607ed7012d0;
T_15 ;
    %wait E_0x5607ed6b9540;
    %load/vec4 v0x5607ed706370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5607ed705b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5607ed705f30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5607ed705d10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5607ed705ff0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5607ed705b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5607ed7057d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5607ed705b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5607ed705f30_0, 0;
    %load/vec4 v0x5607ed705730_0;
    %concati/vec4 0, 0, 254;
    %assign/vec4 v0x5607ed706290_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x5607ed705ff0_0, 0;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5607ed704ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5607ed705520_0, 0;
    %load/vec4 v0x5607ed7057d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x5607ed705d10_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0x5607ed705ff0_0;
    %cmpi/e 1023, 0, 10;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5607ed705ff0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5607ed705d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5607ed705f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5607ed706410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5607ed705ab0_0, 0;
    %load/vec4 v0x5607ed706290_0;
    %parti/s 248, 8, 5;
    %load/vec4 v0x5607ed705c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5607ed705730_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5607ed704bd0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x5607ed7049e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5607ed704ee0_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5607ed705d10_0, 0;
    %load/vec4 v0x5607ed705ff0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5607ed705ff0_0, 0;
    %load/vec4 v0x5607ed705ff0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.12, 4;
    %load/vec4 v0x5607ed706290_0;
    %parti/s 248, 8, 5;
    %load/vec4 v0x5607ed705c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5607ed705730_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5607ed704bd0_0, 0;
    %load/vec4 v0x5607ed705ff0_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %div;
    %pad/u 5;
    %assign/vec4 v0x5607ed7049e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5607ed704ee0_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x5607ed705c30_0;
    %load/vec4 v0x5607ed705730_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 5, 0, 0;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x5607ed705ff0_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %sub;
    %pad/u 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5607ed706290_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5607ed704ee0_0, 0;
T_15.13 ;
T_15.11 ;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x5607ed705d10_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5607ed705d10_0, 0;
    %load/vec4 v0x5607ed705730_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x5607ed705d10_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %sub;
    %pad/u 34;
    %subi 1, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5607ed705c30_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5607ed704ee0_0, 0;
T_15.9 ;
T_15.6 ;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5607ed706410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5607ed705ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5607ed704ee0_0, 0;
T_15.14 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5607ed7012d0;
T_16 ;
    %wait E_0x5607ed6b9540;
    %load/vec4 v0x5607ed706370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5607ed704ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5607ed704d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5607ed704e10_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5607ed706410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5607ed704d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5607ed704e10_0, 0;
    %load/vec4 v0x5607ed704ad0_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_16.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5607ed705b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5607ed706410_0, 0;
T_16.4 ;
    %load/vec4 v0x5607ed704ad0_0;
    %pad/u 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5607ed704900_0, 4, 5;
    %load/vec4 v0x5607ed704900_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5607ed704900_0, 4, 5;
    %load/vec4 v0x5607ed704900_0;
    %parti/s 2, 2, 3;
    %pad/u 5;
    %assign/vec4 v0x5607ed705690_0, 0;
    %load/vec4 v0x5607ed704ca0_0;
    %assign/vec4 v0x5607ed7055f0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5607ed675da0;
T_17 ;
    %delay 10000, 0;
    %load/vec4 v0x5607ed706a50_0;
    %nor/r;
    %store/vec4 v0x5607ed706a50_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5607ed675da0;
T_18 ;
    %vpi_call/w 3 41 "$dumpfile", "matrix_loader.vcd" {0 0 0};
    %vpi_call/w 3 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5607ed675da0 {0 0 0};
    %vpi_call/w 3 43 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ed706a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ed706df0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ed706df0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ed706df0_0, 0, 1;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %fork t_1, S_0x5607ed675f30;
    %jmp t_0;
    .scope S_0x5607ed675f30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ed6d7eb0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x5607ed6d7eb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.1, 5;
    %fork t_3, S_0x5607ed6caad0;
    %jmp t_2;
    .scope S_0x5607ed6caad0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ed6deea0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x5607ed6deea0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.3, 5;
    %fork t_5, S_0x5607ed6cacb0;
    %jmp t_4;
    .scope S_0x5607ed6cacb0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ed6dd780_0, 0, 32;
T_18.4 ;
    %load/vec4 v0x5607ed6dd780_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.5, 5;
    %load/vec4 v0x5607ed6d7eb0_0;
    %load/vec4 v0x5607ed6deea0_0;
    %cmp/e;
    %jmp/0xz  T_18.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ed7068e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5607ed7067e0_0, 0, 2;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5607ed7067e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5607ed7068e0_0, 0, 1;
T_18.7 ;
    %delay 20000, 0;
    %load/vec4 v0x5607ed6dd780_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5607ed6dd780_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
    %end;
    .scope S_0x5607ed6caad0;
t_4 %join;
    %load/vec4 v0x5607ed6deea0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5607ed6deea0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %end;
    .scope S_0x5607ed675f30;
t_2 %join;
    %load/vec4 v0x5607ed6d7eb0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5607ed6d7eb0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .scope S_0x5607ed675da0;
t_0 %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5607ed7067e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5607ed7068e0_0, 0, 1;
    %delay 20000, 0;
    %fork t_7, S_0x5607ed701090;
    %jmp t_6;
    .scope S_0x5607ed701090;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5607ed6d8360_0, 0, 32;
T_18.8 ;
    %load/vec4 v0x5607ed6d8360_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_18.9, 5;
    %delay 20000, 0;
    %load/vec4 v0x5607ed6d8360_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5607ed6d8360_0, 0, 32;
    %jmp T_18.8;
T_18.9 ;
    %end;
    .scope S_0x5607ed675da0;
t_6 %join;
    %vpi_call/w 3 79 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 80 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/matrix_loader_tb.sv";
    "src/matrix_loader.sv";
    "src/xilinx_simple_dual_port_2_clock_ram.v";
