{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476715292409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476715292409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 22:41:32 2016 " "Processing started: Mon Oct 17 22:41:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476715292409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476715292409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp41 -c exp41 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp41 -c exp41" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476715292409 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1476715293189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 exp41.v(43) " "Verilog HDL Declaration information at exp41.v(43): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476715293270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp41.v 1 1 " "Found 1 design units, including 1 entities, in source file exp41.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp41 " "Found entity 1: exp41" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476715293275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476715293275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 1 1 " "Found 1 design units, including 1 entities, in source file hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476715293279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476715293279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD_START cmd_start usb.v(22) " "Verilog HDL Declaration information at usb.v(22): object \"CMD_START\" differs only in case from object \"cmd_start\" in the same scope" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476715293283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD_PAUSE cmd_pause usb.v(23) " "Verilog HDL Declaration information at usb.v(23): object \"CMD_PAUSE\" differs only in case from object \"cmd_pause\" in the same scope" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476715293283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD_CLEAR cmd_clear usb.v(24) " "Verilog HDL Declaration information at usb.v(24): object \"CMD_CLEAR\" differs only in case from object \"cmd_clear\" in the same scope" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476715293283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD_FETCH cmd_fetch usb.v(21) " "Verilog HDL Declaration information at usb.v(21): object \"CMD_FETCH\" differs only in case from object \"cmd_fetch\" in the same scope" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476715293283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb.v 1 1 " "Found 1 design units, including 1 entities, in source file usb.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb " "Found entity 1: usb" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476715293284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476715293284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isp1362_system.qxp 1 1 " "Found 1 design units, including 1 entities, in source file isp1362_system.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 isp1362_system " "Found entity 1: isp1362_system" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476715294332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476715294332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isp1362.v 1 1 " "Found 1 design units, including 1 entities, in source file isp1362.v" { { "Info" "ISGN_ENTITY_NAME" "1 isp1362 " "Found entity 1: isp1362" {  } { { "isp1362.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476715294337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476715294337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp41 " "Elaborating entity \"exp41\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476715294411 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "LEDG exp41.v(52) " "Verilog HDL warning at exp41.v(52): the port and data declarations for array port \"LEDG\" do not specify the same range for each dimension" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 52 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Quartus II" 0 -1 1476715294414 "|exp41"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "LEDG exp41.v(102) " "HDL warning at exp41.v(102): see declaration for object \"LEDG\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 102 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715294414 "|exp41"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:hex0 " "Elaborating entity \"hex\" for hierarchy \"hex:hex0\"" {  } { { "exp41.v" "hex0" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476715294416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb usb:usb0 " "Elaborating entity \"usb\" for hierarchy \"usb:usb0\"" {  } { { "exp41.v" "usb0" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476715294422 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "channel_address usb.v(126) " "Verilog HDL Always Construct warning at usb.v(126): inferring latch(es) for variable \"channel_address\", which holds its previous value in one or more paths through the always construct" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476715294428 "|exp41|usb:usb0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address\[0\] usb.v(126) " "Inferred latch for \"channel_address\[0\]\" at usb.v(126)" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476715294436 "|exp41|usb:usb0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address\[1\] usb.v(126) " "Inferred latch for \"channel_address\[1\]\" at usb.v(126)" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476715294436 "|exp41|usb:usb0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address\[2\] usb.v(126) " "Inferred latch for \"channel_address\[2\]\" at usb.v(126)" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476715294436 "|exp41|usb:usb0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address\[3\] usb.v(126) " "Inferred latch for \"channel_address\[3\]\" at usb.v(126)" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476715294436 "|exp41|usb:usb0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address\[4\] usb.v(126) " "Inferred latch for \"channel_address\[4\]\" at usb.v(126)" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476715294437 "|exp41|usb:usb0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address\[5\] usb.v(126) " "Inferred latch for \"channel_address\[5\]\" at usb.v(126)" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476715294437 "|exp41|usb:usb0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address\[6\] usb.v(126) " "Inferred latch for \"channel_address\[6\]\" at usb.v(126)" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476715294437 "|exp41|usb:usb0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address\[7\] usb.v(126) " "Inferred latch for \"channel_address\[7\]\" at usb.v(126)" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476715294437 "|exp41|usb:usb0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address\[8\] usb.v(126) " "Inferred latch for \"channel_address\[8\]\" at usb.v(126)" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476715294437 "|exp41|usb:usb0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address\[9\] usb.v(126) " "Inferred latch for \"channel_address\[9\]\" at usb.v(126)" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476715294437 "|exp41|usb:usb0"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1476715294453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isp1362 isp1362:isp1362a " "Elaborating entity \"isp1362\" for hierarchy \"isp1362:isp1362a\"" {  } { { "exp41.v" "isp1362a" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476715294488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isp1362_system isp1362:isp1362a\|isp1362_system:system " "Elaborating entity \"isp1362_system\" for hierarchy \"isp1362:isp1362a\|isp1362_system:system\"" {  } { { "isp1362.v" "system" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476715294492 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Quartus II" 0 -1 1476715296408 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "OTG_FSPEED VCC pin " "The pin \"OTG_FSPEED\" is fed by VCC" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 89 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1476715297865 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "OTG_LSPEED GND pin " "The pin \"OTG_LSPEED\" is fed by GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 88 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1476715297865 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1476715297865 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "usb:usb0\|state.STATE_IDLE usb:usb0\|state.STATE_IDLE~_emulated usb:usb0\|state.STATE_IDLE~1 " "Register \"usb:usb0\|state.STATE_IDLE\" is converted into an equivalent circuit using register \"usb:usb0\|state.STATE_IDLE~_emulated\" and latch \"usb:usb0\|state.STATE_IDLE~1\"" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1476715297871 "|exp41|usb:usb0|state.STATE_IDLE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "usb:usb0\|state.STATE_READ usb:usb0\|state.STATE_READ~_emulated usb:usb0\|state.STATE_READ~1 " "Register \"usb:usb0\|state.STATE_READ\" is converted into an equivalent circuit using register \"usb:usb0\|state.STATE_READ~_emulated\" and latch \"usb:usb0\|state.STATE_READ~1\"" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1476715297871 "|exp41|usb:usb0|state.STATE_READ"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1476715297871 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "OTG_FSPEED~synth " "Node \"OTG_FSPEED~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[0\]~synth " "Node \"DRAM_DQ\[0\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[1\]~synth " "Node \"DRAM_DQ\[1\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[2\]~synth " "Node \"DRAM_DQ\[2\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[3\]~synth " "Node \"DRAM_DQ\[3\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[4\]~synth " "Node \"DRAM_DQ\[4\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[5\]~synth " "Node \"DRAM_DQ\[5\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[6\]~synth " "Node \"DRAM_DQ\[6\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[7\]~synth " "Node \"DRAM_DQ\[7\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[8\]~synth " "Node \"DRAM_DQ\[8\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[9\]~synth " "Node \"DRAM_DQ\[9\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[10\]~synth " "Node \"DRAM_DQ\[10\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[11\]~synth " "Node \"DRAM_DQ\[11\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[12\]~synth " "Node \"DRAM_DQ\[12\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[13\]~synth " "Node \"DRAM_DQ\[13\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[14\]~synth " "Node \"DRAM_DQ\[14\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[15\]~synth " "Node \"DRAM_DQ\[15\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[16\]~synth " "Node \"DRAM_DQ\[16\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[17\]~synth " "Node \"DRAM_DQ\[17\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[18\]~synth " "Node \"DRAM_DQ\[18\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[19\]~synth " "Node \"DRAM_DQ\[19\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[20\]~synth " "Node \"DRAM_DQ\[20\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[21\]~synth " "Node \"DRAM_DQ\[21\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[22\]~synth " "Node \"DRAM_DQ\[22\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[23\]~synth " "Node \"DRAM_DQ\[23\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[24\]~synth " "Node \"DRAM_DQ\[24\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[25\]~synth " "Node \"DRAM_DQ\[25\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[26\]~synth " "Node \"DRAM_DQ\[26\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[27\]~synth " "Node \"DRAM_DQ\[27\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[28\]~synth " "Node \"DRAM_DQ\[28\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[29\]~synth " "Node \"DRAM_DQ\[29\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[30\]~synth " "Node \"DRAM_DQ\[30\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[31\]~synth " "Node \"DRAM_DQ\[31\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FL_DQ\[0\]~synth " "Node \"FL_DQ\[0\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FL_DQ\[1\]~synth " "Node \"FL_DQ\[1\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FL_DQ\[2\]~synth " "Node \"FL_DQ\[2\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FL_DQ\[3\]~synth " "Node \"FL_DQ\[3\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FL_DQ\[4\]~synth " "Node \"FL_DQ\[4\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FL_DQ\[5\]~synth " "Node \"FL_DQ\[5\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FL_DQ\[6\]~synth " "Node \"FL_DQ\[6\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FL_DQ\[7\]~synth " "Node \"FL_DQ\[7\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_DATA\[0\]~synth " "Node \"OTG_DATA\[0\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_DATA\[1\]~synth " "Node \"OTG_DATA\[1\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_DATA\[2\]~synth " "Node \"OTG_DATA\[2\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_DATA\[3\]~synth " "Node \"OTG_DATA\[3\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_DATA\[4\]~synth " "Node \"OTG_DATA\[4\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_DATA\[5\]~synth " "Node \"OTG_DATA\[5\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_DATA\[6\]~synth " "Node \"OTG_DATA\[6\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_DATA\[7\]~synth " "Node \"OTG_DATA\[7\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_DATA\[8\]~synth " "Node \"OTG_DATA\[8\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_DATA\[9\]~synth " "Node \"OTG_DATA\[9\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_DATA\[10\]~synth " "Node \"OTG_DATA\[10\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_DATA\[11\]~synth " "Node \"OTG_DATA\[11\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_DATA\[12\]~synth " "Node \"OTG_DATA\[12\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_DATA\[13\]~synth " "Node \"OTG_DATA\[13\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_DATA\[14\]~synth " "Node \"OTG_DATA\[14\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""} { "Warning" "WMLS_MLS_NODE_NAME" "OTG_DATA\[15\]~synth " "Node \"OTG_DATA\[15\]~synth\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298019 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1476715298019 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N VCC " "Pin \"FL_WP_N\" is stuck at VCC" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298023 "|exp41|FL_WP_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1476715298023 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298252 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1476715298554 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1476715298554 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476715298666 "|exp41|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1476715298666 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715298859 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/PROJECTS/Quartus_lesson/exp41my/output_files/exp41.map.smsg " "Generated suppressed messages file E:/PROJECTS/Quartus_lesson/exp41my/output_files/exp41.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1476715299359 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "144 " "Attempting to remove 144 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[0\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[0\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[1\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[1\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[2\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[2\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[3\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[3\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[4\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[4\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[5\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[5\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[6\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[6\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[7\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[7\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[8\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[8\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[9\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[9\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[10\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[10\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[11\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[11\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[12\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[12\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[13\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[13\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[14\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[14\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[15\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[15\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[16\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[16\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[16\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[16\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[17\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[17\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[17\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[17\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[18\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[18\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[18\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[18\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[19\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[19\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[19\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[19\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[20\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[20\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[20\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[20\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[21\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[21\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[21\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[21\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[22\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[22\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[22\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[22\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[23\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[23\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[23\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[23\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[24\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[24\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[24\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[24\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[25\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[25\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[25\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[25\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[26\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[26\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[26\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[26\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[27\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[27\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[27\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[27\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[28\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[28\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[28\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[28\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[29\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[29\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[29\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[29\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[30\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[30\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[30\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[30\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[31\]~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[31\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[31\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_readdata\[31\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_waitrequest~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_waitrequest~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_waitrequest " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_waitrequest\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_waitrequest~output " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_waitrequest~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_waitrequest " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_waitrequest\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|clk_clk~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|clk_clk~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|clk_clk " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|clk_clk\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_read~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_read~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_read " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_data_read\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_clk~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_clk~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_write_clk " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_write_clk\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_clk~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_clk~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_clk " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_clk\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_write~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_write~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_write " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_write\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|reset_reset_n~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|reset_reset_n~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|reset_reset_n " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|reset_reset_n\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[2\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[2\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[1\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[1\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[0\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[0\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[6\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[6\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[5\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[5\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[4\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[4\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[3\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[3\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[28\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[28\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[28\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[28\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[27\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[27\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[27\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[27\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[26\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[26\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[26\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[26\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[25\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[25\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[25\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[25\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[24\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[24\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[24\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[24\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[23\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[23\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[23\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[23\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[22\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[22\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[22\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[22\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[21\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[21\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[21\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[21\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[20\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[20\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[20\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[20\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[19\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[19\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[19\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[19\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[18\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[18\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[18\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[18\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[17\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[17\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[17\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[17\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[16\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[16\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[16\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[16\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[15\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[15\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[14\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[14\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[13\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[13\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[12\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[12\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[11\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[11\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[10\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[10\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[9\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[9\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[8\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[8\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[7\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[7\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[29\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[29\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[29\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[29\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[30\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[30\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[30\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[30\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[31\]~input " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[31\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[31\] " "Removed I/O cell \"isp1362:isp1362a\|isp1362_system:system\|fifo_read_data_writedata\[31\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300335 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Quartus II" 0 -1 1476715300335 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1476715300496 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715300496 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "27 " "Optimize away 27 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a16 " "Node: \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a16\"" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301035 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a17 " "Node: \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a17\"" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301035 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a18 " "Node: \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a18\"" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301035 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a19 " "Node: \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a19\"" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301035 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a20 " "Node: \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a20\"" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301035 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a21 " "Node: \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a21\"" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301035 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a22 " "Node: \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a22\"" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301035 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a23 " "Node: \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a23\"" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301035 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a24 " "Node: \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a24\"" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301035 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a25 " "Node: \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a25\"" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301035 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a26 " "Node: \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a26\"" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301035 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a27 " "Node: \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a27\"" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301035 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a28 " "Node: \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a28\"" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301035 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a29 " "Node: \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a29\"" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301035 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a30 " "Node: \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a30\"" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301035 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a31 " "Node: \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_fifo_0:fifo_0\|isp1362_system_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|isp1362_system_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_0sj1:auto_generated\|altsyncram_ij31:fifo_ram\|ram_block11a31\"" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301035 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Quartus II" 0 -1 1476715301035 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301684 "|exp41|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301684 "|exp41|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476715301684 "|exp41|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1476715301684 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4036 " "Implemented 4036 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1476715301686 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1476715301686 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "58 " "Implemented 58 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1476715301686 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3645 " "Implemented 3645 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1476715301686 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1476715301686 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1476715301686 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1476715301686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476715301766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 22:41:41 2016 " "Processing ended: Mon Oct 17 22:41:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476715301766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476715301766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476715301766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476715301766 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476715304214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476715304214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 22:41:43 2016 " "Processing started: Mon Oct 17 22:41:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476715304214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1476715304214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exp41 -c exp41 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off exp41 -c exp41" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1476715304215 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1476715304353 ""}
{ "Info" "0" "" "Project  = exp41" {  } {  } 0 0 "Project  = exp41" 0 0 "Fitter" 0 0 1476715304354 ""}
{ "Info" "0" "" "Revision = exp41" {  } {  } 0 0 "Revision = exp41" 0 0 "Fitter" 0 0 1476715304354 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1476715304596 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "exp41 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"exp41\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1476715304671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1476715304754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1476715304755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1476715304755 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_altpll:altpll\|isp1362_system_altpll_altpll_3ra2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_altpll:altpll\|isp1362_system_altpll_altpll_3ra2:sd1\|pll7\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift isp1362:isp1362a\|isp1362_system:system\|isp1362_system_altpll:altpll\|isp1362_system_altpll_altpll_3ra2:sd1\|wire_pll7_clk\[1\] -65.0 degrees -63.0 degrees " "Can't achieve requested value -65.0 degrees for clock output isp1362:isp1362a\|isp1362_system:system\|isp1362_system_altpll:altpll\|isp1362_system_altpll_altpll_3ra2:sd1\|wire_pll7_clk\[1\] of parameter phase shift -- achieved value of -63.0 degrees" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 5066 9662 10382 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1476715304918 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_altpll:altpll\|isp1362_system_altpll_altpll_3ra2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for isp1362:isp1362a\|isp1362_system:system\|isp1362_system_altpll:altpll\|isp1362_system_altpll_altpll_3ra2:sd1\|wire_pll7_clk\[0\] port" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 5065 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1476715304918 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_altpll:altpll\|isp1362_system_altpll_altpll_3ra2:sd1\|wire_pll7_clk\[1\] 2 1 -63 -1750 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -63 degrees (-1750 ps) for isp1362:isp1362a\|isp1362_system:system\|isp1362_system_altpll:altpll\|isp1362_system_altpll_altpll_3ra2:sd1\|wire_pll7_clk\[1\] port" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 5066 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1476715304918 ""}  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 5065 9662 10382 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1476715304918 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1476715305229 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1476715305244 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1476715305981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1476715305981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1476715305981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1476715305981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1476715305981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1476715305981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1476715305981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1476715305981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1476715305981 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1476715305981 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 11724 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1476715305992 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 11726 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1476715305992 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 11728 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1476715305992 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 11730 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1476715305992 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 11732 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1476715305992 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1476715305992 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1476715306001 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1476715306079 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 225 " "No exact pin location assignment(s) for 18 pins of 225 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_read_data\[0\] " "Pin usb_read_data\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { usb_read_data[0] } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 79 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1476715308750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_read_data\[1\] " "Pin usb_read_data\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { usb_read_data[1] } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 79 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1476715308750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_read_data\[2\] " "Pin usb_read_data\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { usb_read_data[2] } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 79 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1476715308750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_read_data\[3\] " "Pin usb_read_data\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { usb_read_data[3] } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 79 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1476715308750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_read_data\[4\] " "Pin usb_read_data\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { usb_read_data[4] } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 79 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1476715308750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_read_data\[5\] " "Pin usb_read_data\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { usb_read_data[5] } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 79 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1476715308750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_read_data\[6\] " "Pin usb_read_data\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { usb_read_data[6] } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 79 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1476715308750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_read_data\[7\] " "Pin usb_read_data\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { usb_read_data[7] } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 79 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1476715308750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_read_data\[8\] " "Pin usb_read_data\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { usb_read_data[8] } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 79 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1476715308750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_read_data\[9\] " "Pin usb_read_data\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { usb_read_data[9] } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 79 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1476715308750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_read_data\[10\] " "Pin usb_read_data\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { usb_read_data[10] } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 79 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1476715308750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_read_data\[11\] " "Pin usb_read_data\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { usb_read_data[11] } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 79 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1476715308750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_read_data\[12\] " "Pin usb_read_data\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { usb_read_data[12] } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 79 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1476715308750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_read_data\[13\] " "Pin usb_read_data\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { usb_read_data[13] } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 79 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1476715308750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_read_data\[14\] " "Pin usb_read_data\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { usb_read_data[14] } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 79 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1476715308750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_read_data\[15\] " "Pin usb_read_data\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { usb_read_data[15] } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 79 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1476715308750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_read_wait " "Pin usb_read_wait not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { usb_read_wait } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 80 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_wait } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1476715308750 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_write_wait " "Pin usb_write_wait not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { usb_write_wait } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 81 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_write_wait } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1476715308750 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1476715308750 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1476715310373 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "exp41 " "Entity exp41" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_kd9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_kd9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1476715310382 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1476715310382 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1476715310515 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exp41.sdc " "Synopsys Design Constraints File file not found: 'exp41.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1476715310516 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1476715310533 "|exp41|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: isp1362a\|system\|altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: isp1362a\|system\|altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310616 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: isp1362a\|system\|altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: isp1362a\|system\|altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310616 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1476715310616 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1476715310617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1476715310617 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1476715310617 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1476715310617 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1476715310618 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310620 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310620 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1476715310620 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1476715310620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1476715310942 ""}  } { { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 55 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 11709 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476715310942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_altpll:altpll\|isp1362_system_altpll_altpll_3ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node isp1362:isp1362a\|isp1362_system:system\|isp1362_system_altpll:altpll\|isp1362_system_altpll_altpll_3ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1476715310942 ""}  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp1362:isp1362a|isp1362_system:system|isp1362_system_altpll:altpll|isp1362_system_altpll_altpll_3ra2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 5065 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476715310942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_altpll:altpll\|isp1362_system_altpll_altpll_3ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node isp1362:isp1362a\|isp1362_system:system\|isp1362_system_altpll:altpll\|isp1362_system_altpll_altpll_3ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1476715310943 ""}  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp1362:isp1362a|isp1362_system:system|isp1362_system_altpll:altpll|isp1362_system_altpll_altpll_3ra2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 5065 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476715310943 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1476715310943 ""}  } { { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 11208 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476715310943 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "isp1362:isp1362a\|isp1362_system:system\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node isp1362:isp1362a\|isp1362_system:system\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1476715310943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp1362:isp1362a\|isp1362_system:system\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node isp1362:isp1362a\|isp1362_system:system\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_001|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 6522 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|active_rnw~3 " "Destination node isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|active_rnw~3" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 6533 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|active_cs_n~1 " "Destination node isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|active_cs_n~1" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|active_cs_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 6547 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_nios2_qsys:nios2_qsys\|W_rf_wren " "Destination node isp1362:isp1362a\|isp1362_system:system\|isp1362_system_nios2_qsys:nios2_qsys\|W_rf_wren" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 4985 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_tristate_conduit_bridge:tristate_conduit_bridge\|grant_reg~0 " "Destination node isp1362:isp1362a\|isp1362_system:system\|isp1362_system_tristate_conduit_bridge:tristate_conduit_bridge\|grant_reg~0" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp1362:isp1362a|isp1362_system:system|isp1362_system_tristate_conduit_bridge:tristate_conduit_bridge|grant_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 7221 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|i_refs\[0\] " "Destination node isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|i_refs\[0\]" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 2976 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|i_refs\[2\] " "Destination node isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|i_refs\[2\]" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 2974 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|i_refs\[1\] " "Destination node isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|i_refs\[1\]" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp1362:isp1362a|isp1362_system:system|isp1362_system_sdram_controller:sdram_controller|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 2975 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_nios2_qsys:nios2_qsys\|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci\|isp1362_system_nios2_qsys_nios2_oci_debug:the_isp1362_system_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node isp1362:isp1362a\|isp1362_system:system\|isp1362_system_nios2_qsys:nios2_qsys\|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci\|isp1362_system_nios2_qsys_nios2_oci_debug:the_isp1362_system_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_nios2_qsys:nios2_qsys\|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci\|isp1362_system_nios2_qsys_nios2_oci_debug:the_isp1362_system_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp1362:isp1362a|isp1362_system:system|isp1362_system_nios2_qsys:nios2_qsys|isp1362_system_nios2_qsys_nios2_oci:the_isp1362_system_nios2_qsys_nios2_oci|isp1362_system_nios2_qsys_nios2_oci_debug:the_isp1362_system_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 4119 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_tristate_conduit_bridge:tristate_conduit_bridge\|WE_Nen_reg~0 " "Destination node isp1362:isp1362a\|isp1362_system:system\|isp1362_system_tristate_conduit_bridge:tristate_conduit_bridge\|WE_Nen_reg~0" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp1362:isp1362a|isp1362_system:system|isp1362_system_tristate_conduit_bridge:tristate_conduit_bridge|WE_Nen_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 8492 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310943 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1476715310943 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1476715310943 ""}  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_001|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 1419 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476715310943 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "isp1362:isp1362a\|isp1362_system:system\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node isp1362:isp1362a\|isp1362_system:system\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1476715310945 ""}  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 5106 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476715310945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "isp1362:isp1362a\|isp1362_system:system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node isp1362:isp1362a\|isp1362_system:system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1476715310946 ""}  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 1429 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476715310946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb:usb0\|channel_address\[9\]~0  " "Automatically promoted node usb:usb0\|channel_address\[9\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1476715310946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb:usb0\|state.STATE_IDLE~2 " "Destination node usb:usb0\|state.STATE_IDLE~2" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 51 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb:usb0|state.STATE_IDLE~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 483 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb:usb0\|state.STATE_READ~2 " "Destination node usb:usb0\|state.STATE_READ~2" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 51 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb:usb0|state.STATE_READ~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 488 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb:usb0\|state.STATE_IDLE~0 " "Destination node usb:usb0\|state.STATE_IDLE~0" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 51 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb:usb0|state.STATE_IDLE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 481 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb:usb0\|state.STATE_READ~0 " "Destination node usb:usb0\|state.STATE_READ~0" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 51 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb:usb0|state.STATE_READ~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 486 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb:usb0\|state.STATE_IDLE~1 " "Destination node usb:usb0\|state.STATE_IDLE~1" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 51 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb:usb0|state.STATE_IDLE~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 482 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb:usb0\|state.STATE_READ~1 " "Destination node usb:usb0\|state.STATE_READ~1" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 51 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb:usb0|state.STATE_READ~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 487 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310946 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1476715310946 ""}  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 126 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb:usb0|channel_address[9]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 676 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476715310946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "isp1362:isp1362a\|isp1362_system:system\|altera_reset_controller:rst_controller_003\|merged_reset~0  " "Automatically promoted node isp1362:isp1362a\|isp1362_system:system\|altera_reset_controller:rst_controller_003\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1476715310947 ""}  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp1362:isp1362a|isp1362_system:system|altera_reset_controller:rst_controller_003|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 6934 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476715310947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_altpll:altpll\|prev_reset  " "Automatically promoted node isp1362:isp1362a\|isp1362_system:system\|isp1362_system_altpll:altpll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1476715310947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isp1362:isp1362a\|isp1362_system:system\|isp1362_system_altpll:altpll\|readdata\[0\]~2 " "Destination node isp1362:isp1362a\|isp1362_system:system\|isp1362_system_altpll:altpll\|readdata\[0\]~2" {  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp1362:isp1362a|isp1362_system:system|isp1362_system_altpll:altpll|readdata[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 8280 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1476715310947 ""}  } { { "isp1362_system.qxp" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/isp1362_system.qxp" -1 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isp1362:isp1362a|isp1362_system:system|isp1362_system_altpll:altpll|prev_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 5096 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476715310947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb:usb0\|UsbReadData\[15\]~2  " "Automatically promoted node usb:usb0\|UsbReadData\[15\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1476715310948 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb:usb0\|usb_write_en~0 " "Destination node usb:usb0\|usb_write_en~0" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 38 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb:usb0|usb_write_en~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 539 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310948 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb:usb0\|usb_write_en~1 " "Destination node usb:usb0\|usb_write_en~1" {  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 38 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb:usb0|usb_write_en~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 540 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1476715310948 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1476715310948 ""}  } { { "usb.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/usb.v" 77 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb:usb0|UsbReadData[15]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 537 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476715310948 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1476715312832 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1476715312847 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1476715312848 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1476715312864 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1476715314545 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"isp1362:isp1362a\|isp1362_system:system\|isp1362_system_sdram_controller:sdram_controller\|m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1476715314546 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1476715314546 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1476715314550 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1476715314564 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1476715314564 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1476715314581 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1476715316296 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1476715316318 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1476715316318 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1476715316318 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1476715316318 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1476715316318 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 2.5V 0 18 0 " "Number of I/O pins in group: 18 (unused VREF, 2.5V VCCIO, 0 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1476715316487 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1476715316487 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1476715316487 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 36 24 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1476715316489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 46 17 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 46 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1476715316489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 38 35 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 38 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1476715316489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 32 39 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1476715316489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 16 49 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1476715316489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1476715316489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 30 42 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1476715316489 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 62 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1476715316489 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1476715316489 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1476715316489 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG0\[6\] " "Node \"SEG0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1476715317141 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1476715317141 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476715317159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1476715325910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476715328768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1476715328831 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1476715333038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476715333039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1476715335080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1476715342342 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1476715342342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476715344097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1476715344100 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1476715344100 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1476715344100 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.33 " "Total time spent on timing analysis during the Fitter is 1.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1476715344319 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1476715344440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1476715346273 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1476715346378 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1476715348657 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476715350737 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1476715353267 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "87 Cyclone IV E " "87 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_WE_N 3.3-V LVTTL AC10 " "Pin FL_WE_N uses I/O standard 3.3-V LVTTL at AC10" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_WE_N } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 73 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[0\] 3.3-V LVTTL AG12 " "Pin FL_ADDR\[0\] uses I/O standard 3.3-V LVTTL at AG12" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[0] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[1\] 3.3-V LVTTL AH7 " "Pin FL_ADDR\[1\] uses I/O standard 3.3-V LVTTL at AH7" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[1] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[2\] 3.3-V LVTTL Y13 " "Pin FL_ADDR\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[2] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[3\] 3.3-V LVTTL Y14 " "Pin FL_ADDR\[3\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[3] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[4\] 3.3-V LVTTL Y12 " "Pin FL_ADDR\[4\] uses I/O standard 3.3-V LVTTL at Y12" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[4] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[5\] 3.3-V LVTTL AA13 " "Pin FL_ADDR\[5\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[5] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[6\] 3.3-V LVTTL AA12 " "Pin FL_ADDR\[6\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[6] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[7\] 3.3-V LVTTL AB13 " "Pin FL_ADDR\[7\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[7] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[8\] 3.3-V LVTTL AB12 " "Pin FL_ADDR\[8\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[8] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[9\] 3.3-V LVTTL AB10 " "Pin FL_ADDR\[9\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[9] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[10\] 3.3-V LVTTL AE9 " "Pin FL_ADDR\[10\] uses I/O standard 3.3-V LVTTL at AE9" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[10] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[11\] 3.3-V LVTTL AF9 " "Pin FL_ADDR\[11\] uses I/O standard 3.3-V LVTTL at AF9" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[11] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[12\] 3.3-V LVTTL AA10 " "Pin FL_ADDR\[12\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[12] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[13\] 3.3-V LVTTL AD8 " "Pin FL_ADDR\[13\] uses I/O standard 3.3-V LVTTL at AD8" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[13] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[14\] 3.3-V LVTTL AC8 " "Pin FL_ADDR\[14\] uses I/O standard 3.3-V LVTTL at AC8" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[14] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[15\] 3.3-V LVTTL Y10 " "Pin FL_ADDR\[15\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[15] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[16\] 3.3-V LVTTL AA8 " "Pin FL_ADDR\[16\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[16] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[17\] 3.3-V LVTTL AH12 " "Pin FL_ADDR\[17\] uses I/O standard 3.3-V LVTTL at AH12" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[17] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[18\] 3.3-V LVTTL AC12 " "Pin FL_ADDR\[18\] uses I/O standard 3.3-V LVTTL at AC12" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[18] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[19\] 3.3-V LVTTL AD12 " "Pin FL_ADDR\[19\] uses I/O standard 3.3-V LVTTL at AD12" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[19] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[20\] 3.3-V LVTTL AE10 " "Pin FL_ADDR\[20\] uses I/O standard 3.3-V LVTTL at AE10" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[20] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[21\] 3.3-V LVTTL AD10 " "Pin FL_ADDR\[21\] uses I/O standard 3.3-V LVTTL at AD10" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[21] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[22\] 3.3-V LVTTL AD11 " "Pin FL_ADDR\[22\] uses I/O standard 3.3-V LVTTL at AD11" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[22] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 70 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_OE_N 3.3-V LVTTL AG8 " "Pin FL_OE_N uses I/O standard 3.3-V LVTTL at AG8" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_OE_N } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 72 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_CE_N 3.3-V LVTTL AG7 " "Pin FL_CE_N uses I/O standard 3.3-V LVTTL at AG7" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_CE_N } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 71 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 85 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 86 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 86 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 86 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 86 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 86 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 86 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 86 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 86 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 229 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 87 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[1\] 3.3-V LVTTL D5 " "Pin OTG_INT\[1\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_INT[1] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 91 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_INT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 232 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[0\] 3.3-V LVTTL A6 " "Pin OTG_INT\[0\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_INT[0] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 91 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_INT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_FSPEED 3.3-V LVTTL C6 " "Pin OTG_FSPEED uses I/O standard 3.3-V LVTTL at C6" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 89 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_LSPEED 3.3-V LVTTL B6 " "Pin OTG_LSPEED uses I/O standard 3.3-V LVTTL at B6" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 88 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 55 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 252 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1476715353416 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1476715353416 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently enabled " "Pin OTG_FSPEED has a permanently enabled output enable" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 89 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1476715353432 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently enabled " "Pin OTG_LSPEED has a permanently enabled output enable" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "exp41.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp41my/exp41.v" 88 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/PROJECTS/Quartus_lesson/exp41my/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1476715353432 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1476715353432 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/PROJECTS/Quartus_lesson/exp41my/output_files/exp41.fit.smsg " "Generated suppressed messages file E:/PROJECTS/Quartus_lesson/exp41my/output_files/exp41.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1476715354162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 189 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1087 " "Peak virtual memory: 1087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476715356298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 22:42:36 2016 " "Processing ended: Mon Oct 17 22:42:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476715356298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476715356298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476715356298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1476715356298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1476715358338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476715358339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 22:42:38 2016 " "Processing started: Mon Oct 17 22:42:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476715358339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1476715358339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exp41 -c exp41 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off exp41 -c exp41" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1476715358339 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1476715363903 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1476715364074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476715365995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 22:42:45 2016 " "Processing ended: Mon Oct 17 22:42:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476715365995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476715365995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476715365995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1476715365995 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1476715366677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1476715368182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476715368184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 22:42:47 2016 " "Processing started: Mon Oct 17 22:42:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476715368184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476715368184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta exp41 -c exp41 " "Command: quartus_sta exp41 -c exp41" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476715368184 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1476715368328 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1476715368727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1476715368727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1476715368815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1476715368815 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1476715369755 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "exp41 " "Entity exp41" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_kd9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_kd9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1476715369926 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1476715369926 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1476715370027 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exp41.sdc " "Synopsys Design Constraints File file not found: 'exp41.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1476715370028 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1476715370047 "|exp41|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: isp1362a\|system\|altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: isp1362a\|system\|altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1476715370669 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: isp1362a\|system\|altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: isp1362a\|system\|altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1476715370669 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1476715370669 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1476715370670 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1476715370670 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1476715370670 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1476715370670 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1476715370672 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1476715370709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.594 " "Worst-case setup slack is 46.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715370790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715370790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.594               0.000 altera_reserved_tck  " "   46.594               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715370790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476715370790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715370812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715370812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715370812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476715370812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.729 " "Worst-case recovery slack is 47.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715370822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715370822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.729               0.000 altera_reserved_tck  " "   47.729               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715370822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476715370822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.156 " "Worst-case removal slack is 1.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715370833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715370833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.156               0.000 altera_reserved_tck  " "    1.156               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715370833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476715370833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.549 " "Worst-case minimum pulse width slack is 49.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715370843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715370843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.549               0.000 altera_reserved_tck  " "   49.549               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715370843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476715370843 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715371029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715371029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715371029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715371029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.096 ns " "Worst Case Available Settling Time: 197.096 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715371029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715371029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715371029 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715371029 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715371029 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1476715371044 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1476715371119 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1476715373063 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1476715373451 "|exp41|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: isp1362a\|system\|altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: isp1362a\|system\|altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373464 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: isp1362a\|system\|altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: isp1362a\|system\|altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373464 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373464 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1476715373465 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1476715373465 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1476715373465 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1476715373465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.009 " "Worst-case setup slack is 47.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.009               0.000 altera_reserved_tck  " "   47.009               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476715373541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476715373555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.038 " "Worst-case recovery slack is 48.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.038               0.000 altera_reserved_tck  " "   48.038               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476715373566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.055 " "Worst-case removal slack is 1.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.055               0.000 altera_reserved_tck  " "    1.055               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476715373576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.478 " "Worst-case minimum pulse width slack is 49.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.478               0.000 altera_reserved_tck  " "   49.478               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476715373587 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373721 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373721 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373721 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373721 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.385 ns " "Worst Case Available Settling Time: 197.385 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373721 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373721 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373721 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373721 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715373721 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1476715373735 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1476715374381 "|exp41|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: isp1362a\|system\|altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: isp1362a\|system\|altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374397 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: isp1362a\|system\|altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: isp1362a\|system\|altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374397 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374397 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1476715374398 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1476715374398 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1476715374398 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1476715374398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.584 " "Worst-case setup slack is 48.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.584               0.000 altera_reserved_tck  " "   48.584               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476715374419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 altera_reserved_tck  " "    0.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476715374471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.177 " "Worst-case recovery slack is 49.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.177               0.000 altera_reserved_tck  " "   49.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476715374485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.553 " "Worst-case removal slack is 0.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 altera_reserved_tck  " "    0.553               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476715374502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.299 " "Worst-case minimum pulse width slack is 49.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.299               0.000 altera_reserved_tck  " "   49.299               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476715374518 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.617 ns " "Worst Case Available Settling Time: 198.617 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374657 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1476715374657 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1476715375673 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1476715375676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476715376036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 22:42:56 2016 " "Processing ended: Mon Oct 17 22:42:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476715376036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476715376036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476715376036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476715376036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476715378206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476715378207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 22:42:57 2016 " "Processing started: Mon Oct 17 22:42:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476715378207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476715378207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off exp41 -c exp41 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off exp41 -c exp41" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476715378207 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exp41_7_1200mv_85c_slow.vho E:/PROJECTS/Quartus_lesson/exp41my/simulation/modelsim/ simulation " "Generated file exp41_7_1200mv_85c_slow.vho in folder \"E:/PROJECTS/Quartus_lesson/exp41my/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1476715380507 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exp41_7_1200mv_0c_slow.vho E:/PROJECTS/Quartus_lesson/exp41my/simulation/modelsim/ simulation " "Generated file exp41_7_1200mv_0c_slow.vho in folder \"E:/PROJECTS/Quartus_lesson/exp41my/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1476715381434 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exp41_min_1200mv_0c_fast.vho E:/PROJECTS/Quartus_lesson/exp41my/simulation/modelsim/ simulation " "Generated file exp41_min_1200mv_0c_fast.vho in folder \"E:/PROJECTS/Quartus_lesson/exp41my/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1476715382401 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exp41.vho E:/PROJECTS/Quartus_lesson/exp41my/simulation/modelsim/ simulation " "Generated file exp41.vho in folder \"E:/PROJECTS/Quartus_lesson/exp41my/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1476715383320 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exp41_7_1200mv_85c_vhd_slow.sdo E:/PROJECTS/Quartus_lesson/exp41my/simulation/modelsim/ simulation " "Generated file exp41_7_1200mv_85c_vhd_slow.sdo in folder \"E:/PROJECTS/Quartus_lesson/exp41my/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1476715384267 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exp41_7_1200mv_0c_vhd_slow.sdo E:/PROJECTS/Quartus_lesson/exp41my/simulation/modelsim/ simulation " "Generated file exp41_7_1200mv_0c_vhd_slow.sdo in folder \"E:/PROJECTS/Quartus_lesson/exp41my/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1476715385207 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exp41_min_1200mv_0c_vhd_fast.sdo E:/PROJECTS/Quartus_lesson/exp41my/simulation/modelsim/ simulation " "Generated file exp41_min_1200mv_0c_vhd_fast.sdo in folder \"E:/PROJECTS/Quartus_lesson/exp41my/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1476715386149 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exp41_vhd.sdo E:/PROJECTS/Quartus_lesson/exp41my/simulation/modelsim/ simulation " "Generated file exp41_vhd.sdo in folder \"E:/PROJECTS/Quartus_lesson/exp41my/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1476715387090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476715387403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 22:43:07 2016 " "Processing ended: Mon Oct 17 22:43:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476715387403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476715387403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476715387403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476715387403 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 317 s " "Quartus II Full Compilation was successful. 0 errors, 317 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476715388130 ""}
