###############################################################################
#
# IAR ELF Linker V8.50.4.261/W32 for ARM                  20/Nov/2020  13:51:07
# Copyright 2007-2020 IAR Systems AB.
#
#    Output file  =
#        H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\lpuart_polling.out
#    Map file     =
#        H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\list\lpuart_polling.map
#    Command line =
#        -f C:\Users\dfowler\AppData\Local\Temp\EWAF37.tmp ("H:\PROJECTS\PV4 &
#        WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\board.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\clock_config.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\dcd.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\evkmimxrt1064_flexspi_nor_config.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\fsl_assert.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\fsl_clock.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\fsl_common.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\fsl_debug_console.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\fsl_flexspi_nor_boot.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\fsl_gpio.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\fsl_lpuart.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\fsl_str.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\generic_list.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\lpuart_adapter.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\lpuart_polling.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\pin_mux.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\serial_manager.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\serial_port_uart.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\startup_MIMXRT1064.o"
#        "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj\system_MIMXRT1064.o"
#        --redirect _Printf=_PrintfSmallNoMb --redirect _Scanf=_ScanfSmallNoMb
#        --no_out_extension -o "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\lpuart_polling.out"
#        --map "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\list\lpuart_polling.map"
#        --config "H:\PROJECTS\PV4 & WB3
#        Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\MIMXRT1064xxxxx_flexspi_nor.icf"
#        --semihosting --entry __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__Heap_Handler  = DLMalloc
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The advanced heap was selected because the application calls memory
allocation functions outside of system library functions, and there
are calls to deallocation functions in the application.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at address 0x7000'2000 { ro section .intvec };
"A1":  place at address 0x7000'0000 { section .boot_hdr.conf };
"A2":  place at address 0x7000'1000 { section .boot_hdr.ivt };
"A3":  place at address 0x7000'1020 { ro section .boot_hdr.boot_data };
"P1":  place in [from 0x7000'2000 to 0x7000'23ff] |
                [from 0x7000'2400 to 0x703f'ffff] { ro };
define block RW { rw };
"P2":  place in [from 0x2000'0000 to 0x2001'fbff] { block RW };
define block ZI { zi };
"P3":  place in [from 0x2000'0000 to 0x2001'fbff] { block ZI };
define block NCACHE_VAR { section NonCacheable, section NonCacheable.init };
"P5":  place in [from 0x2000'0000 to 0x2001'fbff] { block NCACHE_VAR };
define block CSTACK with size = 1K, alignment = 8 { };
"P6":  place in [from 0x2001'fc00 to 0x2001'ffff] { block CSTACK };
initialize by copy { rw, section .textrw };
keep {
   section .boot_hdr.conf, section .boot_hdr.ivt, section .boot_hdr.boot_data,
   section .boot_hdr.dcd_data };

No sections matched the following patterns:

  ro section .boot_hdr.dcd_data  in "A4"
  section NonCacheable           in block NCACHE_VAR
  section NonCacheable.init      in block NCACHE_VAR


  Section              Kind         Address    Size  Object
  -------              ----         -------    ----  ------
"P2-P3|P5", part 1 of 2:                        0xc
  RW                            0x2000'0000     0xc  <Block>
    RW-1                        0x2000'0000     0xc  <Init block>
      .data            inited   0x2000'0000     0x4  system_MIMXRT1064.o [1]
      .data            inited   0x2000'0004     0x8  XShttio.o [2]
                              - 0x2000'000c     0xc

"P2-P3|P5", part 2 of 2:                       0x58
  ZI                            0x2000'000c    0x58  <Block>
    .bss               zero     0x2000'000c     0x4  fsl_clock.o [1]
    .bss               zero     0x2000'0010     0x4  fsl_clock.o [1]
    .bss               zero     0x2000'0014    0x1c  fsl_debug_console.o [1]
    .bss               zero     0x2000'0030     0x4  fsl_debug_console.o [1]
    .bss               zero     0x2000'0034    0x24  fsl_lpuart.o [1]
    .bss               zero     0x2000'0058     0x4  fsl_lpuart.o [1]
    .bss               zero     0x2000'005c     0x4  xfail_s.o [2]
    .bss               zero     0x2000'0060     0x1  XShttio.o [2]
                              - 0x2000'0064    0x58

"P6":                                         0x400
  CSTACK                        0x2001'fc00   0x400  <Block>
    CSTACK             uninit   0x2001'fc00   0x400  <Block tail>
                              - 0x2002'0000   0x400

"A1":                                         0x200
  .boot_hdr.conf       const    0x7000'0000   0x200  evkmimxrt1064_flexspi_nor_config.o [1]
                              - 0x7000'0200   0x200

"A2":                                          0x20
  .boot_hdr.ivt        const    0x7000'1000    0x20  fsl_flexspi_nor_boot.o [1]
                              - 0x7000'1020    0x20

"A3":                                          0x10
  .boot_hdr.boot_data  const    0x7000'1020    0x10  fsl_flexspi_nor_boot.o [1]
                              - 0x7000'1030    0x10

"A0":                                         0x400
  .intvec              ro code  0x7000'2000   0x400  startup_MIMXRT1064.o [1]
                              - 0x7000'2400   0x400

"P1":                                        0x3780
  .text                ro code  0x7000'2400   0x8b0  clock_config.o [1]
  .text                ro code  0x7000'2cb0    0x1c  fsl_assert.o [1]
  .text                ro code  0x7000'2ccc   0x51c  fsl_clock.o [1]
  .text                ro code  0x7000'31e8   0x100  fsl_debug_console.o [1]
  .text                ro code  0x7000'32e8    0x86  ABImemcpy.o [4]
  .text                ro code  0x7000'336e    0x3a  zero_init3.o [4]
  .text                ro code  0x7000'33a8    0xd4  serial_manager.o [1]
  .text                ro code  0x7000'347c    0x66  ABImemset.o [4]
  .text                ro code  0x7000'34e2   0x4ac  fsl_str.o [1]
  .text                ro code  0x7000'398e    0x2e  copy_init3.o [4]
  .text                ro code  0x7000'39bc    0x64  serial_port_uart.o [1]
  .text                ro code  0x7000'3a20    0x36  strlen.o [4]
  .text                ro code  0x7000'3a56     0x2  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'3a58    0x70  lpuart_adapter.o [1]
  .text                ro code  0x7000'3ac8   0x608  fsl_lpuart.o [1]
  .text                ro code  0x7000'40d0   0x501  xprintfsmall_nomb.o [2]
  .text                ro code  0x7000'45d2     0x2  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'45d4    0x16  strchr.o [4]
  .text                ro code  0x7000'45ea     0x2  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'45ec    0x40  xfail_s.o [2]
  .text                ro code  0x7000'462c    0x58  memchr.o [4]
  .text                ro code  0x7000'4684     0x6  abort.o [2]
  .text                ro code  0x7000'468a     0x2  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'468c    0x14  exit.o [5]
  .text                ro code  0x7000'46a0    0x7c  iarttio.o [5]
  .text                ro code  0x7000'471c    0x3c  XShttio.o [2]
  .text                ro code  0x7000'4758   0x39c  board.o [1]
  .text                ro code  0x7000'4af4   0x230  I64DivMod.o [4]
  .text                ro code  0x7000'4d24     0x2  I64DivZer.o [4]
  .text                ro code  0x7000'4d26     0x2  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'4d28   0x15a  system_MIMXRT1064.o [1]
  .text                ro code  0x7000'4e82     0x2  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'4e84   0x100  pin_mux.o [1]
  .rodata              const    0x7000'4f84    0x88  fsl_debug_console.o [1]
  .rodata              const    0x7000'500c    0x84  board.o [1]
  .text                ro code  0x7000'5090    0x84  fsl_common.o [1]
  .rodata              const    0x7000'5114    0x74  serial_manager.o [1]
  .rodata              const    0x7000'5188    0x74  serial_port_uart.o [1]
  .text                ro code  0x7000'51fc    0x74  lpuart_polling.o [1]
  .text                ro code  0x7000'5270    0x28  printf.o [2]
  .rodata              const    0x7000'5298    0x70  clock_config.o [1]
  .rodata              const    0x7000'5308    0x70  fsl_clock.o [1]
  .rodata              const    0x7000'5378    0x70  fsl_common.o [1]
  .rodata              const    0x7000'53e8    0x70  fsl_lpuart.o [1]
  .rodata              const    0x7000'5458    0x70  fsl_lpuart.o [1]
  .rodata              const    0x7000'54c8    0x70  pin_mux.o [1]
  .rodata              const    0x7000'5538    0x68  lpuart_adapter.o [1]
  .rodata              const    0x7000'55a0    0x40  fsl_lpuart.o [1]
  .rodata              const    0x7000'55e0    0x2c  fsl_assert.o [1]
  .rodata              const    0x7000'560c    0x28  fsl_lpuart.o [1]
  .rodata              const    0x7000'5634    0x28  fsl_lpuart.o [1]
  .text                ro code  0x7000'565c    0x28  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5684    0x28  data_init.o [4]
  .rodata              const    0x7000'56ac    0x24  fsl_lpuart.o [1]
  .rodata              const    0x7000'56d0    0x24  lpuart_adapter.o [1]
  .text                ro code  0x7000'56f4    0x22  fpinit_M.o [3]
  .text                ro code  0x7000'5716    0x22  iarwrite.o [5]
  .iar.init_table      const    0x7000'5738    0x24  - Linker created -
  .text                ro code  0x7000'575c    0x20  putchar.o [2]
  .text                ro code  0x7000'577c    0x10  write.o [5]
  .text                ro code  0x7000'578c    0x1e  dwrite.o [5]
  .text                ro code  0x7000'57aa    0x20  iarwstd.o [5]
  .text                ro code  0x7000'57ca     0x2  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'57cc    0x1e  cmain.o [4]
  .text                ro code  0x7000'57ea     0x4  low_level_init.o [2]
  .text                ro code  0x7000'57ee     0x4  exit.o [2]
  .text                ro code  0x7000'57f2     0x2  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'57f4     0xa  cexit.o [4]
  .text                ro code  0x7000'57fe     0x2  startup_MIMXRT1064.o [1]
  .rodata              const    0x7000'5800    0x1c  board.o [1]
  .rodata              const    0x7000'581c    0x1c  fsl_lpuart.o [1]
  .rodata              const    0x7000'5838    0x18  board.o [1]
  .rodata              const    0x7000'5850    0x18  clock_config.o [1]
  .rodata              const    0x7000'5868    0x18  fsl_common.o [1]
  .text                ro code  0x7000'5880    0x16  xprout.o [2]
  .rodata              const    0x7000'5898    0x14  clock_config.o [1]
  .rodata              const    0x7000'58ac    0x14  fsl_lpuart.o [1]
  .rodata              const    0x7000'58c0    0x10  clock_config.o [1]
  .rodata              const    0x7000'58d0    0x10  fsl_clock.o [1]
  .rodata              const    0x7000'58e0    0x10  fsl_clock.o [1]
  .rodata              const    0x7000'58f0    0x10  fsl_common.o [1]
  .rodata              const    0x7000'5900    0x10  fsl_lpuart.o [1]
  .rodata              const    0x7000'5910    0x10  pin_mux.o [1]
  .rodata              const    0x7000'5920    0x10  serial_port_uart.o [1]
  .rodata              const    0x7000'5930     0xc  fsl_debug_console.o [1]
  .rodata              const    0x7000'593c     0xc  fsl_lpuart.o [1]
  .rodata              const    0x7000'5948     0xc  fsl_lpuart.o [1]
  .rodata              const    0x7000'5954     0xc  lpuart_polling.o [1]
  .rodata              const    0x7000'5960     0xc  serial_manager.o [1]
  .text                ro code  0x7000'596c     0xc  cstartup_M.o [4]
  Initializer bytes    const    0x7000'5978     0xc  <for RW-1>
  .rodata              const    0x7000'5984     0x8  board.o [1]
  .rodata              const    0x7000'598c     0x8  clock_config.o [1]
  .rodata              const    0x7000'5994     0x8  fsl_debug_console.o [1]
  .rodata              const    0x7000'599c     0x8  lpuart_adapter.o [1]
  .rodata              const    0x7000'59a4     0x8  lpuart_adapter.o [1]
  .rodata              const    0x7000'59ac     0x8  lpuart_adapter.o [1]
  .rodata              const    0x7000'59b4     0x8  serial_manager.o [1]
  .rodata              const    0x7000'59bc     0x8  serial_manager.o [1]
  .rodata              const    0x7000'59c4     0x8  serial_manager.o [1]
  .rodata              const    0x7000'59cc     0x8  serial_port_uart.o [1]
  .rodata              const    0x7000'59d4     0x8  serial_port_uart.o [1]
  .text                ro code  0x7000'59dc     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'59e4     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'59ec     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'59f4     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'59fc     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a04     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a0c     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a14     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a1c     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a24     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a2c     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a34     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a3c     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a44     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a4c     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a54     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a5c     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a64     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a6c     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a74     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a7c     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a84     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a8c     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a94     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5a9c     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5aa4     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5aac     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5ab4     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5abc     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5ac4     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5acc     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5ad4     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5adc     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5ae4     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5aec     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5af4     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5afc     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b04     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b0c     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b14     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b1c     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b24     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b2c     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b34     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b3c     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b44     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b4c     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b54     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b5c     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b64     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b6c     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b74     0x8  startup_MIMXRT1064.o [1]
  .text                ro code  0x7000'5b7c     0x4  startup_MIMXRT1064.o [1]
  .rodata              const    0x7000'5b80     0x0  zero_init3.o [4]
  .rodata              const    0x7000'5b80     0x0  copy_init3.o [4]
                              - 0x7000'5b80  0x3780

Unused ranges:

         From           To       Size
         ----           --       ----
  0x2000'0064  0x2001'fbff   0x1'fb9c
  0x7000'5b80  0x703f'ffff  0x3f'a480


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Zero (__iar_zero_init3)
    1 destination range, total size 0x55:
          0x2000'000c  0x55

Copy (__iar_copy_init3)
    1 source range, total size 0xc:
          0x7000'5978   0xc
    1 destination range, total size 0xc:
          0x2000'0000   0xc



*******************************************************************************
*** MODULE SUMMARY
***

    Module                              ro code  ro data  rw data
    ------                              -------  -------  -------
command line/config:
    -------------------------------------------------------------
    Total:

H:\PROJECTS\PV4 & WB3 Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj: [1]
    board.o                                 924      192
    clock_config.o                        2'224      180
    evkmimxrt1064_flexspi_nor_config.o               512
    fsl_assert.o                             28       44
    fsl_clock.o                           1'308      144        8
    fsl_common.o                            132      152
    fsl_debug_console.o                     256      156       32
    fsl_flexspi_nor_boot.o                            48
    fsl_lpuart.o                          1'544      492       40
    fsl_str.o                             1'196
    lpuart_adapter.o                        112      164
    lpuart_polling.o                        116       12
    pin_mux.o                               256      128
    serial_manager.o                        212      152
    serial_port_uart.o                      100      148
    startup_MIMXRT1064.o                  1'502
    system_MIMXRT1064.o                     346        4        4
    -------------------------------------------------------------
    Total:                               10'256    2'528       84

dl7M_tln.a: [2]
    XShttio.o                                60        8        9
    abort.o                                   6
    exit.o                                    4
    low_level_init.o                          4
    printf.o                                 40
    putchar.o                                32
    xfail_s.o                                64                 4
    xprintfsmall_nomb.o                   1'281
    xprout.o                                 22
    -------------------------------------------------------------
    Total:                                1'513        8       13

m7M_tlv.a: [3]
    fpinit_M.o                               34
    -------------------------------------------------------------
    Total:                                   34

rt7M_tl.a: [4]
    ABImemcpy.o                             134
    ABImemset.o                             102
    I64DivMod.o                             560
    I64DivZer.o                               2
    cexit.o                                  10
    cmain.o                                  30
    copy_init3.o                             46
    cstartup_M.o                             12
    data_init.o                              40
    memchr.o                                 88
    strchr.o                                 22
    strlen.o                                 54
    zero_init3.o                             58
    -------------------------------------------------------------
    Total:                                1'158

shb_l.a: [5]
    dwrite.o                                 30
    exit.o                                   20
    iarttio.o                               124
    iarwrite.o                               34
    iarwstd.o                                32
    write.o                                  16
    -------------------------------------------------------------
    Total:                                  256

    Gaps                                      1        2
    Linker created                                    36    1'024
-----------------------------------------------------------------
    Grand Total:                         13'218    2'574    1'121


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address   Size  Type      Object
-----                       -------   ----  ----      ------
.iar.init_table$$Base   0x7000'5738          --   Gb  - Linker created -
.iar.init_table$$Limit  0x7000'575c          --   Gb  - Linker created -
?main                   0x7000'57cd         Code  Gb  cmain.o [4]
ARM_MPU_Disable         0x7000'4775   0x1a  Code  Lc  board.o [1]
ARM_MPU_Enable          0x7000'4759   0x1c  Code  Lc  board.o [1]
BOARD_BootClockRUN      0x7000'2601  0x55a  Code  Gb  clock_config.o [1]
BOARD_ConfigMPU         0x7000'482f  0x222  Code  Gb  board.o [1]
BOARD_DebugConsoleSrcFreq
                        0x7000'47f5   0x3a  Code  Gb  board.o [1]
BOARD_InitPins          0x7000'4f03   0x64  Code  Gb  pin_mux.o [1]
CLOCK_ControlGate       0x7000'24ed   0x48  Code  Lc  clock_config.o [1]
CLOCK_ControlGate       0x7000'3ac9   0x48  Code  Lc  fsl_lpuart.o [1]
CLOCK_ControlGate       0x7000'4e85   0x42  Code  Lc  pin_mux.o [1]
CLOCK_DeinitAudioPll    0x7000'2e5f    0xc  Code  Gb  fsl_clock.o [1]
CLOCK_DeinitEnetPll     0x7000'2e6b    0xc  Code  Gb  fsl_clock.o [1]
CLOCK_DeinitUsb2Pll     0x7000'2e55    0xa  Code  Gb  fsl_clock.o [1]
CLOCK_DisableClock      0x7000'2535   0x10  Code  Lc  clock_config.o [1]
CLOCK_EnableClock       0x7000'3b11   0x10  Code  Lc  fsl_lpuart.o [1]
CLOCK_EnableClock       0x7000'4ec7   0x10  Code  Lc  pin_mux.o [1]
CLOCK_GetDiv            0x7000'47b9   0x2a  Code  Lc  board.o [1]
CLOCK_GetMux            0x7000'478f   0x2a  Code  Lc  board.o [1]
CLOCK_GetOscFreq        0x7000'47e3   0x12  Code  Lc  board.o [1]
CLOCK_GetOscFreq        0x7000'2ccd   0x18  Code  Lc  fsl_clock.o [1]
CLOCK_GetPllBypassRefClk
                        0x7000'2d0b   0x22  Code  Lc  fsl_clock.o [1]
CLOCK_GetPllFreq        0x7000'2e77  0x2b2  Code  Gb  fsl_clock.o [1]
CLOCK_InitArmPll        0x7000'2da1   0x40  Code  Gb  fsl_clock.o [1]
CLOCK_InitExternalClk   0x7000'2d2d   0x4a  Code  Gb  fsl_clock.o [1]
CLOCK_InitRcOsc24M      0x7000'2d93    0xe  Code  Gb  fsl_clock.o [1]
CLOCK_InitSysPfd        0x7000'3129   0x40  Code  Gb  fsl_clock.o [1]
CLOCK_InitSysPll        0x7000'2de1   0x74  Code  Gb  fsl_clock.o [1]
CLOCK_IsPllBypassed     0x7000'2ce5   0x10  Code  Lc  fsl_clock.o [1]
CLOCK_IsPllEnabled      0x7000'2cf5   0x16  Code  Lc  fsl_clock.o [1]
CLOCK_SetDiv            0x7000'2477   0x76  Code  Lc  clock_config.o [1]
CLOCK_SetMux            0x7000'2401   0x76  Code  Lc  clock_config.o [1]
CLOCK_SetPllBypass      0x7000'2555   0x2c  Code  Lc  clock_config.o [1]
CLOCK_SetRtcXtalFreq    0x7000'254d    0x8  Code  Lc  clock_config.o [1]
CLOCK_SetXtalFreq       0x7000'2545    0x8  Code  Lc  clock_config.o [1]
CLOCK_SwitchOsc         0x7000'2d77   0x1c  Code  Gb  fsl_clock.o [1]
CSTACK$$Base            0x2001'fc00          --   Gb  - Linker created -
CSTACK$$Limit           0x2002'0000          --   Gb  - Linker created -
ConvertRadixNumToString
                        0x7000'36a9   0xc8  Code  Lc  fsl_str.o [1]
DbgConsole_PrintCallback
                        0x7000'3247   0x3e  Code  Lc  fsl_debug_console.o [1]
DbgConsole_Printf       0x7000'3285   0x4a  Code  Gb  fsl_debug_console.o [1]
DbgConsole_SendDataReliable
                        0x7000'31e9   0x5e  Code  Gb  fsl_debug_console.o [1]
DelayLoop               0x7000'5091    0xa  Code  Lc  fsl_common.o [1]
HAL_UartSendBlocking    0x7000'3a59   0x5a  Code  Gb  lpuart_adapter.o [1]
IOMUXC_EnableMode       0x7000'2581   0x1c  Code  Lc  clock_config.o [1]
IOMUXC_MQSConfig        0x7000'25dd   0x24  Code  Lc  clock_config.o [1]
IOMUXC_SetPinConfig     0x7000'4ef3   0x10  Code  Lc  pin_mux.o [1]
IOMUXC_SetPinMux        0x7000'4ed7   0x1c  Code  Lc  pin_mux.o [1]
IOMUXC_SetSaiMClkClockSource
                        0x7000'259d   0x40  Code  Lc  clock_config.o [1]
LPUART1_DriverIRQHandler
                        0x7000'4001   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART2_DriverIRQHandler
                        0x7000'4015   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART3_DriverIRQHandler
                        0x7000'4029   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART4_DriverIRQHandler
                        0x7000'403d   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART5_DriverIRQHandler
                        0x7000'4051   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART6_DriverIRQHandler
                        0x7000'4069   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART7_DriverIRQHandler
                        0x7000'407d   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART8_DriverIRQHandler
                        0x7000'4091   0x14  Code  Gb  fsl_lpuart.o [1]
LPUART_ClearStatusFlags
                        0x7000'3e39   0x50  Code  Gb  fsl_lpuart.o [1]
LPUART_GetDefaultConfig
                        0x7000'3dbd   0x6c  Code  Gb  fsl_lpuart.o [1]
LPUART_GetInstance      0x7000'3b33   0x34  Code  Gb  fsl_lpuart.o [1]
LPUART_GetStatusFlags   0x7000'3e29   0x10  Code  Gb  fsl_lpuart.o [1]
LPUART_Init             0x7000'3b67  0x256  Code  Gb  fsl_lpuart.o [1]
LPUART_ReadBlocking     0x7000'3ecb  0x102  Code  Gb  fsl_lpuart.o [1]
LPUART_SoftwareReset    0x7000'3b21   0x12  Code  Lc  fsl_lpuart.o [1]
LPUART_WriteBlocking    0x7000'3e89   0x42  Code  Gb  fsl_lpuart.o [1]
PrintGetPrecision       0x7000'352b   0x52  Code  Lc  fsl_str.o [1]
PrintGetRadixFromobpu   0x7000'367d   0x2c  Code  Lc  fsl_str.o [1]
PrintGetWidth           0x7000'34e3   0x48  Code  Lc  fsl_str.o [1]
PrintIsdi               0x7000'35a7   0x1a  Code  Lc  fsl_str.o [1]
PrintIsfF               0x7000'3649   0x1a  Code  Lc  fsl_str.o [1]
PrintIsobpu             0x7000'357d   0x2a  Code  Lc  fsl_str.o [1]
PrintIsxX               0x7000'3663   0x1a  Code  Lc  fsl_str.o [1]
PrintOutputdifFobpu     0x7000'35c1   0x44  Code  Lc  fsl_str.o [1]
PrintOutputxX           0x7000'3605   0x44  Code  Lc  fsl_str.o [1]
RW$$Base                0x2000'0000          --   Gb  - Linker created -
RW$$Limit               0x2000'000c          --   Gb  - Linker created -
Region$$Table$$Base     0x7000'5738          --   Gb  - Linker created -
Region$$Table$$Limit    0x7000'575c          --   Gb  - Linker created -
SDK_DelayAtLeastUs      0x7000'509b   0x68  Code  Gb  fsl_common.o [1]
SerialManager_StartWriting
                        0x7000'33a9   0x2c  Code  Lc  serial_manager.o [1]
SerialManager_Write     0x7000'33d5   0x80  Code  Lc  serial_manager.o [1]
SerialManager_WriteBlocking
                        0x7000'3455   0x14  Code  Gb  serial_manager.o [1]
Serial_UartWrite        0x7000'39bd   0x52  Code  Gb  serial_port_uart.o [1]
StrFormatPrintf         0x7000'3771  0x21e  Code  Gb  fsl_str.o [1]
SystemCoreClock         0x2000'0000    0x4  Data  Gb  system_MIMXRT1064.o [1]
SystemInit              0x7000'4d29  0x11c  Code  Gb  system_MIMXRT1064.o [1]
ZI$$Base                0x2000'000c          --   Gb  - Linker created -
ZI$$Limit               0x2000'0064          --   Gb  - Linker created -
_LitobSmallNoMb         0x7000'448f   0xce  Code  Lc  xprintfsmall_nomb.o [2]
_PrintfSmallNoMb        0x7000'40d1  0x3b2  Code  Gb  xprintfsmall_nomb.o [2]
_Prout                  0x7000'5881   0x16  Code  Gb  xprout.o [2]
_PutcharSmallNoMb       0x7000'455d   0x20  Code  Lc  xprintfsmall_nomb.o [2]
_PutcharsSmallNoMb      0x7000'457d   0x2e  Code  Lc  xprintfsmall_nomb.o [2]
__NCACHE_REGION_SIZE {Abs}
                                0x0         Data  Gb  <internal module>
__NCACHE_REGION_START {Abs}
                        0x2020'0000         Data  Gb  <internal module>
__RAM_VECTOR_TABLE_SIZE {Abs}
                                0x0         Data  Gb  <internal module>
__VECTOR_RAM {Abs}      0x7000'2000         Data  Gb  <internal module>
__VECTOR_TABLE {Abs}    0x7000'2000         Data  Gb  <internal module>
__Vectors               0x7000'2000          --   Gb  startup_MIMXRT1064.o [1]
__Vectors_End           0x7000'2400         Data  Gb  startup_MIMXRT1064.o [1]
__Vectors_Size {Abs}          0x400          --   Gb  startup_MIMXRT1064.o [1]
__aeabi_assert          0x7000'2cb1   0x1c  Code  Gb  fsl_assert.o [1]
__aeabi_ldiv0           0x7000'4d25         Code  Gb  I64DivZer.o [4]
__aeabi_memcpy4         0x7000'32e9         Code  Gb  ABImemcpy.o [4]
__aeabi_memcpy8         0x7000'32e9         Code  Gb  ABImemcpy.o [4]
__aeabi_memset          0x7000'347d         Code  Gb  ABImemset.o [4]
__aeabi_uldivmod        0x7000'4af5         Code  Gb  I64DivMod.o [4]
__cmain                 0x7000'57cd         Code  Gb  cmain.o [4]
__dwrite                0x7000'578d   0x1e  Code  Gb  dwrite.o [5]
__exit                  0x7000'468d   0x14  Code  Gb  exit.o [5]
__iar_Fail_s            0x7000'45ed   0x1c  Code  Gb  xfail_s.o [2]
__iar_Memchr            0x7000'462d         Code  Gb  memchr.o [4]
__iar_Memset            0x7000'347d         Code  Gb  ABImemset.o [4]
__iar_Memset_word       0x7000'3485         Code  Gb  ABImemset.o [4]
__iar_Strchr            0x7000'45d5         Code  Gb  strchr.o [4]
__iar_close_ttio        0x7000'46a1   0x2c  Code  Gb  iarttio.o [5]
__iar_copy_init3        0x7000'398f   0x2e  Code  Gb  copy_init3.o [4]
__iar_data_init3        0x7000'5685   0x28  Code  Gb  data_init.o [4]
__iar_get_ttio          0x7000'46cd   0x4c  Code  Gb  iarttio.o [5]
__iar_init_vfp          0x7000'56f5         Code  Gb  fpinit_M.o [3]
__iar_lookup_ttioh      0x7000'474b    0x4  Code  Gb  XShttio.o [2]
__iar_program_start     0x7000'596d         Code  Gb  cstartup_M.o [4]
__iar_sh_stdout         0x7000'57ab   0x20  Code  Gb  iarwstd.o [5]
__iar_sh_write          0x7000'5717   0x22  Code  Gb  iarwrite.o [5]
__iar_ttio_guard_lock   0x7000'471d   0x1e  Code  Gb  XShttio.o [2]
__iar_ttio_guard_unlock
                        0x7000'473b   0x10  Code  Gb  XShttio.o [2]
__iar_ttio_handles      0x2000'0004    0x8  Data  Lc  XShttio.o [2]
__iar_zero_init3        0x7000'336f   0x3a  Code  Gb  zero_init3.o [4]
__low_level_init        0x7000'57eb    0x4  Code  Gb  low_level_init.o [2]
__vector_table          0x7000'2000         Data  Gb  startup_MIMXRT1064.o [1]
__vector_table_0x1c     0x7000'201c         Data  Gb  startup_MIMXRT1064.o [1]
__write                 0x7000'577d   0x10  Code  Gb  write.o [5]
_call_main              0x7000'57d9         Code  Gb  cmain.o [4]
_exit                   0x7000'57f5         Code  Gb  cexit.o [4]
_main                   0x7000'57e7         Code  Gb  cmain.o [4]
abort                   0x7000'4685    0x6  Code  Gb  abort.o [2]
armPllConfig_BOARD_BootClockRUN
                        0x7000'598c    0x8  Data  Gb  clock_config.o [1]
boot_data               0x7000'1020   0x10  Data  Gb  fsl_flexspi_nor_boot.o [1]
exit                    0x7000'57ef    0x4  Code  Gb  exit.o [2]
g_rtcXtalFreq           0x2000'0010    0x4  Data  Gb  fsl_clock.o [1]
g_serialHandle          0x2000'0030    0x4  Data  Gb  fsl_debug_console.o [1]
g_xtalFreq              0x2000'000c    0x4  Data  Gb  fsl_clock.o [1]
image_vector_table      0x7000'1000   0x20  Data  Gb  fsl_flexspi_nor_boot.o [1]
m_boot_hdr_conf_start {Abs}
                        0x7000'0000         Data  Gb  <internal module>
main                    0x7000'51fd   0x74  Code  Gb  lpuart_polling.o [1]
memchr                  0x7000'462d         Code  Gb  memchr.o [4]
printf                  0x7000'5271   0x28  Code  Gb  printf.o [2]
putchar                 0x7000'575d   0x20  Code  Gb  putchar.o [2]
qspiflash_config        0x7000'0000  0x200  Data  Gb  evkmimxrt1064_flexspi_nor_config.o [1]
s_LpuartAdapterBase     0x7000'56d0   0x24  Data  Lc  lpuart_adapter.o [1]
s_debugConsoleState     0x2000'0014   0x1c  Data  Lc  fsl_debug_console.o [1]
s_lpuartBases           0x7000'56ac   0x24  Data  Lc  fsl_lpuart.o [1]
s_lpuartClock           0x7000'58ac   0x14  Data  Lc  fsl_lpuart.o [1]
s_lpuartHandle          0x2000'0034   0x24  Data  Lc  fsl_lpuart.o [1]
s_lpuartIsr             0x2000'0058    0x4  Data  Lc  fsl_lpuart.o [1]
sec_hand                0x2000'005c    0x4  Data  Lc  xfail_s.o [2]
strchr                  0x7000'45d5         Code  Gb  strchr.o [4]
strlen                  0x7000'3a21         Code  Gb  strlen.o [4]
sysPllConfig_BOARD_BootClockRUN
                        0x7000'5898   0x14  Data  Gb  clock_config.o [1]
ttio_guard              0x2000'0060    0x1  Data  Lc  XShttio.o [2]


[1] = H:\PROJECTS\PV4 & WB3 Hardware\Firmware\SDK_2.8.0_MIMXRT1064xxxxA_New\boards\evkmimxrt1064\driver_examples\lpuart\polling\iar\debug\obj
[2] = dl7M_tln.a
[3] = m7M_tlv.a
[4] = rt7M_tl.a
[5] = shb_l.a

  13'218 bytes of readonly  code memory
   2'574 bytes of readonly  data memory
   1'121 bytes of readwrite data memory

Errors: none
Warnings: none
