0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab5/lab5_2_4/lab5_2_4.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab5/lab5_2_4/lab5_2_4.srcs/sources_1/new/D_ff_synch_reset.v,1582775193,verilog,,C:/Users/lucas/Documents/fpga/lab5/lab5_2_4/lab5_2_4.srcs/sources_1/new/D_ff_synch_tb.v,,D_ff_synch_reset,,,,,,,,
C:/Users/lucas/Documents/fpga/lab5/lab5_2_4/lab5_2_4.srcs/sources_1/new/D_ff_synch_tb.v,1582776001,verilog,,,,D_ff_synch_tb,,,,,,,,
