//Verilog generated by VPR  from post-place-and-route implementation
module ahb2ram (
    input \HRESETn ,
    input \HCLK ,
    input \HSEL ,
    input \HADDR[2] ,
    input \HADDR[3] ,
    input \HWDATA[0] ,
    input \HWDATA[1] ,
    input \HWDATA[2] ,
    input \HWDATA[3] ,
    input \HWDATA[4] ,
    input \HWDATA[5] ,
    input \HWDATA[6] ,
    input \HWDATA[7] ,
    input \HWDATA[8] ,
    input \HWDATA[9] ,
    input \HWDATA[10] ,
    input \HWDATA[11] ,
    input \HWDATA[12] ,
    input \HWDATA[13] ,
    input \HWDATA[14] ,
    input \HWDATA[15] ,
    input \HWDATA[16] ,
    input \HWDATA[17] ,
    input \HWDATA[18] ,
    input \HWDATA[19] ,
    input \HWDATA[20] ,
    input \HWDATA[21] ,
    input \HWDATA[22] ,
    input \HWDATA[23] ,
    input \HWDATA[24] ,
    input \HWDATA[25] ,
    input \HWDATA[26] ,
    input \HWDATA[27] ,
    input \HWDATA[28] ,
    input \HWDATA[29] ,
    input \HWDATA[30] ,
    input \HWDATA[31] ,
    input \HWRITE ,
    input \HTRANS[1] ,
    input \HREADY ,
    output \HRDATA[0] ,
    output \HRDATA[1] ,
    output \HRDATA[2] ,
    output \HRDATA[3] ,
    output \HRDATA[4] ,
    output \HRDATA[5] ,
    output \HRDATA[6] ,
    output \HRDATA[7] ,
    output \HRDATA[8] ,
    output \HRDATA[9] ,
    output \HRDATA[10] ,
    output \HRDATA[11] ,
    output \HRDATA[12] ,
    output \HRDATA[13] ,
    output \HRDATA[14] ,
    output \HRDATA[15] ,
    output \HRDATA[16] ,
    output \HRDATA[17] ,
    output \HRDATA[18] ,
    output \HRDATA[19] ,
    output \HRDATA[20] ,
    output \HRDATA[21] ,
    output \HRDATA[22] ,
    output \HRDATA[23] ,
    output \HRDATA[24] ,
    output \HRDATA[25] ,
    output \HRDATA[26] ,
    output \HRDATA[27] ,
    output \HRDATA[28] ,
    output \HRDATA[29] ,
    output \HRDATA[30] ,
    output \HRDATA[31] ,
    output \HREADYOUT ,
    output \HRESP 
);

    //Wires
    wire \HRESETn_output_0_0 ;
    wire \HCLK_output_0_0 ;
    wire \HSEL_output_0_0 ;
    wire \HADDR[2]_output_0_0 ;
    wire \HADDR[3]_output_0_0 ;
    wire \HWDATA[0]_output_0_0 ;
    wire \HWDATA[1]_output_0_0 ;
    wire \HWDATA[2]_output_0_0 ;
    wire \HWDATA[3]_output_0_0 ;
    wire \HWDATA[4]_output_0_0 ;
    wire \HWDATA[5]_output_0_0 ;
    wire \HWDATA[6]_output_0_0 ;
    wire \HWDATA[7]_output_0_0 ;
    wire \HWDATA[8]_output_0_0 ;
    wire \HWDATA[9]_output_0_0 ;
    wire \HWDATA[10]_output_0_0 ;
    wire \HWDATA[11]_output_0_0 ;
    wire \HWDATA[12]_output_0_0 ;
    wire \HWDATA[13]_output_0_0 ;
    wire \HWDATA[14]_output_0_0 ;
    wire \HWDATA[15]_output_0_0 ;
    wire \HWDATA[16]_output_0_0 ;
    wire \HWDATA[17]_output_0_0 ;
    wire \HWDATA[18]_output_0_0 ;
    wire \HWDATA[19]_output_0_0 ;
    wire \HWDATA[20]_output_0_0 ;
    wire \HWDATA[21]_output_0_0 ;
    wire \HWDATA[22]_output_0_0 ;
    wire \HWDATA[23]_output_0_0 ;
    wire \HWDATA[24]_output_0_0 ;
    wire \HWDATA[25]_output_0_0 ;
    wire \HWDATA[26]_output_0_0 ;
    wire \HWDATA[27]_output_0_0 ;
    wire \HWDATA[28]_output_0_0 ;
    wire \HWDATA[29]_output_0_0 ;
    wire \HWDATA[30]_output_0_0 ;
    wire \HWDATA[31]_output_0_0 ;
    wire \HWRITE_output_0_0 ;
    wire \HTRANS[1]_output_0_0 ;
    wire \HREADY_output_0_0 ;
    wire \dffre_HRDATA[0]_output_0_0 ;
    wire \dffre_HRDATA[1]_output_0_0 ;
    wire \dffre_HRDATA[2]_output_0_0 ;
    wire \dffre_HRDATA[3]_output_0_0 ;
    wire \dffre_HRDATA[4]_output_0_0 ;
    wire \dffre_HRDATA[5]_output_0_0 ;
    wire \dffre_HRDATA[6]_output_0_0 ;
    wire \dffre_HRDATA[7]_output_0_0 ;
    wire \dffre_HRDATA[8]_output_0_0 ;
    wire \dffre_HRDATA[9]_output_0_0 ;
    wire \dffre_HRDATA[10]_output_0_0 ;
    wire \dffre_HRDATA[11]_output_0_0 ;
    wire \dffre_HRDATA[12]_output_0_0 ;
    wire \dffre_HRDATA[13]_output_0_0 ;
    wire \dffre_HRDATA[14]_output_0_0 ;
    wire \dffre_HRDATA[15]_output_0_0 ;
    wire \dffre_HRDATA[16]_output_0_0 ;
    wire \dffre_HRDATA[17]_output_0_0 ;
    wire \dffre_HRDATA[18]_output_0_0 ;
    wire \dffre_HRDATA[19]_output_0_0 ;
    wire \dffre_HRDATA[20]_output_0_0 ;
    wire \dffre_HRDATA[21]_output_0_0 ;
    wire \dffre_HRDATA[22]_output_0_0 ;
    wire \dffre_HRDATA[23]_output_0_0 ;
    wire \dffre_HRDATA[24]_output_0_0 ;
    wire \dffre_HRDATA[25]_output_0_0 ;
    wire \dffre_HRDATA[26]_output_0_0 ;
    wire \dffre_HRDATA[27]_output_0_0 ;
    wire \dffre_HRDATA[28]_output_0_0 ;
    wire \dffre_HRDATA[29]_output_0_0 ;
    wire \dffre_HRDATA[30]_output_0_0 ;
    wire \dffre_HRDATA[31]_output_0_0 ;
    wire \lut_HREADYOUT_output_0_0 ;
    wire \lut_HRESP_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \dffre_we_output_0_0 ;
    wire \dffre_waddr[1]_output_0_0 ;
    wire \dffre_waddr[0]_output_0_0 ;
    wire \lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ;
    wire \lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ;
    wire \lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ;
    wire \lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ;
    wire \dffre_raddr_r[0]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n185___output_0_0 ;
    wire \dffre_raddr_r[1]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n186___output_0_0 ;
    wire \dffre_U_mem.memory[2][20]_output_0_0 ;
    wire \dffre_U_mem.memory[0][20]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n187___output_0_0 ;
    wire \lut_$abc$10792$new_new_n188___output_0_0 ;
    wire \dffre_U_mem.memory[1][20]_output_0_0 ;
    wire \dffre_U_mem.memory[3][20]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li20_li20_output_0_0 ;
    wire \dffre_U_mem.memory[2][19]_output_0_0 ;
    wire \dffre_U_mem.memory[0][19]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n190___output_0_0 ;
    wire \dffre_U_mem.memory[1][19]_output_0_0 ;
    wire \dffre_U_mem.memory[3][19]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li19_li19_output_0_0 ;
    wire \dffre_U_mem.memory[2][18]_output_0_0 ;
    wire \dffre_U_mem.memory[0][18]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n192___output_0_0 ;
    wire \dffre_U_mem.memory[1][18]_output_0_0 ;
    wire \dffre_U_mem.memory[3][18]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li18_li18_output_0_0 ;
    wire \dffre_U_mem.memory[2][1]_output_0_0 ;
    wire \dffre_U_mem.memory[0][1]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n194___output_0_0 ;
    wire \dffre_U_mem.memory[1][1]_output_0_0 ;
    wire \dffre_U_mem.memory[3][1]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li01_li01_output_0_0 ;
    wire \dffre_U_mem.memory[0][24]_output_0_0 ;
    wire \dffre_U_mem.memory[2][24]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n196___output_0_0 ;
    wire \dffre_U_mem.memory[3][24]_output_0_0 ;
    wire \dffre_U_mem.memory[1][24]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li24_li24_output_0_0 ;
    wire \dffre_U_mem.memory[0][25]_output_0_0 ;
    wire \dffre_U_mem.memory[2][25]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n198___output_0_0 ;
    wire \dffre_U_mem.memory[3][25]_output_0_0 ;
    wire \dffre_U_mem.memory[1][25]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li25_li25_output_0_0 ;
    wire \dffre_U_mem.memory[0][26]_output_0_0 ;
    wire \dffre_U_mem.memory[2][26]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n200___output_0_0 ;
    wire \dffre_U_mem.memory[3][26]_output_0_0 ;
    wire \dffre_U_mem.memory[1][26]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li26_li26_output_0_0 ;
    wire \dffre_U_mem.memory[0][27]_output_0_0 ;
    wire \dffre_U_mem.memory[2][27]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n202___output_0_0 ;
    wire \dffre_U_mem.memory[3][27]_output_0_0 ;
    wire \dffre_U_mem.memory[1][27]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li27_li27_output_0_0 ;
    wire \lut_$abc$10792$abc$3887$li1_li1_output_0_0 ;
    wire \lut_$abc$10792$abc$3887$li2_li2_output_0_0 ;
    wire \lut_$abc$10792$abc$3887$li0_li0_output_0_0 ;
    wire \dffre_U_mem.memory[0][0]_output_0_0 ;
    wire \dffre_U_mem.memory[2][0]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n207___output_0_0 ;
    wire \dffre_U_mem.memory[3][0]_output_0_0 ;
    wire \dffre_U_mem.memory[1][0]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li00_li00_output_0_0 ;
    wire \dffre_U_mem.memory[0][2]_output_0_0 ;
    wire \dffre_U_mem.memory[2][2]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n209___output_0_0 ;
    wire \dffre_U_mem.memory[3][2]_output_0_0 ;
    wire \dffre_U_mem.memory[1][2]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li02_li02_output_0_0 ;
    wire \dffre_U_mem.memory[0][3]_output_0_0 ;
    wire \dffre_U_mem.memory[2][3]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n211___output_0_0 ;
    wire \dffre_U_mem.memory[3][3]_output_0_0 ;
    wire \dffre_U_mem.memory[1][3]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li03_li03_output_0_0 ;
    wire \dffre_U_mem.memory[0][4]_output_0_0 ;
    wire \dffre_U_mem.memory[2][4]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n213___output_0_0 ;
    wire \dffre_U_mem.memory[3][4]_output_0_0 ;
    wire \dffre_U_mem.memory[1][4]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li04_li04_output_0_0 ;
    wire \dffre_U_mem.memory[0][5]_output_0_0 ;
    wire \dffre_U_mem.memory[2][5]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n215___output_0_0 ;
    wire \dffre_U_mem.memory[3][5]_output_0_0 ;
    wire \dffre_U_mem.memory[1][5]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li05_li05_output_0_0 ;
    wire \dffre_U_mem.memory[0][6]_output_0_0 ;
    wire \dffre_U_mem.memory[2][6]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n217___output_0_0 ;
    wire \dffre_U_mem.memory[3][6]_output_0_0 ;
    wire \dffre_U_mem.memory[1][6]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li06_li06_output_0_0 ;
    wire \dffre_U_mem.memory[0][15]_output_0_0 ;
    wire \dffre_U_mem.memory[2][15]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n219___output_0_0 ;
    wire \dffre_U_mem.memory[1][15]_output_0_0 ;
    wire \dffre_U_mem.memory[3][15]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li15_li15_output_0_0 ;
    wire \dffre_U_mem.memory[0][14]_output_0_0 ;
    wire \dffre_U_mem.memory[2][14]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n221___output_0_0 ;
    wire \dffre_U_mem.memory[1][14]_output_0_0 ;
    wire \dffre_U_mem.memory[3][14]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li14_li14_output_0_0 ;
    wire \dffre_U_mem.memory[0][13]_output_0_0 ;
    wire \dffre_U_mem.memory[2][13]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n223___output_0_0 ;
    wire \dffre_U_mem.memory[1][13]_output_0_0 ;
    wire \dffre_U_mem.memory[3][13]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li13_li13_output_0_0 ;
    wire \dffre_U_mem.memory[0][12]_output_0_0 ;
    wire \dffre_U_mem.memory[2][12]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n225___output_0_0 ;
    wire \dffre_U_mem.memory[1][12]_output_0_0 ;
    wire \dffre_U_mem.memory[3][12]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li12_li12_output_0_0 ;
    wire \dffre_U_mem.memory[0][11]_output_0_0 ;
    wire \dffre_U_mem.memory[2][11]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n227___output_0_0 ;
    wire \dffre_U_mem.memory[1][11]_output_0_0 ;
    wire \dffre_U_mem.memory[3][11]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li11_li11_output_0_0 ;
    wire \dffre_U_mem.memory[0][10]_output_0_0 ;
    wire \dffre_U_mem.memory[2][10]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n229___output_0_0 ;
    wire \dffre_U_mem.memory[1][10]_output_0_0 ;
    wire \dffre_U_mem.memory[3][10]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li10_li10_output_0_0 ;
    wire \dffre_U_mem.memory[0][9]_output_0_0 ;
    wire \dffre_U_mem.memory[2][9]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n231___output_0_0 ;
    wire \dffre_U_mem.memory[1][9]_output_0_0 ;
    wire \dffre_U_mem.memory[3][9]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li09_li09_output_0_0 ;
    wire \dffre_U_mem.memory[0][8]_output_0_0 ;
    wire \dffre_U_mem.memory[2][8]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n233___output_0_0 ;
    wire \dffre_U_mem.memory[1][8]_output_0_0 ;
    wire \dffre_U_mem.memory[3][8]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li08_li08_output_0_0 ;
    wire \dffre_U_mem.memory[0][7]_output_0_0 ;
    wire \dffre_U_mem.memory[2][7]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n235___output_0_0 ;
    wire \dffre_U_mem.memory[3][7]_output_0_0 ;
    wire \dffre_U_mem.memory[1][7]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li07_li07_output_0_0 ;
    wire \dffre_U_mem.memory[0][29]_output_0_0 ;
    wire \dffre_U_mem.memory[2][29]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n237___output_0_0 ;
    wire \dffre_U_mem.memory[3][29]_output_0_0 ;
    wire \dffre_U_mem.memory[1][29]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li29_li29_output_0_0 ;
    wire \dffre_U_mem.memory[0][31]_output_0_0 ;
    wire \dffre_U_mem.memory[2][31]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n239___output_0_0 ;
    wire \dffre_U_mem.memory[3][31]_output_0_0 ;
    wire \dffre_U_mem.memory[1][31]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li31_li31_output_0_0 ;
    wire \dffre_U_mem.memory[0][30]_output_0_0 ;
    wire \dffre_U_mem.memory[2][30]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n241___output_0_0 ;
    wire \dffre_U_mem.memory[3][30]_output_0_0 ;
    wire \dffre_U_mem.memory[1][30]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li30_li30_output_0_0 ;
    wire \dffre_U_mem.memory[0][21]_output_0_0 ;
    wire \dffre_U_mem.memory[2][21]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n243___output_0_0 ;
    wire \dffre_U_mem.memory[3][21]_output_0_0 ;
    wire \dffre_U_mem.memory[1][21]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li21_li21_output_0_0 ;
    wire \dffre_U_mem.memory[0][17]_output_0_0 ;
    wire \dffre_U_mem.memory[2][17]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n245___output_0_0 ;
    wire \dffre_U_mem.memory[1][17]_output_0_0 ;
    wire \dffre_U_mem.memory[3][17]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li17_li17_output_0_0 ;
    wire \dffre_U_mem.memory[0][16]_output_0_0 ;
    wire \dffre_U_mem.memory[2][16]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n247___output_0_0 ;
    wire \dffre_U_mem.memory[3][16]_output_0_0 ;
    wire \dffre_U_mem.memory[1][16]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li16_li16_output_0_0 ;
    wire \dffre_U_mem.memory[0][28]_output_0_0 ;
    wire \dffre_U_mem.memory[2][28]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n249___output_0_0 ;
    wire \dffre_U_mem.memory[3][28]_output_0_0 ;
    wire \dffre_U_mem.memory[1][28]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li28_li28_output_0_0 ;
    wire \dffre_U_mem.memory[0][23]_output_0_0 ;
    wire \dffre_U_mem.memory[2][23]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n251___output_0_0 ;
    wire \dffre_U_mem.memory[1][23]_output_0_0 ;
    wire \dffre_U_mem.memory[3][23]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li23_li23_output_0_0 ;
    wire \dffre_U_mem.memory[0][22]_output_0_0 ;
    wire \dffre_U_mem.memory[2][22]_output_0_0 ;
    wire \lut_$abc$10792$new_new_n253___output_0_0 ;
    wire \dffre_U_mem.memory[1][22]_output_0_0 ;
    wire \dffre_U_mem.memory[3][22]_output_0_0 ;
    wire \lut_$abc$10792$abc$3303$li22_li22_output_0_0 ;
    wire \dffre_HRDATA[28]_input_1_0 ;
    wire \dffre_HRDATA[23]_input_1_0 ;
    wire \dffre_HRDATA[22]_input_1_0 ;
    wire \dffre_HRDATA[20]_input_1_0 ;
    wire \dffre_HRDATA[19]_input_1_0 ;
    wire \dffre_HRDATA[16]_input_1_0 ;
    wire \dffre_HRDATA[17]_input_1_0 ;
    wire \dffre_HRDATA[9]_input_1_0 ;
    wire \dffre_HRDATA[18]_input_1_0 ;
    wire \dffre_HRDATA[0]_input_1_0 ;
    wire \dffre_HRDATA[11]_input_1_0 ;
    wire \dffre_HRDATA[1]_input_1_0 ;
    wire \dffre_HRDATA[21]_input_1_0 ;
    wire \dffre_HRDATA[12]_input_1_0 ;
    wire \dffre_HRDATA[13]_input_1_0 ;
    wire \dffre_HRDATA[24]_input_1_0 ;
    wire \dffre_HRDATA[30]_input_1_0 ;
    wire \dffre_HRDATA[14]_input_1_0 ;
    wire \dffre_HRDATA[15]_input_1_0 ;
    wire \dffre_HRDATA[25]_input_1_0 ;
    wire \dffre_HRDATA[31]_input_1_0 ;
    wire \dffre_HRDATA[26]_input_1_0 ;
    wire \dffre_HRDATA[10]_input_1_0 ;
    wire \dffre_HRDATA[27]_input_1_0 ;
    wire \dffre_HRDATA[29]_input_1_0 ;
    wire \dffre_HRDATA[8]_input_1_0 ;
    wire \dffre_HRDATA[6]_input_1_0 ;
    wire \dffre_HRDATA[2]_input_1_0 ;
    wire \dffre_HRDATA[7]_input_1_0 ;
    wire \dffre_HRDATA[5]_input_1_0 ;
    wire \dffre_HRDATA[3]_input_1_0 ;
    wire \dffre_HRDATA[4]_input_1_0 ;
    wire \lut_$abc$10792$abc$3887$li0_li0_input_0_3 ;
    wire \lut_$abc$10792$abc$3887$li1_li1_input_0_5 ;
    wire \dffre_we_clock_0_0 ;
    wire \dffre_HRDATA[28]_clock_0_0 ;
    wire \dffre_HRDATA[23]_clock_0_0 ;
    wire \dffre_HRDATA[22]_clock_0_0 ;
    wire \dffre_HRDATA[20]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][19]_clock_0_0 ;
    wire \dffre_HRDATA[19]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][19]_clock_0_0 ;
    wire \dffre_HRDATA[16]_clock_0_0 ;
    wire \dffre_HRDATA[17]_clock_0_0 ;
    wire \dffre_HRDATA[9]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][0]_clock_0_0 ;
    wire \dffre_HRDATA[18]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][18]_clock_0_0 ;
    wire \dffre_HRDATA[0]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][0]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][18]_clock_0_0 ;
    wire \dffre_HRDATA[11]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][21]_clock_0_0 ;
    wire \dffre_HRDATA[1]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][1]_clock_0_0 ;
    wire \dffre_HRDATA[21]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][1]_clock_0_0 ;
    wire \dffre_HRDATA[12]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][21]_clock_0_0 ;
    wire \dffre_HRDATA[13]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][30]_clock_0_0 ;
    wire \dffre_HRDATA[24]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][24]_clock_0_0 ;
    wire \dffre_HRDATA[30]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][24]_clock_0_0 ;
    wire \dffre_HRDATA[14]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][30]_clock_0_0 ;
    wire \dffre_HRDATA[15]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][31]_clock_0_0 ;
    wire \dffre_HRDATA[25]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][25]_clock_0_0 ;
    wire \dffre_HRDATA[31]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][25]_clock_0_0 ;
    wire \dffre_HRDATA[26]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][31]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][26]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][26]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][9]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][0]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][26]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][26]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][1]_clock_0_0 ;
    wire \dffre_HRDATA[10]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][29]_clock_0_0 ;
    wire \dffre_HRDATA[27]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][27]_clock_0_0 ;
    wire \dffre_HRDATA[29]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][27]_clock_0_0 ;
    wire \dffre_HRDATA[8]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][29]_clock_0_0 ;
    wire \dffre_HRDATA[6]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][7]_clock_0_0 ;
    wire \dffre_HRDATA[2]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][2]_clock_0_0 ;
    wire \dffre_HRDATA[7]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][2]_clock_0_0 ;
    wire \dffre_HRDATA[5]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][7]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][8]_clock_0_0 ;
    wire \dffre_HRDATA[3]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][3]_clock_0_0 ;
    wire \dffre_HRDATA[4]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][3]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][8]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][10]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][10]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][4]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][4]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][4]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][4]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][10]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][10]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][11]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][11]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][5]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][5]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][5]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][5]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][11]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][11]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][12]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][12]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][6]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][6]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][6]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][6]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][12]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][12]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][13]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][13]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][15]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][15]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][15]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][15]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][13]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][13]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][28]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][28]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][14]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][14]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][7]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][7]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][14]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][14]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][8]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][8]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][17]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][17]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][20]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][20]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][23]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][23]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][22]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][22]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][16]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][16]_clock_0_0 ;
    wire \dffre_U_mem.memory[0][9]_clock_0_0 ;
    wire \dffre_U_mem.memory[2][9]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][9]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][16]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][31]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][30]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][28]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][29]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][20]_clock_0_0 ;
    wire \dffre_raddr_r[1]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][21]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][27]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][20]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][21]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][25]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][27]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][24]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][23]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][19]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][22]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][2]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][3]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][22]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][19]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][18]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][17]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][1]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][16]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][18]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][17]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][2]_clock_0_0 ;
    wire \dffre_U_mem.memory[3][3]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][0]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][23]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][31]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][30]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][24]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][25]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][29]_clock_0_0 ;
    wire \dffre_U_mem.memory[1][28]_clock_0_0 ;
    wire \dffre_waddr[0]_clock_0_0 ;
    wire \dffre_raddr_r[0]_clock_0_0 ;
    wire \dffre_waddr[1]_clock_0_0 ;
    wire \lut_$abc$10792$abc$3887$li2_li2_input_0_4 ;
    wire \lut_$abc$10792$new_new_n188___input_0_2 ;
    wire \lut_$abc$10792$new_new_n185___input_0_0 ;
    wire \lut_$abc$10792$abc$3887$li0_li0_input_0_2 ;
    wire \lut_$abc$10792$abc$3887$li1_li1_input_0_3 ;
    wire \lut_$abc$10792$new_new_n185___input_0_3 ;
    wire \lut_$abc$10792$abc$3887$li0_li0_input_0_0 ;
    wire \dffre_waddr[0]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n186___input_0_1 ;
    wire \lut_$abc$10792$new_new_n190___input_0_0 ;
    wire \lut_$abc$10792$new_new_n207___input_0_2 ;
    wire \lut_$abc$10792$new_new_n192___input_0_1 ;
    wire \lut_$abc$10792$new_new_n243___input_0_2 ;
    wire \lut_$abc$10792$new_new_n194___input_0_0 ;
    wire \lut_$abc$10792$new_new_n241___input_0_2 ;
    wire \lut_$abc$10792$new_new_n196___input_0_0 ;
    wire \lut_$abc$10792$new_new_n239___input_0_2 ;
    wire \lut_$abc$10792$new_new_n198___input_0_0 ;
    wire \lut_$abc$10792$new_new_n200___input_0_5 ;
    wire \lut_$abc$10792$new_new_n237___input_0_2 ;
    wire \lut_$abc$10792$new_new_n202___input_0_0 ;
    wire \lut_$abc$10792$new_new_n235___input_0_2 ;
    wire \lut_$abc$10792$new_new_n209___input_0_0 ;
    wire \lut_$abc$10792$new_new_n233___input_0_2 ;
    wire \lut_$abc$10792$new_new_n211___input_0_0 ;
    wire \lut_$abc$10792$new_new_n229___input_0_5 ;
    wire \lut_$abc$10792$new_new_n213___input_0_1 ;
    wire \lut_$abc$10792$new_new_n227___input_0_5 ;
    wire \lut_$abc$10792$new_new_n215___input_0_1 ;
    wire \lut_$abc$10792$new_new_n225___input_0_5 ;
    wire \lut_$abc$10792$new_new_n217___input_0_1 ;
    wire \lut_$abc$10792$new_new_n223___input_0_5 ;
    wire \lut_$abc$10792$new_new_n219___input_0_1 ;
    wire \lut_$abc$10792$new_new_n249___input_0_5 ;
    wire \lut_$abc$10792$new_new_n221___input_0_3 ;
    wire \lut_$abc$10792$new_new_n187___input_0_4 ;
    wire \lut_$abc$10792$new_new_n253___input_0_4 ;
    wire \lut_$abc$10792$new_new_n251___input_0_3 ;
    wire \lut_$abc$10792$new_new_n245___input_0_2 ;
    wire \lut_$abc$10792$new_new_n231___input_0_3 ;
    wire \lut_$abc$10792$new_new_n247___input_0_5 ;
    wire \lut_$abc$10792$abc$3887$li1_li1_input_0_1 ;
    wire \dffre_waddr[1]_input_0_0 ;
    wire \dffre_U_mem.memory[2][0]_input_0_0 ;
    wire \dffre_U_mem.memory[0][0]_input_0_0 ;
    wire \dffre_U_mem.memory[3][0]_input_0_0 ;
    wire \dffre_U_mem.memory[1][0]_input_0_0 ;
    wire \dffre_U_mem.memory[2][1]_input_0_0 ;
    wire \dffre_U_mem.memory[0][1]_input_0_0 ;
    wire \dffre_U_mem.memory[3][1]_input_0_0 ;
    wire \dffre_U_mem.memory[1][1]_input_0_0 ;
    wire \dffre_U_mem.memory[0][2]_input_0_0 ;
    wire \dffre_U_mem.memory[2][2]_input_0_0 ;
    wire \dffre_U_mem.memory[1][2]_input_0_0 ;
    wire \dffre_U_mem.memory[3][2]_input_0_0 ;
    wire \dffre_U_mem.memory[0][3]_input_0_0 ;
    wire \dffre_U_mem.memory[2][3]_input_0_0 ;
    wire \dffre_U_mem.memory[1][3]_input_0_0 ;
    wire \dffre_U_mem.memory[3][3]_input_0_0 ;
    wire \dffre_U_mem.memory[0][4]_input_0_0 ;
    wire \dffre_U_mem.memory[2][4]_input_0_0 ;
    wire \dffre_U_mem.memory[1][4]_input_0_0 ;
    wire \dffre_U_mem.memory[3][4]_input_0_0 ;
    wire \dffre_U_mem.memory[0][5]_input_0_0 ;
    wire \dffre_U_mem.memory[2][5]_input_0_0 ;
    wire \dffre_U_mem.memory[1][5]_input_0_0 ;
    wire \dffre_U_mem.memory[3][5]_input_0_0 ;
    wire \dffre_U_mem.memory[0][6]_input_0_0 ;
    wire \dffre_U_mem.memory[2][6]_input_0_0 ;
    wire \dffre_U_mem.memory[1][6]_input_0_0 ;
    wire \dffre_U_mem.memory[3][6]_input_0_0 ;
    wire \dffre_U_mem.memory[0][7]_input_0_0 ;
    wire \dffre_U_mem.memory[2][7]_input_0_0 ;
    wire \dffre_U_mem.memory[3][7]_input_0_0 ;
    wire \dffre_U_mem.memory[1][7]_input_0_0 ;
    wire \dffre_U_mem.memory[0][8]_input_0_0 ;
    wire \dffre_U_mem.memory[2][8]_input_0_0 ;
    wire \dffre_U_mem.memory[3][8]_input_0_0 ;
    wire \dffre_U_mem.memory[1][8]_input_0_0 ;
    wire \dffre_U_mem.memory[1][9]_input_0_0 ;
    wire \dffre_U_mem.memory[0][9]_input_0_0 ;
    wire \dffre_U_mem.memory[2][9]_input_0_0 ;
    wire \dffre_U_mem.memory[3][9]_input_0_0 ;
    wire \dffre_U_mem.memory[0][10]_input_0_0 ;
    wire \dffre_U_mem.memory[2][10]_input_0_0 ;
    wire \dffre_U_mem.memory[1][10]_input_0_0 ;
    wire \dffre_U_mem.memory[3][10]_input_0_0 ;
    wire \dffre_U_mem.memory[0][11]_input_0_0 ;
    wire \dffre_U_mem.memory[2][11]_input_0_0 ;
    wire \dffre_U_mem.memory[1][11]_input_0_0 ;
    wire \dffre_U_mem.memory[3][11]_input_0_0 ;
    wire \dffre_U_mem.memory[0][12]_input_0_0 ;
    wire \dffre_U_mem.memory[2][12]_input_0_0 ;
    wire \dffre_U_mem.memory[1][12]_input_0_0 ;
    wire \dffre_U_mem.memory[3][12]_input_0_0 ;
    wire \dffre_U_mem.memory[0][13]_input_0_0 ;
    wire \dffre_U_mem.memory[2][13]_input_0_0 ;
    wire \dffre_U_mem.memory[3][13]_input_0_0 ;
    wire \dffre_U_mem.memory[1][13]_input_0_0 ;
    wire \dffre_U_mem.memory[0][14]_input_0_0 ;
    wire \dffre_U_mem.memory[2][14]_input_0_0 ;
    wire \dffre_U_mem.memory[3][14]_input_0_0 ;
    wire \dffre_U_mem.memory[1][14]_input_0_0 ;
    wire \dffre_U_mem.memory[0][15]_input_0_0 ;
    wire \dffre_U_mem.memory[2][15]_input_0_0 ;
    wire \dffre_U_mem.memory[3][15]_input_0_0 ;
    wire \dffre_U_mem.memory[1][15]_input_0_0 ;
    wire \dffre_U_mem.memory[0][16]_input_0_0 ;
    wire \dffre_U_mem.memory[2][16]_input_0_0 ;
    wire \dffre_U_mem.memory[3][16]_input_0_0 ;
    wire \dffre_U_mem.memory[1][16]_input_0_0 ;
    wire \dffre_U_mem.memory[2][17]_input_0_0 ;
    wire \dffre_U_mem.memory[0][17]_input_0_0 ;
    wire \dffre_U_mem.memory[1][17]_input_0_0 ;
    wire \dffre_U_mem.memory[3][17]_input_0_0 ;
    wire \dffre_U_mem.memory[2][18]_input_0_0 ;
    wire \dffre_U_mem.memory[0][18]_input_0_0 ;
    wire \dffre_U_mem.memory[1][18]_input_0_0 ;
    wire \dffre_U_mem.memory[3][18]_input_0_0 ;
    wire \dffre_U_mem.memory[2][19]_input_0_0 ;
    wire \dffre_U_mem.memory[0][19]_input_0_0 ;
    wire \dffre_U_mem.memory[3][19]_input_0_0 ;
    wire \dffre_U_mem.memory[1][19]_input_0_0 ;
    wire \dffre_U_mem.memory[2][20]_input_0_0 ;
    wire \dffre_U_mem.memory[0][20]_input_0_0 ;
    wire \dffre_U_mem.memory[1][20]_input_0_0 ;
    wire \dffre_U_mem.memory[3][20]_input_0_0 ;
    wire \dffre_U_mem.memory[2][21]_input_0_0 ;
    wire \dffre_U_mem.memory[0][21]_input_0_0 ;
    wire \dffre_U_mem.memory[1][21]_input_0_0 ;
    wire \dffre_U_mem.memory[3][21]_input_0_0 ;
    wire \dffre_U_mem.memory[0][22]_input_0_0 ;
    wire \dffre_U_mem.memory[2][22]_input_0_0 ;
    wire \dffre_U_mem.memory[3][22]_input_0_0 ;
    wire \dffre_U_mem.memory[1][22]_input_0_0 ;
    wire \dffre_U_mem.memory[0][23]_input_0_0 ;
    wire \dffre_U_mem.memory[2][23]_input_0_0 ;
    wire \dffre_U_mem.memory[3][23]_input_0_0 ;
    wire \dffre_U_mem.memory[1][23]_input_0_0 ;
    wire \dffre_U_mem.memory[0][24]_input_0_0 ;
    wire \dffre_U_mem.memory[2][24]_input_0_0 ;
    wire \dffre_U_mem.memory[3][24]_input_0_0 ;
    wire \dffre_U_mem.memory[1][24]_input_0_0 ;
    wire \dffre_U_mem.memory[0][25]_input_0_0 ;
    wire \dffre_U_mem.memory[2][25]_input_0_0 ;
    wire \dffre_U_mem.memory[3][25]_input_0_0 ;
    wire \dffre_U_mem.memory[1][25]_input_0_0 ;
    wire \dffre_U_mem.memory[0][26]_input_0_0 ;
    wire \dffre_U_mem.memory[2][26]_input_0_0 ;
    wire \dffre_U_mem.memory[1][26]_input_0_0 ;
    wire \dffre_U_mem.memory[3][26]_input_0_0 ;
    wire \dffre_U_mem.memory[0][27]_input_0_0 ;
    wire \dffre_U_mem.memory[2][27]_input_0_0 ;
    wire \dffre_U_mem.memory[1][27]_input_0_0 ;
    wire \dffre_U_mem.memory[3][27]_input_0_0 ;
    wire \dffre_U_mem.memory[0][28]_input_0_0 ;
    wire \dffre_U_mem.memory[2][28]_input_0_0 ;
    wire \dffre_U_mem.memory[3][28]_input_0_0 ;
    wire \dffre_U_mem.memory[1][28]_input_0_0 ;
    wire \dffre_U_mem.memory[0][29]_input_0_0 ;
    wire \dffre_U_mem.memory[2][29]_input_0_0 ;
    wire \dffre_U_mem.memory[3][29]_input_0_0 ;
    wire \dffre_U_mem.memory[1][29]_input_0_0 ;
    wire \dffre_U_mem.memory[0][30]_input_0_0 ;
    wire \dffre_U_mem.memory[2][30]_input_0_0 ;
    wire \dffre_U_mem.memory[3][30]_input_0_0 ;
    wire \dffre_U_mem.memory[1][30]_input_0_0 ;
    wire \dffre_U_mem.memory[0][31]_input_0_0 ;
    wire \dffre_U_mem.memory[2][31]_input_0_0 ;
    wire \dffre_U_mem.memory[3][31]_input_0_0 ;
    wire \dffre_U_mem.memory[1][31]_input_0_0 ;
    wire \lut_$abc$10792$abc$3887$li2_li2_input_0_2 ;
    wire \lut_$abc$10792$new_new_n186___input_0_4 ;
    wire \lut_$abc$10792$new_new_n190___input_0_4 ;
    wire \lut_$abc$10792$new_new_n185___input_0_4 ;
    wire \lut_$abc$10792$new_new_n207___input_0_5 ;
    wire \lut_$abc$10792$new_new_n192___input_0_5 ;
    wire \lut_$abc$10792$new_new_n243___input_0_0 ;
    wire \lut_$abc$10792$new_new_n194___input_0_2 ;
    wire \lut_$abc$10792$new_new_n241___input_0_0 ;
    wire \lut_$abc$10792$new_new_n196___input_0_2 ;
    wire \lut_$abc$10792$new_new_n239___input_0_0 ;
    wire \lut_$abc$10792$new_new_n198___input_0_2 ;
    wire \lut_$abc$10792$new_new_n200___input_0_2 ;
    wire \lut_$abc$10792$new_new_n237___input_0_0 ;
    wire \lut_$abc$10792$new_new_n202___input_0_2 ;
    wire \lut_$abc$10792$new_new_n235___input_0_0 ;
    wire \lut_$abc$10792$new_new_n209___input_0_2 ;
    wire \lut_$abc$10792$new_new_n233___input_0_0 ;
    wire \lut_$abc$10792$new_new_n211___input_0_2 ;
    wire \lut_$abc$10792$new_new_n229___input_0_4 ;
    wire \lut_$abc$10792$new_new_n213___input_0_2 ;
    wire \lut_$abc$10792$new_new_n227___input_0_4 ;
    wire \lut_$abc$10792$new_new_n215___input_0_2 ;
    wire \lut_$abc$10792$new_new_n225___input_0_4 ;
    wire \lut_$abc$10792$new_new_n217___input_0_2 ;
    wire \lut_$abc$10792$new_new_n223___input_0_4 ;
    wire \lut_$abc$10792$new_new_n219___input_0_4 ;
    wire \lut_$abc$10792$new_new_n249___input_0_1 ;
    wire \lut_$abc$10792$new_new_n221___input_0_5 ;
    wire \lut_$abc$10792$new_new_n187___input_0_1 ;
    wire \lut_$abc$10792$new_new_n253___input_0_1 ;
    wire \lut_$abc$10792$new_new_n251___input_0_1 ;
    wire \lut_$abc$10792$new_new_n245___input_0_3 ;
    wire \lut_$abc$10792$new_new_n231___input_0_1 ;
    wire \lut_$abc$10792$abc$3887$li0_li0_input_0_5 ;
    wire \lut_$abc$10792$new_new_n247___input_0_3 ;
    wire \lut_$abc$10792$abc$3887$li1_li1_input_0_0 ;
    wire \lut_$abc$10792$abc$3887$li2_li2_input_0_3 ;
    wire \lut_$abc$10792$new_new_n186___input_0_3 ;
    wire \lut_$abc$10792$new_new_n190___input_0_5 ;
    wire \lut_$abc$10792$new_new_n185___input_0_1 ;
    wire \lut_$abc$10792$new_new_n207___input_0_3 ;
    wire \lut_$abc$10792$new_new_n192___input_0_3 ;
    wire \lut_$abc$10792$new_new_n243___input_0_4 ;
    wire \lut_$abc$10792$new_new_n194___input_0_3 ;
    wire \lut_$abc$10792$new_new_n241___input_0_4 ;
    wire \lut_$abc$10792$new_new_n196___input_0_3 ;
    wire \lut_$abc$10792$new_new_n239___input_0_4 ;
    wire \lut_$abc$10792$new_new_n198___input_0_3 ;
    wire \lut_$abc$10792$new_new_n200___input_0_0 ;
    wire \lut_$abc$10792$new_new_n237___input_0_4 ;
    wire \lut_$abc$10792$new_new_n202___input_0_3 ;
    wire \lut_$abc$10792$new_new_n235___input_0_4 ;
    wire \lut_$abc$10792$new_new_n209___input_0_3 ;
    wire \lut_$abc$10792$new_new_n233___input_0_3 ;
    wire \lut_$abc$10792$new_new_n211___input_0_3 ;
    wire \lut_$abc$10792$new_new_n229___input_0_0 ;
    wire \lut_$abc$10792$new_new_n213___input_0_4 ;
    wire \lut_$abc$10792$new_new_n227___input_0_0 ;
    wire \lut_$abc$10792$new_new_n215___input_0_4 ;
    wire \lut_$abc$10792$new_new_n225___input_0_0 ;
    wire \lut_$abc$10792$new_new_n217___input_0_4 ;
    wire \lut_$abc$10792$new_new_n223___input_0_0 ;
    wire \lut_$abc$10792$new_new_n219___input_0_2 ;
    wire \lut_$abc$10792$new_new_n249___input_0_0 ;
    wire \lut_$abc$10792$new_new_n221___input_0_0 ;
    wire \lut_$abc$10792$new_new_n187___input_0_3 ;
    wire \lut_$abc$10792$new_new_n253___input_0_3 ;
    wire \lut_$abc$10792$new_new_n251___input_0_5 ;
    wire \lut_$abc$10792$new_new_n245___input_0_4 ;
    wire \lut_$abc$10792$new_new_n231___input_0_0 ;
    wire \lut_$abc$10792$abc$3887$li0_li0_input_0_4 ;
    wire \lut_$abc$10792$new_new_n247___input_0_0 ;
    wire \lut_$abc$10792$abc$3887$li1_li1_input_0_2 ;
    wire \lut_$abc$10792$abc$3887$li2_li2_input_0_0 ;
    wire \dffre_waddr[0]_input_2_0 ;
    wire \dffre_waddr[1]_input_2_0 ;
    wire \HRDATA[0]_input_0_0 ;
    wire \HRDATA[1]_input_0_0 ;
    wire \HRDATA[2]_input_0_0 ;
    wire \HRDATA[3]_input_0_0 ;
    wire \HRDATA[4]_input_0_0 ;
    wire \HRDATA[5]_input_0_0 ;
    wire \HRDATA[6]_input_0_0 ;
    wire \HRDATA[7]_input_0_0 ;
    wire \HRDATA[8]_input_0_0 ;
    wire \HRDATA[9]_input_0_0 ;
    wire \HRDATA[10]_input_0_0 ;
    wire \HRDATA[11]_input_0_0 ;
    wire \HRDATA[12]_input_0_0 ;
    wire \HRDATA[13]_input_0_0 ;
    wire \HRDATA[14]_input_0_0 ;
    wire \HRDATA[15]_input_0_0 ;
    wire \HRDATA[16]_input_0_0 ;
    wire \HRDATA[17]_input_0_0 ;
    wire \HRDATA[18]_input_0_0 ;
    wire \HRDATA[19]_input_0_0 ;
    wire \HRDATA[20]_input_0_0 ;
    wire \HRDATA[21]_input_0_0 ;
    wire \HRDATA[22]_input_0_0 ;
    wire \HRDATA[23]_input_0_0 ;
    wire \HRDATA[24]_input_0_0 ;
    wire \HRDATA[25]_input_0_0 ;
    wire \HRDATA[26]_input_0_0 ;
    wire \HRDATA[27]_input_0_0 ;
    wire \HRDATA[28]_input_0_0 ;
    wire \HRDATA[29]_input_0_0 ;
    wire \HRDATA[30]_input_0_0 ;
    wire \HRDATA[31]_input_0_0 ;
    wire \HREADYOUT_input_0_0 ;
    wire \HRESP_input_0_0 ;
    wire \lut_HRESP_input_0_4 ;
    wire \dffre_we_input_1_0 ;
    wire \dffre_we_input_2_0 ;
    wire \dffre_HRDATA[28]_input_2_0 ;
    wire \dffre_HRDATA[23]_input_2_0 ;
    wire \dffre_HRDATA[22]_input_2_0 ;
    wire \dffre_HRDATA[20]_input_2_0 ;
    wire \dffre_U_mem.memory[2][19]_input_1_0 ;
    wire \dffre_HRDATA[19]_input_2_0 ;
    wire \dffre_U_mem.memory[0][19]_input_1_0 ;
    wire \dffre_HRDATA[16]_input_2_0 ;
    wire \dffre_HRDATA[17]_input_2_0 ;
    wire \dffre_HRDATA[9]_input_2_0 ;
    wire \dffre_U_mem.memory[2][0]_input_1_0 ;
    wire \dffre_HRDATA[18]_input_2_0 ;
    wire \dffre_U_mem.memory[2][18]_input_1_0 ;
    wire \dffre_HRDATA[0]_input_2_0 ;
    wire \dffre_U_mem.memory[0][0]_input_1_0 ;
    wire \dffre_U_mem.memory[0][18]_input_1_0 ;
    wire \dffre_HRDATA[11]_input_2_0 ;
    wire \dffre_U_mem.memory[2][21]_input_1_0 ;
    wire \dffre_HRDATA[1]_input_2_0 ;
    wire \dffre_U_mem.memory[2][1]_input_1_0 ;
    wire \dffre_HRDATA[21]_input_2_0 ;
    wire \dffre_U_mem.memory[0][1]_input_1_0 ;
    wire \dffre_HRDATA[12]_input_2_0 ;
    wire \dffre_U_mem.memory[0][21]_input_1_0 ;
    wire \dffre_HRDATA[13]_input_2_0 ;
    wire \dffre_U_mem.memory[0][30]_input_1_0 ;
    wire \dffre_HRDATA[24]_input_2_0 ;
    wire \dffre_U_mem.memory[0][24]_input_1_0 ;
    wire \dffre_HRDATA[30]_input_2_0 ;
    wire \dffre_U_mem.memory[2][24]_input_1_0 ;
    wire \dffre_HRDATA[14]_input_2_0 ;
    wire \dffre_U_mem.memory[2][30]_input_1_0 ;
    wire \dffre_HRDATA[15]_input_2_0 ;
    wire \dffre_U_mem.memory[0][31]_input_1_0 ;
    wire \dffre_HRDATA[25]_input_2_0 ;
    wire \dffre_U_mem.memory[0][25]_input_1_0 ;
    wire \dffre_HRDATA[31]_input_2_0 ;
    wire \dffre_U_mem.memory[2][25]_input_1_0 ;
    wire \dffre_HRDATA[26]_input_2_0 ;
    wire \dffre_U_mem.memory[2][31]_input_1_0 ;
    wire \dffre_U_mem.memory[0][26]_input_1_0 ;
    wire \dffre_U_mem.memory[2][26]_input_1_0 ;
    wire \lut_HREADYOUT_input_0_3 ;
    wire \dffre_U_mem.memory[1][9]_input_1_0 ;
    wire \dffre_U_mem.memory[3][0]_input_1_0 ;
    wire \dffre_U_mem.memory[1][26]_input_1_0 ;
    wire \dffre_U_mem.memory[3][26]_input_1_0 ;
    wire \dffre_U_mem.memory[3][1]_input_1_0 ;
    wire \dffre_HRDATA[10]_input_2_0 ;
    wire \dffre_U_mem.memory[0][29]_input_1_0 ;
    wire \dffre_HRDATA[27]_input_2_0 ;
    wire \dffre_U_mem.memory[0][27]_input_1_0 ;
    wire \dffre_HRDATA[29]_input_2_0 ;
    wire \dffre_U_mem.memory[2][27]_input_1_0 ;
    wire \dffre_HRDATA[8]_input_2_0 ;
    wire \dffre_U_mem.memory[2][29]_input_1_0 ;
    wire \dffre_HRDATA[6]_input_2_0 ;
    wire \dffre_U_mem.memory[0][7]_input_1_0 ;
    wire \dffre_HRDATA[2]_input_2_0 ;
    wire \dffre_U_mem.memory[0][2]_input_1_0 ;
    wire \dffre_HRDATA[7]_input_2_0 ;
    wire \dffre_U_mem.memory[2][2]_input_1_0 ;
    wire \dffre_HRDATA[5]_input_2_0 ;
    wire \dffre_U_mem.memory[2][7]_input_1_0 ;
    wire \dffre_U_mem.memory[0][8]_input_1_0 ;
    wire \dffre_HRDATA[3]_input_2_0 ;
    wire \dffre_U_mem.memory[0][3]_input_1_0 ;
    wire \dffre_HRDATA[4]_input_2_0 ;
    wire \dffre_U_mem.memory[2][3]_input_1_0 ;
    wire \dffre_U_mem.memory[2][8]_input_1_0 ;
    wire \dffre_U_mem.memory[0][10]_input_1_0 ;
    wire \dffre_U_mem.memory[2][10]_input_1_0 ;
    wire \dffre_U_mem.memory[0][4]_input_1_0 ;
    wire \dffre_U_mem.memory[2][4]_input_1_0 ;
    wire \dffre_U_mem.memory[1][4]_input_1_0 ;
    wire \dffre_U_mem.memory[3][4]_input_1_0 ;
    wire \dffre_U_mem.memory[1][10]_input_1_0 ;
    wire \dffre_U_mem.memory[3][10]_input_1_0 ;
    wire \dffre_U_mem.memory[0][11]_input_1_0 ;
    wire \dffre_U_mem.memory[2][11]_input_1_0 ;
    wire \dffre_U_mem.memory[0][5]_input_1_0 ;
    wire \dffre_U_mem.memory[2][5]_input_1_0 ;
    wire \dffre_U_mem.memory[1][5]_input_1_0 ;
    wire \dffre_U_mem.memory[3][5]_input_1_0 ;
    wire \dffre_U_mem.memory[1][11]_input_1_0 ;
    wire \dffre_U_mem.memory[3][11]_input_1_0 ;
    wire \dffre_U_mem.memory[0][12]_input_1_0 ;
    wire \dffre_U_mem.memory[2][12]_input_1_0 ;
    wire \dffre_U_mem.memory[0][6]_input_1_0 ;
    wire \dffre_U_mem.memory[2][6]_input_1_0 ;
    wire \dffre_U_mem.memory[1][6]_input_1_0 ;
    wire \dffre_U_mem.memory[3][6]_input_1_0 ;
    wire \dffre_U_mem.memory[1][12]_input_1_0 ;
    wire \dffre_U_mem.memory[3][12]_input_1_0 ;
    wire \dffre_U_mem.memory[0][13]_input_1_0 ;
    wire \dffre_U_mem.memory[2][13]_input_1_0 ;
    wire \dffre_U_mem.memory[0][15]_input_1_0 ;
    wire \dffre_U_mem.memory[2][15]_input_1_0 ;
    wire \dffre_U_mem.memory[3][15]_input_1_0 ;
    wire \dffre_U_mem.memory[1][15]_input_1_0 ;
    wire \dffre_U_mem.memory[3][13]_input_1_0 ;
    wire \dffre_U_mem.memory[1][13]_input_1_0 ;
    wire \dffre_U_mem.memory[0][28]_input_1_0 ;
    wire \dffre_U_mem.memory[2][28]_input_1_0 ;
    wire \dffre_U_mem.memory[0][14]_input_1_0 ;
    wire \dffre_U_mem.memory[2][14]_input_1_0 ;
    wire \dffre_U_mem.memory[3][7]_input_1_0 ;
    wire \dffre_U_mem.memory[1][7]_input_1_0 ;
    wire \dffre_U_mem.memory[3][14]_input_1_0 ;
    wire \dffre_U_mem.memory[1][14]_input_1_0 ;
    wire \dffre_U_mem.memory[3][8]_input_1_0 ;
    wire \dffre_U_mem.memory[1][8]_input_1_0 ;
    wire \dffre_U_mem.memory[2][17]_input_1_0 ;
    wire \dffre_U_mem.memory[0][17]_input_1_0 ;
    wire \dffre_U_mem.memory[2][20]_input_1_0 ;
    wire \dffre_U_mem.memory[0][20]_input_1_0 ;
    wire \dffre_U_mem.memory[0][23]_input_1_0 ;
    wire \dffre_U_mem.memory[2][23]_input_1_0 ;
    wire \dffre_U_mem.memory[0][22]_input_1_0 ;
    wire \dffre_U_mem.memory[2][22]_input_1_0 ;
    wire \dffre_U_mem.memory[0][16]_input_1_0 ;
    wire \dffre_U_mem.memory[2][16]_input_1_0 ;
    wire \dffre_U_mem.memory[0][9]_input_1_0 ;
    wire \dffre_U_mem.memory[2][9]_input_1_0 ;
    wire \dffre_U_mem.memory[3][9]_input_1_0 ;
    wire \dffre_U_mem.memory[3][16]_input_1_0 ;
    wire \dffre_U_mem.memory[3][31]_input_1_0 ;
    wire \dffre_U_mem.memory[3][30]_input_1_0 ;
    wire \dffre_U_mem.memory[3][28]_input_1_0 ;
    wire \dffre_U_mem.memory[3][29]_input_1_0 ;
    wire \dffre_U_mem.memory[1][20]_input_1_0 ;
    wire \dffre_raddr_r[1]_input_1_0 ;
    wire \dffre_raddr_r[1]_input_2_0 ;
    wire \dffre_U_mem.memory[1][21]_input_1_0 ;
    wire \dffre_U_mem.memory[1][27]_input_1_0 ;
    wire \dffre_U_mem.memory[3][20]_input_1_0 ;
    wire \dffre_U_mem.memory[3][21]_input_1_0 ;
    wire \dffre_U_mem.memory[3][25]_input_1_0 ;
    wire \dffre_U_mem.memory[3][27]_input_1_0 ;
    wire \dffre_U_mem.memory[3][24]_input_1_0 ;
    wire \dffre_U_mem.memory[3][23]_input_1_0 ;
    wire \dffre_U_mem.memory[3][19]_input_1_0 ;
    wire \dffre_U_mem.memory[3][22]_input_1_0 ;
    wire \dffre_U_mem.memory[1][2]_input_1_0 ;
    wire \dffre_U_mem.memory[1][3]_input_1_0 ;
    wire \dffre_U_mem.memory[1][22]_input_1_0 ;
    wire \dffre_U_mem.memory[1][19]_input_1_0 ;
    wire \dffre_U_mem.memory[1][18]_input_1_0 ;
    wire \dffre_U_mem.memory[1][17]_input_1_0 ;
    wire \dffre_U_mem.memory[1][1]_input_1_0 ;
    wire \dffre_U_mem.memory[1][16]_input_1_0 ;
    wire \dffre_U_mem.memory[3][18]_input_1_0 ;
    wire \dffre_U_mem.memory[3][17]_input_1_0 ;
    wire \dffre_U_mem.memory[3][2]_input_1_0 ;
    wire \dffre_U_mem.memory[3][3]_input_1_0 ;
    wire \dffre_U_mem.memory[1][0]_input_1_0 ;
    wire \dffre_U_mem.memory[1][23]_input_1_0 ;
    wire \dffre_U_mem.memory[1][31]_input_1_0 ;
    wire \dffre_U_mem.memory[1][30]_input_1_0 ;
    wire \dffre_U_mem.memory[1][24]_input_1_0 ;
    wire \dffre_U_mem.memory[1][25]_input_1_0 ;
    wire \dffre_U_mem.memory[1][29]_input_1_0 ;
    wire \dffre_U_mem.memory[1][28]_input_1_0 ;
    wire \dffre_waddr[0]_input_1_0 ;
    wire \dffre_raddr_r[0]_input_1_0 ;
    wire \dffre_raddr_r[0]_input_2_0 ;
    wire \dffre_waddr[1]_input_1_0 ;
    wire \lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2 ;
    wire \lut_$abc$10792$new_new_n188___input_0_4 ;
    wire \lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2 ;
    wire \lut_$abc$10792$new_new_n185___input_0_5 ;
    wire \lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_3 ;
    wire \lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2 ;
    wire \lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_3 ;
    wire \lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4 ;
    wire \lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4 ;
    wire \lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4 ;
    wire \lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4 ;
    wire \lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_0 ;
    wire \lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2 ;
    wire \lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_1 ;
    wire \dffre_U_mem.memory[0][19]_input_2_0 ;
    wire \dffre_U_mem.memory[0][0]_input_2_0 ;
    wire \dffre_U_mem.memory[0][18]_input_2_0 ;
    wire \dffre_U_mem.memory[0][1]_input_2_0 ;
    wire \dffre_U_mem.memory[0][21]_input_2_0 ;
    wire \dffre_U_mem.memory[0][30]_input_2_0 ;
    wire \dffre_U_mem.memory[0][24]_input_2_0 ;
    wire \dffre_U_mem.memory[0][31]_input_2_0 ;
    wire \dffre_U_mem.memory[0][25]_input_2_0 ;
    wire \dffre_U_mem.memory[0][26]_input_2_0 ;
    wire \dffre_U_mem.memory[0][29]_input_2_0 ;
    wire \dffre_U_mem.memory[0][27]_input_2_0 ;
    wire \dffre_U_mem.memory[0][7]_input_2_0 ;
    wire \dffre_U_mem.memory[0][2]_input_2_0 ;
    wire \dffre_U_mem.memory[0][8]_input_2_0 ;
    wire \dffre_U_mem.memory[0][3]_input_2_0 ;
    wire \dffre_U_mem.memory[0][10]_input_2_0 ;
    wire \dffre_U_mem.memory[0][4]_input_2_0 ;
    wire \dffre_U_mem.memory[0][11]_input_2_0 ;
    wire \dffre_U_mem.memory[0][5]_input_2_0 ;
    wire \dffre_U_mem.memory[0][12]_input_2_0 ;
    wire \dffre_U_mem.memory[0][6]_input_2_0 ;
    wire \dffre_U_mem.memory[0][13]_input_2_0 ;
    wire \dffre_U_mem.memory[0][15]_input_2_0 ;
    wire \dffre_U_mem.memory[0][28]_input_2_0 ;
    wire \dffre_U_mem.memory[0][14]_input_2_0 ;
    wire \dffre_U_mem.memory[0][17]_input_2_0 ;
    wire \dffre_U_mem.memory[0][20]_input_2_0 ;
    wire \dffre_U_mem.memory[0][23]_input_2_0 ;
    wire \dffre_U_mem.memory[0][22]_input_2_0 ;
    wire \dffre_U_mem.memory[0][16]_input_2_0 ;
    wire \dffre_U_mem.memory[0][9]_input_2_0 ;
    wire \dffre_U_mem.memory[1][9]_input_2_0 ;
    wire \dffre_U_mem.memory[1][26]_input_2_0 ;
    wire \dffre_U_mem.memory[1][4]_input_2_0 ;
    wire \dffre_U_mem.memory[1][10]_input_2_0 ;
    wire \dffre_U_mem.memory[1][5]_input_2_0 ;
    wire \dffre_U_mem.memory[1][11]_input_2_0 ;
    wire \dffre_U_mem.memory[1][6]_input_2_0 ;
    wire \dffre_U_mem.memory[1][12]_input_2_0 ;
    wire \dffre_U_mem.memory[1][15]_input_2_0 ;
    wire \dffre_U_mem.memory[1][13]_input_2_0 ;
    wire \dffre_U_mem.memory[1][7]_input_2_0 ;
    wire \dffre_U_mem.memory[1][14]_input_2_0 ;
    wire \dffre_U_mem.memory[1][8]_input_2_0 ;
    wire \dffre_U_mem.memory[1][20]_input_2_0 ;
    wire \dffre_U_mem.memory[1][21]_input_2_0 ;
    wire \dffre_U_mem.memory[1][27]_input_2_0 ;
    wire \dffre_U_mem.memory[1][2]_input_2_0 ;
    wire \dffre_U_mem.memory[1][3]_input_2_0 ;
    wire \dffre_U_mem.memory[1][22]_input_2_0 ;
    wire \dffre_U_mem.memory[1][19]_input_2_0 ;
    wire \dffre_U_mem.memory[1][18]_input_2_0 ;
    wire \dffre_U_mem.memory[1][17]_input_2_0 ;
    wire \dffre_U_mem.memory[1][1]_input_2_0 ;
    wire \dffre_U_mem.memory[1][16]_input_2_0 ;
    wire \dffre_U_mem.memory[1][0]_input_2_0 ;
    wire \dffre_U_mem.memory[1][23]_input_2_0 ;
    wire \dffre_U_mem.memory[1][31]_input_2_0 ;
    wire \dffre_U_mem.memory[1][30]_input_2_0 ;
    wire \dffre_U_mem.memory[1][24]_input_2_0 ;
    wire \dffre_U_mem.memory[1][25]_input_2_0 ;
    wire \dffre_U_mem.memory[1][29]_input_2_0 ;
    wire \dffre_U_mem.memory[1][28]_input_2_0 ;
    wire \dffre_U_mem.memory[2][19]_input_2_0 ;
    wire \dffre_U_mem.memory[2][0]_input_2_0 ;
    wire \dffre_U_mem.memory[2][18]_input_2_0 ;
    wire \dffre_U_mem.memory[2][21]_input_2_0 ;
    wire \dffre_U_mem.memory[2][1]_input_2_0 ;
    wire \dffre_U_mem.memory[2][24]_input_2_0 ;
    wire \dffre_U_mem.memory[2][30]_input_2_0 ;
    wire \dffre_U_mem.memory[2][25]_input_2_0 ;
    wire \dffre_U_mem.memory[2][31]_input_2_0 ;
    wire \dffre_U_mem.memory[2][26]_input_2_0 ;
    wire \dffre_U_mem.memory[2][27]_input_2_0 ;
    wire \dffre_U_mem.memory[2][29]_input_2_0 ;
    wire \dffre_U_mem.memory[2][2]_input_2_0 ;
    wire \dffre_U_mem.memory[2][7]_input_2_0 ;
    wire \dffre_U_mem.memory[2][3]_input_2_0 ;
    wire \dffre_U_mem.memory[2][8]_input_2_0 ;
    wire \dffre_U_mem.memory[2][10]_input_2_0 ;
    wire \dffre_U_mem.memory[2][4]_input_2_0 ;
    wire \dffre_U_mem.memory[2][11]_input_2_0 ;
    wire \dffre_U_mem.memory[2][5]_input_2_0 ;
    wire \dffre_U_mem.memory[2][12]_input_2_0 ;
    wire \dffre_U_mem.memory[2][6]_input_2_0 ;
    wire \dffre_U_mem.memory[2][13]_input_2_0 ;
    wire \dffre_U_mem.memory[2][15]_input_2_0 ;
    wire \dffre_U_mem.memory[2][28]_input_2_0 ;
    wire \dffre_U_mem.memory[2][14]_input_2_0 ;
    wire \dffre_U_mem.memory[2][17]_input_2_0 ;
    wire \dffre_U_mem.memory[2][20]_input_2_0 ;
    wire \dffre_U_mem.memory[2][23]_input_2_0 ;
    wire \dffre_U_mem.memory[2][22]_input_2_0 ;
    wire \dffre_U_mem.memory[2][16]_input_2_0 ;
    wire \dffre_U_mem.memory[2][9]_input_2_0 ;
    wire \dffre_U_mem.memory[3][0]_input_2_0 ;
    wire \dffre_U_mem.memory[3][26]_input_2_0 ;
    wire \dffre_U_mem.memory[3][1]_input_2_0 ;
    wire \dffre_U_mem.memory[3][4]_input_2_0 ;
    wire \dffre_U_mem.memory[3][10]_input_2_0 ;
    wire \dffre_U_mem.memory[3][5]_input_2_0 ;
    wire \dffre_U_mem.memory[3][11]_input_2_0 ;
    wire \dffre_U_mem.memory[3][6]_input_2_0 ;
    wire \dffre_U_mem.memory[3][12]_input_2_0 ;
    wire \dffre_U_mem.memory[3][15]_input_2_0 ;
    wire \dffre_U_mem.memory[3][13]_input_2_0 ;
    wire \dffre_U_mem.memory[3][7]_input_2_0 ;
    wire \dffre_U_mem.memory[3][14]_input_2_0 ;
    wire \dffre_U_mem.memory[3][8]_input_2_0 ;
    wire \dffre_U_mem.memory[3][9]_input_2_0 ;
    wire \dffre_U_mem.memory[3][16]_input_2_0 ;
    wire \dffre_U_mem.memory[3][31]_input_2_0 ;
    wire \dffre_U_mem.memory[3][30]_input_2_0 ;
    wire \dffre_U_mem.memory[3][28]_input_2_0 ;
    wire \dffre_U_mem.memory[3][29]_input_2_0 ;
    wire \dffre_U_mem.memory[3][20]_input_2_0 ;
    wire \dffre_U_mem.memory[3][21]_input_2_0 ;
    wire \dffre_U_mem.memory[3][25]_input_2_0 ;
    wire \dffre_U_mem.memory[3][27]_input_2_0 ;
    wire \dffre_U_mem.memory[3][24]_input_2_0 ;
    wire \dffre_U_mem.memory[3][23]_input_2_0 ;
    wire \dffre_U_mem.memory[3][19]_input_2_0 ;
    wire \dffre_U_mem.memory[3][22]_input_2_0 ;
    wire \dffre_U_mem.memory[3][18]_input_2_0 ;
    wire \dffre_U_mem.memory[3][17]_input_2_0 ;
    wire \dffre_U_mem.memory[3][2]_input_2_0 ;
    wire \dffre_U_mem.memory[3][3]_input_2_0 ;
    wire \lut_$abc$10792$new_new_n185___input_0_2 ;
    wire \lut_$abc$10792$abc$3887$li0_li0_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li22_li22_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li23_li23_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li28_li28_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li20_li20_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li17_li17_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li19_li19_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li16_li16_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li18_li18_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li00_li00_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li01_li01_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li21_li21_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li24_li24_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li30_li30_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li25_li25_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li31_li31_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li09_li09_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li26_li26_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li27_li27_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li29_li29_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li02_li02_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li07_li07_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li03_li03_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li08_li08_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li04_li04_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li10_li10_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li05_li05_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li11_li11_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li06_li06_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li12_li12_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li15_li15_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li13_li13_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li14_li14_input_0_2 ;
    wire \lut_$abc$10792$new_new_n186___input_0_0 ;
    wire \lut_$abc$10792$new_new_n190___input_0_3 ;
    wire \lut_$abc$10792$new_new_n207___input_0_0 ;
    wire \lut_$abc$10792$new_new_n192___input_0_2 ;
    wire \lut_$abc$10792$new_new_n243___input_0_5 ;
    wire \lut_$abc$10792$new_new_n194___input_0_1 ;
    wire \lut_$abc$10792$new_new_n241___input_0_5 ;
    wire \lut_$abc$10792$new_new_n196___input_0_1 ;
    wire \lut_$abc$10792$new_new_n239___input_0_5 ;
    wire \lut_$abc$10792$new_new_n198___input_0_1 ;
    wire \lut_$abc$10792$new_new_n200___input_0_3 ;
    wire \lut_$abc$10792$new_new_n237___input_0_5 ;
    wire \lut_$abc$10792$new_new_n202___input_0_1 ;
    wire \lut_$abc$10792$new_new_n235___input_0_5 ;
    wire \lut_$abc$10792$new_new_n209___input_0_1 ;
    wire \lut_$abc$10792$new_new_n233___input_0_5 ;
    wire \lut_$abc$10792$new_new_n211___input_0_5 ;
    wire \lut_$abc$10792$new_new_n229___input_0_2 ;
    wire \lut_$abc$10792$new_new_n213___input_0_0 ;
    wire \lut_$abc$10792$new_new_n227___input_0_2 ;
    wire \lut_$abc$10792$new_new_n215___input_0_0 ;
    wire \lut_$abc$10792$new_new_n225___input_0_2 ;
    wire \lut_$abc$10792$new_new_n217___input_0_0 ;
    wire \lut_$abc$10792$new_new_n223___input_0_2 ;
    wire \lut_$abc$10792$new_new_n219___input_0_0 ;
    wire \lut_$abc$10792$new_new_n249___input_0_4 ;
    wire \lut_$abc$10792$new_new_n221___input_0_4 ;
    wire \lut_$abc$10792$new_new_n187___input_0_0 ;
    wire \lut_$abc$10792$new_new_n253___input_0_0 ;
    wire \lut_$abc$10792$new_new_n251___input_0_4 ;
    wire \lut_$abc$10792$new_new_n245___input_0_0 ;
    wire \lut_$abc$10792$new_new_n231___input_0_2 ;
    wire \lut_$abc$10792$new_new_n247___input_0_4 ;
    wire \lut_$abc$10792$abc$3887$li1_li1_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li22_li22_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li23_li23_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li28_li28_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li20_li20_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li17_li17_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li19_li19_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li16_li16_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li18_li18_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li00_li00_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li01_li01_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li21_li21_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li24_li24_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li30_li30_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li25_li25_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li31_li31_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li09_li09_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li26_li26_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li27_li27_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li29_li29_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li02_li02_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li07_li07_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li03_li03_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li08_li08_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li04_li04_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li10_li10_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li05_li05_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li11_li11_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li06_li06_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li12_li12_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li15_li15_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li13_li13_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li14_li14_input_0_3 ;
    wire \lut_$abc$10792$new_new_n187___input_0_5 ;
    wire \lut_$abc$10792$new_new_n187___input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li20_li20_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li22_li22_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li23_li23_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li28_li28_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li20_li20_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li17_li17_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li19_li19_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li16_li16_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li18_li18_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li00_li00_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li01_li01_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li21_li21_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li24_li24_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li30_li30_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li25_li25_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li31_li31_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li09_li09_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li26_li26_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li27_li27_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li29_li29_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li02_li02_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li07_li07_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li03_li03_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li08_li08_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li04_li04_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li10_li10_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li05_li05_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li11_li11_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li06_li06_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li12_li12_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li15_li15_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li13_li13_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li14_li14_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li20_li20_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li20_li20_input_0_3 ;
    wire \dffre_HRDATA[20]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n190___input_0_1 ;
    wire \lut_$abc$10792$new_new_n190___input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li19_li19_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li19_li19_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li19_li19_input_0_3 ;
    wire \dffre_HRDATA[19]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n192___input_0_0 ;
    wire \lut_$abc$10792$new_new_n192___input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li18_li18_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li18_li18_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li18_li18_input_0_3 ;
    wire \dffre_HRDATA[18]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n194___input_0_5 ;
    wire \lut_$abc$10792$new_new_n194___input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li01_li01_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li01_li01_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li01_li01_input_0_1 ;
    wire \dffre_HRDATA[1]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n196___input_0_5 ;
    wire \lut_$abc$10792$new_new_n196___input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li24_li24_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li24_li24_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li24_li24_input_0_1 ;
    wire \dffre_HRDATA[24]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n198___input_0_5 ;
    wire \lut_$abc$10792$new_new_n198___input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li25_li25_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li25_li25_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li25_li25_input_0_1 ;
    wire \dffre_HRDATA[25]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n200___input_0_1 ;
    wire \lut_$abc$10792$new_new_n200___input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li26_li26_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li26_li26_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li26_li26_input_0_5 ;
    wire \dffre_HRDATA[26]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n202___input_0_5 ;
    wire \lut_$abc$10792$new_new_n202___input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li27_li27_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li27_li27_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li27_li27_input_0_1 ;
    wire \dffre_HRDATA[27]_input_0_0 ;
    wire \dffre_raddr_r[1]_input_0_0 ;
    wire \dffre_we_input_0_0 ;
    wire \dffre_raddr_r[0]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n207___input_0_4 ;
    wire \lut_$abc$10792$new_new_n207___input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li00_li00_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li00_li00_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li00_li00_input_0_3 ;
    wire \dffre_HRDATA[0]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n209___input_0_5 ;
    wire \lut_$abc$10792$new_new_n209___input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li02_li02_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li02_li02_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li02_li02_input_0_1 ;
    wire \dffre_HRDATA[2]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n211___input_0_1 ;
    wire \lut_$abc$10792$new_new_n211___input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li03_li03_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li03_li03_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li03_li03_input_0_1 ;
    wire \dffre_HRDATA[3]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n213___input_0_5 ;
    wire \lut_$abc$10792$new_new_n213___input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li04_li04_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li04_li04_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li04_li04_input_0_1 ;
    wire \dffre_HRDATA[4]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n215___input_0_5 ;
    wire \lut_$abc$10792$new_new_n215___input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li05_li05_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li05_li05_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li05_li05_input_0_1 ;
    wire \dffre_HRDATA[5]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n217___input_0_5 ;
    wire \lut_$abc$10792$new_new_n217___input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li06_li06_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li06_li06_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li06_li06_input_0_1 ;
    wire \dffre_HRDATA[6]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n219___input_0_5 ;
    wire \lut_$abc$10792$new_new_n219___input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li15_li15_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li15_li15_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li15_li15_input_0_1 ;
    wire \dffre_HRDATA[15]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n221___input_0_2 ;
    wire \lut_$abc$10792$new_new_n221___input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li14_li14_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li14_li14_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li14_li14_input_0_4 ;
    wire \dffre_HRDATA[14]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n223___input_0_1 ;
    wire \lut_$abc$10792$new_new_n223___input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li13_li13_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li13_li13_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li13_li13_input_0_5 ;
    wire \dffre_HRDATA[13]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n225___input_0_1 ;
    wire \lut_$abc$10792$new_new_n225___input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li12_li12_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li12_li12_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li12_li12_input_0_5 ;
    wire \dffre_HRDATA[12]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n227___input_0_1 ;
    wire \lut_$abc$10792$new_new_n227___input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li11_li11_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li11_li11_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li11_li11_input_0_5 ;
    wire \dffre_HRDATA[11]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n229___input_0_1 ;
    wire \lut_$abc$10792$new_new_n229___input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li10_li10_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li10_li10_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li10_li10_input_0_5 ;
    wire \dffre_HRDATA[10]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n231___input_0_4 ;
    wire \lut_$abc$10792$new_new_n231___input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li09_li09_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li09_li09_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li09_li09_input_0_0 ;
    wire \dffre_HRDATA[9]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n233___input_0_1 ;
    wire \lut_$abc$10792$new_new_n233___input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li08_li08_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li08_li08_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li08_li08_input_0_3 ;
    wire \dffre_HRDATA[8]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n235___input_0_1 ;
    wire \lut_$abc$10792$new_new_n235___input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li07_li07_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li07_li07_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li07_li07_input_0_3 ;
    wire \dffre_HRDATA[7]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n237___input_0_1 ;
    wire \lut_$abc$10792$new_new_n237___input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li29_li29_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li29_li29_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li29_li29_input_0_3 ;
    wire \dffre_HRDATA[29]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n239___input_0_1 ;
    wire \lut_$abc$10792$new_new_n239___input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li31_li31_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li31_li31_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li31_li31_input_0_3 ;
    wire \dffre_HRDATA[31]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n241___input_0_1 ;
    wire \lut_$abc$10792$new_new_n241___input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li30_li30_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li30_li30_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li30_li30_input_0_3 ;
    wire \dffre_HRDATA[30]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n243___input_0_1 ;
    wire \lut_$abc$10792$new_new_n243___input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li21_li21_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li21_li21_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li21_li21_input_0_3 ;
    wire \dffre_HRDATA[21]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n245___input_0_1 ;
    wire \lut_$abc$10792$new_new_n245___input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li17_li17_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li17_li17_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li17_li17_input_0_5 ;
    wire \dffre_HRDATA[17]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n247___input_0_2 ;
    wire \lut_$abc$10792$new_new_n247___input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li16_li16_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li16_li16_input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li16_li16_input_0_2 ;
    wire \dffre_HRDATA[16]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n249___input_0_3 ;
    wire \lut_$abc$10792$new_new_n249___input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li28_li28_input_0_1 ;
    wire \lut_$abc$10792$abc$3303$li28_li28_input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li28_li28_input_0_2 ;
    wire \dffre_HRDATA[28]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n251___input_0_2 ;
    wire \lut_$abc$10792$new_new_n251___input_0_0 ;
    wire \lut_$abc$10792$abc$3303$li23_li23_input_0_3 ;
    wire \lut_$abc$10792$abc$3303$li23_li23_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li23_li23_input_0_5 ;
    wire \dffre_HRDATA[23]_input_0_0 ;
    wire \lut_$abc$10792$new_new_n253___input_0_2 ;
    wire \lut_$abc$10792$new_new_n253___input_0_5 ;
    wire \lut_$abc$10792$abc$3303$li22_li22_input_0_2 ;
    wire \lut_$abc$10792$abc$3303$li22_li22_input_0_4 ;
    wire \lut_$abc$10792$abc$3303$li22_li22_input_0_1 ;
    wire \dffre_HRDATA[22]_input_0_0 ;

    //IO assignments
    assign \HRDATA[0]  = \HRDATA[0]_input_0_0 ;
    assign \HRDATA[1]  = \HRDATA[1]_input_0_0 ;
    assign \HRDATA[2]  = \HRDATA[2]_input_0_0 ;
    assign \HRDATA[3]  = \HRDATA[3]_input_0_0 ;
    assign \HRDATA[4]  = \HRDATA[4]_input_0_0 ;
    assign \HRDATA[5]  = \HRDATA[5]_input_0_0 ;
    assign \HRDATA[6]  = \HRDATA[6]_input_0_0 ;
    assign \HRDATA[7]  = \HRDATA[7]_input_0_0 ;
    assign \HRDATA[8]  = \HRDATA[8]_input_0_0 ;
    assign \HRDATA[9]  = \HRDATA[9]_input_0_0 ;
    assign \HRDATA[10]  = \HRDATA[10]_input_0_0 ;
    assign \HRDATA[11]  = \HRDATA[11]_input_0_0 ;
    assign \HRDATA[12]  = \HRDATA[12]_input_0_0 ;
    assign \HRDATA[13]  = \HRDATA[13]_input_0_0 ;
    assign \HRDATA[14]  = \HRDATA[14]_input_0_0 ;
    assign \HRDATA[15]  = \HRDATA[15]_input_0_0 ;
    assign \HRDATA[16]  = \HRDATA[16]_input_0_0 ;
    assign \HRDATA[17]  = \HRDATA[17]_input_0_0 ;
    assign \HRDATA[18]  = \HRDATA[18]_input_0_0 ;
    assign \HRDATA[19]  = \HRDATA[19]_input_0_0 ;
    assign \HRDATA[20]  = \HRDATA[20]_input_0_0 ;
    assign \HRDATA[21]  = \HRDATA[21]_input_0_0 ;
    assign \HRDATA[22]  = \HRDATA[22]_input_0_0 ;
    assign \HRDATA[23]  = \HRDATA[23]_input_0_0 ;
    assign \HRDATA[24]  = \HRDATA[24]_input_0_0 ;
    assign \HRDATA[25]  = \HRDATA[25]_input_0_0 ;
    assign \HRDATA[26]  = \HRDATA[26]_input_0_0 ;
    assign \HRDATA[27]  = \HRDATA[27]_input_0_0 ;
    assign \HRDATA[28]  = \HRDATA[28]_input_0_0 ;
    assign \HRDATA[29]  = \HRDATA[29]_input_0_0 ;
    assign \HRDATA[30]  = \HRDATA[30]_input_0_0 ;
    assign \HRDATA[31]  = \HRDATA[31]_input_0_0 ;
    assign \HREADYOUT  = \HREADYOUT_input_0_0 ;
    assign \HRESP  = \HRESP_input_0_0 ;
    assign \HRESETn_output_0_0  = \HRESETn ;
    assign \HCLK_output_0_0  = \HCLK ;
    assign \HSEL_output_0_0  = \HSEL ;
    assign \HADDR[2]_output_0_0  = \HADDR[2] ;
    assign \HADDR[3]_output_0_0  = \HADDR[3] ;
    assign \HWDATA[0]_output_0_0  = \HWDATA[0] ;
    assign \HWDATA[1]_output_0_0  = \HWDATA[1] ;
    assign \HWDATA[2]_output_0_0  = \HWDATA[2] ;
    assign \HWDATA[3]_output_0_0  = \HWDATA[3] ;
    assign \HWDATA[4]_output_0_0  = \HWDATA[4] ;
    assign \HWDATA[5]_output_0_0  = \HWDATA[5] ;
    assign \HWDATA[6]_output_0_0  = \HWDATA[6] ;
    assign \HWDATA[7]_output_0_0  = \HWDATA[7] ;
    assign \HWDATA[8]_output_0_0  = \HWDATA[8] ;
    assign \HWDATA[9]_output_0_0  = \HWDATA[9] ;
    assign \HWDATA[10]_output_0_0  = \HWDATA[10] ;
    assign \HWDATA[11]_output_0_0  = \HWDATA[11] ;
    assign \HWDATA[12]_output_0_0  = \HWDATA[12] ;
    assign \HWDATA[13]_output_0_0  = \HWDATA[13] ;
    assign \HWDATA[14]_output_0_0  = \HWDATA[14] ;
    assign \HWDATA[15]_output_0_0  = \HWDATA[15] ;
    assign \HWDATA[16]_output_0_0  = \HWDATA[16] ;
    assign \HWDATA[17]_output_0_0  = \HWDATA[17] ;
    assign \HWDATA[18]_output_0_0  = \HWDATA[18] ;
    assign \HWDATA[19]_output_0_0  = \HWDATA[19] ;
    assign \HWDATA[20]_output_0_0  = \HWDATA[20] ;
    assign \HWDATA[21]_output_0_0  = \HWDATA[21] ;
    assign \HWDATA[22]_output_0_0  = \HWDATA[22] ;
    assign \HWDATA[23]_output_0_0  = \HWDATA[23] ;
    assign \HWDATA[24]_output_0_0  = \HWDATA[24] ;
    assign \HWDATA[25]_output_0_0  = \HWDATA[25] ;
    assign \HWDATA[26]_output_0_0  = \HWDATA[26] ;
    assign \HWDATA[27]_output_0_0  = \HWDATA[27] ;
    assign \HWDATA[28]_output_0_0  = \HWDATA[28] ;
    assign \HWDATA[29]_output_0_0  = \HWDATA[29] ;
    assign \HWDATA[30]_output_0_0  = \HWDATA[30] ;
    assign \HWDATA[31]_output_0_0  = \HWDATA[31] ;
    assign \HWRITE_output_0_0  = \HWRITE ;
    assign \HTRANS[1]_output_0_0  = \HTRANS[1] ;
    assign \HREADY_output_0_0  = \HREADY ;

    //Interconnect
    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[28]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[23]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[22]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[20]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[19]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[16]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[17]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[9]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[18]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[0]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[11]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[1]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[21]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[12]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[13]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[24]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[30]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[14]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[15]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[25]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[31]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[26]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[10]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[27]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[29]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[8]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[6]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[2]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[7]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[5]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[3]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_dffre_HRDATA[4]_input_1_0  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\dffre_HRDATA[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_lut_$abc$10792$abc$3887$li0_li0_input_0_3  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3887$li0_li0_input_0_3 )
    );

    fpga_interconnect \routing_segment_HRESETn_output_0_0_to_lut_$abc$10792$abc$3887$li1_li1_input_0_5  (
        .datain(\HRESETn_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3887$li1_li1_input_0_5 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_we_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_we_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[28]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[23]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[22]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[20]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][19]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[19]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][19]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[16]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[17]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[9]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][0]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[18]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][18]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[0]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][0]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][18]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[11]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][21]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[1]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][1]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[21]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][1]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[12]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][21]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[13]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][30]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[24]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][24]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[30]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][24]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[14]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][30]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[15]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][31]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[25]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][25]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[31]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][25]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[26]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][31]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][26]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][26]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][9]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][0]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][26]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][26]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][1]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[10]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][29]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[27]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][27]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[29]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][27]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[8]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][29]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[6]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][7]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[2]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][2]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[7]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][2]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[5]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][7]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][8]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[3]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][3]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_HRDATA[4]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_HRDATA[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][3]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][8]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][10]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][10]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][4]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][4]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][4]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][4]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][10]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][10]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][11]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][11]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][5]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][5]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][5]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][5]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][11]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][11]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][12]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][12]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][6]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][6]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][6]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][6]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][12]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][12]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][13]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][13]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][15]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][15]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][15]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][15]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][13]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][13]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][28]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][28]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][14]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][14]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][7]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][7]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][14]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][14]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][8]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][8]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][17]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][17]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][20]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][20]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][23]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][23]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][22]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][22]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][16]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][16]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[0][9]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[2][9]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][9]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][16]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][31]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][30]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][28]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][29]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][20]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_raddr_r[1]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_raddr_r[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][21]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][27]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][20]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][21]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][25]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][27]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][24]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][23]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][19]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][22]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][2]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][3]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][22]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][19]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][18]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][17]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][1]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][16]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][18]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][17]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][2]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[3][3]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][0]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][23]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][31]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][30]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][24]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][25]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][29]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_U_mem.memory[1][28]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_waddr[0]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_waddr[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_raddr_r[0]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_raddr_r[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HCLK_output_0_0_to_dffre_waddr[1]_clock_0_0  (
        .datain(\HCLK_output_0_0 ),
        .dataout(\dffre_waddr[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_HSEL_output_0_0_to_lut_$abc$10792$abc$3887$li2_li2_input_0_4  (
        .datain(\HSEL_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3887$li2_li2_input_0_4 )
    );

    fpga_interconnect \routing_segment_HSEL_output_0_0_to_lut_$abc$10792$new_new_n188___input_0_2  (
        .datain(\HSEL_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n188___input_0_2 )
    );

    fpga_interconnect \routing_segment_HSEL_output_0_0_to_lut_$abc$10792$new_new_n185___input_0_0  (
        .datain(\HSEL_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n185___input_0_0 )
    );

    fpga_interconnect \routing_segment_HSEL_output_0_0_to_lut_$abc$10792$abc$3887$li0_li0_input_0_2  (
        .datain(\HSEL_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3887$li0_li0_input_0_2 )
    );

    fpga_interconnect \routing_segment_HSEL_output_0_0_to_lut_$abc$10792$abc$3887$li1_li1_input_0_3  (
        .datain(\HSEL_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3887$li1_li1_input_0_3 )
    );

    fpga_interconnect \routing_segment_HADDR[2]_output_0_0_to_lut_$abc$10792$new_new_n185___input_0_3  (
        .datain(\HADDR[2]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n185___input_0_3 )
    );

    fpga_interconnect \routing_segment_HADDR[2]_output_0_0_to_lut_$abc$10792$abc$3887$li0_li0_input_0_0  (
        .datain(\HADDR[2]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3887$li0_li0_input_0_0 )
    );

    fpga_interconnect \routing_segment_HADDR[2]_output_0_0_to_dffre_waddr[0]_input_0_0  (
        .datain(\HADDR[2]_output_0_0 ),
        .dataout(\dffre_waddr[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n186___input_0_1  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n186___input_0_1 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n190___input_0_0  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n190___input_0_0 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n207___input_0_2  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n207___input_0_2 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n192___input_0_1  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n192___input_0_1 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n243___input_0_2  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n243___input_0_2 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n194___input_0_0  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n194___input_0_0 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n241___input_0_2  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n241___input_0_2 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n196___input_0_0  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n196___input_0_0 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n239___input_0_2  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n239___input_0_2 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n198___input_0_0  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n198___input_0_0 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n200___input_0_5  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n200___input_0_5 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n237___input_0_2  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n237___input_0_2 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n202___input_0_0  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n202___input_0_0 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n235___input_0_2  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n235___input_0_2 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n209___input_0_0  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n209___input_0_0 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n233___input_0_2  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n233___input_0_2 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n211___input_0_0  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n211___input_0_0 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n229___input_0_5  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n229___input_0_5 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n213___input_0_1  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n213___input_0_1 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n227___input_0_5  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n227___input_0_5 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n215___input_0_1  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n215___input_0_1 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n225___input_0_5  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n225___input_0_5 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n217___input_0_1  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n217___input_0_1 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n223___input_0_5  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n223___input_0_5 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n219___input_0_1  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n219___input_0_1 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n249___input_0_5  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n249___input_0_5 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n221___input_0_3  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n221___input_0_3 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n187___input_0_4  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n187___input_0_4 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n253___input_0_4  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n253___input_0_4 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n251___input_0_3  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n251___input_0_3 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n245___input_0_2  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n245___input_0_2 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n231___input_0_3  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n231___input_0_3 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$new_new_n247___input_0_5  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n247___input_0_5 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_lut_$abc$10792$abc$3887$li1_li1_input_0_1  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3887$li1_li1_input_0_1 )
    );

    fpga_interconnect \routing_segment_HADDR[3]_output_0_0_to_dffre_waddr[1]_input_0_0  (
        .datain(\HADDR[3]_output_0_0 ),
        .dataout(\dffre_waddr[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[0]_output_0_0_to_dffre_U_mem.memory[2][0]_input_0_0  (
        .datain(\HWDATA[0]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[0]_output_0_0_to_dffre_U_mem.memory[0][0]_input_0_0  (
        .datain(\HWDATA[0]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[0]_output_0_0_to_dffre_U_mem.memory[3][0]_input_0_0  (
        .datain(\HWDATA[0]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[0]_output_0_0_to_dffre_U_mem.memory[1][0]_input_0_0  (
        .datain(\HWDATA[0]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[1]_output_0_0_to_dffre_U_mem.memory[2][1]_input_0_0  (
        .datain(\HWDATA[1]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[1]_output_0_0_to_dffre_U_mem.memory[0][1]_input_0_0  (
        .datain(\HWDATA[1]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[1]_output_0_0_to_dffre_U_mem.memory[3][1]_input_0_0  (
        .datain(\HWDATA[1]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[1]_output_0_0_to_dffre_U_mem.memory[1][1]_input_0_0  (
        .datain(\HWDATA[1]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[2]_output_0_0_to_dffre_U_mem.memory[0][2]_input_0_0  (
        .datain(\HWDATA[2]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[2]_output_0_0_to_dffre_U_mem.memory[2][2]_input_0_0  (
        .datain(\HWDATA[2]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[2]_output_0_0_to_dffre_U_mem.memory[1][2]_input_0_0  (
        .datain(\HWDATA[2]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[2]_output_0_0_to_dffre_U_mem.memory[3][2]_input_0_0  (
        .datain(\HWDATA[2]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[3]_output_0_0_to_dffre_U_mem.memory[0][3]_input_0_0  (
        .datain(\HWDATA[3]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[3]_output_0_0_to_dffre_U_mem.memory[2][3]_input_0_0  (
        .datain(\HWDATA[3]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[3]_output_0_0_to_dffre_U_mem.memory[1][3]_input_0_0  (
        .datain(\HWDATA[3]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[3]_output_0_0_to_dffre_U_mem.memory[3][3]_input_0_0  (
        .datain(\HWDATA[3]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[4]_output_0_0_to_dffre_U_mem.memory[0][4]_input_0_0  (
        .datain(\HWDATA[4]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[4]_output_0_0_to_dffre_U_mem.memory[2][4]_input_0_0  (
        .datain(\HWDATA[4]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[4]_output_0_0_to_dffre_U_mem.memory[1][4]_input_0_0  (
        .datain(\HWDATA[4]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[4]_output_0_0_to_dffre_U_mem.memory[3][4]_input_0_0  (
        .datain(\HWDATA[4]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[5]_output_0_0_to_dffre_U_mem.memory[0][5]_input_0_0  (
        .datain(\HWDATA[5]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[5]_output_0_0_to_dffre_U_mem.memory[2][5]_input_0_0  (
        .datain(\HWDATA[5]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[5]_output_0_0_to_dffre_U_mem.memory[1][5]_input_0_0  (
        .datain(\HWDATA[5]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[5]_output_0_0_to_dffre_U_mem.memory[3][5]_input_0_0  (
        .datain(\HWDATA[5]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[6]_output_0_0_to_dffre_U_mem.memory[0][6]_input_0_0  (
        .datain(\HWDATA[6]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[6]_output_0_0_to_dffre_U_mem.memory[2][6]_input_0_0  (
        .datain(\HWDATA[6]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[6]_output_0_0_to_dffre_U_mem.memory[1][6]_input_0_0  (
        .datain(\HWDATA[6]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[6]_output_0_0_to_dffre_U_mem.memory[3][6]_input_0_0  (
        .datain(\HWDATA[6]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[7]_output_0_0_to_dffre_U_mem.memory[0][7]_input_0_0  (
        .datain(\HWDATA[7]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[7]_output_0_0_to_dffre_U_mem.memory[2][7]_input_0_0  (
        .datain(\HWDATA[7]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[7]_output_0_0_to_dffre_U_mem.memory[3][7]_input_0_0  (
        .datain(\HWDATA[7]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[7]_output_0_0_to_dffre_U_mem.memory[1][7]_input_0_0  (
        .datain(\HWDATA[7]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[8]_output_0_0_to_dffre_U_mem.memory[0][8]_input_0_0  (
        .datain(\HWDATA[8]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[8]_output_0_0_to_dffre_U_mem.memory[2][8]_input_0_0  (
        .datain(\HWDATA[8]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[8]_output_0_0_to_dffre_U_mem.memory[3][8]_input_0_0  (
        .datain(\HWDATA[8]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[8]_output_0_0_to_dffre_U_mem.memory[1][8]_input_0_0  (
        .datain(\HWDATA[8]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[9]_output_0_0_to_dffre_U_mem.memory[1][9]_input_0_0  (
        .datain(\HWDATA[9]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[9]_output_0_0_to_dffre_U_mem.memory[0][9]_input_0_0  (
        .datain(\HWDATA[9]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[9]_output_0_0_to_dffre_U_mem.memory[2][9]_input_0_0  (
        .datain(\HWDATA[9]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[9]_output_0_0_to_dffre_U_mem.memory[3][9]_input_0_0  (
        .datain(\HWDATA[9]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[10]_output_0_0_to_dffre_U_mem.memory[0][10]_input_0_0  (
        .datain(\HWDATA[10]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[10]_output_0_0_to_dffre_U_mem.memory[2][10]_input_0_0  (
        .datain(\HWDATA[10]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[10]_output_0_0_to_dffre_U_mem.memory[1][10]_input_0_0  (
        .datain(\HWDATA[10]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[10]_output_0_0_to_dffre_U_mem.memory[3][10]_input_0_0  (
        .datain(\HWDATA[10]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[11]_output_0_0_to_dffre_U_mem.memory[0][11]_input_0_0  (
        .datain(\HWDATA[11]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[11]_output_0_0_to_dffre_U_mem.memory[2][11]_input_0_0  (
        .datain(\HWDATA[11]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[11]_output_0_0_to_dffre_U_mem.memory[1][11]_input_0_0  (
        .datain(\HWDATA[11]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[11]_output_0_0_to_dffre_U_mem.memory[3][11]_input_0_0  (
        .datain(\HWDATA[11]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[12]_output_0_0_to_dffre_U_mem.memory[0][12]_input_0_0  (
        .datain(\HWDATA[12]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[12]_output_0_0_to_dffre_U_mem.memory[2][12]_input_0_0  (
        .datain(\HWDATA[12]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[12]_output_0_0_to_dffre_U_mem.memory[1][12]_input_0_0  (
        .datain(\HWDATA[12]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[12]_output_0_0_to_dffre_U_mem.memory[3][12]_input_0_0  (
        .datain(\HWDATA[12]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[13]_output_0_0_to_dffre_U_mem.memory[0][13]_input_0_0  (
        .datain(\HWDATA[13]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[13]_output_0_0_to_dffre_U_mem.memory[2][13]_input_0_0  (
        .datain(\HWDATA[13]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[13]_output_0_0_to_dffre_U_mem.memory[3][13]_input_0_0  (
        .datain(\HWDATA[13]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[13]_output_0_0_to_dffre_U_mem.memory[1][13]_input_0_0  (
        .datain(\HWDATA[13]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[14]_output_0_0_to_dffre_U_mem.memory[0][14]_input_0_0  (
        .datain(\HWDATA[14]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[14]_output_0_0_to_dffre_U_mem.memory[2][14]_input_0_0  (
        .datain(\HWDATA[14]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[14]_output_0_0_to_dffre_U_mem.memory[3][14]_input_0_0  (
        .datain(\HWDATA[14]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[14]_output_0_0_to_dffre_U_mem.memory[1][14]_input_0_0  (
        .datain(\HWDATA[14]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[15]_output_0_0_to_dffre_U_mem.memory[0][15]_input_0_0  (
        .datain(\HWDATA[15]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[15]_output_0_0_to_dffre_U_mem.memory[2][15]_input_0_0  (
        .datain(\HWDATA[15]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[15]_output_0_0_to_dffre_U_mem.memory[3][15]_input_0_0  (
        .datain(\HWDATA[15]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[15]_output_0_0_to_dffre_U_mem.memory[1][15]_input_0_0  (
        .datain(\HWDATA[15]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[16]_output_0_0_to_dffre_U_mem.memory[0][16]_input_0_0  (
        .datain(\HWDATA[16]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[16]_output_0_0_to_dffre_U_mem.memory[2][16]_input_0_0  (
        .datain(\HWDATA[16]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[16]_output_0_0_to_dffre_U_mem.memory[3][16]_input_0_0  (
        .datain(\HWDATA[16]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[16]_output_0_0_to_dffre_U_mem.memory[1][16]_input_0_0  (
        .datain(\HWDATA[16]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[17]_output_0_0_to_dffre_U_mem.memory[2][17]_input_0_0  (
        .datain(\HWDATA[17]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[17]_output_0_0_to_dffre_U_mem.memory[0][17]_input_0_0  (
        .datain(\HWDATA[17]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[17]_output_0_0_to_dffre_U_mem.memory[1][17]_input_0_0  (
        .datain(\HWDATA[17]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[17]_output_0_0_to_dffre_U_mem.memory[3][17]_input_0_0  (
        .datain(\HWDATA[17]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[18]_output_0_0_to_dffre_U_mem.memory[2][18]_input_0_0  (
        .datain(\HWDATA[18]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[18]_output_0_0_to_dffre_U_mem.memory[0][18]_input_0_0  (
        .datain(\HWDATA[18]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[18]_output_0_0_to_dffre_U_mem.memory[1][18]_input_0_0  (
        .datain(\HWDATA[18]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[18]_output_0_0_to_dffre_U_mem.memory[3][18]_input_0_0  (
        .datain(\HWDATA[18]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[19]_output_0_0_to_dffre_U_mem.memory[2][19]_input_0_0  (
        .datain(\HWDATA[19]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[19]_output_0_0_to_dffre_U_mem.memory[0][19]_input_0_0  (
        .datain(\HWDATA[19]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[19]_output_0_0_to_dffre_U_mem.memory[3][19]_input_0_0  (
        .datain(\HWDATA[19]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[19]_output_0_0_to_dffre_U_mem.memory[1][19]_input_0_0  (
        .datain(\HWDATA[19]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[20]_output_0_0_to_dffre_U_mem.memory[2][20]_input_0_0  (
        .datain(\HWDATA[20]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[20]_output_0_0_to_dffre_U_mem.memory[0][20]_input_0_0  (
        .datain(\HWDATA[20]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[20]_output_0_0_to_dffre_U_mem.memory[1][20]_input_0_0  (
        .datain(\HWDATA[20]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[20]_output_0_0_to_dffre_U_mem.memory[3][20]_input_0_0  (
        .datain(\HWDATA[20]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[21]_output_0_0_to_dffre_U_mem.memory[2][21]_input_0_0  (
        .datain(\HWDATA[21]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[21]_output_0_0_to_dffre_U_mem.memory[0][21]_input_0_0  (
        .datain(\HWDATA[21]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[21]_output_0_0_to_dffre_U_mem.memory[1][21]_input_0_0  (
        .datain(\HWDATA[21]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[21]_output_0_0_to_dffre_U_mem.memory[3][21]_input_0_0  (
        .datain(\HWDATA[21]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[22]_output_0_0_to_dffre_U_mem.memory[0][22]_input_0_0  (
        .datain(\HWDATA[22]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[22]_output_0_0_to_dffre_U_mem.memory[2][22]_input_0_0  (
        .datain(\HWDATA[22]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[22]_output_0_0_to_dffre_U_mem.memory[3][22]_input_0_0  (
        .datain(\HWDATA[22]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[22]_output_0_0_to_dffre_U_mem.memory[1][22]_input_0_0  (
        .datain(\HWDATA[22]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[23]_output_0_0_to_dffre_U_mem.memory[0][23]_input_0_0  (
        .datain(\HWDATA[23]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[23]_output_0_0_to_dffre_U_mem.memory[2][23]_input_0_0  (
        .datain(\HWDATA[23]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[23]_output_0_0_to_dffre_U_mem.memory[3][23]_input_0_0  (
        .datain(\HWDATA[23]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[23]_output_0_0_to_dffre_U_mem.memory[1][23]_input_0_0  (
        .datain(\HWDATA[23]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[24]_output_0_0_to_dffre_U_mem.memory[0][24]_input_0_0  (
        .datain(\HWDATA[24]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[24]_output_0_0_to_dffre_U_mem.memory[2][24]_input_0_0  (
        .datain(\HWDATA[24]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[24]_output_0_0_to_dffre_U_mem.memory[3][24]_input_0_0  (
        .datain(\HWDATA[24]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[24]_output_0_0_to_dffre_U_mem.memory[1][24]_input_0_0  (
        .datain(\HWDATA[24]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[25]_output_0_0_to_dffre_U_mem.memory[0][25]_input_0_0  (
        .datain(\HWDATA[25]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[25]_output_0_0_to_dffre_U_mem.memory[2][25]_input_0_0  (
        .datain(\HWDATA[25]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[25]_output_0_0_to_dffre_U_mem.memory[3][25]_input_0_0  (
        .datain(\HWDATA[25]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[25]_output_0_0_to_dffre_U_mem.memory[1][25]_input_0_0  (
        .datain(\HWDATA[25]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[26]_output_0_0_to_dffre_U_mem.memory[0][26]_input_0_0  (
        .datain(\HWDATA[26]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[26]_output_0_0_to_dffre_U_mem.memory[2][26]_input_0_0  (
        .datain(\HWDATA[26]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[26]_output_0_0_to_dffre_U_mem.memory[1][26]_input_0_0  (
        .datain(\HWDATA[26]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[26]_output_0_0_to_dffre_U_mem.memory[3][26]_input_0_0  (
        .datain(\HWDATA[26]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[27]_output_0_0_to_dffre_U_mem.memory[0][27]_input_0_0  (
        .datain(\HWDATA[27]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[27]_output_0_0_to_dffre_U_mem.memory[2][27]_input_0_0  (
        .datain(\HWDATA[27]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[27]_output_0_0_to_dffre_U_mem.memory[1][27]_input_0_0  (
        .datain(\HWDATA[27]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[27]_output_0_0_to_dffre_U_mem.memory[3][27]_input_0_0  (
        .datain(\HWDATA[27]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[28]_output_0_0_to_dffre_U_mem.memory[0][28]_input_0_0  (
        .datain(\HWDATA[28]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[28]_output_0_0_to_dffre_U_mem.memory[2][28]_input_0_0  (
        .datain(\HWDATA[28]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[28]_output_0_0_to_dffre_U_mem.memory[3][28]_input_0_0  (
        .datain(\HWDATA[28]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[28]_output_0_0_to_dffre_U_mem.memory[1][28]_input_0_0  (
        .datain(\HWDATA[28]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[29]_output_0_0_to_dffre_U_mem.memory[0][29]_input_0_0  (
        .datain(\HWDATA[29]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[29]_output_0_0_to_dffre_U_mem.memory[2][29]_input_0_0  (
        .datain(\HWDATA[29]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[29]_output_0_0_to_dffre_U_mem.memory[3][29]_input_0_0  (
        .datain(\HWDATA[29]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[29]_output_0_0_to_dffre_U_mem.memory[1][29]_input_0_0  (
        .datain(\HWDATA[29]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[30]_output_0_0_to_dffre_U_mem.memory[0][30]_input_0_0  (
        .datain(\HWDATA[30]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[30]_output_0_0_to_dffre_U_mem.memory[2][30]_input_0_0  (
        .datain(\HWDATA[30]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[30]_output_0_0_to_dffre_U_mem.memory[3][30]_input_0_0  (
        .datain(\HWDATA[30]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[30]_output_0_0_to_dffre_U_mem.memory[1][30]_input_0_0  (
        .datain(\HWDATA[30]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[31]_output_0_0_to_dffre_U_mem.memory[0][31]_input_0_0  (
        .datain(\HWDATA[31]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[31]_output_0_0_to_dffre_U_mem.memory[2][31]_input_0_0  (
        .datain(\HWDATA[31]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[31]_output_0_0_to_dffre_U_mem.memory[3][31]_input_0_0  (
        .datain(\HWDATA[31]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWDATA[31]_output_0_0_to_dffre_U_mem.memory[1][31]_input_0_0  (
        .datain(\HWDATA[31]_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$abc$3887$li2_li2_input_0_2  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3887$li2_li2_input_0_2 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n186___input_0_4  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n186___input_0_4 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n190___input_0_4  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n190___input_0_4 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n185___input_0_4  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n185___input_0_4 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n207___input_0_5  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n207___input_0_5 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n192___input_0_5  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n192___input_0_5 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n243___input_0_0  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n243___input_0_0 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n194___input_0_2  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n194___input_0_2 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n241___input_0_0  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n241___input_0_0 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n196___input_0_2  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n196___input_0_2 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n239___input_0_0  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n239___input_0_0 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n198___input_0_2  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n198___input_0_2 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n200___input_0_2  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n200___input_0_2 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n237___input_0_0  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n237___input_0_0 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n202___input_0_2  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n202___input_0_2 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n235___input_0_0  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n235___input_0_0 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n209___input_0_2  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n209___input_0_2 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n233___input_0_0  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n233___input_0_0 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n211___input_0_2  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n211___input_0_2 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n229___input_0_4  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n229___input_0_4 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n213___input_0_2  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n213___input_0_2 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n227___input_0_4  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n227___input_0_4 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n215___input_0_2  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n215___input_0_2 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n225___input_0_4  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n225___input_0_4 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n217___input_0_2  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n217___input_0_2 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n223___input_0_4  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n223___input_0_4 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n219___input_0_4  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n219___input_0_4 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n249___input_0_1  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n249___input_0_1 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n221___input_0_5  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n221___input_0_5 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n187___input_0_1  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n187___input_0_1 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n253___input_0_1  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n253___input_0_1 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n251___input_0_1  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n251___input_0_1 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n245___input_0_3  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n245___input_0_3 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n231___input_0_1  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n231___input_0_1 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$abc$3887$li0_li0_input_0_5  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3887$li0_li0_input_0_5 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$new_new_n247___input_0_3  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n247___input_0_3 )
    );

    fpga_interconnect \routing_segment_HWRITE_output_0_0_to_lut_$abc$10792$abc$3887$li1_li1_input_0_0  (
        .datain(\HWRITE_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3887$li1_li1_input_0_0 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$abc$3887$li2_li2_input_0_3  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3887$li2_li2_input_0_3 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n186___input_0_3  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n186___input_0_3 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n190___input_0_5  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n190___input_0_5 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n185___input_0_1  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n185___input_0_1 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n207___input_0_3  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n207___input_0_3 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n192___input_0_3  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n192___input_0_3 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n243___input_0_4  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n243___input_0_4 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n194___input_0_3  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n194___input_0_3 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n241___input_0_4  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n241___input_0_4 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n196___input_0_3  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n196___input_0_3 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n239___input_0_4  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n239___input_0_4 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n198___input_0_3  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n198___input_0_3 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n200___input_0_0  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n200___input_0_0 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n237___input_0_4  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n237___input_0_4 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n202___input_0_3  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n202___input_0_3 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n235___input_0_4  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n235___input_0_4 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n209___input_0_3  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n209___input_0_3 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n233___input_0_3  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n233___input_0_3 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n211___input_0_3  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n211___input_0_3 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n229___input_0_0  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n229___input_0_0 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n213___input_0_4  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n213___input_0_4 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n227___input_0_0  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n227___input_0_0 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n215___input_0_4  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n215___input_0_4 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n225___input_0_0  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n225___input_0_0 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n217___input_0_4  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n217___input_0_4 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n223___input_0_0  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n223___input_0_0 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n219___input_0_2  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n219___input_0_2 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n249___input_0_0  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n249___input_0_0 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n221___input_0_0  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n221___input_0_0 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n187___input_0_3  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n187___input_0_3 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n253___input_0_3  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n253___input_0_3 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n251___input_0_5  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n251___input_0_5 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n245___input_0_4  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n245___input_0_4 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n231___input_0_0  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n231___input_0_0 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$abc$3887$li0_li0_input_0_4  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3887$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$new_new_n247___input_0_0  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n247___input_0_0 )
    );

    fpga_interconnect \routing_segment_HTRANS[1]_output_0_0_to_lut_$abc$10792$abc$3887$li1_li1_input_0_2  (
        .datain(\HTRANS[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3887$li1_li1_input_0_2 )
    );

    fpga_interconnect \routing_segment_HREADY_output_0_0_to_lut_$abc$10792$abc$3887$li2_li2_input_0_0  (
        .datain(\HREADY_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3887$li2_li2_input_0_0 )
    );

    fpga_interconnect \routing_segment_HREADY_output_0_0_to_dffre_waddr[0]_input_2_0  (
        .datain(\HREADY_output_0_0 ),
        .dataout(\dffre_waddr[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_HREADY_output_0_0_to_dffre_waddr[1]_input_2_0  (
        .datain(\HREADY_output_0_0 ),
        .dataout(\dffre_waddr[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[0]_output_0_0_to_HRDATA[0]_input_0_0  (
        .datain(\dffre_HRDATA[0]_output_0_0 ),
        .dataout(\HRDATA[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[1]_output_0_0_to_HRDATA[1]_input_0_0  (
        .datain(\dffre_HRDATA[1]_output_0_0 ),
        .dataout(\HRDATA[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[2]_output_0_0_to_HRDATA[2]_input_0_0  (
        .datain(\dffre_HRDATA[2]_output_0_0 ),
        .dataout(\HRDATA[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[3]_output_0_0_to_HRDATA[3]_input_0_0  (
        .datain(\dffre_HRDATA[3]_output_0_0 ),
        .dataout(\HRDATA[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[4]_output_0_0_to_HRDATA[4]_input_0_0  (
        .datain(\dffre_HRDATA[4]_output_0_0 ),
        .dataout(\HRDATA[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[5]_output_0_0_to_HRDATA[5]_input_0_0  (
        .datain(\dffre_HRDATA[5]_output_0_0 ),
        .dataout(\HRDATA[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[6]_output_0_0_to_HRDATA[6]_input_0_0  (
        .datain(\dffre_HRDATA[6]_output_0_0 ),
        .dataout(\HRDATA[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[7]_output_0_0_to_HRDATA[7]_input_0_0  (
        .datain(\dffre_HRDATA[7]_output_0_0 ),
        .dataout(\HRDATA[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[8]_output_0_0_to_HRDATA[8]_input_0_0  (
        .datain(\dffre_HRDATA[8]_output_0_0 ),
        .dataout(\HRDATA[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[9]_output_0_0_to_HRDATA[9]_input_0_0  (
        .datain(\dffre_HRDATA[9]_output_0_0 ),
        .dataout(\HRDATA[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[10]_output_0_0_to_HRDATA[10]_input_0_0  (
        .datain(\dffre_HRDATA[10]_output_0_0 ),
        .dataout(\HRDATA[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[11]_output_0_0_to_HRDATA[11]_input_0_0  (
        .datain(\dffre_HRDATA[11]_output_0_0 ),
        .dataout(\HRDATA[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[12]_output_0_0_to_HRDATA[12]_input_0_0  (
        .datain(\dffre_HRDATA[12]_output_0_0 ),
        .dataout(\HRDATA[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[13]_output_0_0_to_HRDATA[13]_input_0_0  (
        .datain(\dffre_HRDATA[13]_output_0_0 ),
        .dataout(\HRDATA[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[14]_output_0_0_to_HRDATA[14]_input_0_0  (
        .datain(\dffre_HRDATA[14]_output_0_0 ),
        .dataout(\HRDATA[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[15]_output_0_0_to_HRDATA[15]_input_0_0  (
        .datain(\dffre_HRDATA[15]_output_0_0 ),
        .dataout(\HRDATA[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[16]_output_0_0_to_HRDATA[16]_input_0_0  (
        .datain(\dffre_HRDATA[16]_output_0_0 ),
        .dataout(\HRDATA[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[17]_output_0_0_to_HRDATA[17]_input_0_0  (
        .datain(\dffre_HRDATA[17]_output_0_0 ),
        .dataout(\HRDATA[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[18]_output_0_0_to_HRDATA[18]_input_0_0  (
        .datain(\dffre_HRDATA[18]_output_0_0 ),
        .dataout(\HRDATA[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[19]_output_0_0_to_HRDATA[19]_input_0_0  (
        .datain(\dffre_HRDATA[19]_output_0_0 ),
        .dataout(\HRDATA[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[20]_output_0_0_to_HRDATA[20]_input_0_0  (
        .datain(\dffre_HRDATA[20]_output_0_0 ),
        .dataout(\HRDATA[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[21]_output_0_0_to_HRDATA[21]_input_0_0  (
        .datain(\dffre_HRDATA[21]_output_0_0 ),
        .dataout(\HRDATA[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[22]_output_0_0_to_HRDATA[22]_input_0_0  (
        .datain(\dffre_HRDATA[22]_output_0_0 ),
        .dataout(\HRDATA[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[23]_output_0_0_to_HRDATA[23]_input_0_0  (
        .datain(\dffre_HRDATA[23]_output_0_0 ),
        .dataout(\HRDATA[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[24]_output_0_0_to_HRDATA[24]_input_0_0  (
        .datain(\dffre_HRDATA[24]_output_0_0 ),
        .dataout(\HRDATA[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[25]_output_0_0_to_HRDATA[25]_input_0_0  (
        .datain(\dffre_HRDATA[25]_output_0_0 ),
        .dataout(\HRDATA[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[26]_output_0_0_to_HRDATA[26]_input_0_0  (
        .datain(\dffre_HRDATA[26]_output_0_0 ),
        .dataout(\HRDATA[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[27]_output_0_0_to_HRDATA[27]_input_0_0  (
        .datain(\dffre_HRDATA[27]_output_0_0 ),
        .dataout(\HRDATA[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[28]_output_0_0_to_HRDATA[28]_input_0_0  (
        .datain(\dffre_HRDATA[28]_output_0_0 ),
        .dataout(\HRDATA[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[29]_output_0_0_to_HRDATA[29]_input_0_0  (
        .datain(\dffre_HRDATA[29]_output_0_0 ),
        .dataout(\HRDATA[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[30]_output_0_0_to_HRDATA[30]_input_0_0  (
        .datain(\dffre_HRDATA[30]_output_0_0 ),
        .dataout(\HRDATA[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_HRDATA[31]_output_0_0_to_HRDATA[31]_input_0_0  (
        .datain(\dffre_HRDATA[31]_output_0_0 ),
        .dataout(\HRDATA[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_HREADYOUT_output_0_0_to_HREADYOUT_input_0_0  (
        .datain(\lut_HREADYOUT_output_0_0 ),
        .dataout(\HREADYOUT_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_HRESP_output_0_0_to_HRESP_input_0_0  (
        .datain(\lut_HRESP_output_0_0 ),
        .dataout(\HRESP_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_HRESP_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_HRESP_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_we_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_we_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_we_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_we_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[28]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[23]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[22]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[20]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][21]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[21]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][21]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][30]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[24]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][24]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[30]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][24]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][30]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][31]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[25]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][25]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[31]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][25]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[26]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][31]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][26]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][26]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_HREADYOUT_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_HREADYOUT_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][26]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][26]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][29]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[27]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][27]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[29]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][27]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][29]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_HRDATA[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_HRDATA[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][28]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][28]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][20]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][20]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][23]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][23]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][22]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][22]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[0][9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[2][9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][31]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][30]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][28]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][29]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][20]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_raddr_r[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_raddr_r[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_raddr_r[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_raddr_r[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][21]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][27]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][20]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][21]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][25]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][27]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][24]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][23]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][22]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][22]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[3][3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][23]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][31]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][30]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][24]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][25]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][29]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_U_mem.memory[1][28]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_waddr[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_waddr[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_raddr_r[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_raddr_r[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_raddr_r[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_raddr_r[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_waddr[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_waddr[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dffre_we_output_0_0_to_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2  (
        .datain(\dffre_we_output_0_0 ),
        .dataout(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_we_output_0_0_to_lut_$abc$10792$new_new_n188___input_0_4  (
        .datain(\dffre_we_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n188___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_we_output_0_0_to_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2  (
        .datain(\dffre_we_output_0_0 ),
        .dataout(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_we_output_0_0_to_lut_$abc$10792$new_new_n185___input_0_5  (
        .datain(\dffre_we_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n185___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_we_output_0_0_to_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_3  (
        .datain(\dffre_we_output_0_0 ),
        .dataout(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_we_output_0_0_to_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2  (
        .datain(\dffre_we_output_0_0 ),
        .dataout(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_waddr[1]_output_0_0_to_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_3  (
        .datain(\dffre_waddr[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_waddr[1]_output_0_0_to_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4  (
        .datain(\dffre_waddr[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_waddr[1]_output_0_0_to_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4  (
        .datain(\dffre_waddr[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_waddr[1]_output_0_0_to_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4  (
        .datain(\dffre_waddr[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_waddr[0]_output_0_0_to_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4  (
        .datain(\dffre_waddr[0]_output_0_0 ),
        .dataout(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_waddr[0]_output_0_0_to_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_0  (
        .datain(\dffre_waddr[0]_output_0_0 ),
        .dataout(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_waddr[0]_output_0_0_to_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2  (
        .datain(\dffre_waddr[0]_output_0_0 ),
        .dataout(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_waddr[0]_output_0_0_to_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_1  (
        .datain(\dffre_waddr[0]_output_0_0 ),
        .dataout(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][19]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][0]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][18]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][1]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][21]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][30]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][24]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][31]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][25]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][26]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][29]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][27]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][7]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][2]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][8]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][3]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][10]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][4]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][11]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][5]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][12]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][6]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][13]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][15]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][28]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][14]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][17]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][20]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][23]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][22]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][16]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[0][9]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[0][9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][9]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][26]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][4]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][10]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][5]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][11]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][6]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][12]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][15]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][13]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][7]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][14]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][8]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][20]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][21]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][27]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][2]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][3]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][22]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][19]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][18]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][17]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][1]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][16]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][0]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][23]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][31]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][30]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][24]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][25]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][29]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[1][28]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[1][28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][19]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][0]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][18]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][21]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][1]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][24]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][30]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][25]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][31]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][26]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][27]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][29]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][2]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][7]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][3]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][8]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][10]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][4]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][11]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][5]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][12]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][6]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][13]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][15]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][28]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][14]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][17]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][20]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][23]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][22]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][16]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[2][9]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[2][9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][0]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][26]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][1]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][4]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][10]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][5]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][11]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][6]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][12]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][15]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][13]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][7]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][14]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][8]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][9]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][16]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][31]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][30]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][28]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][29]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][20]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][21]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][25]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][27]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][24]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][23]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][19]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][22]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][18]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][17]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][2]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0_to_dffre_U_mem.memory[3][3]_input_2_0  (
        .datain(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 ),
        .dataout(\dffre_U_mem.memory[3][3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[0]_output_0_0_to_lut_$abc$10792$new_new_n185___input_0_2  (
        .datain(\dffre_raddr_r[0]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n185___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[0]_output_0_0_to_lut_$abc$10792$abc$3887$li0_li0_input_0_1  (
        .datain(\dffre_raddr_r[0]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3887$li0_li0_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li22_li22_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li22_li22_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li23_li23_input_0_0  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li23_li23_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li28_li28_input_0_0  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li28_li28_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li20_li20_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li20_li20_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li17_li17_input_0_4  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li17_li17_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li19_li19_input_0_0  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li19_li19_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li16_li16_input_0_4  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li16_li16_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li18_li18_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li18_li18_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li00_li00_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li00_li00_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li01_li01_input_0_0  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li01_li01_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li21_li21_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li21_li21_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li24_li24_input_0_0  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li24_li24_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li30_li30_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li30_li30_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li25_li25_input_0_0  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li25_li25_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li31_li31_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li31_li31_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li09_li09_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li09_li09_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li26_li26_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li26_li26_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li27_li27_input_0_0  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li27_li27_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li29_li29_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li29_li29_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li02_li02_input_0_0  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li02_li02_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li07_li07_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li07_li07_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li03_li03_input_0_0  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li03_li03_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li08_li08_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li08_li08_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li04_li04_input_0_0  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li04_li04_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li10_li10_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li10_li10_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li05_li05_input_0_0  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li05_li05_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li11_li11_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li11_li11_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li06_li06_input_0_0  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li06_li06_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li12_li12_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li12_li12_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li15_li15_input_0_0  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li15_li15_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li13_li13_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li13_li13_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n185___output_0_0_to_lut_$abc$10792$abc$3303$li14_li14_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li14_li14_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n186___input_0_0  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n186___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n190___input_0_3  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n190___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n207___input_0_0  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n207___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n192___input_0_2  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n192___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n243___input_0_5  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n243___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n194___input_0_1  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n194___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n241___input_0_5  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n241___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n196___input_0_1  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n196___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n239___input_0_5  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n239___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n198___input_0_1  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n198___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n200___input_0_3  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n200___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n237___input_0_5  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n237___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n202___input_0_1  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n202___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n235___input_0_5  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n235___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n209___input_0_1  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n209___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n233___input_0_5  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n233___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n211___input_0_5  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n211___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n229___input_0_2  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n229___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n213___input_0_0  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n213___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n227___input_0_2  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n227___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n215___input_0_0  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n215___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n225___input_0_2  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n225___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n217___input_0_0  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n217___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n223___input_0_2  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n223___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n219___input_0_0  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n219___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n249___input_0_4  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n249___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n221___input_0_4  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n221___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n187___input_0_0  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n187___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n253___input_0_0  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n253___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n251___input_0_4  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n251___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n245___input_0_0  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n245___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n231___input_0_2  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n231___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$new_new_n247___input_0_4  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n247___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_raddr_r[1]_output_0_0_to_lut_$abc$10792$abc$3887$li1_li1_input_0_4  (
        .datain(\dffre_raddr_r[1]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3887$li1_li1_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li22_li22_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li22_li22_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li23_li23_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li23_li23_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li28_li28_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li28_li28_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li20_li20_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li20_li20_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li17_li17_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li17_li17_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li19_li19_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li19_li19_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li16_li16_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li16_li16_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li18_li18_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li18_li18_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li00_li00_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li00_li00_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li01_li01_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li01_li01_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li21_li21_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li21_li21_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li24_li24_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li24_li24_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li30_li30_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li30_li30_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li25_li25_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li25_li25_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li31_li31_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li31_li31_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li09_li09_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li09_li09_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li26_li26_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li26_li26_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li27_li27_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li27_li27_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li29_li29_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li29_li29_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li02_li02_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li02_li02_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li07_li07_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li07_li07_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li03_li03_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li03_li03_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li08_li08_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li08_li08_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li04_li04_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li04_li04_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li10_li10_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li10_li10_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li05_li05_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li05_li05_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li11_li11_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li11_li11_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li06_li06_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li06_li06_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li12_li12_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li12_li12_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li15_li15_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li15_li15_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li13_li13_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li13_li13_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n186___output_0_0_to_lut_$abc$10792$abc$3303$li14_li14_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li14_li14_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][20]_output_0_0_to_lut_$abc$10792$new_new_n187___input_0_5  (
        .datain(\dffre_U_mem.memory[2][20]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n187___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][20]_output_0_0_to_lut_$abc$10792$new_new_n187___input_0_2  (
        .datain(\dffre_U_mem.memory[0][20]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n187___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n187___output_0_0_to_lut_$abc$10792$abc$3303$li20_li20_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n187___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li20_li20_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li22_li22_input_0_0  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li22_li22_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li23_li23_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li23_li23_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li28_li28_input_0_4  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li28_li28_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li20_li20_input_0_0  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li20_li20_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li17_li17_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li17_li17_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li19_li19_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li19_li19_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li16_li16_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li16_li16_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li18_li18_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li18_li18_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li00_li00_input_0_4  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li00_li00_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li01_li01_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li01_li01_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li21_li21_input_0_4  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li21_li21_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li24_li24_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li24_li24_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li30_li30_input_0_4  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li30_li30_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li25_li25_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li25_li25_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li31_li31_input_0_4  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li31_li31_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li09_li09_input_0_4  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li09_li09_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li26_li26_input_0_4  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li26_li26_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li27_li27_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li27_li27_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li29_li29_input_0_4  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li29_li29_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li02_li02_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li02_li02_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li07_li07_input_0_4  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li07_li07_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li03_li03_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li03_li03_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li08_li08_input_0_4  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li08_li08_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li04_li04_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li04_li04_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li10_li10_input_0_4  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li10_li10_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li05_li05_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li05_li05_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li11_li11_input_0_4  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li11_li11_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li06_li06_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li06_li06_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li12_li12_input_0_4  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li12_li12_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li15_li15_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li15_li15_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li13_li13_input_0_0  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li13_li13_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n188___output_0_0_to_lut_$abc$10792$abc$3303$li14_li14_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li14_li14_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][20]_output_0_0_to_lut_$abc$10792$abc$3303$li20_li20_input_0_4  (
        .datain(\dffre_U_mem.memory[1][20]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li20_li20_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][20]_output_0_0_to_lut_$abc$10792$abc$3303$li20_li20_input_0_3  (
        .datain(\dffre_U_mem.memory[3][20]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li20_li20_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li20_li20_output_0_0_to_dffre_HRDATA[20]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li20_li20_output_0_0 ),
        .dataout(\dffre_HRDATA[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][19]_output_0_0_to_lut_$abc$10792$new_new_n190___input_0_1  (
        .datain(\dffre_U_mem.memory[2][19]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n190___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][19]_output_0_0_to_lut_$abc$10792$new_new_n190___input_0_2  (
        .datain(\dffre_U_mem.memory[0][19]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n190___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n190___output_0_0_to_lut_$abc$10792$abc$3303$li19_li19_input_0_4  (
        .datain(\lut_$abc$10792$new_new_n190___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li19_li19_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][19]_output_0_0_to_lut_$abc$10792$abc$3303$li19_li19_input_0_2  (
        .datain(\dffre_U_mem.memory[1][19]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li19_li19_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][19]_output_0_0_to_lut_$abc$10792$abc$3303$li19_li19_input_0_3  (
        .datain(\dffre_U_mem.memory[3][19]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li19_li19_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li19_li19_output_0_0_to_dffre_HRDATA[19]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li19_li19_output_0_0 ),
        .dataout(\dffre_HRDATA[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][18]_output_0_0_to_lut_$abc$10792$new_new_n192___input_0_0  (
        .datain(\dffre_U_mem.memory[2][18]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n192___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][18]_output_0_0_to_lut_$abc$10792$new_new_n192___input_0_4  (
        .datain(\dffre_U_mem.memory[0][18]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n192___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n192___output_0_0_to_lut_$abc$10792$abc$3303$li18_li18_input_0_0  (
        .datain(\lut_$abc$10792$new_new_n192___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li18_li18_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][18]_output_0_0_to_lut_$abc$10792$abc$3303$li18_li18_input_0_4  (
        .datain(\dffre_U_mem.memory[1][18]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li18_li18_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][18]_output_0_0_to_lut_$abc$10792$abc$3303$li18_li18_input_0_3  (
        .datain(\dffre_U_mem.memory[3][18]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li18_li18_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li18_li18_output_0_0_to_dffre_HRDATA[18]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li18_li18_output_0_0 ),
        .dataout(\dffre_HRDATA[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][1]_output_0_0_to_lut_$abc$10792$new_new_n194___input_0_5  (
        .datain(\dffre_U_mem.memory[2][1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n194___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][1]_output_0_0_to_lut_$abc$10792$new_new_n194___input_0_4  (
        .datain(\dffre_U_mem.memory[0][1]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n194___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n194___output_0_0_to_lut_$abc$10792$abc$3303$li01_li01_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n194___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li01_li01_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][1]_output_0_0_to_lut_$abc$10792$abc$3303$li01_li01_input_0_4  (
        .datain(\dffre_U_mem.memory[1][1]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li01_li01_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][1]_output_0_0_to_lut_$abc$10792$abc$3303$li01_li01_input_0_1  (
        .datain(\dffre_U_mem.memory[3][1]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li01_li01_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li01_li01_output_0_0_to_dffre_HRDATA[1]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li01_li01_output_0_0 ),
        .dataout(\dffre_HRDATA[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][24]_output_0_0_to_lut_$abc$10792$new_new_n196___input_0_5  (
        .datain(\dffre_U_mem.memory[0][24]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n196___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][24]_output_0_0_to_lut_$abc$10792$new_new_n196___input_0_4  (
        .datain(\dffre_U_mem.memory[2][24]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n196___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n196___output_0_0_to_lut_$abc$10792$abc$3303$li24_li24_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n196___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li24_li24_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][24]_output_0_0_to_lut_$abc$10792$abc$3303$li24_li24_input_0_4  (
        .datain(\dffre_U_mem.memory[3][24]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li24_li24_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][24]_output_0_0_to_lut_$abc$10792$abc$3303$li24_li24_input_0_1  (
        .datain(\dffre_U_mem.memory[1][24]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li24_li24_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li24_li24_output_0_0_to_dffre_HRDATA[24]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li24_li24_output_0_0 ),
        .dataout(\dffre_HRDATA[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][25]_output_0_0_to_lut_$abc$10792$new_new_n198___input_0_5  (
        .datain(\dffre_U_mem.memory[0][25]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n198___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][25]_output_0_0_to_lut_$abc$10792$new_new_n198___input_0_4  (
        .datain(\dffre_U_mem.memory[2][25]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n198___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n198___output_0_0_to_lut_$abc$10792$abc$3303$li25_li25_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n198___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li25_li25_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][25]_output_0_0_to_lut_$abc$10792$abc$3303$li25_li25_input_0_4  (
        .datain(\dffre_U_mem.memory[3][25]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li25_li25_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][25]_output_0_0_to_lut_$abc$10792$abc$3303$li25_li25_input_0_1  (
        .datain(\dffre_U_mem.memory[1][25]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li25_li25_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li25_li25_output_0_0_to_dffre_HRDATA[25]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li25_li25_output_0_0 ),
        .dataout(\dffre_HRDATA[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][26]_output_0_0_to_lut_$abc$10792$new_new_n200___input_0_1  (
        .datain(\dffre_U_mem.memory[0][26]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n200___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][26]_output_0_0_to_lut_$abc$10792$new_new_n200___input_0_4  (
        .datain(\dffre_U_mem.memory[2][26]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n200___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n200___output_0_0_to_lut_$abc$10792$abc$3303$li26_li26_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n200___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li26_li26_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][26]_output_0_0_to_lut_$abc$10792$abc$3303$li26_li26_input_0_0  (
        .datain(\dffre_U_mem.memory[3][26]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li26_li26_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][26]_output_0_0_to_lut_$abc$10792$abc$3303$li26_li26_input_0_5  (
        .datain(\dffre_U_mem.memory[1][26]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li26_li26_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li26_li26_output_0_0_to_dffre_HRDATA[26]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li26_li26_output_0_0 ),
        .dataout(\dffre_HRDATA[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][27]_output_0_0_to_lut_$abc$10792$new_new_n202___input_0_5  (
        .datain(\dffre_U_mem.memory[0][27]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n202___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][27]_output_0_0_to_lut_$abc$10792$new_new_n202___input_0_4  (
        .datain(\dffre_U_mem.memory[2][27]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n202___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n202___output_0_0_to_lut_$abc$10792$abc$3303$li27_li27_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n202___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li27_li27_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][27]_output_0_0_to_lut_$abc$10792$abc$3303$li27_li27_input_0_4  (
        .datain(\dffre_U_mem.memory[3][27]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li27_li27_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][27]_output_0_0_to_lut_$abc$10792$abc$3303$li27_li27_input_0_1  (
        .datain(\dffre_U_mem.memory[1][27]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li27_li27_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li27_li27_output_0_0_to_dffre_HRDATA[27]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li27_li27_output_0_0 ),
        .dataout(\dffre_HRDATA[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3887$li1_li1_output_0_0_to_dffre_raddr_r[1]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3887$li1_li1_output_0_0 ),
        .dataout(\dffre_raddr_r[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3887$li2_li2_output_0_0_to_dffre_we_input_0_0  (
        .datain(\lut_$abc$10792$abc$3887$li2_li2_output_0_0 ),
        .dataout(\dffre_we_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3887$li0_li0_output_0_0_to_dffre_raddr_r[0]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3887$li0_li0_output_0_0 ),
        .dataout(\dffre_raddr_r[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][0]_output_0_0_to_lut_$abc$10792$new_new_n207___input_0_4  (
        .datain(\dffre_U_mem.memory[0][0]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n207___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][0]_output_0_0_to_lut_$abc$10792$new_new_n207___input_0_1  (
        .datain(\dffre_U_mem.memory[2][0]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n207___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n207___output_0_0_to_lut_$abc$10792$abc$3303$li00_li00_input_0_0  (
        .datain(\lut_$abc$10792$new_new_n207___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li00_li00_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][0]_output_0_0_to_lut_$abc$10792$abc$3303$li00_li00_input_0_5  (
        .datain(\dffre_U_mem.memory[3][0]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li00_li00_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][0]_output_0_0_to_lut_$abc$10792$abc$3303$li00_li00_input_0_3  (
        .datain(\dffre_U_mem.memory[1][0]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li00_li00_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li00_li00_output_0_0_to_dffre_HRDATA[0]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li00_li00_output_0_0 ),
        .dataout(\dffre_HRDATA[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][2]_output_0_0_to_lut_$abc$10792$new_new_n209___input_0_5  (
        .datain(\dffre_U_mem.memory[0][2]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n209___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][2]_output_0_0_to_lut_$abc$10792$new_new_n209___input_0_4  (
        .datain(\dffre_U_mem.memory[2][2]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n209___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n209___output_0_0_to_lut_$abc$10792$abc$3303$li02_li02_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n209___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li02_li02_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][2]_output_0_0_to_lut_$abc$10792$abc$3303$li02_li02_input_0_4  (
        .datain(\dffre_U_mem.memory[3][2]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li02_li02_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][2]_output_0_0_to_lut_$abc$10792$abc$3303$li02_li02_input_0_1  (
        .datain(\dffre_U_mem.memory[1][2]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li02_li02_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li02_li02_output_0_0_to_dffre_HRDATA[2]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li02_li02_output_0_0 ),
        .dataout(\dffre_HRDATA[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][3]_output_0_0_to_lut_$abc$10792$new_new_n211___input_0_1  (
        .datain(\dffre_U_mem.memory[0][3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n211___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][3]_output_0_0_to_lut_$abc$10792$new_new_n211___input_0_4  (
        .datain(\dffre_U_mem.memory[2][3]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n211___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n211___output_0_0_to_lut_$abc$10792$abc$3303$li03_li03_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n211___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li03_li03_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][3]_output_0_0_to_lut_$abc$10792$abc$3303$li03_li03_input_0_4  (
        .datain(\dffre_U_mem.memory[3][3]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li03_li03_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][3]_output_0_0_to_lut_$abc$10792$abc$3303$li03_li03_input_0_1  (
        .datain(\dffre_U_mem.memory[1][3]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li03_li03_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li03_li03_output_0_0_to_dffre_HRDATA[3]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li03_li03_output_0_0 ),
        .dataout(\dffre_HRDATA[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][4]_output_0_0_to_lut_$abc$10792$new_new_n213___input_0_5  (
        .datain(\dffre_U_mem.memory[0][4]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n213___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][4]_output_0_0_to_lut_$abc$10792$new_new_n213___input_0_3  (
        .datain(\dffre_U_mem.memory[2][4]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n213___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n213___output_0_0_to_lut_$abc$10792$abc$3303$li04_li04_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n213___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li04_li04_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][4]_output_0_0_to_lut_$abc$10792$abc$3303$li04_li04_input_0_4  (
        .datain(\dffre_U_mem.memory[3][4]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li04_li04_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][4]_output_0_0_to_lut_$abc$10792$abc$3303$li04_li04_input_0_1  (
        .datain(\dffre_U_mem.memory[1][4]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li04_li04_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li04_li04_output_0_0_to_dffre_HRDATA[4]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li04_li04_output_0_0 ),
        .dataout(\dffre_HRDATA[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][5]_output_0_0_to_lut_$abc$10792$new_new_n215___input_0_5  (
        .datain(\dffre_U_mem.memory[0][5]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n215___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][5]_output_0_0_to_lut_$abc$10792$new_new_n215___input_0_3  (
        .datain(\dffre_U_mem.memory[2][5]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n215___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n215___output_0_0_to_lut_$abc$10792$abc$3303$li05_li05_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n215___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li05_li05_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][5]_output_0_0_to_lut_$abc$10792$abc$3303$li05_li05_input_0_4  (
        .datain(\dffre_U_mem.memory[3][5]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li05_li05_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][5]_output_0_0_to_lut_$abc$10792$abc$3303$li05_li05_input_0_1  (
        .datain(\dffre_U_mem.memory[1][5]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li05_li05_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li05_li05_output_0_0_to_dffre_HRDATA[5]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li05_li05_output_0_0 ),
        .dataout(\dffre_HRDATA[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][6]_output_0_0_to_lut_$abc$10792$new_new_n217___input_0_5  (
        .datain(\dffre_U_mem.memory[0][6]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n217___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][6]_output_0_0_to_lut_$abc$10792$new_new_n217___input_0_3  (
        .datain(\dffre_U_mem.memory[2][6]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n217___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n217___output_0_0_to_lut_$abc$10792$abc$3303$li06_li06_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n217___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li06_li06_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][6]_output_0_0_to_lut_$abc$10792$abc$3303$li06_li06_input_0_4  (
        .datain(\dffre_U_mem.memory[3][6]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li06_li06_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][6]_output_0_0_to_lut_$abc$10792$abc$3303$li06_li06_input_0_1  (
        .datain(\dffre_U_mem.memory[1][6]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li06_li06_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li06_li06_output_0_0_to_dffre_HRDATA[6]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li06_li06_output_0_0 ),
        .dataout(\dffre_HRDATA[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][15]_output_0_0_to_lut_$abc$10792$new_new_n219___input_0_5  (
        .datain(\dffre_U_mem.memory[0][15]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n219___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][15]_output_0_0_to_lut_$abc$10792$new_new_n219___input_0_3  (
        .datain(\dffre_U_mem.memory[2][15]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n219___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n219___output_0_0_to_lut_$abc$10792$abc$3303$li15_li15_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n219___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li15_li15_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][15]_output_0_0_to_lut_$abc$10792$abc$3303$li15_li15_input_0_4  (
        .datain(\dffre_U_mem.memory[1][15]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li15_li15_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][15]_output_0_0_to_lut_$abc$10792$abc$3303$li15_li15_input_0_1  (
        .datain(\dffre_U_mem.memory[3][15]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li15_li15_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li15_li15_output_0_0_to_dffre_HRDATA[15]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li15_li15_output_0_0 ),
        .dataout(\dffre_HRDATA[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][14]_output_0_0_to_lut_$abc$10792$new_new_n221___input_0_2  (
        .datain(\dffre_U_mem.memory[0][14]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n221___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][14]_output_0_0_to_lut_$abc$10792$new_new_n221___input_0_1  (
        .datain(\dffre_U_mem.memory[2][14]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n221___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n221___output_0_0_to_lut_$abc$10792$abc$3303$li14_li14_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n221___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li14_li14_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][14]_output_0_0_to_lut_$abc$10792$abc$3303$li14_li14_input_0_0  (
        .datain(\dffre_U_mem.memory[1][14]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li14_li14_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][14]_output_0_0_to_lut_$abc$10792$abc$3303$li14_li14_input_0_4  (
        .datain(\dffre_U_mem.memory[3][14]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li14_li14_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li14_li14_output_0_0_to_dffre_HRDATA[14]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li14_li14_output_0_0 ),
        .dataout(\dffre_HRDATA[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][13]_output_0_0_to_lut_$abc$10792$new_new_n223___input_0_1  (
        .datain(\dffre_U_mem.memory[0][13]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n223___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][13]_output_0_0_to_lut_$abc$10792$new_new_n223___input_0_3  (
        .datain(\dffre_U_mem.memory[2][13]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n223___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n223___output_0_0_to_lut_$abc$10792$abc$3303$li13_li13_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n223___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li13_li13_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][13]_output_0_0_to_lut_$abc$10792$abc$3303$li13_li13_input_0_4  (
        .datain(\dffre_U_mem.memory[1][13]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li13_li13_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][13]_output_0_0_to_lut_$abc$10792$abc$3303$li13_li13_input_0_5  (
        .datain(\dffre_U_mem.memory[3][13]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li13_li13_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li13_li13_output_0_0_to_dffre_HRDATA[13]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li13_li13_output_0_0 ),
        .dataout(\dffre_HRDATA[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][12]_output_0_0_to_lut_$abc$10792$new_new_n225___input_0_1  (
        .datain(\dffre_U_mem.memory[0][12]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n225___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][12]_output_0_0_to_lut_$abc$10792$new_new_n225___input_0_3  (
        .datain(\dffre_U_mem.memory[2][12]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n225___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n225___output_0_0_to_lut_$abc$10792$abc$3303$li12_li12_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n225___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li12_li12_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][12]_output_0_0_to_lut_$abc$10792$abc$3303$li12_li12_input_0_0  (
        .datain(\dffre_U_mem.memory[1][12]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li12_li12_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][12]_output_0_0_to_lut_$abc$10792$abc$3303$li12_li12_input_0_5  (
        .datain(\dffre_U_mem.memory[3][12]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li12_li12_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li12_li12_output_0_0_to_dffre_HRDATA[12]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li12_li12_output_0_0 ),
        .dataout(\dffre_HRDATA[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][11]_output_0_0_to_lut_$abc$10792$new_new_n227___input_0_1  (
        .datain(\dffre_U_mem.memory[0][11]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n227___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][11]_output_0_0_to_lut_$abc$10792$new_new_n227___input_0_3  (
        .datain(\dffre_U_mem.memory[2][11]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n227___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n227___output_0_0_to_lut_$abc$10792$abc$3303$li11_li11_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n227___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li11_li11_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][11]_output_0_0_to_lut_$abc$10792$abc$3303$li11_li11_input_0_0  (
        .datain(\dffre_U_mem.memory[1][11]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li11_li11_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][11]_output_0_0_to_lut_$abc$10792$abc$3303$li11_li11_input_0_5  (
        .datain(\dffre_U_mem.memory[3][11]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li11_li11_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li11_li11_output_0_0_to_dffre_HRDATA[11]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li11_li11_output_0_0 ),
        .dataout(\dffre_HRDATA[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][10]_output_0_0_to_lut_$abc$10792$new_new_n229___input_0_1  (
        .datain(\dffre_U_mem.memory[0][10]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n229___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][10]_output_0_0_to_lut_$abc$10792$new_new_n229___input_0_3  (
        .datain(\dffre_U_mem.memory[2][10]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n229___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n229___output_0_0_to_lut_$abc$10792$abc$3303$li10_li10_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n229___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li10_li10_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][10]_output_0_0_to_lut_$abc$10792$abc$3303$li10_li10_input_0_0  (
        .datain(\dffre_U_mem.memory[1][10]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li10_li10_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][10]_output_0_0_to_lut_$abc$10792$abc$3303$li10_li10_input_0_5  (
        .datain(\dffre_U_mem.memory[3][10]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li10_li10_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li10_li10_output_0_0_to_dffre_HRDATA[10]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li10_li10_output_0_0 ),
        .dataout(\dffre_HRDATA[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][9]_output_0_0_to_lut_$abc$10792$new_new_n231___input_0_4  (
        .datain(\dffre_U_mem.memory[0][9]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n231___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][9]_output_0_0_to_lut_$abc$10792$new_new_n231___input_0_5  (
        .datain(\dffre_U_mem.memory[2][9]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n231___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n231___output_0_0_to_lut_$abc$10792$abc$3303$li09_li09_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n231___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li09_li09_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][9]_output_0_0_to_lut_$abc$10792$abc$3303$li09_li09_input_0_2  (
        .datain(\dffre_U_mem.memory[1][9]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li09_li09_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][9]_output_0_0_to_lut_$abc$10792$abc$3303$li09_li09_input_0_0  (
        .datain(\dffre_U_mem.memory[3][9]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li09_li09_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li09_li09_output_0_0_to_dffre_HRDATA[9]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li09_li09_output_0_0 ),
        .dataout(\dffre_HRDATA[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][8]_output_0_0_to_lut_$abc$10792$new_new_n233___input_0_1  (
        .datain(\dffre_U_mem.memory[0][8]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n233___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][8]_output_0_0_to_lut_$abc$10792$new_new_n233___input_0_4  (
        .datain(\dffre_U_mem.memory[2][8]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n233___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n233___output_0_0_to_lut_$abc$10792$abc$3303$li08_li08_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n233___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li08_li08_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][8]_output_0_0_to_lut_$abc$10792$abc$3303$li08_li08_input_0_0  (
        .datain(\dffre_U_mem.memory[1][8]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li08_li08_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][8]_output_0_0_to_lut_$abc$10792$abc$3303$li08_li08_input_0_3  (
        .datain(\dffre_U_mem.memory[3][8]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li08_li08_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li08_li08_output_0_0_to_dffre_HRDATA[8]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li08_li08_output_0_0 ),
        .dataout(\dffre_HRDATA[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][7]_output_0_0_to_lut_$abc$10792$new_new_n235___input_0_1  (
        .datain(\dffre_U_mem.memory[0][7]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n235___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][7]_output_0_0_to_lut_$abc$10792$new_new_n235___input_0_3  (
        .datain(\dffre_U_mem.memory[2][7]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n235___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n235___output_0_0_to_lut_$abc$10792$abc$3303$li07_li07_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n235___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li07_li07_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][7]_output_0_0_to_lut_$abc$10792$abc$3303$li07_li07_input_0_0  (
        .datain(\dffre_U_mem.memory[3][7]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li07_li07_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][7]_output_0_0_to_lut_$abc$10792$abc$3303$li07_li07_input_0_3  (
        .datain(\dffre_U_mem.memory[1][7]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li07_li07_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li07_li07_output_0_0_to_dffre_HRDATA[7]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li07_li07_output_0_0 ),
        .dataout(\dffre_HRDATA[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][29]_output_0_0_to_lut_$abc$10792$new_new_n237___input_0_1  (
        .datain(\dffre_U_mem.memory[0][29]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n237___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][29]_output_0_0_to_lut_$abc$10792$new_new_n237___input_0_3  (
        .datain(\dffre_U_mem.memory[2][29]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n237___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n237___output_0_0_to_lut_$abc$10792$abc$3303$li29_li29_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n237___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li29_li29_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][29]_output_0_0_to_lut_$abc$10792$abc$3303$li29_li29_input_0_0  (
        .datain(\dffre_U_mem.memory[3][29]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li29_li29_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][29]_output_0_0_to_lut_$abc$10792$abc$3303$li29_li29_input_0_3  (
        .datain(\dffre_U_mem.memory[1][29]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li29_li29_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li29_li29_output_0_0_to_dffre_HRDATA[29]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li29_li29_output_0_0 ),
        .dataout(\dffre_HRDATA[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][31]_output_0_0_to_lut_$abc$10792$new_new_n239___input_0_1  (
        .datain(\dffre_U_mem.memory[0][31]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n239___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][31]_output_0_0_to_lut_$abc$10792$new_new_n239___input_0_3  (
        .datain(\dffre_U_mem.memory[2][31]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n239___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n239___output_0_0_to_lut_$abc$10792$abc$3303$li31_li31_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n239___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li31_li31_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][31]_output_0_0_to_lut_$abc$10792$abc$3303$li31_li31_input_0_0  (
        .datain(\dffre_U_mem.memory[3][31]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li31_li31_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][31]_output_0_0_to_lut_$abc$10792$abc$3303$li31_li31_input_0_3  (
        .datain(\dffre_U_mem.memory[1][31]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li31_li31_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li31_li31_output_0_0_to_dffre_HRDATA[31]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li31_li31_output_0_0 ),
        .dataout(\dffre_HRDATA[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][30]_output_0_0_to_lut_$abc$10792$new_new_n241___input_0_1  (
        .datain(\dffre_U_mem.memory[0][30]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n241___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][30]_output_0_0_to_lut_$abc$10792$new_new_n241___input_0_3  (
        .datain(\dffre_U_mem.memory[2][30]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n241___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n241___output_0_0_to_lut_$abc$10792$abc$3303$li30_li30_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n241___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li30_li30_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][30]_output_0_0_to_lut_$abc$10792$abc$3303$li30_li30_input_0_0  (
        .datain(\dffre_U_mem.memory[3][30]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li30_li30_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][30]_output_0_0_to_lut_$abc$10792$abc$3303$li30_li30_input_0_3  (
        .datain(\dffre_U_mem.memory[1][30]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li30_li30_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li30_li30_output_0_0_to_dffre_HRDATA[30]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li30_li30_output_0_0 ),
        .dataout(\dffre_HRDATA[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][21]_output_0_0_to_lut_$abc$10792$new_new_n243___input_0_1  (
        .datain(\dffre_U_mem.memory[0][21]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n243___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][21]_output_0_0_to_lut_$abc$10792$new_new_n243___input_0_3  (
        .datain(\dffre_U_mem.memory[2][21]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n243___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n243___output_0_0_to_lut_$abc$10792$abc$3303$li21_li21_input_0_5  (
        .datain(\lut_$abc$10792$new_new_n243___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li21_li21_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][21]_output_0_0_to_lut_$abc$10792$abc$3303$li21_li21_input_0_0  (
        .datain(\dffre_U_mem.memory[3][21]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li21_li21_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][21]_output_0_0_to_lut_$abc$10792$abc$3303$li21_li21_input_0_3  (
        .datain(\dffre_U_mem.memory[1][21]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li21_li21_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li21_li21_output_0_0_to_dffre_HRDATA[21]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li21_li21_output_0_0 ),
        .dataout(\dffre_HRDATA[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][17]_output_0_0_to_lut_$abc$10792$new_new_n245___input_0_1  (
        .datain(\dffre_U_mem.memory[0][17]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n245___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][17]_output_0_0_to_lut_$abc$10792$new_new_n245___input_0_5  (
        .datain(\dffre_U_mem.memory[2][17]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n245___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n245___output_0_0_to_lut_$abc$10792$abc$3303$li17_li17_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n245___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li17_li17_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][17]_output_0_0_to_lut_$abc$10792$abc$3303$li17_li17_input_0_0  (
        .datain(\dffre_U_mem.memory[1][17]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li17_li17_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][17]_output_0_0_to_lut_$abc$10792$abc$3303$li17_li17_input_0_5  (
        .datain(\dffre_U_mem.memory[3][17]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li17_li17_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li17_li17_output_0_0_to_dffre_HRDATA[17]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li17_li17_output_0_0 ),
        .dataout(\dffre_HRDATA[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][16]_output_0_0_to_lut_$abc$10792$new_new_n247___input_0_2  (
        .datain(\dffre_U_mem.memory[0][16]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n247___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][16]_output_0_0_to_lut_$abc$10792$new_new_n247___input_0_1  (
        .datain(\dffre_U_mem.memory[2][16]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n247___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n247___output_0_0_to_lut_$abc$10792$abc$3303$li16_li16_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n247___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li16_li16_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][16]_output_0_0_to_lut_$abc$10792$abc$3303$li16_li16_input_0_0  (
        .datain(\dffre_U_mem.memory[3][16]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li16_li16_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][16]_output_0_0_to_lut_$abc$10792$abc$3303$li16_li16_input_0_2  (
        .datain(\dffre_U_mem.memory[1][16]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li16_li16_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li16_li16_output_0_0_to_dffre_HRDATA[16]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li16_li16_output_0_0 ),
        .dataout(\dffre_HRDATA[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][28]_output_0_0_to_lut_$abc$10792$new_new_n249___input_0_3  (
        .datain(\dffre_U_mem.memory[0][28]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n249___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][28]_output_0_0_to_lut_$abc$10792$new_new_n249___input_0_2  (
        .datain(\dffre_U_mem.memory[2][28]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n249___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n249___output_0_0_to_lut_$abc$10792$abc$3303$li28_li28_input_0_1  (
        .datain(\lut_$abc$10792$new_new_n249___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li28_li28_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][28]_output_0_0_to_lut_$abc$10792$abc$3303$li28_li28_input_0_5  (
        .datain(\dffre_U_mem.memory[3][28]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li28_li28_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][28]_output_0_0_to_lut_$abc$10792$abc$3303$li28_li28_input_0_2  (
        .datain(\dffre_U_mem.memory[1][28]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li28_li28_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li28_li28_output_0_0_to_dffre_HRDATA[28]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li28_li28_output_0_0 ),
        .dataout(\dffre_HRDATA[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][23]_output_0_0_to_lut_$abc$10792$new_new_n251___input_0_2  (
        .datain(\dffre_U_mem.memory[0][23]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n251___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][23]_output_0_0_to_lut_$abc$10792$new_new_n251___input_0_0  (
        .datain(\dffre_U_mem.memory[2][23]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n251___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n251___output_0_0_to_lut_$abc$10792$abc$3303$li23_li23_input_0_3  (
        .datain(\lut_$abc$10792$new_new_n251___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li23_li23_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][23]_output_0_0_to_lut_$abc$10792$abc$3303$li23_li23_input_0_4  (
        .datain(\dffre_U_mem.memory[1][23]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li23_li23_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][23]_output_0_0_to_lut_$abc$10792$abc$3303$li23_li23_input_0_5  (
        .datain(\dffre_U_mem.memory[3][23]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li23_li23_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li23_li23_output_0_0_to_dffre_HRDATA[23]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li23_li23_output_0_0 ),
        .dataout(\dffre_HRDATA[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[0][22]_output_0_0_to_lut_$abc$10792$new_new_n253___input_0_2  (
        .datain(\dffre_U_mem.memory[0][22]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n253___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[2][22]_output_0_0_to_lut_$abc$10792$new_new_n253___input_0_5  (
        .datain(\dffre_U_mem.memory[2][22]_output_0_0 ),
        .dataout(\lut_$abc$10792$new_new_n253___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$new_new_n253___output_0_0_to_lut_$abc$10792$abc$3303$li22_li22_input_0_2  (
        .datain(\lut_$abc$10792$new_new_n253___output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li22_li22_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[1][22]_output_0_0_to_lut_$abc$10792$abc$3303$li22_li22_input_0_4  (
        .datain(\dffre_U_mem.memory[1][22]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li22_li22_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_U_mem.memory[3][22]_output_0_0_to_lut_$abc$10792$abc$3303$li22_li22_input_0_1  (
        .datain(\dffre_U_mem.memory[3][22]_output_0_0 ),
        .dataout(\lut_$abc$10792$abc$3303$li22_li22_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$10792$abc$3303$li22_li22_output_0_0_to_dffre_HRDATA[22]_input_0_0  (
        .datain(\lut_$abc$10792$abc$3303$li22_li22_output_0_0 ),
        .dataout(\dffre_HRDATA[22]_input_0_0 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100000000000000000000000000000)
    ) \lut_$abc$10792$abc$3887$li2_li2  (
        .in({
            \lut_$abc$10792$abc$3887$li2_li2_input_0_4 ,
            \lut_$abc$10792$abc$3887$li2_li2_input_0_3 ,
            \lut_$abc$10792$abc$3887$li2_li2_input_0_2 ,
            1'b0,
            \lut_$abc$10792$abc$3887$li2_li2_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3887$li2_li2_output_0_0 )
    );

    dffre #(
    ) \dffre_we  (
        .C(\dffre_we_clock_0_0 ),
        .D(\dffre_we_input_0_0 ),
        .E(\dffre_we_input_2_0 ),
        .R(\dffre_we_input_1_0 ),
        .Q(\dffre_we_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[28]  (
        .C(\dffre_HRDATA[28]_clock_0_0 ),
        .D(\dffre_HRDATA[28]_input_0_0 ),
        .E(\dffre_HRDATA[28]_input_2_0 ),
        .R(\dffre_HRDATA[28]_input_1_0 ),
        .Q(\dffre_HRDATA[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000101000001010000001100000101)
    ) \lut_$abc$10792$new_new_n186__  (
        .in({
            \lut_$abc$10792$new_new_n186___input_0_4 ,
            \lut_$abc$10792$new_new_n186___input_0_3 ,
            1'b0,
            \lut_$abc$10792$new_new_n186___input_0_1 ,
            \lut_$abc$10792$new_new_n186___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n186___output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[23]  (
        .C(\dffre_HRDATA[23]_clock_0_0 ),
        .D(\dffre_HRDATA[23]_input_0_0 ),
        .E(\dffre_HRDATA[23]_input_2_0 ),
        .R(\dffre_HRDATA[23]_input_1_0 ),
        .Q(\dffre_HRDATA[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y  (
        .in({
            \lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4 ,
            \lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_3 ,
            \lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[22]  (
        .C(\dffre_HRDATA[22]_clock_0_0 ),
        .D(\dffre_HRDATA[22]_input_0_0 ),
        .E(\dffre_HRDATA[22]_input_2_0 ),
        .R(\dffre_HRDATA[22]_input_1_0 ),
        .Q(\dffre_HRDATA[22]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000101000001010000010100000101010101010100010000000000010001000)
    ) \lut_$abc$10792$abc$3303$li22_li22  (
        .in({
            \lut_$abc$10792$abc$3303$li22_li22_input_0_5 ,
            \lut_$abc$10792$abc$3303$li22_li22_input_0_4 ,
            \lut_$abc$10792$abc$3303$li22_li22_input_0_3 ,
            \lut_$abc$10792$abc$3303$li22_li22_input_0_2 ,
            \lut_$abc$10792$abc$3303$li22_li22_input_0_1 ,
            \lut_$abc$10792$abc$3303$li22_li22_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li22_li22_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101000011110000000100001011000001000000111000000000000010100000)
    ) \lut_$abc$10792$abc$3303$li23_li23  (
        .in({
            \lut_$abc$10792$abc$3303$li23_li23_input_0_5 ,
            \lut_$abc$10792$abc$3303$li23_li23_input_0_4 ,
            \lut_$abc$10792$abc$3303$li23_li23_input_0_3 ,
            \lut_$abc$10792$abc$3303$li23_li23_input_0_2 ,
            \lut_$abc$10792$abc$3303$li23_li23_input_0_1 ,
            \lut_$abc$10792$abc$3303$li23_li23_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li23_li23_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111001001110111000000000000000001110010001000100000000000000000)
    ) \lut_$abc$10792$abc$3303$li28_li28  (
        .in({
            \lut_$abc$10792$abc$3303$li28_li28_input_0_5 ,
            \lut_$abc$10792$abc$3303$li28_li28_input_0_4 ,
            \lut_$abc$10792$abc$3303$li28_li28_input_0_3 ,
            \lut_$abc$10792$abc$3303$li28_li28_input_0_2 ,
            \lut_$abc$10792$abc$3303$li28_li28_input_0_1 ,
            \lut_$abc$10792$abc$3303$li28_li28_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li28_li28_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$10792$new_new_n188__  (
        .in({
            \lut_$abc$10792$new_new_n188___input_0_4 ,
            1'b0,
            \lut_$abc$10792$new_new_n188___input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$10792$new_new_n188___output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[20]  (
        .C(\dffre_HRDATA[20]_clock_0_0 ),
        .D(\dffre_HRDATA[20]_input_0_0 ),
        .E(\dffre_HRDATA[20]_input_2_0 ),
        .R(\dffre_HRDATA[20]_input_1_0 ),
        .Q(\dffre_HRDATA[20]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000101000001010000010100000101010101010100010000010001000000000)
    ) \lut_$abc$10792$abc$3303$li20_li20  (
        .in({
            \lut_$abc$10792$abc$3303$li20_li20_input_0_5 ,
            \lut_$abc$10792$abc$3303$li20_li20_input_0_4 ,
            \lut_$abc$10792$abc$3303$li20_li20_input_0_3 ,
            \lut_$abc$10792$abc$3303$li20_li20_input_0_2 ,
            \lut_$abc$10792$abc$3303$li20_li20_input_0_1 ,
            \lut_$abc$10792$abc$3303$li20_li20_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li20_li20_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000011110000101100001011000000000000111100001000000010000000)
    ) \lut_$abc$10792$abc$3303$li17_li17  (
        .in({
            \lut_$abc$10792$abc$3303$li17_li17_input_0_5 ,
            \lut_$abc$10792$abc$3303$li17_li17_input_0_4 ,
            \lut_$abc$10792$abc$3303$li17_li17_input_0_3 ,
            \lut_$abc$10792$abc$3303$li17_li17_input_0_2 ,
            \lut_$abc$10792$abc$3303$li17_li17_input_0_1 ,
            \lut_$abc$10792$abc$3303$li17_li17_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li17_li17_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][19]  (
        .C(\dffre_U_mem.memory[2][19]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][19]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][19]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][19]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][19]_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[19]  (
        .C(\dffre_HRDATA[19]_clock_0_0 ),
        .D(\dffre_HRDATA[19]_input_0_0 ),
        .E(\dffre_HRDATA[19]_input_2_0 ),
        .R(\dffre_HRDATA[19]_input_1_0 ),
        .Q(\dffre_HRDATA[19]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100000001000000110010001100100001000100000000001100110010001000)
    ) \lut_$abc$10792$abc$3303$li19_li19  (
        .in({
            \lut_$abc$10792$abc$3303$li19_li19_input_0_5 ,
            \lut_$abc$10792$abc$3303$li19_li19_input_0_4 ,
            \lut_$abc$10792$abc$3303$li19_li19_input_0_3 ,
            \lut_$abc$10792$abc$3303$li19_li19_input_0_2 ,
            \lut_$abc$10792$abc$3303$li19_li19_input_0_1 ,
            \lut_$abc$10792$abc$3303$li19_li19_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li19_li19_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011001100001111001001110010011100110011000011110011001100001111)
    ) \lut_$abc$10792$new_new_n190__  (
        .in({
            \lut_$abc$10792$new_new_n190___input_0_5 ,
            \lut_$abc$10792$new_new_n190___input_0_4 ,
            \lut_$abc$10792$new_new_n190___input_0_3 ,
            \lut_$abc$10792$new_new_n190___input_0_2 ,
            \lut_$abc$10792$new_new_n190___input_0_1 ,
            \lut_$abc$10792$new_new_n190___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n190___output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][19]  (
        .C(\dffre_U_mem.memory[0][19]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][19]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][19]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][19]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][19]_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[16]  (
        .C(\dffre_HRDATA[16]_clock_0_0 ),
        .D(\dffre_HRDATA[16]_input_0_0 ),
        .E(\dffre_HRDATA[16]_input_2_0 ),
        .R(\dffre_HRDATA[16]_input_1_0 ),
        .Q(\dffre_HRDATA[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y  (
        .in({
            \lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4 ,
            1'b0,
            \lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2 ,
            1'b0,
            \lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_0 
         }),
        .out(\lut_$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[17]  (
        .C(\dffre_HRDATA[17]_clock_0_0 ),
        .D(\dffre_HRDATA[17]_input_0_0 ),
        .E(\dffre_HRDATA[17]_input_2_0 ),
        .R(\dffre_HRDATA[17]_input_1_0 ),
        .Q(\dffre_HRDATA[17]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000001111000011110000011110001111)
    ) \lut_$abc$10792$new_new_n185__  (
        .in({
            \lut_$abc$10792$new_new_n185___input_0_5 ,
            \lut_$abc$10792$new_new_n185___input_0_4 ,
            \lut_$abc$10792$new_new_n185___input_0_3 ,
            \lut_$abc$10792$new_new_n185___input_0_2 ,
            \lut_$abc$10792$new_new_n185___input_0_1 ,
            \lut_$abc$10792$new_new_n185___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n185___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011001100110011111100001010101000000000000000000000000000000000)
    ) \lut_$abc$10792$abc$3303$li16_li16  (
        .in({
            \lut_$abc$10792$abc$3303$li16_li16_input_0_5 ,
            \lut_$abc$10792$abc$3303$li16_li16_input_0_4 ,
            \lut_$abc$10792$abc$3303$li16_li16_input_0_3 ,
            \lut_$abc$10792$abc$3303$li16_li16_input_0_2 ,
            \lut_$abc$10792$abc$3303$li16_li16_input_0_1 ,
            \lut_$abc$10792$abc$3303$li16_li16_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li16_li16_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[9]  (
        .C(\dffre_HRDATA[9]_clock_0_0 ),
        .D(\dffre_HRDATA[9]_input_0_0 ),
        .E(\dffre_HRDATA[9]_input_2_0 ),
        .R(\dffre_HRDATA[9]_input_1_0 ),
        .Q(\dffre_HRDATA[9]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][0]  (
        .C(\dffre_U_mem.memory[2][0]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][0]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][0]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][0]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][0]_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[18]  (
        .C(\dffre_HRDATA[18]_clock_0_0 ),
        .D(\dffre_HRDATA[18]_input_0_0 ),
        .E(\dffre_HRDATA[18]_input_2_0 ),
        .R(\dffre_HRDATA[18]_input_1_0 ),
        .Q(\dffre_HRDATA[18]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][18]  (
        .C(\dffre_U_mem.memory[2][18]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][18]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][18]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][18]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][18]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111000001110000010000000100000001110000010000000111000001000000)
    ) \lut_$abc$10792$abc$3303$li18_li18  (
        .in({
            \lut_$abc$10792$abc$3303$li18_li18_input_0_5 ,
            \lut_$abc$10792$abc$3303$li18_li18_input_0_4 ,
            \lut_$abc$10792$abc$3303$li18_li18_input_0_3 ,
            \lut_$abc$10792$abc$3303$li18_li18_input_0_2 ,
            \lut_$abc$10792$abc$3303$li18_li18_input_0_1 ,
            \lut_$abc$10792$abc$3303$li18_li18_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li18_li18_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0010001000100010011101110111011100110000001000100011111101110111)
    ) \lut_$abc$10792$new_new_n207__  (
        .in({
            \lut_$abc$10792$new_new_n207___input_0_5 ,
            \lut_$abc$10792$new_new_n207___input_0_4 ,
            \lut_$abc$10792$new_new_n207___input_0_3 ,
            \lut_$abc$10792$new_new_n207___input_0_2 ,
            \lut_$abc$10792$new_new_n207___input_0_1 ,
            \lut_$abc$10792$new_new_n207___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n207___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101000001010000010111110101111101000100010100000111011101011111)
    ) \lut_$abc$10792$new_new_n192__  (
        .in({
            \lut_$abc$10792$new_new_n192___input_0_5 ,
            \lut_$abc$10792$new_new_n192___input_0_4 ,
            \lut_$abc$10792$new_new_n192___input_0_3 ,
            \lut_$abc$10792$new_new_n192___input_0_2 ,
            \lut_$abc$10792$new_new_n192___input_0_1 ,
            \lut_$abc$10792$new_new_n192___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n192___output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[0]  (
        .C(\dffre_HRDATA[0]_clock_0_0 ),
        .D(\dffre_HRDATA[0]_input_0_0 ),
        .E(\dffre_HRDATA[0]_input_2_0 ),
        .R(\dffre_HRDATA[0]_input_1_0 ),
        .Q(\dffre_HRDATA[0]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][0]  (
        .C(\dffre_U_mem.memory[0][0]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][0]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][0]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][0]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y  (
        .in({
            \lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4 ,
            \lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_3 ,
            \lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][18]  (
        .C(\dffre_U_mem.memory[0][18]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][18]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][18]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][18]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][18]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111011101000111000000000000000001110100010001000000000000000000)
    ) \lut_$abc$10792$abc$3303$li00_li00  (
        .in({
            \lut_$abc$10792$abc$3303$li00_li00_input_0_5 ,
            \lut_$abc$10792$abc$3303$li00_li00_input_0_4 ,
            \lut_$abc$10792$abc$3303$li00_li00_input_0_3 ,
            \lut_$abc$10792$abc$3303$li00_li00_input_0_2 ,
            \lut_$abc$10792$abc$3303$li00_li00_input_0_1 ,
            \lut_$abc$10792$abc$3303$li00_li00_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li00_li00_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[11]  (
        .C(\dffre_HRDATA[11]_clock_0_0 ),
        .D(\dffre_HRDATA[11]_input_0_0 ),
        .E(\dffre_HRDATA[11]_input_2_0 ),
        .R(\dffre_HRDATA[11]_input_1_0 ),
        .Q(\dffre_HRDATA[11]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][21]  (
        .C(\dffre_U_mem.memory[2][21]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][21]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][21]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][21]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][21]_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[1]  (
        .C(\dffre_HRDATA[1]_clock_0_0 ),
        .D(\dffre_HRDATA[1]_input_0_0 ),
        .E(\dffre_HRDATA[1]_input_2_0 ),
        .R(\dffre_HRDATA[1]_input_1_0 ),
        .Q(\dffre_HRDATA[1]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][1]  (
        .C(\dffre_U_mem.memory[2][1]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][1]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][1]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][1]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][1]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101000011110000000000001010000001000000111000000100000011100000)
    ) \lut_$abc$10792$abc$3303$li01_li01  (
        .in({
            \lut_$abc$10792$abc$3303$li01_li01_input_0_5 ,
            \lut_$abc$10792$abc$3303$li01_li01_input_0_4 ,
            \lut_$abc$10792$abc$3303$li01_li01_input_0_3 ,
            \lut_$abc$10792$abc$3303$li01_li01_input_0_2 ,
            \lut_$abc$10792$abc$3303$li01_li01_input_0_1 ,
            \lut_$abc$10792$abc$3303$li01_li01_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li01_li01_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000111111011000000001111111100100011011100110011001100110011)
    ) \lut_$abc$10792$new_new_n243__  (
        .in({
            \lut_$abc$10792$new_new_n243___input_0_5 ,
            \lut_$abc$10792$new_new_n243___input_0_4 ,
            \lut_$abc$10792$new_new_n243___input_0_3 ,
            \lut_$abc$10792$new_new_n243___input_0_2 ,
            \lut_$abc$10792$new_new_n243___input_0_1 ,
            \lut_$abc$10792$new_new_n243___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n243___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000001101010011001111001010110011001111111111111111)
    ) \lut_$abc$10792$new_new_n194__  (
        .in({
            \lut_$abc$10792$new_new_n194___input_0_5 ,
            \lut_$abc$10792$new_new_n194___input_0_4 ,
            \lut_$abc$10792$new_new_n194___input_0_3 ,
            \lut_$abc$10792$new_new_n194___input_0_2 ,
            \lut_$abc$10792$new_new_n194___input_0_1 ,
            \lut_$abc$10792$new_new_n194___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n194___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000111000000010000000000000000011111110111100100000000000000000)
    ) \lut_$abc$10792$abc$3303$li21_li21  (
        .in({
            \lut_$abc$10792$abc$3303$li21_li21_input_0_5 ,
            \lut_$abc$10792$abc$3303$li21_li21_input_0_4 ,
            \lut_$abc$10792$abc$3303$li21_li21_input_0_3 ,
            \lut_$abc$10792$abc$3303$li21_li21_input_0_2 ,
            \lut_$abc$10792$abc$3303$li21_li21_input_0_1 ,
            \lut_$abc$10792$abc$3303$li21_li21_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li21_li21_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[21]  (
        .C(\dffre_HRDATA[21]_clock_0_0 ),
        .D(\dffre_HRDATA[21]_input_0_0 ),
        .E(\dffre_HRDATA[21]_input_2_0 ),
        .R(\dffre_HRDATA[21]_input_1_0 ),
        .Q(\dffre_HRDATA[21]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][1]  (
        .C(\dffre_U_mem.memory[0][1]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][1]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][1]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][1]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][1]_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[12]  (
        .C(\dffre_HRDATA[12]_clock_0_0 ),
        .D(\dffre_HRDATA[12]_input_0_0 ),
        .E(\dffre_HRDATA[12]_input_2_0 ),
        .R(\dffre_HRDATA[12]_input_1_0 ),
        .Q(\dffre_HRDATA[12]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][21]  (
        .C(\dffre_U_mem.memory[0][21]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][21]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][21]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][21]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][21]_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[13]  (
        .C(\dffre_HRDATA[13]_clock_0_0 ),
        .D(\dffre_HRDATA[13]_input_0_0 ),
        .E(\dffre_HRDATA[13]_input_2_0 ),
        .R(\dffre_HRDATA[13]_input_1_0 ),
        .Q(\dffre_HRDATA[13]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][30]  (
        .C(\dffre_U_mem.memory[0][30]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][30]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][30]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][30]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][30]_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[24]  (
        .C(\dffre_HRDATA[24]_clock_0_0 ),
        .D(\dffre_HRDATA[24]_input_0_0 ),
        .E(\dffre_HRDATA[24]_input_2_0 ),
        .R(\dffre_HRDATA[24]_input_1_0 ),
        .Q(\dffre_HRDATA[24]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][24]  (
        .C(\dffre_U_mem.memory[0][24]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][24]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][24]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][24]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][24]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100000011100000010000001110000001010000111100000000000010100000)
    ) \lut_$abc$10792$abc$3303$li24_li24  (
        .in({
            \lut_$abc$10792$abc$3303$li24_li24_input_0_5 ,
            \lut_$abc$10792$abc$3303$li24_li24_input_0_4 ,
            \lut_$abc$10792$abc$3303$li24_li24_input_0_3 ,
            \lut_$abc$10792$abc$3303$li24_li24_input_0_2 ,
            \lut_$abc$10792$abc$3303$li24_li24_input_0_1 ,
            \lut_$abc$10792$abc$3303$li24_li24_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li24_li24_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000111111011000000001111111100100011011100110011001100110011)
    ) \lut_$abc$10792$new_new_n241__  (
        .in({
            \lut_$abc$10792$new_new_n241___input_0_5 ,
            \lut_$abc$10792$new_new_n241___input_0_4 ,
            \lut_$abc$10792$new_new_n241___input_0_3 ,
            \lut_$abc$10792$new_new_n241___input_0_2 ,
            \lut_$abc$10792$new_new_n241___input_0_1 ,
            \lut_$abc$10792$new_new_n241___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n241___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000110010101100110000110101001100111111111111111111)
    ) \lut_$abc$10792$new_new_n196__  (
        .in({
            \lut_$abc$10792$new_new_n196___input_0_5 ,
            \lut_$abc$10792$new_new_n196___input_0_4 ,
            \lut_$abc$10792$new_new_n196___input_0_3 ,
            \lut_$abc$10792$new_new_n196___input_0_2 ,
            \lut_$abc$10792$new_new_n196___input_0_1 ,
            \lut_$abc$10792$new_new_n196___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n196___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000111000000010000000000000000011111110111100100000000000000000)
    ) \lut_$abc$10792$abc$3303$li30_li30  (
        .in({
            \lut_$abc$10792$abc$3303$li30_li30_input_0_5 ,
            \lut_$abc$10792$abc$3303$li30_li30_input_0_4 ,
            \lut_$abc$10792$abc$3303$li30_li30_input_0_3 ,
            \lut_$abc$10792$abc$3303$li30_li30_input_0_2 ,
            \lut_$abc$10792$abc$3303$li30_li30_input_0_1 ,
            \lut_$abc$10792$abc$3303$li30_li30_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li30_li30_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[30]  (
        .C(\dffre_HRDATA[30]_clock_0_0 ),
        .D(\dffre_HRDATA[30]_input_0_0 ),
        .E(\dffre_HRDATA[30]_input_2_0 ),
        .R(\dffre_HRDATA[30]_input_1_0 ),
        .Q(\dffre_HRDATA[30]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][24]  (
        .C(\dffre_U_mem.memory[2][24]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][24]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][24]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][24]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][24]_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[14]  (
        .C(\dffre_HRDATA[14]_clock_0_0 ),
        .D(\dffre_HRDATA[14]_input_0_0 ),
        .E(\dffre_HRDATA[14]_input_2_0 ),
        .R(\dffre_HRDATA[14]_input_1_0 ),
        .Q(\dffre_HRDATA[14]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][30]  (
        .C(\dffre_U_mem.memory[2][30]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][30]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][30]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][30]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][30]_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[15]  (
        .C(\dffre_HRDATA[15]_clock_0_0 ),
        .D(\dffre_HRDATA[15]_input_0_0 ),
        .E(\dffre_HRDATA[15]_input_2_0 ),
        .R(\dffre_HRDATA[15]_input_1_0 ),
        .Q(\dffre_HRDATA[15]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][31]  (
        .C(\dffre_U_mem.memory[0][31]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][31]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][31]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][31]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][31]_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[25]  (
        .C(\dffre_HRDATA[25]_clock_0_0 ),
        .D(\dffre_HRDATA[25]_input_0_0 ),
        .E(\dffre_HRDATA[25]_input_2_0 ),
        .R(\dffre_HRDATA[25]_input_1_0 ),
        .Q(\dffre_HRDATA[25]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][25]  (
        .C(\dffre_U_mem.memory[0][25]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][25]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][25]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][25]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][25]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100000011100000010000001110000001010000111100000000000010100000)
    ) \lut_$abc$10792$abc$3303$li25_li25  (
        .in({
            \lut_$abc$10792$abc$3303$li25_li25_input_0_5 ,
            \lut_$abc$10792$abc$3303$li25_li25_input_0_4 ,
            \lut_$abc$10792$abc$3303$li25_li25_input_0_3 ,
            \lut_$abc$10792$abc$3303$li25_li25_input_0_2 ,
            \lut_$abc$10792$abc$3303$li25_li25_input_0_1 ,
            \lut_$abc$10792$abc$3303$li25_li25_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li25_li25_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000111111011000000001111111100100011011100110011001100110011)
    ) \lut_$abc$10792$new_new_n239__  (
        .in({
            \lut_$abc$10792$new_new_n239___input_0_5 ,
            \lut_$abc$10792$new_new_n239___input_0_4 ,
            \lut_$abc$10792$new_new_n239___input_0_3 ,
            \lut_$abc$10792$new_new_n239___input_0_2 ,
            \lut_$abc$10792$new_new_n239___input_0_1 ,
            \lut_$abc$10792$new_new_n239___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n239___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000110010101100110000110101001100111111111111111111)
    ) \lut_$abc$10792$new_new_n198__  (
        .in({
            \lut_$abc$10792$new_new_n198___input_0_5 ,
            \lut_$abc$10792$new_new_n198___input_0_4 ,
            \lut_$abc$10792$new_new_n198___input_0_3 ,
            \lut_$abc$10792$new_new_n198___input_0_2 ,
            \lut_$abc$10792$new_new_n198___input_0_1 ,
            \lut_$abc$10792$new_new_n198___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n198___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000111000000010000000000000000011111110111100100000000000000000)
    ) \lut_$abc$10792$abc$3303$li31_li31  (
        .in({
            \lut_$abc$10792$abc$3303$li31_li31_input_0_5 ,
            \lut_$abc$10792$abc$3303$li31_li31_input_0_4 ,
            \lut_$abc$10792$abc$3303$li31_li31_input_0_3 ,
            \lut_$abc$10792$abc$3303$li31_li31_input_0_2 ,
            \lut_$abc$10792$abc$3303$li31_li31_input_0_1 ,
            \lut_$abc$10792$abc$3303$li31_li31_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li31_li31_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[31]  (
        .C(\dffre_HRDATA[31]_clock_0_0 ),
        .D(\dffre_HRDATA[31]_input_0_0 ),
        .E(\dffre_HRDATA[31]_input_2_0 ),
        .R(\dffre_HRDATA[31]_input_1_0 ),
        .Q(\dffre_HRDATA[31]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][25]  (
        .C(\dffre_U_mem.memory[2][25]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][25]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][25]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][25]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][25]_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[26]  (
        .C(\dffre_HRDATA[26]_clock_0_0 ),
        .D(\dffre_HRDATA[26]_input_0_0 ),
        .E(\dffre_HRDATA[26]_input_2_0 ),
        .R(\dffre_HRDATA[26]_input_1_0 ),
        .Q(\dffre_HRDATA[26]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][31]  (
        .C(\dffre_U_mem.memory[2][31]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][31]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][31]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][31]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][31]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000011111111000000000000000011100010111000100000000000000000)
    ) \lut_$abc$10792$abc$3303$li09_li09  (
        .in({
            \lut_$abc$10792$abc$3303$li09_li09_input_0_5 ,
            \lut_$abc$10792$abc$3303$li09_li09_input_0_4 ,
            \lut_$abc$10792$abc$3303$li09_li09_input_0_3 ,
            \lut_$abc$10792$abc$3303$li09_li09_input_0_2 ,
            \lut_$abc$10792$abc$3303$li09_li09_input_0_1 ,
            \lut_$abc$10792$abc$3303$li09_li09_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li09_li09_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][26]  (
        .C(\dffre_U_mem.memory[0][26]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][26]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][26]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][26]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][26]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][26]  (
        .C(\dffre_U_mem.memory[2][26]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][26]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][26]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][26]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][26]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011001111111010000000000000000000110011000010100000000000000000)
    ) \lut_$abc$10792$abc$3303$li26_li26  (
        .in({
            \lut_$abc$10792$abc$3303$li26_li26_input_0_5 ,
            \lut_$abc$10792$abc$3303$li26_li26_input_0_4 ,
            \lut_$abc$10792$abc$3303$li26_li26_input_0_3 ,
            \lut_$abc$10792$abc$3303$li26_li26_input_0_2 ,
            \lut_$abc$10792$abc$3303$li26_li26_input_0_1 ,
            \lut_$abc$10792$abc$3303$li26_li26_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li26_li26_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010000000000000000000000)
    ) \lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y  (
        .in({
            \lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_4 ,
            1'b0,
            \lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_2 ,
            \lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_HREADYOUT  (
        .in({
            1'b0,
            \lut_HREADYOUT_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_HREADYOUT_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000110001111111110011101100000010001100111111011100110011)
    ) \lut_$abc$10792$new_new_n200__  (
        .in({
            \lut_$abc$10792$new_new_n200___input_0_5 ,
            \lut_$abc$10792$new_new_n200___input_0_4 ,
            \lut_$abc$10792$new_new_n200___input_0_3 ,
            \lut_$abc$10792$new_new_n200___input_0_2 ,
            \lut_$abc$10792$new_new_n200___input_0_1 ,
            \lut_$abc$10792$new_new_n200___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n200___output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][9]  (
        .C(\dffre_U_mem.memory[1][9]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][9]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][9]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][9]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][9]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][0]  (
        .C(\dffre_U_mem.memory[3][0]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][0]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][0]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][0]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][0]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][26]  (
        .C(\dffre_U_mem.memory[1][26]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][26]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][26]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][26]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][26]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][26]  (
        .C(\dffre_U_mem.memory[3][26]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][26]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][26]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][26]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][1]  (
        .C(\dffre_U_mem.memory[3][1]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][1]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][1]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][1]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][1]_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[10]  (
        .C(\dffre_HRDATA[10]_clock_0_0 ),
        .D(\dffre_HRDATA[10]_input_0_0 ),
        .E(\dffre_HRDATA[10]_input_2_0 ),
        .R(\dffre_HRDATA[10]_input_1_0 ),
        .Q(\dffre_HRDATA[10]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][29]  (
        .C(\dffre_U_mem.memory[0][29]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][29]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][29]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][29]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][29]_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[27]  (
        .C(\dffre_HRDATA[27]_clock_0_0 ),
        .D(\dffre_HRDATA[27]_input_0_0 ),
        .E(\dffre_HRDATA[27]_input_2_0 ),
        .R(\dffre_HRDATA[27]_input_1_0 ),
        .Q(\dffre_HRDATA[27]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][27]  (
        .C(\dffre_U_mem.memory[0][27]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][27]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][27]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][27]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][27]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100000011100000010000001110000001010000111100000000000010100000)
    ) \lut_$abc$10792$abc$3303$li27_li27  (
        .in({
            \lut_$abc$10792$abc$3303$li27_li27_input_0_5 ,
            \lut_$abc$10792$abc$3303$li27_li27_input_0_4 ,
            \lut_$abc$10792$abc$3303$li27_li27_input_0_3 ,
            \lut_$abc$10792$abc$3303$li27_li27_input_0_2 ,
            \lut_$abc$10792$abc$3303$li27_li27_input_0_1 ,
            \lut_$abc$10792$abc$3303$li27_li27_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li27_li27_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000111111011000000001111111100100011011100110011001100110011)
    ) \lut_$abc$10792$new_new_n237__  (
        .in({
            \lut_$abc$10792$new_new_n237___input_0_5 ,
            \lut_$abc$10792$new_new_n237___input_0_4 ,
            \lut_$abc$10792$new_new_n237___input_0_3 ,
            \lut_$abc$10792$new_new_n237___input_0_2 ,
            \lut_$abc$10792$new_new_n237___input_0_1 ,
            \lut_$abc$10792$new_new_n237___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n237___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000110010101100110000110101001100111111111111111111)
    ) \lut_$abc$10792$new_new_n202__  (
        .in({
            \lut_$abc$10792$new_new_n202___input_0_5 ,
            \lut_$abc$10792$new_new_n202___input_0_4 ,
            \lut_$abc$10792$new_new_n202___input_0_3 ,
            \lut_$abc$10792$new_new_n202___input_0_2 ,
            \lut_$abc$10792$new_new_n202___input_0_1 ,
            \lut_$abc$10792$new_new_n202___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n202___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000111000000010000000000000000011111110111100100000000000000000)
    ) \lut_$abc$10792$abc$3303$li29_li29  (
        .in({
            \lut_$abc$10792$abc$3303$li29_li29_input_0_5 ,
            \lut_$abc$10792$abc$3303$li29_li29_input_0_4 ,
            \lut_$abc$10792$abc$3303$li29_li29_input_0_3 ,
            \lut_$abc$10792$abc$3303$li29_li29_input_0_2 ,
            \lut_$abc$10792$abc$3303$li29_li29_input_0_1 ,
            \lut_$abc$10792$abc$3303$li29_li29_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li29_li29_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[29]  (
        .C(\dffre_HRDATA[29]_clock_0_0 ),
        .D(\dffre_HRDATA[29]_input_0_0 ),
        .E(\dffre_HRDATA[29]_input_2_0 ),
        .R(\dffre_HRDATA[29]_input_1_0 ),
        .Q(\dffre_HRDATA[29]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][27]  (
        .C(\dffre_U_mem.memory[2][27]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][27]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][27]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][27]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][27]_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[8]  (
        .C(\dffre_HRDATA[8]_clock_0_0 ),
        .D(\dffre_HRDATA[8]_input_0_0 ),
        .E(\dffre_HRDATA[8]_input_2_0 ),
        .R(\dffre_HRDATA[8]_input_1_0 ),
        .Q(\dffre_HRDATA[8]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][29]  (
        .C(\dffre_U_mem.memory[2][29]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][29]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][29]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][29]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][29]_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[6]  (
        .C(\dffre_HRDATA[6]_clock_0_0 ),
        .D(\dffre_HRDATA[6]_input_0_0 ),
        .E(\dffre_HRDATA[6]_input_2_0 ),
        .R(\dffre_HRDATA[6]_input_1_0 ),
        .Q(\dffre_HRDATA[6]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][7]  (
        .C(\dffre_U_mem.memory[0][7]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][7]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][7]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][7]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][7]_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[2]  (
        .C(\dffre_HRDATA[2]_clock_0_0 ),
        .D(\dffre_HRDATA[2]_input_0_0 ),
        .E(\dffre_HRDATA[2]_input_2_0 ),
        .R(\dffre_HRDATA[2]_input_1_0 ),
        .Q(\dffre_HRDATA[2]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][2]  (
        .C(\dffre_U_mem.memory[0][2]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][2]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][2]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][2]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][2]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100000011100000010000001110000001010000111100000000000010100000)
    ) \lut_$abc$10792$abc$3303$li02_li02  (
        .in({
            \lut_$abc$10792$abc$3303$li02_li02_input_0_5 ,
            \lut_$abc$10792$abc$3303$li02_li02_input_0_4 ,
            \lut_$abc$10792$abc$3303$li02_li02_input_0_3 ,
            \lut_$abc$10792$abc$3303$li02_li02_input_0_2 ,
            \lut_$abc$10792$abc$3303$li02_li02_input_0_1 ,
            \lut_$abc$10792$abc$3303$li02_li02_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li02_li02_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000111111011000000001111111100100011011100110011001100110011)
    ) \lut_$abc$10792$new_new_n235__  (
        .in({
            \lut_$abc$10792$new_new_n235___input_0_5 ,
            \lut_$abc$10792$new_new_n235___input_0_4 ,
            \lut_$abc$10792$new_new_n235___input_0_3 ,
            \lut_$abc$10792$new_new_n235___input_0_2 ,
            \lut_$abc$10792$new_new_n235___input_0_1 ,
            \lut_$abc$10792$new_new_n235___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n235___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000110010101100110000110101001100111111111111111111)
    ) \lut_$abc$10792$new_new_n209__  (
        .in({
            \lut_$abc$10792$new_new_n209___input_0_5 ,
            \lut_$abc$10792$new_new_n209___input_0_4 ,
            \lut_$abc$10792$new_new_n209___input_0_3 ,
            \lut_$abc$10792$new_new_n209___input_0_2 ,
            \lut_$abc$10792$new_new_n209___input_0_1 ,
            \lut_$abc$10792$new_new_n209___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n209___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000111000000010000000000000000011111110111100100000000000000000)
    ) \lut_$abc$10792$abc$3303$li07_li07  (
        .in({
            \lut_$abc$10792$abc$3303$li07_li07_input_0_5 ,
            \lut_$abc$10792$abc$3303$li07_li07_input_0_4 ,
            \lut_$abc$10792$abc$3303$li07_li07_input_0_3 ,
            \lut_$abc$10792$abc$3303$li07_li07_input_0_2 ,
            \lut_$abc$10792$abc$3303$li07_li07_input_0_1 ,
            \lut_$abc$10792$abc$3303$li07_li07_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li07_li07_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[7]  (
        .C(\dffre_HRDATA[7]_clock_0_0 ),
        .D(\dffre_HRDATA[7]_input_0_0 ),
        .E(\dffre_HRDATA[7]_input_2_0 ),
        .R(\dffre_HRDATA[7]_input_1_0 ),
        .Q(\dffre_HRDATA[7]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][2]  (
        .C(\dffre_U_mem.memory[2][2]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][2]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][2]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][2]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][2]_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[5]  (
        .C(\dffre_HRDATA[5]_clock_0_0 ),
        .D(\dffre_HRDATA[5]_input_0_0 ),
        .E(\dffre_HRDATA[5]_input_2_0 ),
        .R(\dffre_HRDATA[5]_input_1_0 ),
        .Q(\dffre_HRDATA[5]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][7]  (
        .C(\dffre_U_mem.memory[2][7]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][7]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][7]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][7]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][7]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][8]  (
        .C(\dffre_U_mem.memory[0][8]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][8]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][8]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][8]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][8]_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[3]  (
        .C(\dffre_HRDATA[3]_clock_0_0 ),
        .D(\dffre_HRDATA[3]_input_0_0 ),
        .E(\dffre_HRDATA[3]_input_2_0 ),
        .R(\dffre_HRDATA[3]_input_1_0 ),
        .Q(\dffre_HRDATA[3]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][3]  (
        .C(\dffre_U_mem.memory[0][3]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][3]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][3]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][3]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][3]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100111000000000010011100000000001011111000000000000101000000000)
    ) \lut_$abc$10792$abc$3303$li03_li03  (
        .in({
            \lut_$abc$10792$abc$3303$li03_li03_input_0_5 ,
            \lut_$abc$10792$abc$3303$li03_li03_input_0_4 ,
            \lut_$abc$10792$abc$3303$li03_li03_input_0_3 ,
            \lut_$abc$10792$abc$3303$li03_li03_input_0_2 ,
            \lut_$abc$10792$abc$3303$li03_li03_input_0_1 ,
            \lut_$abc$10792$abc$3303$li03_li03_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li03_li03_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000100000000111110111111111100100011001100110111001100110011)
    ) \lut_$abc$10792$new_new_n233__  (
        .in({
            \lut_$abc$10792$new_new_n233___input_0_5 ,
            \lut_$abc$10792$new_new_n233___input_0_4 ,
            \lut_$abc$10792$new_new_n233___input_0_3 ,
            \lut_$abc$10792$new_new_n233___input_0_2 ,
            \lut_$abc$10792$new_new_n233___input_0_1 ,
            \lut_$abc$10792$new_new_n233___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n233___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000100000000111110111111111100110001001100110011101100110011)
    ) \lut_$abc$10792$new_new_n211__  (
        .in({
            \lut_$abc$10792$new_new_n211___input_0_5 ,
            \lut_$abc$10792$new_new_n211___input_0_4 ,
            \lut_$abc$10792$new_new_n211___input_0_3 ,
            \lut_$abc$10792$new_new_n211___input_0_2 ,
            \lut_$abc$10792$new_new_n211___input_0_1 ,
            \lut_$abc$10792$new_new_n211___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n211___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000101100001000000000000000000011111011111110000000000000000000)
    ) \lut_$abc$10792$abc$3303$li08_li08  (
        .in({
            \lut_$abc$10792$abc$3303$li08_li08_input_0_5 ,
            \lut_$abc$10792$abc$3303$li08_li08_input_0_4 ,
            \lut_$abc$10792$abc$3303$li08_li08_input_0_3 ,
            \lut_$abc$10792$abc$3303$li08_li08_input_0_2 ,
            \lut_$abc$10792$abc$3303$li08_li08_input_0_1 ,
            \lut_$abc$10792$abc$3303$li08_li08_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li08_li08_output_0_0 )
    );

    dffre #(
    ) \dffre_HRDATA[4]  (
        .C(\dffre_HRDATA[4]_clock_0_0 ),
        .D(\dffre_HRDATA[4]_input_0_0 ),
        .E(\dffre_HRDATA[4]_input_2_0 ),
        .R(\dffre_HRDATA[4]_input_1_0 ),
        .Q(\dffre_HRDATA[4]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][3]  (
        .C(\dffre_U_mem.memory[2][3]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][3]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][3]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][3]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][3]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][8]  (
        .C(\dffre_U_mem.memory[2][8]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][8]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][8]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][8]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][8]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][10]  (
        .C(\dffre_U_mem.memory[0][10]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][10]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][10]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][10]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][10]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][10]  (
        .C(\dffre_U_mem.memory[2][10]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][10]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][10]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][10]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][10]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][4]  (
        .C(\dffre_U_mem.memory[0][4]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][4]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][4]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][4]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][4]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][4]  (
        .C(\dffre_U_mem.memory[2][4]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][4]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][4]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][4]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][4]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100000011100000010000001110000001010000111100000000000010100000)
    ) \lut_$abc$10792$abc$3303$li04_li04  (
        .in({
            \lut_$abc$10792$abc$3303$li04_li04_input_0_5 ,
            \lut_$abc$10792$abc$3303$li04_li04_input_0_4 ,
            \lut_$abc$10792$abc$3303$li04_li04_input_0_3 ,
            \lut_$abc$10792$abc$3303$li04_li04_input_0_2 ,
            \lut_$abc$10792$abc$3303$li04_li04_input_0_1 ,
            \lut_$abc$10792$abc$3303$li04_li04_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li04_li04_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000001111110011000000011111101100000011111100110010001101110011)
    ) \lut_$abc$10792$new_new_n229__  (
        .in({
            \lut_$abc$10792$new_new_n229___input_0_5 ,
            \lut_$abc$10792$new_new_n229___input_0_4 ,
            \lut_$abc$10792$new_new_n229___input_0_3 ,
            \lut_$abc$10792$new_new_n229___input_0_2 ,
            \lut_$abc$10792$new_new_n229___input_0_1 ,
            \lut_$abc$10792$new_new_n229___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n229___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000010101100000000001010101001010011111111110101010111111111)
    ) \lut_$abc$10792$new_new_n213__  (
        .in({
            \lut_$abc$10792$new_new_n213___input_0_5 ,
            \lut_$abc$10792$new_new_n213___input_0_4 ,
            \lut_$abc$10792$new_new_n213___input_0_3 ,
            \lut_$abc$10792$new_new_n213___input_0_2 ,
            \lut_$abc$10792$new_new_n213___input_0_1 ,
            \lut_$abc$10792$new_new_n213___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n213___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000101111111011000000000000000000001000111110000000000000000000)
    ) \lut_$abc$10792$abc$3303$li10_li10  (
        .in({
            \lut_$abc$10792$abc$3303$li10_li10_input_0_5 ,
            \lut_$abc$10792$abc$3303$li10_li10_input_0_4 ,
            \lut_$abc$10792$abc$3303$li10_li10_input_0_3 ,
            \lut_$abc$10792$abc$3303$li10_li10_input_0_2 ,
            \lut_$abc$10792$abc$3303$li10_li10_input_0_1 ,
            \lut_$abc$10792$abc$3303$li10_li10_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li10_li10_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][4]  (
        .C(\dffre_U_mem.memory[1][4]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][4]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][4]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][4]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][4]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][4]  (
        .C(\dffre_U_mem.memory[3][4]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][4]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][4]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][4]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][4]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][10]  (
        .C(\dffre_U_mem.memory[1][10]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][10]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][10]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][10]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][10]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][10]  (
        .C(\dffre_U_mem.memory[3][10]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][10]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][10]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][10]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][10]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][11]  (
        .C(\dffre_U_mem.memory[0][11]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][11]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][11]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][11]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][11]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][11]  (
        .C(\dffre_U_mem.memory[2][11]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][11]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][11]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][11]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][11]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][5]  (
        .C(\dffre_U_mem.memory[0][5]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][5]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][5]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][5]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][5]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][5]  (
        .C(\dffre_U_mem.memory[2][5]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][5]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][5]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][5]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][5]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100000011100000010000001110000001010000111100000000000010100000)
    ) \lut_$abc$10792$abc$3303$li05_li05  (
        .in({
            \lut_$abc$10792$abc$3303$li05_li05_input_0_5 ,
            \lut_$abc$10792$abc$3303$li05_li05_input_0_4 ,
            \lut_$abc$10792$abc$3303$li05_li05_input_0_3 ,
            \lut_$abc$10792$abc$3303$li05_li05_input_0_2 ,
            \lut_$abc$10792$abc$3303$li05_li05_input_0_1 ,
            \lut_$abc$10792$abc$3303$li05_li05_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li05_li05_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000001111110011000000011111101100000011111100110010001101110011)
    ) \lut_$abc$10792$new_new_n227__  (
        .in({
            \lut_$abc$10792$new_new_n227___input_0_5 ,
            \lut_$abc$10792$new_new_n227___input_0_4 ,
            \lut_$abc$10792$new_new_n227___input_0_3 ,
            \lut_$abc$10792$new_new_n227___input_0_2 ,
            \lut_$abc$10792$new_new_n227___input_0_1 ,
            \lut_$abc$10792$new_new_n227___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n227___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000010101100000000001010101001010011111111110101010111111111)
    ) \lut_$abc$10792$new_new_n215__  (
        .in({
            \lut_$abc$10792$new_new_n215___input_0_5 ,
            \lut_$abc$10792$new_new_n215___input_0_4 ,
            \lut_$abc$10792$new_new_n215___input_0_3 ,
            \lut_$abc$10792$new_new_n215___input_0_2 ,
            \lut_$abc$10792$new_new_n215___input_0_1 ,
            \lut_$abc$10792$new_new_n215___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n215___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000101111111011000000000000000000001000111110000000000000000000)
    ) \lut_$abc$10792$abc$3303$li11_li11  (
        .in({
            \lut_$abc$10792$abc$3303$li11_li11_input_0_5 ,
            \lut_$abc$10792$abc$3303$li11_li11_input_0_4 ,
            \lut_$abc$10792$abc$3303$li11_li11_input_0_3 ,
            \lut_$abc$10792$abc$3303$li11_li11_input_0_2 ,
            \lut_$abc$10792$abc$3303$li11_li11_input_0_1 ,
            \lut_$abc$10792$abc$3303$li11_li11_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li11_li11_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][5]  (
        .C(\dffre_U_mem.memory[1][5]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][5]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][5]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][5]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][5]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][5]  (
        .C(\dffre_U_mem.memory[3][5]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][5]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][5]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][5]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][5]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][11]  (
        .C(\dffre_U_mem.memory[1][11]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][11]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][11]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][11]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][11]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][11]  (
        .C(\dffre_U_mem.memory[3][11]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][11]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][11]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][11]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][11]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][12]  (
        .C(\dffre_U_mem.memory[0][12]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][12]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][12]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][12]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][12]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][12]  (
        .C(\dffre_U_mem.memory[2][12]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][12]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][12]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][12]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][12]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][6]  (
        .C(\dffre_U_mem.memory[0][6]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][6]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][6]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][6]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][6]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][6]  (
        .C(\dffre_U_mem.memory[2][6]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][6]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][6]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][6]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][6]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100000011100000010000001110000001010000111100000000000010100000)
    ) \lut_$abc$10792$abc$3303$li06_li06  (
        .in({
            \lut_$abc$10792$abc$3303$li06_li06_input_0_5 ,
            \lut_$abc$10792$abc$3303$li06_li06_input_0_4 ,
            \lut_$abc$10792$abc$3303$li06_li06_input_0_3 ,
            \lut_$abc$10792$abc$3303$li06_li06_input_0_2 ,
            \lut_$abc$10792$abc$3303$li06_li06_input_0_1 ,
            \lut_$abc$10792$abc$3303$li06_li06_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li06_li06_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000001111110011000000011111101100000011111100110010001101110011)
    ) \lut_$abc$10792$new_new_n225__  (
        .in({
            \lut_$abc$10792$new_new_n225___input_0_5 ,
            \lut_$abc$10792$new_new_n225___input_0_4 ,
            \lut_$abc$10792$new_new_n225___input_0_3 ,
            \lut_$abc$10792$new_new_n225___input_0_2 ,
            \lut_$abc$10792$new_new_n225___input_0_1 ,
            \lut_$abc$10792$new_new_n225___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n225___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000010101100000000001010101001010011111111110101010111111111)
    ) \lut_$abc$10792$new_new_n217__  (
        .in({
            \lut_$abc$10792$new_new_n217___input_0_5 ,
            \lut_$abc$10792$new_new_n217___input_0_4 ,
            \lut_$abc$10792$new_new_n217___input_0_3 ,
            \lut_$abc$10792$new_new_n217___input_0_2 ,
            \lut_$abc$10792$new_new_n217___input_0_1 ,
            \lut_$abc$10792$new_new_n217___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n217___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000101111111011000000000000000000001000111110000000000000000000)
    ) \lut_$abc$10792$abc$3303$li12_li12  (
        .in({
            \lut_$abc$10792$abc$3303$li12_li12_input_0_5 ,
            \lut_$abc$10792$abc$3303$li12_li12_input_0_4 ,
            \lut_$abc$10792$abc$3303$li12_li12_input_0_3 ,
            \lut_$abc$10792$abc$3303$li12_li12_input_0_2 ,
            \lut_$abc$10792$abc$3303$li12_li12_input_0_1 ,
            \lut_$abc$10792$abc$3303$li12_li12_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li12_li12_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][6]  (
        .C(\dffre_U_mem.memory[1][6]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][6]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][6]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][6]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][6]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][6]  (
        .C(\dffre_U_mem.memory[3][6]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][6]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][6]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][6]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][6]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][12]  (
        .C(\dffre_U_mem.memory[1][12]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][12]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][12]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][12]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][12]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][12]  (
        .C(\dffre_U_mem.memory[3][12]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][12]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][12]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][12]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][12]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][13]  (
        .C(\dffre_U_mem.memory[0][13]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][13]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][13]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][13]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][13]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][13]  (
        .C(\dffre_U_mem.memory[2][13]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][13]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][13]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][13]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][13]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][15]  (
        .C(\dffre_U_mem.memory[0][15]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][15]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][15]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][15]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][15]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][15]  (
        .C(\dffre_U_mem.memory[2][15]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][15]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][15]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][15]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][15]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101000001000000000000000100000011110000111000001010000011100000)
    ) \lut_$abc$10792$abc$3303$li15_li15  (
        .in({
            \lut_$abc$10792$abc$3303$li15_li15_input_0_5 ,
            \lut_$abc$10792$abc$3303$li15_li15_input_0_4 ,
            \lut_$abc$10792$abc$3303$li15_li15_input_0_3 ,
            \lut_$abc$10792$abc$3303$li15_li15_input_0_2 ,
            \lut_$abc$10792$abc$3303$li15_li15_input_0_1 ,
            \lut_$abc$10792$abc$3303$li15_li15_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li15_li15_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000001111110011000000011111101100000011111100110010001101110011)
    ) \lut_$abc$10792$new_new_n223__  (
        .in({
            \lut_$abc$10792$new_new_n223___input_0_5 ,
            \lut_$abc$10792$new_new_n223___input_0_4 ,
            \lut_$abc$10792$new_new_n223___input_0_3 ,
            \lut_$abc$10792$new_new_n223___input_0_2 ,
            \lut_$abc$10792$new_new_n223___input_0_1 ,
            \lut_$abc$10792$new_new_n223___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n223___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000010101010000000001100101001010101111111110011010111111111)
    ) \lut_$abc$10792$new_new_n219__  (
        .in({
            \lut_$abc$10792$new_new_n219___input_0_5 ,
            \lut_$abc$10792$new_new_n219___input_0_4 ,
            \lut_$abc$10792$new_new_n219___input_0_3 ,
            \lut_$abc$10792$new_new_n219___input_0_2 ,
            \lut_$abc$10792$new_new_n219___input_0_1 ,
            \lut_$abc$10792$new_new_n219___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n219___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000101010101010000000101010001000001000101010000000000010100000)
    ) \lut_$abc$10792$abc$3303$li13_li13  (
        .in({
            \lut_$abc$10792$abc$3303$li13_li13_input_0_5 ,
            \lut_$abc$10792$abc$3303$li13_li13_input_0_4 ,
            \lut_$abc$10792$abc$3303$li13_li13_input_0_3 ,
            \lut_$abc$10792$abc$3303$li13_li13_input_0_2 ,
            \lut_$abc$10792$abc$3303$li13_li13_input_0_1 ,
            \lut_$abc$10792$abc$3303$li13_li13_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li13_li13_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][15]  (
        .C(\dffre_U_mem.memory[3][15]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][15]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][15]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][15]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][15]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][15]  (
        .C(\dffre_U_mem.memory[1][15]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][15]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][15]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][15]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][15]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][13]  (
        .C(\dffre_U_mem.memory[3][13]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][13]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][13]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][13]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][13]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][13]  (
        .C(\dffre_U_mem.memory[1][13]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][13]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][13]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][13]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][13]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][28]  (
        .C(\dffre_U_mem.memory[0][28]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][28]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][28]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][28]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][28]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][28]  (
        .C(\dffre_U_mem.memory[2][28]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][28]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][28]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][28]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][28]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][14]  (
        .C(\dffre_U_mem.memory[0][14]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][14]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][14]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][14]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][14]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][14]  (
        .C(\dffre_U_mem.memory[2][14]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][14]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][14]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][14]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][14]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000100000001100000010000000000011001000110011001100100011000000)
    ) \lut_$abc$10792$abc$3303$li14_li14  (
        .in({
            \lut_$abc$10792$abc$3303$li14_li14_input_0_5 ,
            \lut_$abc$10792$abc$3303$li14_li14_input_0_4 ,
            \lut_$abc$10792$abc$3303$li14_li14_input_0_3 ,
            \lut_$abc$10792$abc$3303$li14_li14_input_0_2 ,
            \lut_$abc$10792$abc$3303$li14_li14_input_0_1 ,
            \lut_$abc$10792$abc$3303$li14_li14_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3303$li14_li14_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000111100001111000000101101111100001101001011110000000011111111)
    ) \lut_$abc$10792$new_new_n249__  (
        .in({
            \lut_$abc$10792$new_new_n249___input_0_5 ,
            \lut_$abc$10792$new_new_n249___input_0_4 ,
            \lut_$abc$10792$new_new_n249___input_0_3 ,
            \lut_$abc$10792$new_new_n249___input_0_2 ,
            \lut_$abc$10792$new_new_n249___input_0_1 ,
            \lut_$abc$10792$new_new_n249___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n249___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011001100110011000011110000111100110011000110110010011100001111)
    ) \lut_$abc$10792$new_new_n221__  (
        .in({
            \lut_$abc$10792$new_new_n221___input_0_5 ,
            \lut_$abc$10792$new_new_n221___input_0_4 ,
            \lut_$abc$10792$new_new_n221___input_0_3 ,
            \lut_$abc$10792$new_new_n221___input_0_2 ,
            \lut_$abc$10792$new_new_n221___input_0_1 ,
            \lut_$abc$10792$new_new_n221___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n221___output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][7]  (
        .C(\dffre_U_mem.memory[3][7]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][7]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][7]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][7]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][7]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][7]  (
        .C(\dffre_U_mem.memory[1][7]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][7]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][7]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][7]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][7]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][14]  (
        .C(\dffre_U_mem.memory[3][14]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][14]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][14]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][14]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][14]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][14]  (
        .C(\dffre_U_mem.memory[1][14]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][14]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][14]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][14]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][14]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][8]  (
        .C(\dffre_U_mem.memory[3][8]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][8]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][8]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][8]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][8]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][8]  (
        .C(\dffre_U_mem.memory[1][8]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][8]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][8]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][8]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][8]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][17]  (
        .C(\dffre_U_mem.memory[2][17]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][17]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][17]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][17]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][17]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][17]  (
        .C(\dffre_U_mem.memory[0][17]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][17]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][17]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][17]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][17]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][20]  (
        .C(\dffre_U_mem.memory[2][20]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][20]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][20]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][20]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][20]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][20]  (
        .C(\dffre_U_mem.memory[0][20]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][20]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][20]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][20]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][20]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000010000000101000001110000010110111111101011111000111110101111)
    ) \lut_$abc$10792$new_new_n187__  (
        .in({
            \lut_$abc$10792$new_new_n187___input_0_5 ,
            \lut_$abc$10792$new_new_n187___input_0_4 ,
            \lut_$abc$10792$new_new_n187___input_0_3 ,
            \lut_$abc$10792$new_new_n187___input_0_2 ,
            \lut_$abc$10792$new_new_n187___input_0_1 ,
            \lut_$abc$10792$new_new_n187___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n187___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000010000000101000001110000010110111111101011111000111110101111)
    ) \lut_$abc$10792$new_new_n253__  (
        .in({
            \lut_$abc$10792$new_new_n253___input_0_5 ,
            \lut_$abc$10792$new_new_n253___input_0_4 ,
            \lut_$abc$10792$new_new_n253___input_0_3 ,
            \lut_$abc$10792$new_new_n253___input_0_2 ,
            \lut_$abc$10792$new_new_n253___input_0_1 ,
            \lut_$abc$10792$new_new_n253___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n253___output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][23]  (
        .C(\dffre_U_mem.memory[0][23]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][23]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][23]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][23]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][23]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][23]  (
        .C(\dffre_U_mem.memory[2][23]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][23]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][23]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][23]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][23]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101010101000111000111010000111101010101010101010000111100001111)
    ) \lut_$abc$10792$new_new_n251__  (
        .in({
            \lut_$abc$10792$new_new_n251___input_0_5 ,
            \lut_$abc$10792$new_new_n251___input_0_4 ,
            \lut_$abc$10792$new_new_n251___input_0_3 ,
            \lut_$abc$10792$new_new_n251___input_0_2 ,
            \lut_$abc$10792$new_new_n251___input_0_1 ,
            \lut_$abc$10792$new_new_n251___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n251___output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][22]  (
        .C(\dffre_U_mem.memory[0][22]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][22]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][22]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][22]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][22]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][22]  (
        .C(\dffre_U_mem.memory[2][22]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][22]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][22]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][22]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][22]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0001000100000011000100010001000110111011111100111011101110111011)
    ) \lut_$abc$10792$new_new_n245__  (
        .in({
            \lut_$abc$10792$new_new_n245___input_0_5 ,
            \lut_$abc$10792$new_new_n245___input_0_4 ,
            \lut_$abc$10792$new_new_n245___input_0_3 ,
            \lut_$abc$10792$new_new_n245___input_0_2 ,
            \lut_$abc$10792$new_new_n245___input_0_1 ,
            \lut_$abc$10792$new_new_n245___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n245___output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][16]  (
        .C(\dffre_U_mem.memory[0][16]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][16]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][16]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][16]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][16]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][16]  (
        .C(\dffre_U_mem.memory[2][16]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][16]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][16]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][16]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][16]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[0][9]  (
        .C(\dffre_U_mem.memory[0][9]_clock_0_0 ),
        .D(\dffre_U_mem.memory[0][9]_input_0_0 ),
        .E(\dffre_U_mem.memory[0][9]_input_2_0 ),
        .R(\dffre_U_mem.memory[0][9]_input_1_0 ),
        .Q(\dffre_U_mem.memory[0][9]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[2][9]  (
        .C(\dffre_U_mem.memory[2][9]_clock_0_0 ),
        .D(\dffre_U_mem.memory[2][9]_input_0_0 ),
        .E(\dffre_U_mem.memory[2][9]_input_2_0 ),
        .R(\dffre_U_mem.memory[2][9]_input_1_0 ),
        .Q(\dffre_U_mem.memory[2][9]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000011010010111111110010110100001111111111111111)
    ) \lut_$abc$10792$new_new_n231__  (
        .in({
            \lut_$abc$10792$new_new_n231___input_0_5 ,
            \lut_$abc$10792$new_new_n231___input_0_4 ,
            \lut_$abc$10792$new_new_n231___input_0_3 ,
            \lut_$abc$10792$new_new_n231___input_0_2 ,
            \lut_$abc$10792$new_new_n231___input_0_1 ,
            \lut_$abc$10792$new_new_n231___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n231___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1100110000000000110011000000000010101100000000001100110000000000)
    ) \lut_$abc$10792$abc$3887$li0_li0  (
        .in({
            \lut_$abc$10792$abc$3887$li0_li0_input_0_5 ,
            \lut_$abc$10792$abc$3887$li0_li0_input_0_4 ,
            \lut_$abc$10792$abc$3887$li0_li0_input_0_3 ,
            \lut_$abc$10792$abc$3887$li0_li0_input_0_2 ,
            \lut_$abc$10792$abc$3887$li0_li0_input_0_1 ,
            \lut_$abc$10792$abc$3887$li0_li0_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3887$li0_li0_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011001100110011000011110010011100110011000110110000111100001111)
    ) \lut_$abc$10792$new_new_n247__  (
        .in({
            \lut_$abc$10792$new_new_n247___input_0_5 ,
            \lut_$abc$10792$new_new_n247___input_0_4 ,
            \lut_$abc$10792$new_new_n247___input_0_3 ,
            \lut_$abc$10792$new_new_n247___input_0_2 ,
            \lut_$abc$10792$new_new_n247___input_0_1 ,
            \lut_$abc$10792$new_new_n247___input_0_0 
         }),
        .out(\lut_$abc$10792$new_new_n247___output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][9]  (
        .C(\dffre_U_mem.memory[3][9]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][9]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][9]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][9]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][9]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][16]  (
        .C(\dffre_U_mem.memory[3][16]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][16]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][16]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][16]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][16]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][31]  (
        .C(\dffre_U_mem.memory[3][31]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][31]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][31]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][31]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][31]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][30]  (
        .C(\dffre_U_mem.memory[3][30]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][30]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][30]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][30]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][30]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][28]  (
        .C(\dffre_U_mem.memory[3][28]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][28]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][28]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][28]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][28]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][29]  (
        .C(\dffre_U_mem.memory[3][29]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][29]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][29]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][29]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][29]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$false_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][20]  (
        .C(\dffre_U_mem.memory[1][20]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][20]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][20]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][20]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][20]_output_0_0 )
    );

    dffre #(
    ) \dffre_raddr_r[1]  (
        .C(\dffre_raddr_r[1]_clock_0_0 ),
        .D(\dffre_raddr_r[1]_input_0_0 ),
        .E(\dffre_raddr_r[1]_input_2_0 ),
        .R(\dffre_raddr_r[1]_input_1_0 ),
        .Q(\dffre_raddr_r[1]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][21]  (
        .C(\dffre_U_mem.memory[1][21]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][21]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][21]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][21]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][21]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1110111111111111010000000000000000000000000000000000000000000000)
    ) \lut_$abc$10792$abc$3887$li1_li1  (
        .in({
            \lut_$abc$10792$abc$3887$li1_li1_input_0_5 ,
            \lut_$abc$10792$abc$3887$li1_li1_input_0_4 ,
            \lut_$abc$10792$abc$3887$li1_li1_input_0_3 ,
            \lut_$abc$10792$abc$3887$li1_li1_input_0_2 ,
            \lut_$abc$10792$abc$3887$li1_li1_input_0_1 ,
            \lut_$abc$10792$abc$3887$li1_li1_input_0_0 
         }),
        .out(\lut_$abc$10792$abc$3887$li1_li1_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_HRESP  (
        .in({
            \lut_HRESP_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_HRESP_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][27]  (
        .C(\dffre_U_mem.memory[1][27]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][27]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][27]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][27]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][27]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][20]  (
        .C(\dffre_U_mem.memory[3][20]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][20]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][20]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][20]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][20]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][21]  (
        .C(\dffre_U_mem.memory[3][21]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][21]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][21]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][21]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][21]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][25]  (
        .C(\dffre_U_mem.memory[3][25]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][25]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][25]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][25]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][25]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][27]  (
        .C(\dffre_U_mem.memory[3][27]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][27]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][27]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][27]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][27]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][24]  (
        .C(\dffre_U_mem.memory[3][24]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][24]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][24]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][24]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][24]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][23]  (
        .C(\dffre_U_mem.memory[3][23]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][23]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][23]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][23]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][23]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][19]  (
        .C(\dffre_U_mem.memory[3][19]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][19]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][19]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][19]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][19]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][22]  (
        .C(\dffre_U_mem.memory[3][22]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][22]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][22]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][22]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][22]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][2]  (
        .C(\dffre_U_mem.memory[1][2]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][2]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][2]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][2]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][2]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][3]  (
        .C(\dffre_U_mem.memory[1][3]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][3]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][3]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][3]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][3]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][22]  (
        .C(\dffre_U_mem.memory[1][22]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][22]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][22]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][22]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][22]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][19]  (
        .C(\dffre_U_mem.memory[1][19]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][19]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][19]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][19]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][19]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][18]  (
        .C(\dffre_U_mem.memory[1][18]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][18]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][18]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][18]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][18]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][17]  (
        .C(\dffre_U_mem.memory[1][17]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][17]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][17]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][17]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][17]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][1]  (
        .C(\dffre_U_mem.memory[1][1]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][1]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][1]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][1]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][1]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][16]  (
        .C(\dffre_U_mem.memory[1][16]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][16]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][16]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][16]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][16]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][18]  (
        .C(\dffre_U_mem.memory[3][18]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][18]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][18]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][18]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][18]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][17]  (
        .C(\dffre_U_mem.memory[3][17]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][17]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][17]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][17]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][17]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][2]  (
        .C(\dffre_U_mem.memory[3][2]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][2]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][2]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][2]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][2]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[3][3]  (
        .C(\dffre_U_mem.memory[3][3]_clock_0_0 ),
        .D(\dffre_U_mem.memory[3][3]_input_0_0 ),
        .E(\dffre_U_mem.memory[3][3]_input_2_0 ),
        .R(\dffre_U_mem.memory[3][3]_input_1_0 ),
        .Q(\dffre_U_mem.memory[3][3]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][0]  (
        .C(\dffre_U_mem.memory[1][0]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][0]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][0]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][0]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][0]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][23]  (
        .C(\dffre_U_mem.memory[1][23]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][23]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][23]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][23]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][23]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][31]  (
        .C(\dffre_U_mem.memory[1][31]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][31]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][31]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][31]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][31]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][30]  (
        .C(\dffre_U_mem.memory[1][30]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][30]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][30]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][30]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][30]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][24]  (
        .C(\dffre_U_mem.memory[1][24]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][24]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][24]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][24]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][24]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][25]  (
        .C(\dffre_U_mem.memory[1][25]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][25]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][25]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][25]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][25]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][29]  (
        .C(\dffre_U_mem.memory[1][29]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][29]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][29]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][29]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][29]_output_0_0 )
    );

    dffre #(
    ) \dffre_U_mem.memory[1][28]  (
        .C(\dffre_U_mem.memory[1][28]_clock_0_0 ),
        .D(\dffre_U_mem.memory[1][28]_input_0_0 ),
        .E(\dffre_U_mem.memory[1][28]_input_2_0 ),
        .R(\dffre_U_mem.memory[1][28]_input_1_0 ),
        .Q(\dffre_U_mem.memory[1][28]_output_0_0 )
    );

    dffre #(
    ) \dffre_waddr[0]  (
        .C(\dffre_waddr[0]_clock_0_0 ),
        .D(\dffre_waddr[0]_input_0_0 ),
        .E(\dffre_waddr[0]_input_2_0 ),
        .R(\dffre_waddr[0]_input_1_0 ),
        .Q(\dffre_waddr[0]_output_0_0 )
    );

    dffre #(
    ) \dffre_raddr_r[0]  (
        .C(\dffre_raddr_r[0]_clock_0_0 ),
        .D(\dffre_raddr_r[0]_input_0_0 ),
        .E(\dffre_raddr_r[0]_input_2_0 ),
        .R(\dffre_raddr_r[0]_input_1_0 ),
        .Q(\dffre_raddr_r[0]_output_0_0 )
    );

    dffre #(
    ) \dffre_waddr[1]  (
        .C(\dffre_waddr[1]_clock_0_0 ),
        .D(\dffre_waddr[1]_input_0_0 ),
        .E(\dffre_waddr[1]_input_2_0 ),
        .R(\dffre_waddr[1]_input_1_0 ),
        .Q(\dffre_waddr[1]_output_0_0 )
    );


endmodule
