--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Sep 29 11:36:41 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     registro
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets outdiv0_c]
            24 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 995.213ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             Q__i0  (from outdiv0_c +)
   Destination:    FD1P3IX    D              Q__i7  (to outdiv0_c +)

   Delay:                   4.627ns  (30.9% logic, 69.1% route), 3 logic levels.

 Constraint Details:

      4.627ns data_path Q__i0 to Q__i7 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 995.213ns

 Path Details: Q__i0 to Q__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              Q__i0 (from outdiv0_c)
Route         3   e 1.315                                  Q[0]
LUT4        ---     0.493              A to Z              mux_28_Mux_7_i2_3_lut
Route         1   e 0.941                                  n2_adj_217
LUT4        ---     0.493              B to Z              mux_28_Mux_7_i3_3_lut
Route         1   e 0.941                                  n106
                  --------
                    4.627  (30.9% logic, 69.1% route), 3 logic levels.


Passed:  The following path meets requirements by 995.213ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             Q__i0  (from outdiv0_c +)
   Destination:    FD1P3IX    D              Q__i1  (to outdiv0_c +)

   Delay:                   4.627ns  (30.9% logic, 69.1% route), 3 logic levels.

 Constraint Details:

      4.627ns data_path Q__i0 to Q__i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 995.213ns

 Path Details: Q__i0 to Q__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              Q__i0 (from outdiv0_c)
Route         3   e 1.315                                  Q[0]
LUT4        ---     0.493              B to Z              mux_28_Mux_1_i2_3_lut
Route         1   e 0.941                                  n2_adj_212
LUT4        ---     0.493              B to Z              mux_28_Mux_1_i3_3_lut
Route         1   e 0.941                                  n112
                  --------
                    4.627  (30.9% logic, 69.1% route), 3 logic levels.


Passed:  The following path meets requirements by 995.213ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             Q__i7  (from outdiv0_c +)
   Destination:    FD1P3IX    D              Q__i0  (to outdiv0_c +)

   Delay:                   4.627ns  (30.9% logic, 69.1% route), 3 logic levels.

 Constraint Details:

      4.627ns data_path Q__i7 to Q__i0 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 995.213ns

 Path Details: Q__i7 to Q__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              Q__i7 (from outdiv0_c)
Route         3   e 1.315                                  Q[7]
LUT4        ---     0.493              B to Z              mux_28_Mux_0_i2_3_lut
Route         1   e 0.941                                  n2_adj_214
LUT4        ---     0.493              B to Z              mux_28_Mux_0_i3_3_lut
Route         1   e 0.941                                  n113
                  --------
                    4.627  (30.9% logic, 69.1% route), 3 logic levels.

Report: 4.787 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets sclk]
            3408 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 984.602ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \UD01/sdiv_87__i1  (from sclk +)
   Destination:    FD1P3IX    CD             \UD01/sdiv_87__i16  (to sclk +)

   Delay:                  15.238ns  (30.3% logic, 69.7% route), 10 logic levels.

 Constraint Details:

     15.238ns data_path \UD01/sdiv_87__i1 to \UD01/sdiv_87__i16 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 984.602ns

 Path Details: \UD01/sdiv_87__i1 to \UD01/sdiv_87__i16

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \UD01/sdiv_87__i1 (from sclk)
Route         2   e 1.198                                  \UD01/sdiv[1]
LUT4        ---     0.493              D to Z              \UD01/i9_4_lut
Route         1   e 0.941                                  \UD01/n22_adj_211
LUT4        ---     0.493              B to Z              \UD01/i11_4_lut
Route         1   e 0.941                                  \UD01/n24
LUT4        ---     0.493              B to Z              \UD01/i12_4_lut
Route         3   e 1.258                                  \UD01/n934
LUT4        ---     0.493              A to Z              \UD01/i2_3_lut_rep_13
Route         5   e 1.405                                  \UD01/n1083
LUT4        ---     0.493              B to Z              \UD01/i2_3_lut_4_lut
Route         2   e 1.141                                  \UD01/n789
LUT4        ---     0.493              A to Z              \UD01/n998_bdd_4_lut
Route         1   e 0.020                                  \UD01/n1054
MUXL5       ---     0.233           BLUT to Z              \UD01/i865
Route         1   e 0.941                                  \UD01/n1055
LUT4        ---     0.493              B to Z              \UD01/i2_4_lut_adj_1
Route         1   e 0.941                                  \UD01/n6
LUT4        ---     0.493              B to Z              \UD01/i850_4_lut
Route        21   e 1.831                                  \UD01/n438
                  --------
                   15.238  (30.3% logic, 69.7% route), 10 logic levels.


Passed:  The following path meets requirements by 984.602ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \UD01/sdiv_87__i1  (from sclk +)
   Destination:    FD1P3IX    CD             \UD01/sdiv_87__i17  (to sclk +)

   Delay:                  15.238ns  (30.3% logic, 69.7% route), 10 logic levels.

 Constraint Details:

     15.238ns data_path \UD01/sdiv_87__i1 to \UD01/sdiv_87__i17 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 984.602ns

 Path Details: \UD01/sdiv_87__i1 to \UD01/sdiv_87__i17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \UD01/sdiv_87__i1 (from sclk)
Route         2   e 1.198                                  \UD01/sdiv[1]
LUT4        ---     0.493              D to Z              \UD01/i9_4_lut
Route         1   e 0.941                                  \UD01/n22_adj_211
LUT4        ---     0.493              B to Z              \UD01/i11_4_lut
Route         1   e 0.941                                  \UD01/n24
LUT4        ---     0.493              B to Z              \UD01/i12_4_lut
Route         3   e 1.258                                  \UD01/n934
LUT4        ---     0.493              A to Z              \UD01/i2_3_lut_rep_13
Route         5   e 1.405                                  \UD01/n1083
LUT4        ---     0.493              B to Z              \UD01/i2_3_lut_4_lut
Route         2   e 1.141                                  \UD01/n789
LUT4        ---     0.493              A to Z              \UD01/n998_bdd_4_lut
Route         1   e 0.020                                  \UD01/n1054
MUXL5       ---     0.233           BLUT to Z              \UD01/i865
Route         1   e 0.941                                  \UD01/n1055
LUT4        ---     0.493              B to Z              \UD01/i2_4_lut_adj_1
Route         1   e 0.941                                  \UD01/n6
LUT4        ---     0.493              B to Z              \UD01/i850_4_lut
Route        21   e 1.831                                  \UD01/n438
                  --------
                   15.238  (30.3% logic, 69.7% route), 10 logic levels.


Passed:  The following path meets requirements by 984.602ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \UD01/sdiv_87__i1  (from sclk +)
   Destination:    FD1P3IX    CD             \UD01/sdiv_87__i18  (to sclk +)

   Delay:                  15.238ns  (30.3% logic, 69.7% route), 10 logic levels.

 Constraint Details:

     15.238ns data_path \UD01/sdiv_87__i1 to \UD01/sdiv_87__i18 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 984.602ns

 Path Details: \UD01/sdiv_87__i1 to \UD01/sdiv_87__i18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \UD01/sdiv_87__i1 (from sclk)
Route         2   e 1.198                                  \UD01/sdiv[1]
LUT4        ---     0.493              D to Z              \UD01/i9_4_lut
Route         1   e 0.941                                  \UD01/n22_adj_211
LUT4        ---     0.493              B to Z              \UD01/i11_4_lut
Route         1   e 0.941                                  \UD01/n24
LUT4        ---     0.493              B to Z              \UD01/i12_4_lut
Route         3   e 1.258                                  \UD01/n934
LUT4        ---     0.493              A to Z              \UD01/i2_3_lut_rep_13
Route         5   e 1.405                                  \UD01/n1083
LUT4        ---     0.493              B to Z              \UD01/i2_3_lut_4_lut
Route         2   e 1.141                                  \UD01/n789
LUT4        ---     0.493              A to Z              \UD01/n998_bdd_4_lut
Route         1   e 0.020                                  \UD01/n1054
MUXL5       ---     0.233           BLUT to Z              \UD01/i865
Route         1   e 0.941                                  \UD01/n1055
LUT4        ---     0.493              B to Z              \UD01/i2_4_lut_adj_1
Route         1   e 0.941                                  \UD01/n6
LUT4        ---     0.493              B to Z              \UD01/i850_4_lut
Route        21   e 1.831                                  \UD01/n438
                  --------
                   15.238  (30.3% logic, 69.7% route), 10 logic levels.

Report: 15.398 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets outdiv0_c]               |  1000.000 ns|     4.787 ns|     3  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets sclk]                    |  1000.000 ns|    15.398 ns|    10  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  3432 paths, 118 nets, and 271 connections (70.2% coverage)


Peak memory: 84094976 bytes, TRCE: 3534848 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
