Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Wed Dec 19 18:39:01 2018
| Host         : Aragorn running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_drc -file bip_drc_routed.rpt -pb bip_drc_routed.pb -rpx bip_drc_routed.rpx
| Design       : bip
| Device       : xc7a35ticpg236-1L
| Speed File   : -1L
| Design State : Routed
---------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 1          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net processor/controlUnit/deco/op_ok_reg is a gated clock net sourced by a combinational pin processor/controlUnit/deco/next_state_reg_i_2/O, cell processor/controlUnit/deco/next_state_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


