<stg><name>LOADBYTES.1</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="12" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
entry:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:2 %idx_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idx

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %bytes_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bytes

]]></Node>
<StgValue><ssdm name="bytes_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="5">
<![CDATA[
entry:5 %idx_cast = zext i5 %idx_read

]]></Node>
<StgValue><ssdm name="idx_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %add_ln22 = add i64 %idx_cast, i64 %bytes_read

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
entry:8 %gmem_addr = getelementptr i8 %gmem, i64 %add_ln22

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:11 %store_ln20 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:12 %store_ln21 = store i64 0, i64 %x

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:3 %n_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="4">
<![CDATA[
entry:9 %zext_ln22_2 = zext i4 %n_read

]]></Node>
<StgValue><ssdm name="zext_ln22_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="27" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="28" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="29" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="30" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="31" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln22 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="34" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="35" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln22 = icmp_eq  i4 %i_1, i4 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="36" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty_84 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 8, i64 0

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="37" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:3 %add_ln22_1 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln22_1"/></StgValue>
</operation>

<operation id="38" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln22 = br i1 %icmp_ln22, void %for.inc.split, void %for.end.loopexit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="39" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="4">
<![CDATA[
for.inc.split:4 %trunc_ln22 = trunc i4 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="40" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:10 %store_ln20 = store i4 %add_ln22_1, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="41" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end.loopexit:0 %x_load_1 = load i64 %x

]]></Node>
<StgValue><ssdm name="x_load_1"/></StgValue>
</operation>

<operation id="42" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="64">
<![CDATA[
for.end.loopexit:1 %ret_ln23 = ret i64 %x_load_1

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="43" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.split:2 %gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="44" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc.split:5 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln22, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="45" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:6 %sub_ln22 = sub i6 56, i6 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln22"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="46" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:0 %x_load = load i64 %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="47" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="48" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:3 %zext_ln22 = zext i8 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="49" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:7 %zext_ln22_1 = zext i6 %sub_ln22

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="50" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:8 %shl_ln22 = shl i64 %zext_ln22, i64 %zext_ln22_1

]]></Node>
<StgValue><ssdm name="shl_ln22"/></StgValue>
</operation>

<operation id="51" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:9 %x_1 = or i64 %shl_ln22, i64 %x_load

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="52" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:11 %store_ln21 = store i64 %x_1, i64 %x

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="53" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:12 %br_ln22 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="68" name="bytes" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bytes"/></StgValue>
</port>
<port id="69" name="n" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n"/></StgValue>
</port>
<port id="70" name="idx" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="idx"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="72" from="StgValue_71" to="x" fromId="71" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_71" to="i" fromId="71" toId="14">
</dataflow>
<dataflow id="75" from="_ssdm_op_Read.ap_auto.i5" to="idx_read" fromId="74" toId="15">
</dataflow>
<dataflow id="76" from="idx" to="idx_read" fromId="70" toId="15">
</dataflow>
<dataflow id="78" from="_ssdm_op_Read.ap_auto.i64" to="bytes_read" fromId="77" toId="16">
</dataflow>
<dataflow id="79" from="bytes" to="bytes_read" fromId="68" toId="16">
</dataflow>
<dataflow id="80" from="idx_read" to="idx_cast" fromId="15" toId="17">
</dataflow>
<dataflow id="81" from="idx_cast" to="add_ln22" fromId="17" toId="18">
</dataflow>
<dataflow id="82" from="bytes_read" to="add_ln22" fromId="16" toId="18">
</dataflow>
<dataflow id="83" from="gmem" to="gmem_addr" fromId="67" toId="19">
</dataflow>
<dataflow id="84" from="add_ln22" to="gmem_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="86" from="StgValue_85" to="store_ln20" fromId="85" toId="20">
</dataflow>
<dataflow id="87" from="i" to="store_ln20" fromId="14" toId="20">
</dataflow>
<dataflow id="89" from="StgValue_88" to="store_ln21" fromId="88" toId="21">
</dataflow>
<dataflow id="90" from="x" to="store_ln21" fromId="13" toId="21">
</dataflow>
<dataflow id="92" from="_ssdm_op_Read.ap_auto.i4" to="n_read" fromId="91" toId="22">
</dataflow>
<dataflow id="93" from="n" to="n_read" fromId="69" toId="22">
</dataflow>
<dataflow id="94" from="n_read" to="zext_ln22_2" fromId="22" toId="23">
</dataflow>
<dataflow id="96" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="95" toId="24">
</dataflow>
<dataflow id="97" from="gmem_addr" to="empty" fromId="19" toId="24">
</dataflow>
<dataflow id="98" from="zext_ln22_2" to="empty" fromId="23" toId="24">
</dataflow>
<dataflow id="99" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="95" toId="25">
</dataflow>
<dataflow id="100" from="gmem_addr" to="empty" fromId="19" toId="25">
</dataflow>
<dataflow id="101" from="zext_ln22_2" to="empty" fromId="23" toId="25">
</dataflow>
<dataflow id="102" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="95" toId="26">
</dataflow>
<dataflow id="103" from="gmem_addr" to="empty" fromId="19" toId="26">
</dataflow>
<dataflow id="104" from="zext_ln22_2" to="empty" fromId="23" toId="26">
</dataflow>
<dataflow id="105" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="95" toId="27">
</dataflow>
<dataflow id="106" from="gmem_addr" to="empty" fromId="19" toId="27">
</dataflow>
<dataflow id="107" from="zext_ln22_2" to="empty" fromId="23" toId="27">
</dataflow>
<dataflow id="108" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="95" toId="28">
</dataflow>
<dataflow id="109" from="gmem_addr" to="empty" fromId="19" toId="28">
</dataflow>
<dataflow id="110" from="zext_ln22_2" to="empty" fromId="23" toId="28">
</dataflow>
<dataflow id="111" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="95" toId="29">
</dataflow>
<dataflow id="112" from="gmem_addr" to="empty" fromId="19" toId="29">
</dataflow>
<dataflow id="113" from="zext_ln22_2" to="empty" fromId="23" toId="29">
</dataflow>
<dataflow id="114" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="95" toId="30">
</dataflow>
<dataflow id="115" from="gmem_addr" to="empty" fromId="19" toId="30">
</dataflow>
<dataflow id="116" from="zext_ln22_2" to="empty" fromId="23" toId="30">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="117" toId="31">
</dataflow>
<dataflow id="119" from="gmem" to="specinterface_ln0" fromId="67" toId="31">
</dataflow>
<dataflow id="121" from="empty" to="specinterface_ln0" fromId="120" toId="31">
</dataflow>
<dataflow id="123" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="31">
</dataflow>
<dataflow id="124" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="31">
</dataflow>
<dataflow id="126" from="empty_0" to="specinterface_ln0" fromId="125" toId="31">
</dataflow>
<dataflow id="127" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="31">
</dataflow>
<dataflow id="128" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="31">
</dataflow>
<dataflow id="130" from="empty_1" to="specinterface_ln0" fromId="129" toId="31">
</dataflow>
<dataflow id="132" from="empty_2" to="specinterface_ln0" fromId="131" toId="31">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln0" fromId="125" toId="31">
</dataflow>
<dataflow id="135" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="31">
</dataflow>
<dataflow id="136" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="31">
</dataflow>
<dataflow id="137" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="31">
</dataflow>
<dataflow id="138" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="31">
</dataflow>
<dataflow id="139" from="empty_0" to="specinterface_ln0" fromId="125" toId="31">
</dataflow>
<dataflow id="140" from="empty_0" to="specinterface_ln0" fromId="125" toId="31">
</dataflow>
<dataflow id="142" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="31">
</dataflow>
<dataflow id="143" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="31">
</dataflow>
<dataflow id="144" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="95" toId="32">
</dataflow>
<dataflow id="145" from="gmem_addr" to="empty" fromId="19" toId="32">
</dataflow>
<dataflow id="146" from="zext_ln22_2" to="empty" fromId="23" toId="32">
</dataflow>
<dataflow id="147" from="i" to="i_1" fromId="14" toId="34">
</dataflow>
<dataflow id="148" from="i_1" to="icmp_ln22" fromId="34" toId="35">
</dataflow>
<dataflow id="149" from="n_read" to="icmp_ln22" fromId="22" toId="35">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecLoopTripCount" to="empty_84" fromId="150" toId="36">
</dataflow>
<dataflow id="152" from="StgValue_88" to="empty_84" fromId="88" toId="36">
</dataflow>
<dataflow id="154" from="StgValue_153" to="empty_84" fromId="153" toId="36">
</dataflow>
<dataflow id="155" from="StgValue_88" to="empty_84" fromId="88" toId="36">
</dataflow>
<dataflow id="156" from="i_1" to="add_ln22_1" fromId="34" toId="37">
</dataflow>
<dataflow id="158" from="StgValue_157" to="add_ln22_1" fromId="157" toId="37">
</dataflow>
<dataflow id="159" from="icmp_ln22" to="br_ln22" fromId="35" toId="38">
</dataflow>
<dataflow id="160" from="i_1" to="trunc_ln22" fromId="34" toId="39">
</dataflow>
<dataflow id="161" from="add_ln22_1" to="store_ln20" fromId="37" toId="40">
</dataflow>
<dataflow id="162" from="i" to="store_ln20" fromId="14" toId="40">
</dataflow>
<dataflow id="163" from="x" to="x_load_1" fromId="13" toId="41">
</dataflow>
<dataflow id="164" from="x_load_1" to="ret_ln23" fromId="41" toId="42">
</dataflow>
<dataflow id="166" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_read" fromId="165" toId="43">
</dataflow>
<dataflow id="167" from="gmem_addr" to="gmem_addr_read" fromId="19" toId="43">
</dataflow>
<dataflow id="169" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln" fromId="168" toId="44">
</dataflow>
<dataflow id="170" from="trunc_ln22" to="shl_ln" fromId="39" toId="44">
</dataflow>
<dataflow id="172" from="StgValue_171" to="shl_ln" fromId="171" toId="44">
</dataflow>
<dataflow id="174" from="StgValue_173" to="sub_ln22" fromId="173" toId="45">
</dataflow>
<dataflow id="175" from="shl_ln" to="sub_ln22" fromId="44" toId="45">
</dataflow>
<dataflow id="176" from="x" to="x_load" fromId="13" toId="46">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecLoopName" to="specloopname_ln22" fromId="177" toId="47">
</dataflow>
<dataflow id="180" from="empty_15" to="specloopname_ln22" fromId="179" toId="47">
</dataflow>
<dataflow id="181" from="gmem_addr_read" to="zext_ln22" fromId="43" toId="48">
</dataflow>
<dataflow id="182" from="sub_ln22" to="zext_ln22_1" fromId="45" toId="49">
</dataflow>
<dataflow id="183" from="zext_ln22" to="shl_ln22" fromId="48" toId="50">
</dataflow>
<dataflow id="184" from="zext_ln22_1" to="shl_ln22" fromId="49" toId="50">
</dataflow>
<dataflow id="185" from="shl_ln22" to="x_1" fromId="50" toId="51">
</dataflow>
<dataflow id="186" from="x_load" to="x_1" fromId="46" toId="51">
</dataflow>
<dataflow id="187" from="x_1" to="store_ln21" fromId="51" toId="52">
</dataflow>
<dataflow id="188" from="x" to="store_ln21" fromId="13" toId="52">
</dataflow>
<dataflow id="189" from="icmp_ln22" to="StgValue_10" fromId="35" toId="10">
</dataflow>
</dataflows>


</stg>
