*.aux
*.bbl
*.blg
*.fdb_latexmk
*.synctex.gz
*.xml
*.qpf
*.qsf
*.qws
*.bak
*.mti
*.mpf
*.rdb
*.db_info
*.hier_info
*.hif
*.ipinfo
*.qmsg
*.hdb
*.ddb
*.flock
*.cdb
*.sci
*.rpt
*.summary
*.dat
*.dbs
*.prw
*.psm
Lab 1/Report/Lab1.log
Lab2/db/*
Lab2/test/db/*
Lab2/TB2/db*
Lab2/Report/latex/bases.xcf
Fundamentals of Digital Logic with VHDL Design - Ed. 3.pdf
Kevin/
James/
Lab5/work
Lab5/*.wlf
Lab5/Lab5_desc*
Lab5/db
Lab5/greybox_tmp
Lab5/incremental_db
Lab5/output_files
Lab5/simulation
Lab5/wlf*