# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab4.srcs/sources_1/imports/SAP/decoder_mix.vhd" \
"../../../../lab4.srcs/sources_1/imports/SAP/multiplier_2x2.vhd" \
"../../../../lab4.ip_user_files/bd/multiplier/sim/multiplier.vhd" \
"../../../../lab4.srcs/sim_1/imports/SAP/l3_multiplier_test.vhd" \

# Do not sort compile order
nosort
