;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 60, 0
	SUB @0, @2
	SLT 60, 0
	JMP 215, 208
	SUB 215, 408
	SUB 215, 408
	JMP 0, @-20
	SPL 0, #2
	ADD 210, 62
	SUB @121, 106
	SUB @121, 106
	SUB @0, @2
	SUB #121, 106
	ADD -12, @10
	JMP 215, 208
	CMP @51, <6
	SUB 213, 208
	SUB @0, @2
	SUB @0, @2
	ADD -140, 802
	SUB 215, 201
	SUB 215, 201
	CMP #12, @102
	ADD 210, 60
	ADD -12, @10
	ADD 3, @0
	CMP 21, <20
	SLT 210, 60
	ADD -12, @10
	ADD -12, @10
	SPL 821, #20
	MOV 0, <-20
	JMP @12, #102
	ADD -12, @10
	ADD -12, @10
	SUB -12, @10
	JMP <120, 6
	JMP <120, 6
	JMZ 512, 60
	SPL <51, @6
	JMP -12, #10
	JMP @12, #102
	SPL 0, #1
	SPL 0, #1
	ADD 210, 60
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
