# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+H:/Final/tianhao6 {H:/Final/tianhao6/adc_sm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:10 on Apr 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Final/tianhao6" H:/Final/tianhao6/adc_sm.sv 
# -- Compiling module adc_sm
# 
# Top level modules:
# 	adc_sm
# End time: 22:24:10 on Apr 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/test {E:/My_Document/ECE385/Final/test/audiotest.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:11 on Apr 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/test" E:/My_Document/ECE385/Final/test/audiotest.sv 
# -- Compiling module audiotest
# 
# Top level modules:
# 	audiotest
# End time: 22:24:11 on Apr 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/test {E:/My_Document/ECE385/Final/test/testbench2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:11 on Apr 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/test" E:/My_Document/ECE385/Final/test/testbench2.sv 
# -- Compiling module testbench2
# 
# Top level modules:
# 	testbench2
# End time: 22:24:11 on Apr 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench2 
# Start time: 22:24:11 on Apr 20,2019
# Loading sv_std.std
# Loading work.testbench2
# Loading work.audiotest
# Loading work.adc_sm
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
restart run
restart -f;
run 200ns
restart -f;
run 1000ns
run
do test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+H:/Final/tianhao6 {H:/Final/tianhao6/adc_sm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:36 on Apr 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Final/tianhao6" H:/Final/tianhao6/adc_sm.sv 
# -- Compiling module adc_sm
# 
# Top level modules:
# 	adc_sm
# End time: 22:26:36 on Apr 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/test {E:/My_Document/ECE385/Final/test/audiotest.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:36 on Apr 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/test" E:/My_Document/ECE385/Final/test/audiotest.sv 
# -- Compiling module audiotest
# 
# Top level modules:
# 	audiotest
# End time: 22:26:36 on Apr 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/test {E:/My_Document/ECE385/Final/test/testbench2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:36 on Apr 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/test" E:/My_Document/ECE385/Final/test/testbench2.sv 
# -- Compiling module testbench2
# 
# Top level modules:
# 	testbench2
# End time: 22:26:36 on Apr 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench2
# End time: 22:26:38 on Apr 20,2019, Elapsed time: 0:02:27
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench2 
# Start time: 22:26:38 on Apr 20,2019
# Loading sv_std.std
# Loading work.testbench2
# Loading work.audiotest
# Loading work.adc_sm
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
restart -f;
run 1000ns
# WARNING: No extended dataflow license exists
