    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; LED_Matrix_1
LED_Matrix_1_ControlReg_1__0__MASK EQU 0x01
LED_Matrix_1_ControlReg_1__0__POS EQU 0
LED_Matrix_1_ControlReg_1__1__MASK EQU 0x02
LED_Matrix_1_ControlReg_1__1__POS EQU 1
LED_Matrix_1_ControlReg_1__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
LED_Matrix_1_ControlReg_1__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
LED_Matrix_1_ControlReg_1__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
LED_Matrix_1_ControlReg_1__COUNT_REG EQU CYREG_UDB_W8_CTL_03
LED_Matrix_1_ControlReg_1__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
LED_Matrix_1_ControlReg_1__MASK EQU 0x03
LED_Matrix_1_ControlReg_1__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
LED_Matrix_1_ControlReg_1__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
LED_Matrix_1_ControlReg_1__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
LED_Matrix_1_datapath_0_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
LED_Matrix_1_datapath_0_u0__A0_REG EQU CYREG_UDB_W8_A0_03
LED_Matrix_1_datapath_0_u0__A1_REG EQU CYREG_UDB_W8_A1_03
LED_Matrix_1_datapath_0_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
LED_Matrix_1_datapath_0_u0__D0_REG EQU CYREG_UDB_W8_D0_03
LED_Matrix_1_datapath_0_u0__D1_REG EQU CYREG_UDB_W8_D1_03
LED_Matrix_1_datapath_0_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
LED_Matrix_1_datapath_0_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
LED_Matrix_1_datapath_0_u0__F0_REG EQU CYREG_UDB_W8_F0_03
LED_Matrix_1_datapath_0_u0__F1_REG EQU CYREG_UDB_W8_F1_03
LED_Matrix_1_datapath_0_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
LED_Matrix_1_datapath_0_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
LED_Matrix_1_datapath_1_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
LED_Matrix_1_datapath_1_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
LED_Matrix_1_datapath_1_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
LED_Matrix_1_datapath_1_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
LED_Matrix_1_datapath_1_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
LED_Matrix_1_datapath_1_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
LED_Matrix_1_datapath_1_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
LED_Matrix_1_datapath_1_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
LED_Matrix_1_datapath_1_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
LED_Matrix_1_datapath_1_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
LED_Matrix_1_datapath_1_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
LED_Matrix_1_datapath_1_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
LED_Matrix_1_datapath_1_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
LED_Matrix_1_datapath_1_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
LED_Matrix_1_datapath_1_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
LED_Matrix_1_datapath_1_u0__A0_REG EQU CYREG_UDB_W8_A0_00
LED_Matrix_1_datapath_1_u0__A1_REG EQU CYREG_UDB_W8_A1_00
LED_Matrix_1_datapath_1_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
LED_Matrix_1_datapath_1_u0__D0_REG EQU CYREG_UDB_W8_D0_00
LED_Matrix_1_datapath_1_u0__D1_REG EQU CYREG_UDB_W8_D1_00
LED_Matrix_1_datapath_1_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
LED_Matrix_1_datapath_1_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
LED_Matrix_1_datapath_1_u0__F0_REG EQU CYREG_UDB_W8_F0_00
LED_Matrix_1_datapath_1_u0__F1_REG EQU CYREG_UDB_W8_F1_00
LED_Matrix_1_datapath_1_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
LED_Matrix_1_datapath_1_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
LED_Matrix_1_datapath_2_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
LED_Matrix_1_datapath_2_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
LED_Matrix_1_datapath_2_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
LED_Matrix_1_datapath_2_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
LED_Matrix_1_datapath_2_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
LED_Matrix_1_datapath_2_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
LED_Matrix_1_datapath_2_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
LED_Matrix_1_datapath_2_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
LED_Matrix_1_datapath_2_u0__A0_REG EQU CYREG_UDB_W8_A0_02
LED_Matrix_1_datapath_2_u0__A1_REG EQU CYREG_UDB_W8_A1_02
LED_Matrix_1_datapath_2_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
LED_Matrix_1_datapath_2_u0__D0_REG EQU CYREG_UDB_W8_D0_02
LED_Matrix_1_datapath_2_u0__D1_REG EQU CYREG_UDB_W8_D1_02
LED_Matrix_1_datapath_2_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
LED_Matrix_1_datapath_2_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
LED_Matrix_1_datapath_2_u0__F0_REG EQU CYREG_UDB_W8_F0_02
LED_Matrix_1_datapath_2_u0__F1_REG EQU CYREG_UDB_W8_F1_02

; UART_SCBCLK
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; P2_4_done
P2_4_done__0__DM__MASK EQU 0x7000
P2_4_done__0__DM__SHIFT EQU 12
P2_4_done__0__DR EQU CYREG_PRT2_DR
P2_4_done__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_4_done__0__HSIOM_MASK EQU 0x000F0000
P2_4_done__0__HSIOM_SHIFT EQU 16
P2_4_done__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_4_done__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_4_done__0__MASK EQU 0x10
P2_4_done__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
P2_4_done__0__OUT_SEL_SHIFT EQU 8
P2_4_done__0__OUT_SEL_VAL EQU 1
P2_4_done__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_4_done__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_4_done__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_4_done__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_4_done__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_4_done__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_4_done__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_4_done__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_4_done__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_4_done__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_4_done__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_4_done__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_4_done__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_4_done__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_4_done__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_4_done__0__PC EQU CYREG_PRT2_PC
P2_4_done__0__PC2 EQU CYREG_PRT2_PC2
P2_4_done__0__PORT EQU 2
P2_4_done__0__PS EQU CYREG_PRT2_PS
P2_4_done__0__SHIFT EQU 4
P2_4_done__DR EQU CYREG_PRT2_DR
P2_4_done__INTCFG EQU CYREG_PRT2_INTCFG
P2_4_done__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_4_done__MASK EQU 0x10
P2_4_done__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_4_done__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_4_done__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_4_done__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_4_done__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_4_done__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_4_done__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_4_done__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_4_done__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_4_done__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_4_done__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_4_done__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_4_done__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_4_done__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_4_done__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_4_done__PC EQU CYREG_PRT2_PC
P2_4_done__PC2 EQU CYREG_PRT2_PC2
P2_4_done__PORT EQU 2
P2_4_done__PS EQU CYREG_PRT2_PS
P2_4_done__SHIFT EQU 4

; P2_3_LAT
P2_3_LAT__0__DM__MASK EQU 0xE00
P2_3_LAT__0__DM__SHIFT EQU 9
P2_3_LAT__0__DR EQU CYREG_PRT2_DR
P2_3_LAT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_3_LAT__0__HSIOM_MASK EQU 0x0000F000
P2_3_LAT__0__HSIOM_SHIFT EQU 12
P2_3_LAT__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_3_LAT__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_3_LAT__0__MASK EQU 0x08
P2_3_LAT__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
P2_3_LAT__0__OUT_SEL_SHIFT EQU 6
P2_3_LAT__0__OUT_SEL_VAL EQU 0
P2_3_LAT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_3_LAT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_3_LAT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_3_LAT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_3_LAT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_3_LAT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_3_LAT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_3_LAT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_3_LAT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_3_LAT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_3_LAT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_3_LAT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_3_LAT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_3_LAT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_3_LAT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_3_LAT__0__PC EQU CYREG_PRT2_PC
P2_3_LAT__0__PC2 EQU CYREG_PRT2_PC2
P2_3_LAT__0__PORT EQU 2
P2_3_LAT__0__PS EQU CYREG_PRT2_PS
P2_3_LAT__0__SHIFT EQU 3
P2_3_LAT__DR EQU CYREG_PRT2_DR
P2_3_LAT__INTCFG EQU CYREG_PRT2_INTCFG
P2_3_LAT__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_3_LAT__MASK EQU 0x08
P2_3_LAT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_3_LAT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_3_LAT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_3_LAT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_3_LAT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_3_LAT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_3_LAT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_3_LAT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_3_LAT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_3_LAT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_3_LAT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_3_LAT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_3_LAT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_3_LAT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_3_LAT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_3_LAT__PC EQU CYREG_PRT2_PC
P2_3_LAT__PC2 EQU CYREG_PRT2_PC2
P2_3_LAT__PORT EQU 2
P2_3_LAT__PS EQU CYREG_PRT2_PS
P2_3_LAT__SHIFT EQU 3

; P2_6_CLK
P2_6_CLK__0__DM__MASK EQU 0x1C0000
P2_6_CLK__0__DM__SHIFT EQU 18
P2_6_CLK__0__DR EQU CYREG_PRT2_DR
P2_6_CLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_6_CLK__0__HSIOM_MASK EQU 0x0F000000
P2_6_CLK__0__HSIOM_SHIFT EQU 24
P2_6_CLK__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_6_CLK__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_6_CLK__0__MASK EQU 0x40
P2_6_CLK__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
P2_6_CLK__0__OUT_SEL_SHIFT EQU 12
P2_6_CLK__0__OUT_SEL_VAL EQU 3
P2_6_CLK__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_6_CLK__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_6_CLK__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_6_CLK__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_6_CLK__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_6_CLK__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_6_CLK__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_6_CLK__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_6_CLK__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_6_CLK__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_6_CLK__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_6_CLK__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_6_CLK__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_6_CLK__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_6_CLK__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_6_CLK__0__PC EQU CYREG_PRT2_PC
P2_6_CLK__0__PC2 EQU CYREG_PRT2_PC2
P2_6_CLK__0__PORT EQU 2
P2_6_CLK__0__PS EQU CYREG_PRT2_PS
P2_6_CLK__0__SHIFT EQU 6
P2_6_CLK__DR EQU CYREG_PRT2_DR
P2_6_CLK__INTCFG EQU CYREG_PRT2_INTCFG
P2_6_CLK__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_6_CLK__MASK EQU 0x40
P2_6_CLK__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_6_CLK__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_6_CLK__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_6_CLK__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_6_CLK__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_6_CLK__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_6_CLK__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_6_CLK__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_6_CLK__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_6_CLK__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_6_CLK__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_6_CLK__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_6_CLK__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_6_CLK__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_6_CLK__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_6_CLK__PC EQU CYREG_PRT2_PC
P2_6_CLK__PC2 EQU CYREG_PRT2_PC2
P2_6_CLK__PORT EQU 2
P2_6_CLK__PS EQU CYREG_PRT2_PS
P2_6_CLK__SHIFT EQU 6

; UART_SCB
UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; CR_Addr
CR_Addr_Sync_ctrl_reg__0__MASK EQU 0x01
CR_Addr_Sync_ctrl_reg__0__POS EQU 0
CR_Addr_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
CR_Addr_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
CR_Addr_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
CR_Addr_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
CR_Addr_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
CR_Addr_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
CR_Addr_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
CR_Addr_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
CR_Addr_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
CR_Addr_Sync_ctrl_reg__1__MASK EQU 0x02
CR_Addr_Sync_ctrl_reg__1__POS EQU 1
CR_Addr_Sync_ctrl_reg__2__MASK EQU 0x04
CR_Addr_Sync_ctrl_reg__2__POS EQU 2
CR_Addr_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
CR_Addr_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
CR_Addr_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
CR_Addr_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
CR_Addr_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
CR_Addr_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
CR_Addr_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
CR_Addr_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
CR_Addr_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
CR_Addr_Sync_ctrl_reg__MASK EQU 0x07
CR_Addr_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
CR_Addr_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
CR_Addr_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00

; P0_0_B1
P0_0_B1__0__DM__MASK EQU 0x07
P0_0_B1__0__DM__SHIFT EQU 0
P0_0_B1__0__DR EQU CYREG_PRT0_DR
P0_0_B1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_0_B1__0__HSIOM_MASK EQU 0x0000000F
P0_0_B1__0__HSIOM_SHIFT EQU 0
P0_0_B1__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_0_B1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_0_B1__0__MASK EQU 0x01
P0_0_B1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
P0_0_B1__0__OUT_SEL_SHIFT EQU 0
P0_0_B1__0__OUT_SEL_VAL EQU 2
P0_0_B1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_0_B1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_0_B1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_0_B1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_0_B1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_0_B1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_0_B1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_0_B1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_0_B1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_0_B1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_0_B1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_0_B1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_0_B1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_0_B1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_0_B1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_0_B1__0__PC EQU CYREG_PRT0_PC
P0_0_B1__0__PC2 EQU CYREG_PRT0_PC2
P0_0_B1__0__PORT EQU 0
P0_0_B1__0__PS EQU CYREG_PRT0_PS
P0_0_B1__0__SHIFT EQU 0
P0_0_B1__DR EQU CYREG_PRT0_DR
P0_0_B1__INTCFG EQU CYREG_PRT0_INTCFG
P0_0_B1__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_0_B1__MASK EQU 0x01
P0_0_B1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_0_B1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_0_B1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_0_B1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_0_B1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_0_B1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_0_B1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_0_B1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_0_B1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_0_B1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_0_B1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_0_B1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_0_B1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_0_B1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_0_B1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_0_B1__PC EQU CYREG_PRT0_PC
P0_0_B1__PC2 EQU CYREG_PRT0_PC2
P0_0_B1__PORT EQU 0
P0_0_B1__PS EQU CYREG_PRT0_PS
P0_0_B1__SHIFT EQU 0

; P0_7_R1
P0_7_R1__0__DM__MASK EQU 0xE00000
P0_7_R1__0__DM__SHIFT EQU 21
P0_7_R1__0__DR EQU CYREG_PRT0_DR
P0_7_R1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_7_R1__0__HSIOM_MASK EQU 0xF0000000
P0_7_R1__0__HSIOM_SHIFT EQU 28
P0_7_R1__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_7_R1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_7_R1__0__MASK EQU 0x80
P0_7_R1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
P0_7_R1__0__OUT_SEL_SHIFT EQU 14
P0_7_R1__0__OUT_SEL_VAL EQU 1
P0_7_R1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_7_R1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_7_R1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_7_R1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_7_R1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_7_R1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_7_R1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_7_R1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_7_R1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_7_R1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_7_R1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_7_R1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_7_R1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_7_R1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_7_R1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_7_R1__0__PC EQU CYREG_PRT0_PC
P0_7_R1__0__PC2 EQU CYREG_PRT0_PC2
P0_7_R1__0__PORT EQU 0
P0_7_R1__0__PS EQU CYREG_PRT0_PS
P0_7_R1__0__SHIFT EQU 7
P0_7_R1__DR EQU CYREG_PRT0_DR
P0_7_R1__INTCFG EQU CYREG_PRT0_INTCFG
P0_7_R1__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_7_R1__MASK EQU 0x80
P0_7_R1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_7_R1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_7_R1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_7_R1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_7_R1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_7_R1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_7_R1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_7_R1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_7_R1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_7_R1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_7_R1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_7_R1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_7_R1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_7_R1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_7_R1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_7_R1__PC EQU CYREG_PRT0_PC
P0_7_R1__PC2 EQU CYREG_PRT0_PC2
P0_7_R1__PORT EQU 0
P0_7_R1__PS EQU CYREG_PRT0_PS
P0_7_R1__SHIFT EQU 7

; P1_0_G2
P1_0_G2__0__DM__MASK EQU 0x07
P1_0_G2__0__DM__SHIFT EQU 0
P1_0_G2__0__DR EQU CYREG_PRT1_DR
P1_0_G2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_0_G2__0__HSIOM_MASK EQU 0x0000000F
P1_0_G2__0__HSIOM_SHIFT EQU 0
P1_0_G2__0__INTCFG EQU CYREG_PRT1_INTCFG
P1_0_G2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_0_G2__0__MASK EQU 0x01
P1_0_G2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1_0_G2__0__OUT_SEL_SHIFT EQU 0
P1_0_G2__0__OUT_SEL_VAL EQU 1
P1_0_G2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_0_G2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_0_G2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_0_G2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_0_G2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_0_G2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_0_G2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_0_G2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_0_G2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_0_G2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_0_G2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_0_G2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_0_G2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_0_G2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_0_G2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_0_G2__0__PC EQU CYREG_PRT1_PC
P1_0_G2__0__PC2 EQU CYREG_PRT1_PC2
P1_0_G2__0__PORT EQU 1
P1_0_G2__0__PS EQU CYREG_PRT1_PS
P1_0_G2__0__SHIFT EQU 0
P1_0_G2__DR EQU CYREG_PRT1_DR
P1_0_G2__INTCFG EQU CYREG_PRT1_INTCFG
P1_0_G2__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_0_G2__MASK EQU 0x01
P1_0_G2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_0_G2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_0_G2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_0_G2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_0_G2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_0_G2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_0_G2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_0_G2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_0_G2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_0_G2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_0_G2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_0_G2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_0_G2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_0_G2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_0_G2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_0_G2__PC EQU CYREG_PRT1_PC
P1_0_G2__PC2 EQU CYREG_PRT1_PC2
P1_0_G2__PORT EQU 1
P1_0_G2__PS EQU CYREG_PRT1_PS
P1_0_G2__SHIFT EQU 0

; P2_7_B2
P2_7_B2__0__DM__MASK EQU 0xE00000
P2_7_B2__0__DM__SHIFT EQU 21
P2_7_B2__0__DR EQU CYREG_PRT2_DR
P2_7_B2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_7_B2__0__HSIOM_MASK EQU 0xF0000000
P2_7_B2__0__HSIOM_SHIFT EQU 28
P2_7_B2__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_7_B2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_7_B2__0__MASK EQU 0x80
P2_7_B2__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
P2_7_B2__0__OUT_SEL_SHIFT EQU 14
P2_7_B2__0__OUT_SEL_VAL EQU 0
P2_7_B2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_7_B2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_7_B2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_7_B2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_7_B2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_7_B2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_7_B2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_7_B2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_7_B2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_7_B2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_7_B2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_7_B2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_7_B2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_7_B2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_7_B2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_7_B2__0__PC EQU CYREG_PRT2_PC
P2_7_B2__0__PC2 EQU CYREG_PRT2_PC2
P2_7_B2__0__PORT EQU 2
P2_7_B2__0__PS EQU CYREG_PRT2_PS
P2_7_B2__0__SHIFT EQU 7
P2_7_B2__DR EQU CYREG_PRT2_DR
P2_7_B2__INTCFG EQU CYREG_PRT2_INTCFG
P2_7_B2__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_7_B2__MASK EQU 0x80
P2_7_B2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_7_B2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_7_B2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_7_B2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_7_B2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_7_B2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_7_B2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_7_B2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_7_B2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_7_B2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_7_B2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_7_B2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_7_B2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_7_B2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_7_B2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_7_B2__PC EQU CYREG_PRT2_PC
P2_7_B2__PC2 EQU CYREG_PRT2_PC2
P2_7_B2__PORT EQU 2
P2_7_B2__PS EQU CYREG_PRT2_PS
P2_7_B2__SHIFT EQU 7

; P3_5_R2
P3_5_R2__0__DM__MASK EQU 0x38000
P3_5_R2__0__DM__SHIFT EQU 15
P3_5_R2__0__DR EQU CYREG_PRT3_DR
P3_5_R2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
P3_5_R2__0__HSIOM_MASK EQU 0x00F00000
P3_5_R2__0__HSIOM_SHIFT EQU 20
P3_5_R2__0__INTCFG EQU CYREG_PRT3_INTCFG
P3_5_R2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
P3_5_R2__0__MASK EQU 0x20
P3_5_R2__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
P3_5_R2__0__OUT_SEL_SHIFT EQU 10
P3_5_R2__0__OUT_SEL_VAL EQU 0
P3_5_R2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
P3_5_R2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
P3_5_R2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
P3_5_R2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
P3_5_R2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
P3_5_R2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
P3_5_R2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
P3_5_R2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
P3_5_R2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
P3_5_R2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
P3_5_R2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
P3_5_R2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
P3_5_R2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
P3_5_R2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
P3_5_R2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
P3_5_R2__0__PC EQU CYREG_PRT3_PC
P3_5_R2__0__PC2 EQU CYREG_PRT3_PC2
P3_5_R2__0__PORT EQU 3
P3_5_R2__0__PS EQU CYREG_PRT3_PS
P3_5_R2__0__SHIFT EQU 5
P3_5_R2__DR EQU CYREG_PRT3_DR
P3_5_R2__INTCFG EQU CYREG_PRT3_INTCFG
P3_5_R2__INTSTAT EQU CYREG_PRT3_INTSTAT
P3_5_R2__MASK EQU 0x20
P3_5_R2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
P3_5_R2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
P3_5_R2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
P3_5_R2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
P3_5_R2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
P3_5_R2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
P3_5_R2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
P3_5_R2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
P3_5_R2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
P3_5_R2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
P3_5_R2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
P3_5_R2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
P3_5_R2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
P3_5_R2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
P3_5_R2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
P3_5_R2__PC EQU CYREG_PRT3_PC
P3_5_R2__PC2 EQU CYREG_PRT3_PC2
P3_5_R2__PORT EQU 3
P3_5_R2__PS EQU CYREG_PRT3_PS
P3_5_R2__SHIFT EQU 5

; P3_6_OE
P3_6_OE__0__DM__MASK EQU 0x1C0000
P3_6_OE__0__DM__SHIFT EQU 18
P3_6_OE__0__DR EQU CYREG_PRT3_DR
P3_6_OE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
P3_6_OE__0__HSIOM_MASK EQU 0x0F000000
P3_6_OE__0__HSIOM_SHIFT EQU 24
P3_6_OE__0__INTCFG EQU CYREG_PRT3_INTCFG
P3_6_OE__0__INTSTAT EQU CYREG_PRT3_INTSTAT
P3_6_OE__0__MASK EQU 0x40
P3_6_OE__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
P3_6_OE__0__OUT_SEL_SHIFT EQU 12
P3_6_OE__0__OUT_SEL_VAL EQU 1
P3_6_OE__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
P3_6_OE__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
P3_6_OE__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
P3_6_OE__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
P3_6_OE__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
P3_6_OE__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
P3_6_OE__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
P3_6_OE__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
P3_6_OE__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
P3_6_OE__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
P3_6_OE__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
P3_6_OE__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
P3_6_OE__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
P3_6_OE__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
P3_6_OE__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
P3_6_OE__0__PC EQU CYREG_PRT3_PC
P3_6_OE__0__PC2 EQU CYREG_PRT3_PC2
P3_6_OE__0__PORT EQU 3
P3_6_OE__0__PS EQU CYREG_PRT3_PS
P3_6_OE__0__SHIFT EQU 6
P3_6_OE__DR EQU CYREG_PRT3_DR
P3_6_OE__INTCFG EQU CYREG_PRT3_INTCFG
P3_6_OE__INTSTAT EQU CYREG_PRT3_INTSTAT
P3_6_OE__MASK EQU 0x40
P3_6_OE__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
P3_6_OE__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
P3_6_OE__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
P3_6_OE__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
P3_6_OE__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
P3_6_OE__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
P3_6_OE__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
P3_6_OE__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
P3_6_OE__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
P3_6_OE__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
P3_6_OE__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
P3_6_OE__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
P3_6_OE__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
P3_6_OE__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
P3_6_OE__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
P3_6_OE__PC EQU CYREG_PRT3_PC
P3_6_OE__PC2 EQU CYREG_PRT3_PC2
P3_6_OE__PORT EQU 3
P3_6_OE__PS EQU CYREG_PRT3_PS
P3_6_OE__SHIFT EQU 6

; P3_7_G1
P3_7_G1__0__DM__MASK EQU 0xE00000
P3_7_G1__0__DM__SHIFT EQU 21
P3_7_G1__0__DR EQU CYREG_PRT3_DR
P3_7_G1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
P3_7_G1__0__HSIOM_MASK EQU 0xF0000000
P3_7_G1__0__HSIOM_SHIFT EQU 28
P3_7_G1__0__INTCFG EQU CYREG_PRT3_INTCFG
P3_7_G1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
P3_7_G1__0__MASK EQU 0x80
P3_7_G1__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
P3_7_G1__0__OUT_SEL_SHIFT EQU 14
P3_7_G1__0__OUT_SEL_VAL EQU 3
P3_7_G1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
P3_7_G1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
P3_7_G1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
P3_7_G1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
P3_7_G1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
P3_7_G1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
P3_7_G1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
P3_7_G1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
P3_7_G1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
P3_7_G1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
P3_7_G1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
P3_7_G1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
P3_7_G1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
P3_7_G1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
P3_7_G1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
P3_7_G1__0__PC EQU CYREG_PRT3_PC
P3_7_G1__0__PC2 EQU CYREG_PRT3_PC2
P3_7_G1__0__PORT EQU 3
P3_7_G1__0__PS EQU CYREG_PRT3_PS
P3_7_G1__0__SHIFT EQU 7
P3_7_G1__DR EQU CYREG_PRT3_DR
P3_7_G1__INTCFG EQU CYREG_PRT3_INTCFG
P3_7_G1__INTSTAT EQU CYREG_PRT3_INTSTAT
P3_7_G1__MASK EQU 0x80
P3_7_G1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
P3_7_G1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
P3_7_G1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
P3_7_G1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
P3_7_G1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
P3_7_G1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
P3_7_G1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
P3_7_G1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
P3_7_G1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
P3_7_G1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
P3_7_G1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
P3_7_G1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
P3_7_G1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
P3_7_G1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
P3_7_G1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
P3_7_G1__PC EQU CYREG_PRT3_PC
P3_7_G1__PC2 EQU CYREG_PRT3_PC2
P3_7_G1__PORT EQU 3
P3_7_G1__PS EQU CYREG_PRT3_PS
P3_7_G1__SHIFT EQU 7

; UART_rx
UART_rx__0__DM__MASK EQU 0x07
UART_rx__0__DM__SHIFT EQU 0
UART_rx__0__DR EQU CYREG_PRT4_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_PRT4_PC
UART_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_rx__0__PORT EQU 4
UART_rx__0__PS EQU CYREG_PRT4_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_PRT4_DR
UART_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_PRT4_PC
UART_rx__PC2 EQU CYREG_PRT4_PC2
UART_rx__PORT EQU 4
UART_rx__PS EQU CYREG_PRT4_PS
UART_rx__SHIFT EQU 0

; UART_tx
UART_tx__0__DM__MASK EQU 0x38
UART_tx__0__DM__SHIFT EQU 3
UART_tx__0__DR EQU CYREG_PRT4_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_PRT4_PC
UART_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_tx__0__PORT EQU 4
UART_tx__0__PS EQU CYREG_PRT4_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_PRT4_DR
UART_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_PRT4_PC
UART_tx__PC2 EQU CYREG_PRT4_PC2
UART_tx__PORT EQU 4
UART_tx__PS EQU CYREG_PRT4_PS
UART_tx__SHIFT EQU 1

; P2_0_A
P2_0_A__0__DM__MASK EQU 0x07
P2_0_A__0__DM__SHIFT EQU 0
P2_0_A__0__DR EQU CYREG_PRT2_DR
P2_0_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_0_A__0__HSIOM_MASK EQU 0x0000000F
P2_0_A__0__HSIOM_SHIFT EQU 0
P2_0_A__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_0_A__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_0_A__0__MASK EQU 0x01
P2_0_A__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
P2_0_A__0__OUT_SEL_SHIFT EQU 0
P2_0_A__0__OUT_SEL_VAL EQU 3
P2_0_A__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_0_A__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_0_A__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_0_A__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_0_A__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_0_A__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_0_A__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_0_A__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_0_A__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_0_A__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_0_A__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_0_A__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_0_A__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_0_A__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_0_A__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_0_A__0__PC EQU CYREG_PRT2_PC
P2_0_A__0__PC2 EQU CYREG_PRT2_PC2
P2_0_A__0__PORT EQU 2
P2_0_A__0__PS EQU CYREG_PRT2_PS
P2_0_A__0__SHIFT EQU 0
P2_0_A__DR EQU CYREG_PRT2_DR
P2_0_A__INTCFG EQU CYREG_PRT2_INTCFG
P2_0_A__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_0_A__MASK EQU 0x01
P2_0_A__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_0_A__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_0_A__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_0_A__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_0_A__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_0_A__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_0_A__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_0_A__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_0_A__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_0_A__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_0_A__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_0_A__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_0_A__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_0_A__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_0_A__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_0_A__PC EQU CYREG_PRT2_PC
P2_0_A__PC2 EQU CYREG_PRT2_PC2
P2_0_A__PORT EQU 2
P2_0_A__PS EQU CYREG_PRT2_PS
P2_0_A__SHIFT EQU 0

; P2_1_B
P2_1_B__0__DM__MASK EQU 0x38
P2_1_B__0__DM__SHIFT EQU 3
P2_1_B__0__DR EQU CYREG_PRT2_DR
P2_1_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_1_B__0__HSIOM_MASK EQU 0x000000F0
P2_1_B__0__HSIOM_SHIFT EQU 4
P2_1_B__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_1_B__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_1_B__0__MASK EQU 0x02
P2_1_B__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
P2_1_B__0__OUT_SEL_SHIFT EQU 2
P2_1_B__0__OUT_SEL_VAL EQU 2
P2_1_B__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_1_B__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_1_B__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_1_B__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_1_B__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_1_B__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_1_B__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_1_B__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_1_B__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_1_B__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_1_B__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_1_B__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_1_B__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_1_B__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_1_B__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_1_B__0__PC EQU CYREG_PRT2_PC
P2_1_B__0__PC2 EQU CYREG_PRT2_PC2
P2_1_B__0__PORT EQU 2
P2_1_B__0__PS EQU CYREG_PRT2_PS
P2_1_B__0__SHIFT EQU 1
P2_1_B__DR EQU CYREG_PRT2_DR
P2_1_B__INTCFG EQU CYREG_PRT2_INTCFG
P2_1_B__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_1_B__MASK EQU 0x02
P2_1_B__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_1_B__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_1_B__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_1_B__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_1_B__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_1_B__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_1_B__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_1_B__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_1_B__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_1_B__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_1_B__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_1_B__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_1_B__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_1_B__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_1_B__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_1_B__PC EQU CYREG_PRT2_PC
P2_1_B__PC2 EQU CYREG_PRT2_PC2
P2_1_B__PORT EQU 2
P2_1_B__PS EQU CYREG_PRT2_PS
P2_1_B__SHIFT EQU 1

; P2_2_C
P2_2_C__0__DM__MASK EQU 0x1C0
P2_2_C__0__DM__SHIFT EQU 6
P2_2_C__0__DR EQU CYREG_PRT2_DR
P2_2_C__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_2_C__0__HSIOM_MASK EQU 0x00000F00
P2_2_C__0__HSIOM_SHIFT EQU 8
P2_2_C__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_2_C__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_2_C__0__MASK EQU 0x04
P2_2_C__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
P2_2_C__0__OUT_SEL_SHIFT EQU 4
P2_2_C__0__OUT_SEL_VAL EQU 1
P2_2_C__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_2_C__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_2_C__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_2_C__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_2_C__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_2_C__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_2_C__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_2_C__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_2_C__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_2_C__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_2_C__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_2_C__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_2_C__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_2_C__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_2_C__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_2_C__0__PC EQU CYREG_PRT2_PC
P2_2_C__0__PC2 EQU CYREG_PRT2_PC2
P2_2_C__0__PORT EQU 2
P2_2_C__0__PS EQU CYREG_PRT2_PS
P2_2_C__0__SHIFT EQU 2
P2_2_C__DR EQU CYREG_PRT2_DR
P2_2_C__INTCFG EQU CYREG_PRT2_INTCFG
P2_2_C__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_2_C__MASK EQU 0x04
P2_2_C__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_2_C__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_2_C__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_2_C__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_2_C__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_2_C__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_2_C__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_2_C__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_2_C__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_2_C__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_2_C__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_2_C__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_2_C__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_2_C__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_2_C__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_2_C__PC EQU CYREG_PRT2_PC
P2_2_C__PC2 EQU CYREG_PRT2_PC2
P2_2_C__PORT EQU 2
P2_2_C__PS EQU CYREG_PRT2_PS
P2_2_C__SHIFT EQU 2

; isr_2
isr_2__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_2__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_2__INTC_MASK EQU 0x01
isr_2__INTC_NUMBER EQU 0
isr_2__INTC_PRIOR_MASK EQU 0xC0
isr_2__INTC_PRIOR_NUM EQU 1
isr_2__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_2__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_2__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC4A
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC4A_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
