{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Defaulting to user installation because normal site-packages is not writeable\n",
      "Requirement already satisfied: jupyter in /home/otto/.local/lib/python3.10/site-packages (from -r requirements.txt (line 2)) (1.0.0)\n",
      "Requirement already satisfied: jupyterlab in /home/otto/.local/lib/python3.10/site-packages (from -r requirements.txt (line 3)) (4.1.5)\n",
      "Requirement already satisfied: numpy in /home/otto/.local/lib/python3.10/site-packages (from -r requirements.txt (line 5)) (1.24.2)\n",
      "Requirement already satisfied: onnxruntime in /home/otto/.local/lib/python3.10/site-packages (from -r requirements.txt (line 6)) (1.17.1)\n",
      "Requirement already satisfied: apache-tvm==0.11.1 in /home/otto/.local/lib/python3.10/site-packages (from -r requirements.txt (line 7)) (0.11.1)\n",
      "Requirement already satisfied: typing_extensions in /home/otto/.local/lib/python3.10/site-packages (from -r requirements.txt (line 8)) (4.10.0)\n",
      "Requirement already satisfied: onnx in /home/otto/.local/lib/python3.10/site-packages (from -r requirements.txt (line 9)) (1.15.0)\n",
      "Requirement already satisfied: onnxoptimizer in /home/otto/.local/lib/python3.10/site-packages (from -r requirements.txt (line 10)) (0.3.13)\n",
      "Requirement already satisfied: appJar in /home/otto/.local/lib/python3.10/site-packages (from -r requirements.txt (line 11)) (0.94.0)\n",
      "\u001b[31mERROR: Could not find a version that satisfies the requirement sys (from versions: none)\u001b[0m\u001b[31m\n",
      "\u001b[0m\u001b[31mERROR: No matching distribution found for sys\u001b[0m\u001b[31m\n",
      "\u001b[0mNote: you may need to restart the kernel to use updated packages.\n"
     ]
    }
   ],
   "source": [
    "#Init enviroment\n",
    "!python3 -m venv venv\n",
    "!source venv/bin/activate\n",
    "%pip install -r requirements.txt"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 1. Compiling to C using TVMC\n",
    "\n",
    "This is the first part of the flow, here we use a python TVM interface and Micro TVM called TVMC to compile the ONNX model into an Ahead-Of-Time/Statically scheduled C function."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[00:00:30] /home/otto/DTU/Special_F24/tvm/src/relay/transforms/convert_layout.cc:99: Warning: Desired layout(s) not specified for op: nn.max_pool2d\n",
      "[00:00:30] /home/otto/DTU/Special_F24/tvm/src/relay/transforms/convert_layout.cc:99: Warning: Desired layout(s) not specified for op: nn.max_pool2d\n",
      "WARNING:autotvm:One or more operators have not been tuned. Please tune your model for better performance. Use DEBUG logging level to see more details.\n"
     ]
    }
   ],
   "source": [
    "!tvmc compile mnist-12.onnx --target='c -keys=cpu -model=host' --runtime crt --executor-aot-interface-api c --executor=aot --executor-aot-unpacked-api=1 --desired-layout NCHW --output-format mlf --pass-config tir.disable_vectorize=1"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<details>\n",
    "\n",
    "<summary>Explenation of TVMC arguments</summary>\n",
    "\n",
    "- **tvmc compile** *Is simply the command to invoke tvmc to compile.*\n",
    "- **--target='c -keys=cpu -model=host'** *Is describing the target for TVM, as it can also target GPU and NPU.*\n",
    "- **--runtime crt** *Is describing the runtime that we would like TVM to use. We use crt, as that is what the AOT executor is also targeting*\n",
    "- **--executor-aot-interface-api c --executor=aot --executor-aot-unpacked-api=1** *This is the arguments that tells TVM to use the AOT scheduler*\n",
    "- **--desired-layout NCHW** *An argument that decides MAC layout*\n",
    "- **--output-format mlf** *An argument describing output format*\n",
    "- **--pass-config tir.disable_vectorize=1** *An argument that disables the vectorize TVM pass*\n",
    "</details>\n",
    "</br>\n",
    "\n",
    "This should create a folder called `module.tar` which should simply be extracted to reveal the folders containing C code.\n",
    "\n",
    "This can be done by:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "./\n",
      "./codegen/\n",
      "./codegen/host/\n",
      "./codegen/host/include/\n",
      "./codegen/host/include/tvmgen_default.h\n",
      "./codegen/host/src/\n",
      "./codegen/host/src/default_lib0.c\n",
      "./codegen/host/src/default_lib1.c\n",
      "./metadata.json\n",
      "./parameters/\n",
      "./parameters/default.params\n",
      "./src/\n",
      "./src/default.relay\n",
      "./runtime/\n",
      "./runtime/CMakeLists.txt\n",
      "./runtime/include/\n",
      "./runtime/include/checksum.h\n",
      "./runtime/include/dlpack/\n",
      "./runtime/include/dlpack/dlpack.h\n",
      "./runtime/include/dmlc/\n",
      "./runtime/include/dmlc/any.h\n",
      "./runtime/include/dmlc/array_view.h\n",
      "./runtime/include/dmlc/base.h\n",
      "./runtime/include/dmlc/blockingconcurrentqueue.h\n",
      "./runtime/include/dmlc/build_config_default.h\n",
      "./runtime/include/dmlc/common.h\n",
      "./runtime/include/dmlc/concurrency.h\n",
      "./runtime/include/dmlc/concurrentqueue.h\n",
      "./runtime/include/dmlc/config.h\n",
      "./runtime/include/dmlc/data.h\n",
      "./runtime/include/dmlc/endian.h\n",
      "./runtime/include/dmlc/filesystem.h\n",
      "./runtime/include/dmlc/input_split_shuffle.h\n",
      "./runtime/include/dmlc/io.h\n",
      "./runtime/include/dmlc/json.h\n",
      "./runtime/include/dmlc/logging.h\n",
      "./runtime/include/dmlc/lua.h\n",
      "./runtime/include/dmlc/memory.h\n",
      "./runtime/include/dmlc/memory_io.h\n",
      "./runtime/include/dmlc/omp.h\n",
      "./runtime/include/dmlc/optional.h\n",
      "./runtime/include/dmlc/parameter.h\n",
      "./runtime/include/dmlc/recordio.h\n",
      "./runtime/include/dmlc/registry.h\n",
      "./runtime/include/dmlc/serializer.h\n",
      "./runtime/include/dmlc/strtonum.h\n",
      "./runtime/include/dmlc/thread_group.h\n",
      "./runtime/include/dmlc/thread_local.h\n",
      "./runtime/include/dmlc/threadediter.h\n",
      "./runtime/include/dmlc/timer.h\n",
      "./runtime/include/dmlc/type_traits.h\n",
      "./runtime/include/tvm/\n",
      "./runtime/include/tvm/runtime/\n",
      "./runtime/include/tvm/runtime/c_backend_api.h\n",
      "./runtime/include/tvm/runtime/c_runtime_api.h\n",
      "./runtime/include/tvm/runtime/crt/\n",
      "./runtime/include/tvm/runtime/crt/aot_executor.h\n",
      "./runtime/include/tvm/runtime/crt/aot_executor_module.h\n",
      "./runtime/include/tvm/runtime/crt/crt.h\n",
      "./runtime/include/tvm/runtime/crt/error_codes.h\n",
      "./runtime/include/tvm/runtime/crt/func_registry.h\n",
      "./runtime/include/tvm/runtime/crt/graph_executor.h\n",
      "./runtime/include/tvm/runtime/crt/graph_executor_module.h\n",
      "./runtime/include/tvm/runtime/crt/internal/\n",
      "./runtime/include/tvm/runtime/crt/internal/common/\n",
      "./runtime/include/tvm/runtime/crt/internal/common/func_registry.h\n",
      "./runtime/include/tvm/runtime/crt/internal/common/ndarray.h\n",
      "./runtime/include/tvm/runtime/crt/internal/graph_executor/\n",
      "./runtime/include/tvm/runtime/crt/internal/graph_executor/graph_executor.h\n",
      "./runtime/include/tvm/runtime/crt/internal/graph_executor/load_json.h\n",
      "./runtime/include/tvm/runtime/crt/internal/memory/\n",
      "./runtime/include/tvm/runtime/crt/internal/memory/page_allocator.h\n",
      "./runtime/include/tvm/runtime/crt/logging.h\n",
      "./runtime/include/tvm/runtime/crt/microtvm_rpc_server.h\n",
      "./runtime/include/tvm/runtime/crt/module.h\n",
      "./runtime/include/tvm/runtime/crt/packed_func.h\n",
      "./runtime/include/tvm/runtime/crt/page_allocator.h\n",
      "./runtime/include/tvm/runtime/crt/platform.h\n",
      "./runtime/include/tvm/runtime/crt/rpc_common/\n",
      "./runtime/include/tvm/runtime/crt/rpc_common/frame_buffer.h\n",
      "./runtime/include/tvm/runtime/crt/rpc_common/framing.h\n",
      "./runtime/include/tvm/runtime/crt/rpc_common/session.h\n",
      "./runtime/include/tvm/runtime/crt/rpc_common/write_stream.h\n",
      "./runtime/include/tvm/runtime/crt/stack_allocator.h\n",
      "./runtime/include/tvm/runtime/metadata_types.h\n",
      "./runtime/src/\n",
      "./runtime/src/runtime/\n",
      "./runtime/src/runtime/crt/\n",
      "./runtime/src/runtime/crt/aot_executor/\n",
      "./runtime/src/runtime/crt/aot_executor/aot_executor.c\n",
      "./runtime/src/runtime/crt/aot_executor_module/\n",
      "./runtime/src/runtime/crt/aot_executor_module/aot_executor_module.c\n",
      "./runtime/src/runtime/crt/common/\n",
      "./runtime/src/runtime/crt/common/crt_backend_api.c\n",
      "./runtime/src/runtime/crt/common/crt_runtime_api.c\n",
      "./runtime/src/runtime/crt/common/func_registry.c\n",
      "./runtime/src/runtime/crt/common/ndarray.c\n",
      "./runtime/src/runtime/crt/common/packed_func.c\n",
      "./runtime/src/runtime/crt/graph_executor/\n",
      "./runtime/src/runtime/crt/graph_executor/graph_executor.c\n",
      "./runtime/src/runtime/crt/graph_executor/load_json.c\n",
      "./runtime/src/runtime/crt/graph_executor_module/\n",
      "./runtime/src/runtime/crt/graph_executor_module/graph_executor_module.c\n",
      "./runtime/src/runtime/crt/memory/\n",
      "./runtime/src/runtime/crt/memory/page_allocator.c\n",
      "./runtime/src/runtime/crt/memory/stack_allocator.c\n",
      "./runtime/src/runtime/crt/microtvm_rpc_common/\n",
      "./runtime/src/runtime/crt/microtvm_rpc_common/crcccitt.c\n",
      "./runtime/src/runtime/crt/microtvm_rpc_common/frame_buffer.cc\n",
      "./runtime/src/runtime/crt/microtvm_rpc_common/framing.cc\n",
      "./runtime/src/runtime/crt/microtvm_rpc_common/session.cc\n",
      "./runtime/src/runtime/crt/microtvm_rpc_common/write_stream.cc\n",
      "./runtime/src/runtime/crt/microtvm_rpc_server/\n",
      "./runtime/src/runtime/crt/microtvm_rpc_server/rpc_server.cc\n",
      "./runtime/src/runtime/crt/tab/\n",
      "./runtime/src/runtime/crt/tab/gentab_ccitt.inc\n",
      "./runtime/src/runtime/minrpc/\n",
      "./runtime/src/runtime/minrpc/minrpc_interfaces.h\n",
      "./runtime/src/runtime/minrpc/minrpc_logger.h\n",
      "./runtime/src/runtime/minrpc/minrpc_server.h\n",
      "./runtime/src/runtime/minrpc/minrpc_server_logging.h\n",
      "./runtime/src/runtime/minrpc/rpc_reference.h\n",
      "./runtime/src/support/\n",
      "./runtime/src/support/generic_arena.h\n",
      "./runtime/src/support/ssize.h\n",
      "./templates/crt_config.h.template\n",
      "./templates/platform.c.template\n"
     ]
    }
   ],
   "source": [
    "!tar -xvf module.tar --one-top-level\n",
    "!rm module.tar"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 2. Preparing for HLS\n",
    "\n",
    "Now we have to prepare the C code for HLS, this requires some clean up and some small modifications."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "!cp -r module/codegen/host/ ./\n",
    "!rm -r module/"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Here we do a couple changes to make the C code ready for HLS.\n",
    "\n",
    "1. Clean up all the dependenciest that are not used.\n",
    "2. Add lib0 to lib1 as an include.\n",
    "3. Change the main function to not use pure pointers.\n",
    "\n",
    "<details>\n",
    "<summary>Manual work still to be done</summary>\n",
    "\n",
    "After running the scripts, there is still some work to be:\n",
    "- Move the constants and workspace from `defualt_lib0.c` to `defualt_lib1.c`, change naming to match the moved constants & add `#include <stdint.h>`\n",
    "- Change the funciton signature to add the size of input output from the struct found in `defualt_lib0.c` (see example \"/host\" folder)\n",
    "</details>\n",
    "</br>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "ename": "TypeError",
     "evalue": "fix_header_file() missing 1 required positional argument: 'path'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mTypeError\u001b[0m                                 Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[12], line 3\u001b[0m\n\u001b[1;32m      1\u001b[0m \u001b[38;5;28;01mimport\u001b[39;00m \u001b[38;5;21;01mcleanup\u001b[39;00m \u001b[38;5;28;01mas\u001b[39;00m \u001b[38;5;21;01mc\u001b[39;00m\n\u001b[0;32m----> 3\u001b[0m \u001b[43mc\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mfix_header_file\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m      4\u001b[0m c\u001b[38;5;241m.\u001b[39mfix_lib_file_0(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mhost/src/default_lib0.c\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m      5\u001b[0m c\u001b[38;5;241m.\u001b[39mfix_lib_file_1(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mhost/src/default_lib1.c\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n",
      "\u001b[0;31mTypeError\u001b[0m: fix_header_file() missing 1 required positional argument: 'path'"
     ]
    }
   ],
   "source": [
    "import cleanup as c\n",
    "\n",
    "c.fix_header_file()\n",
    "c.fix_lib_file_0(\"host/src/default_lib0.c\")\n",
    "c.fix_lib_file_1(\"host/src/default_lib1.c\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 3. HLS using vitis\n",
    "\n",
    "This part like the first part is very automated, it is mainly running the script [vitis_conifg](vitits_config.ini) to initiate the Vitis HLS"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** v++ v2023.2 (64-bit)\n",
      "  **** SW Build 4026344 on 2023-10-11-15:42:10\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "Running Dispatch Server on port: 34323\n",
      "INFO: [v++ 60-1548] Creating build summary session with primary output /home/otto/DTU/OTF/tvmgen_default_tvm_main_/tvmgen_default_tvm_main_.hlscompile_summary, at Thu May 30 23:18:48 2024\n",
      "INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/otto/DTU/OTF/tvmgen_default_tvm_main_ -config /home/otto/DTU/OTF/vitits_config.ini -cmdlineconfig /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/config.cmdline\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)\n",
      "  **** SW Build 4023990 on Oct 11 2023\n",
      "  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023\n",
      "  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'otto' on host 'otto-ThinkPad-L14' (Linux_x86_64 version 6.5.0-35-generic) on Thu May 30 23:18:49 CEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/otto/DTU/OTF'\n",
      "INFO: [HLS 200-1909] Reading HLS ini file /home/otto/DTU/OTF/vitits_config.ini\n",
      "INFO: [HLS 200-1909] Reading HLS ini file /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/config.cmdline\n",
      "INFO: [HLS 200-2005] Using work_dir /home/otto/DTU/OTF/tvmgen_default_tvm_main_ \n",
      "INFO: [HLS 200-1510] Running: open_project /home/otto/DTU/OTF/tvmgen_default_tvm_main_ -diskless \n",
      "INFO: [HLS 200-1510] Running: open_solution hls \n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html\n",
      "INFO: [HLS 200-1510] Running: apply_ini /home/otto/DTU/OTF/vitits_config.ini \n",
      "INFO: [HLS 200-1909] Reading HLS ini file /home/otto/DTU/OTF/vitits_config.ini\n",
      "WARNING: [HLS 200-1998] cannot find relative file path 'host/include/*' in directory(s): /home/otto/DTU/OTF\n",
      "INFO: [HLS 200-1465] Applying ini 'syn.file=host/src/default_lib1.c' at /home/otto/DTU/OTF/vitits_config.ini(5)\n",
      "INFO: [HLS 200-10] Adding design file '/home/otto/DTU/OTF/host/src/default_lib1.c' to the project\n",
      "INFO: [HLS 200-1465] Applying ini 'syn.cflags=-Ihost/include/*' at /home/otto/DTU/OTF/vitits_config.ini(6)\n",
      "INFO: [HLS 200-1465] Applying ini 'syn.top=tvmgen_default_tvm_main_' at /home/otto/DTU/OTF/vitits_config.ini(7)\n",
      "INFO: [HLS 200-1465] Applying ini 'part=xc7a100tcsg324-1' at /home/otto/DTU/OTF/vitits_config.ini(1)\n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'\n",
      "INFO: [HLS 200-1465] Applying ini 'clock=8' at /home/otto/DTU/OTF/vitits_config.ini(3)\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.\n",
      "INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=15%' at /home/otto/DTU/OTF/vitits_config.ini(9)\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.2ns.\n",
      "INFO: [HLS 200-1465] Applying ini 'package.output.format=rtl' at /home/otto/DTU/OTF/vitits_config.ini(8)\n",
      "INFO: [HLS 200-1510] Running: apply_ini /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/config.cmdline \n",
      "INFO: [HLS 200-1909] Reading HLS ini file /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/config.cmdline\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 244.074 MB.\n",
      "INFO: [HLS 200-10] Analyzing design file '/home/otto/DTU/OTF/host/src/default_lib1.c' ... \n",
      "WARNING: [HLS 207-4053] incompatible pointer types passing 'struct global_const_workspace *' to parameter of type 'uint8_t *' (aka 'unsigned char *') (/home/otto/DTU/OTF/host/src/default_lib1.c:1290:78)\n",
      "INFO: [HLS 207-4414] passing argument to parameter 'global_const_workspace_2_var' here (/home/otto/DTU/OTF/host/src/default_lib1.c:1264:97)\n",
      "WARNING: [HLS 207-4053] incompatible pointer types passing 'struct global_const_workspace *' to parameter of type 'uint8_t *' (aka 'unsigned char *') (/home/otto/DTU/OTF/host/src/default_lib1.c:1291:82)\n",
      "INFO: [HLS 207-4414] passing argument to parameter 'global_const_workspace_4_var' here (/home/otto/DTU/OTF/host/src/default_lib1.c:832:101)\n",
      "WARNING: [HLS 207-4053] incompatible pointer types passing 'struct global_const_workspace *' to parameter of type 'uint8_t *' (aka 'unsigned char *') (/home/otto/DTU/OTF/host/src/default_lib1.c:1292:60)\n",
      "INFO: [HLS 207-4414] passing argument to parameter 'global_const_workspace_6_var' here (/home/otto/DTU/OTF/host/src/default_lib1.c:1198:81)\n",
      "WARNING: [HLS 207-4053] incompatible pointer types passing 'struct global_const_workspace *' to parameter of type 'uint8_t *' (aka 'unsigned char *') (/home/otto/DTU/OTF/host/src/default_lib1.c:1293:53)\n",
      "INFO: [HLS 207-4414] passing argument to parameter 'global_const_workspace_8_var' here (/home/otto/DTU/OTF/host/src/default_lib1.c:1242:71)\n",
      "WARNING: [HLS 207-4053] incompatible pointer types passing 'struct global_const_workspace *' to parameter of type 'uint8_t *' (aka 'unsigned char *') (/home/otto/DTU/OTF/host/src/default_lib1.c:1294:84)\n",
      "INFO: [HLS 207-4414] passing argument to parameter 'global_const_workspace_10_var' here (/home/otto/DTU/OTF/host/src/default_lib1.c:1050:103)\n",
      "WARNING: [HLS 207-4053] incompatible pointer types passing 'struct global_const_workspace *' to parameter of type 'uint8_t *' (aka 'unsigned char *') (/home/otto/DTU/OTF/host/src/default_lib1.c:1295:62)\n",
      "INFO: [HLS 207-4414] passing argument to parameter 'global_const_workspace_12_var' here (/home/otto/DTU/OTF/host/src/default_lib1.c:1220:83)\n",
      "WARNING: [HLS 207-4053] incompatible pointer types passing 'struct global_const_workspace *' to parameter of type 'uint8_t *' (aka 'unsigned char *') (/home/otto/DTU/OTF/host/src/default_lib1.c:1296:71)\n",
      "INFO: [HLS 207-4414] passing argument to parameter 'global_const_workspace_14_var' here (/home/otto/DTU/OTF/host/src/default_lib1.c:820:93)\n",
      "WARNING: [HLS 207-4053] incompatible pointer types passing 'struct global_const_workspace *' to parameter of type 'uint8_t *' (aka 'unsigned char *') (/home/otto/DTU/OTF/host/src/default_lib1.c:1297:80)\n",
      "INFO: [HLS 207-4414] passing argument to parameter 'global_const_workspace_16_var' here (/home/otto/DTU/OTF/host/src/default_lib1.c:1174:90)\n",
      "WARNING: [HLS 207-5292] unused parameter 'global_const_workspace_14_var' (/home/otto/DTU/OTF/host/src/default_lib1.c:820:93)\n",
      "WARNING: [HLS 207-5292] unused parameter 'global_workspace_15_var' (/home/otto/DTU/OTF/host/src/default_lib1.c:820:133)\n",
      "WARNING: [HLS 207-5292] unused parameter 'global_const_workspace_6_var' (/home/otto/DTU/OTF/host/src/default_lib1.c:1198:81)\n",
      "WARNING: [HLS 207-5292] unused parameter 'global_workspace_7_var' (/home/otto/DTU/OTF/host/src/default_lib1.c:1198:120)\n",
      "WARNING: [HLS 207-5292] unused parameter 'global_const_workspace_12_var' (/home/otto/DTU/OTF/host/src/default_lib1.c:1220:83)\n",
      "WARNING: [HLS 207-5292] unused parameter 'global_workspace_13_var' (/home/otto/DTU/OTF/host/src/default_lib1.c:1220:123)\n",
      "WARNING: [HLS 207-5292] unused parameter 'global_const_workspace_8_var' (/home/otto/DTU/OTF/host/src/default_lib1.c:1242:71)\n",
      "WARNING: [HLS 207-5292] unused parameter 'global_workspace_9_var' (/home/otto/DTU/OTF/host/src/default_lib1.c:1242:110)\n",
      "WARNING: [HLS 207-5292] unused parameter 'global_const_workspace_2_var' (/home/otto/DTU/OTF/host/src/default_lib1.c:1264:97)\n",
      "WARNING: [HLS 207-5292] unused parameter 'global_workspace_3_var' (/home/otto/DTU/OTF/host/src/default_lib1.c:1264:136)\n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.67 seconds. CPU system time: 0.45 seconds. Elapsed time: 1.21 seconds; current allocated memory: 248.438 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 200-1995] There were 2,948 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 2,291 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 1,625 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 1,440 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 1,440 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 1,440 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 1,440 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 1,440 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 1,440 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 1,440 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 1,440 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 1,954 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 1,954 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 1,954 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 3,373 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 3,017 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/otto/DTU/OTF/tvmgen_default_tvm_main_/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 214-178] Inlining function 'tvmgen_default_fused_nn_pad_layout_transform' into 'tvmgen_default_tvm_main_' (/home/otto/DTU/OTF/host/src/default_lib1.c:1282:0)\n",
      "INFO: [HLS 214-178] Inlining function 'tvmgen_default_fused_nn_max_pool2d' into 'tvmgen_default_tvm_main_' (/home/otto/DTU/OTF/host/src/default_lib1.c:1282:0)\n",
      "INFO: [HLS 214-178] Inlining function 'tvmgen_default_fused_nn_pad' into 'tvmgen_default_tvm_main_' (/home/otto/DTU/OTF/host/src/default_lib1.c:1282:0)\n",
      "INFO: [HLS 214-178] Inlining function 'tvmgen_default_fused_nn_max_pool2d_1' into 'tvmgen_default_tvm_main_' (/home/otto/DTU/OTF/host/src/default_lib1.c:1282:0)\n",
      "INFO: [HLS 214-178] Inlining function 'tvmgen_default_fused_layout_transform_reshape' into 'tvmgen_default_tvm_main_' (/home/otto/DTU/OTF/host/src/default_lib1.c:1282:0)\n",
      "INFO: [HLS 214-178] Inlining function 'tvmgen_default_fused_nn_contrib_dense_pack_add' into 'tvmgen_default_tvm_main_' (/home/otto/DTU/OTF/host/src/default_lib1.c:1282:0)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:838:58)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:841:66)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:844:66)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:847:67)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:850:67)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:853:67)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:856:67)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:859:67)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:862:67)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:865:67)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:868:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:871:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:874:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:877:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:880:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:883:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:886:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:889:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:892:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:895:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:898:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:901:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:904:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:907:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:910:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:913:69)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:916:69)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:919:69)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:924:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:924:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:928:59)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:928:56)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:932:59)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:932:56)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:936:59)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:936:56)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:940:59)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:940:56)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:944:59)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:944:56)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:948:59)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:948:56)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:952:59)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:952:56)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:956:59)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:956:56)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:960:59)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:960:56)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:964:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:964:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:968:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:968:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:972:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:972:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:976:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:976:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:980:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:980:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:984:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:984:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:988:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:988:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:992:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:992:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:996:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:996:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1000:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1000:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1004:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1004:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1008:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1008:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1012:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1012:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1016:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1016:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1020:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1020:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1024:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1024:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1028:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1028:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1032:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1032:57)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1039:20)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1040:72)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1056:58)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1059:66)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1062:66)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1065:67)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1068:67)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1071:67)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1074:67)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1077:67)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1080:67)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1083:67)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1086:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1089:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1092:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1095:68)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1102:64)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1102:61)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1106:63)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1106:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1110:63)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1110:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1114:63)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1114:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1118:63)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1118:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1122:63)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1122:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1126:63)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1126:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1130:63)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1130:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1134:63)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1134:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1138:63)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1138:60)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1142:64)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1142:61)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1146:64)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1146:61)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1150:64)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1150:61)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1154:64)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1154:61)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1163:20)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1164:71)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1273:62)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1202:77)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1207:22)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1208:24)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1209:31)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1254:75)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1224:77)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1229:22)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1231:31)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:823:49)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1180:46)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1184:46)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1184:83)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1184:43)\n",
      "WARNING: [HLS 214-167] The program may have out of bound array access (/home/otto/DTU/OTF/host/src/default_lib1.c:1189:27)\n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1100_19> at /home/otto/DTU/OTF/host/src/default_lib1.c:1100:31 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1094_15> at /home/otto/DTU/OTF/host/src/default_lib1.c:1094:25 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1091_14> at /home/otto/DTU/OTF/host/src/default_lib1.c:1091:25 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1088_13> at /home/otto/DTU/OTF/host/src/default_lib1.c:1088:25 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1085_12> at /home/otto/DTU/OTF/host/src/default_lib1.c:1085:25 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1082_11> at /home/otto/DTU/OTF/host/src/default_lib1.c:1082:25 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1079_10> at /home/otto/DTU/OTF/host/src/default_lib1.c:1079:25 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1076_9> at /home/otto/DTU/OTF/host/src/default_lib1.c:1076:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1073_8> at /home/otto/DTU/OTF/host/src/default_lib1.c:1073:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1070_7> at /home/otto/DTU/OTF/host/src/default_lib1.c:1070:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1067_6> at /home/otto/DTU/OTF/host/src/default_lib1.c:1067:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1064_5> at /home/otto/DTU/OTF/host/src/default_lib1.c:1064:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1061_4> at /home/otto/DTU/OTF/host/src/default_lib1.c:1061:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1058_3> at /home/otto/DTU/OTF/host/src/default_lib1.c:1058:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1055_2> at /home/otto/DTU/OTF/host/src/default_lib1.c:1055:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1161_35> at /home/otto/DTU/OTF/host/src/default_lib1.c:1161:27 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1037_61> at /home/otto/DTU/OTF/host/src/default_lib1.c:1037:27 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_922_31> at /home/otto/DTU/OTF/host/src/default_lib1.c:922:26 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_918_29> at /home/otto/DTU/OTF/host/src/default_lib1.c:918:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_915_28> at /home/otto/DTU/OTF/host/src/default_lib1.c:915:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_912_27> at /home/otto/DTU/OTF/host/src/default_lib1.c:912:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_909_26> at /home/otto/DTU/OTF/host/src/default_lib1.c:909:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_906_25> at /home/otto/DTU/OTF/host/src/default_lib1.c:906:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_903_24> at /home/otto/DTU/OTF/host/src/default_lib1.c:903:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_900_23> at /home/otto/DTU/OTF/host/src/default_lib1.c:900:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_897_22> at /home/otto/DTU/OTF/host/src/default_lib1.c:897:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_894_21> at /home/otto/DTU/OTF/host/src/default_lib1.c:894:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_891_20> at /home/otto/DTU/OTF/host/src/default_lib1.c:891:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_888_19> at /home/otto/DTU/OTF/host/src/default_lib1.c:888:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_885_18> at /home/otto/DTU/OTF/host/src/default_lib1.c:885:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_882_17> at /home/otto/DTU/OTF/host/src/default_lib1.c:882:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_879_16> at /home/otto/DTU/OTF/host/src/default_lib1.c:879:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_876_15> at /home/otto/DTU/OTF/host/src/default_lib1.c:876:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_873_14> at /home/otto/DTU/OTF/host/src/default_lib1.c:873:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_870_13> at /home/otto/DTU/OTF/host/src/default_lib1.c:870:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_867_12> at /home/otto/DTU/OTF/host/src/default_lib1.c:867:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_864_11> at /home/otto/DTU/OTF/host/src/default_lib1.c:864:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_861_10> at /home/otto/DTU/OTF/host/src/default_lib1.c:861:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_858_9> at /home/otto/DTU/OTF/host/src/default_lib1.c:858:23 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_855_8> at /home/otto/DTU/OTF/host/src/default_lib1.c:855:23 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_852_7> at /home/otto/DTU/OTF/host/src/default_lib1.c:852:23 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_849_6> at /home/otto/DTU/OTF/host/src/default_lib1.c:849:23 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_846_5> at /home/otto/DTU/OTF/host/src/default_lib1.c:846:23 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_843_4> at /home/otto/DTU/OTF/host/src/default_lib1.c:843:23 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_840_3> at /home/otto/DTU/OTF/host/src/default_lib1.c:840:23 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_837_2> at /home/otto/DTU/OTF/host/src/default_lib1.c:837:23 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1266_2> at /home/otto/DTU/OTF/host/src/default_lib1.c:1266:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1200_2> at /home/otto/DTU/OTF/host/src/default_lib1.c:1200:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1245_3> at /home/otto/DTU/OTF/host/src/default_lib1.c:1245:26 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1222_2> at /home/otto/DTU/OTF/host/src/default_lib1.c:1222:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_822_2> at /home/otto/DTU/OTF/host/src/default_lib1.c:822:23 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1183_4> at /home/otto/DTU/OTF/host/src/default_lib1.c:1183:26 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1179_2> at /home/otto/DTU/OTF/host/src/default_lib1.c:1179:24 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1187_5> at /home/otto/DTU/OTF/host/src/default_lib1.c:1187:24 \n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1223_3' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1223:26)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1226_4' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1226:26)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1227_5' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1227:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1201_3' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1201:26)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1204_4' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1204:26)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1205_5' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1205:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1101_20' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1101:33)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1104_21' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1104:33)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1108_22' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1108:33)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1112_23' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1112:33)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1116_24' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1116:33)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1120_25' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1120:33)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1124_26' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1124:33)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1128_27' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1128:33)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1132_28' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1132:33)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1136_29' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1136:33)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1140_30' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1140:33)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1144_31' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1144:33)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1148_32' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1148:33)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1152_33' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1152:33)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_923_32' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:923:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_926_33' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:926:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_930_34' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:930:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_934_35' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:934:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_938_36' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:938:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_942_37' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:942:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_946_38' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:946:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_950_39' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:950:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_954_40' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:954:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_958_41' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:958:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_962_42' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:962:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_966_43' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:966:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_970_44' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:970:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_974_45' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:974:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_978_46' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:978:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_982_47' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:982:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_986_48' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:986:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_990_49' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:990:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_994_50' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:994:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_998_51' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:998:28)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1002_52' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1002:29)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1006_53' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1006:29)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1010_54' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1010:29)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1014_55' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1014:29)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1018_56' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1018:29)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1022_57' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1022:29)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1026_58' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1026:29)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_1030_59' is marked as complete unroll implied by the pipeline pragma (/home/otto/DTU/OTF/host/src/default_lib1.c:1030:29)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1223_3' (/home/otto/DTU/OTF/host/src/default_lib1.c:1223:26) in function 'tvmgen_default_tvm_main_' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1282:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1226_4' (/home/otto/DTU/OTF/host/src/default_lib1.c:1226:26) in function 'tvmgen_default_tvm_main_' completely with a factor of 9 (/home/otto/DTU/OTF/host/src/default_lib1.c:1282:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1227_5' (/home/otto/DTU/OTF/host/src/default_lib1.c:1227:28) in function 'tvmgen_default_tvm_main_' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1282:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1201_3' (/home/otto/DTU/OTF/host/src/default_lib1.c:1201:26) in function 'tvmgen_default_tvm_main_' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1282:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1204_4' (/home/otto/DTU/OTF/host/src/default_lib1.c:1204:26) in function 'tvmgen_default_tvm_main_' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1282:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1205_5' (/home/otto/DTU/OTF/host/src/default_lib1.c:1205:28) in function 'tvmgen_default_tvm_main_' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1282:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1101_20' (/home/otto/DTU/OTF/host/src/default_lib1.c:1101:33) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1050:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1104_21' (/home/otto/DTU/OTF/host/src/default_lib1.c:1104:33) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1050:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1108_22' (/home/otto/DTU/OTF/host/src/default_lib1.c:1108:33) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1050:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1112_23' (/home/otto/DTU/OTF/host/src/default_lib1.c:1112:33) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1050:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1116_24' (/home/otto/DTU/OTF/host/src/default_lib1.c:1116:33) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1050:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1120_25' (/home/otto/DTU/OTF/host/src/default_lib1.c:1120:33) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1050:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1124_26' (/home/otto/DTU/OTF/host/src/default_lib1.c:1124:33) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1050:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1128_27' (/home/otto/DTU/OTF/host/src/default_lib1.c:1128:33) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1050:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1132_28' (/home/otto/DTU/OTF/host/src/default_lib1.c:1132:33) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1050:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1136_29' (/home/otto/DTU/OTF/host/src/default_lib1.c:1136:33) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1050:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1140_30' (/home/otto/DTU/OTF/host/src/default_lib1.c:1140:33) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1050:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1144_31' (/home/otto/DTU/OTF/host/src/default_lib1.c:1144:33) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1050:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1148_32' (/home/otto/DTU/OTF/host/src/default_lib1.c:1148:33) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1050:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1152_33' (/home/otto/DTU/OTF/host/src/default_lib1.c:1152:33) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:1050:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_923_32' (/home/otto/DTU/OTF/host/src/default_lib1.c:923:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_926_33' (/home/otto/DTU/OTF/host/src/default_lib1.c:926:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_930_34' (/home/otto/DTU/OTF/host/src/default_lib1.c:930:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_934_35' (/home/otto/DTU/OTF/host/src/default_lib1.c:934:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_938_36' (/home/otto/DTU/OTF/host/src/default_lib1.c:938:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_942_37' (/home/otto/DTU/OTF/host/src/default_lib1.c:942:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_946_38' (/home/otto/DTU/OTF/host/src/default_lib1.c:946:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_950_39' (/home/otto/DTU/OTF/host/src/default_lib1.c:950:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_954_40' (/home/otto/DTU/OTF/host/src/default_lib1.c:954:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_958_41' (/home/otto/DTU/OTF/host/src/default_lib1.c:958:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_962_42' (/home/otto/DTU/OTF/host/src/default_lib1.c:962:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_966_43' (/home/otto/DTU/OTF/host/src/default_lib1.c:966:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_970_44' (/home/otto/DTU/OTF/host/src/default_lib1.c:970:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_974_45' (/home/otto/DTU/OTF/host/src/default_lib1.c:974:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_978_46' (/home/otto/DTU/OTF/host/src/default_lib1.c:978:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_982_47' (/home/otto/DTU/OTF/host/src/default_lib1.c:982:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_986_48' (/home/otto/DTU/OTF/host/src/default_lib1.c:986:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_990_49' (/home/otto/DTU/OTF/host/src/default_lib1.c:990:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_994_50' (/home/otto/DTU/OTF/host/src/default_lib1.c:994:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_998_51' (/home/otto/DTU/OTF/host/src/default_lib1.c:998:28) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1002_52' (/home/otto/DTU/OTF/host/src/default_lib1.c:1002:29) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1006_53' (/home/otto/DTU/OTF/host/src/default_lib1.c:1006:29) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1010_54' (/home/otto/DTU/OTF/host/src/default_lib1.c:1010:29) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1014_55' (/home/otto/DTU/OTF/host/src/default_lib1.c:1014:29) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1018_56' (/home/otto/DTU/OTF/host/src/default_lib1.c:1018:29) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1022_57' (/home/otto/DTU/OTF/host/src/default_lib1.c:1022:29) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1026_58' (/home/otto/DTU/OTF/host/src/default_lib1.c:1026:29) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1030_59' (/home/otto/DTU/OTF/host/src/default_lib1.c:1030:29) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu' completely with a factor of 4 (/home/otto/DTU/OTF/host/src/default_lib1.c:832:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.31 seconds. CPU system time: 0.73 seconds. Elapsed time: 14.36 seconds; current allocated memory: 251.812 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 251.812 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 256.863 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 258.723 MB.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/otto/DTU/OTF/host/src/default_lib1.c:1266:37) to (/home/otto/DTU/OTF/host/src/default_lib1.c:1266:24) in function 'tvmgen_default_tvm_main_'... converting 3 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/otto/DTU/OTF/host/src/default_lib1.c:1246:17) to (/home/otto/DTU/OTF/host/src/default_lib1.c:1245:26) in function 'tvmgen_default_tvm_main_'... converting 3 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'tvmgen_default_tvm_main_' (/home/otto/DTU/OTF/host/src/default_lib1.c:821:26)...13 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1' (/home/otto/DTU/OTF/host/src/default_lib1.c:1053:113)...14 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1' (/home/otto/DTU/OTF/host/src/default_lib1.c:835:27)...3 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 292.148 MB.\n",
      "INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_1265_1'(/home/otto/DTU/OTF/host/src/default_lib1.c:1265:22) and 'VITIS_LOOP_1266_2'(/home/otto/DTU/OTF/host/src/default_lib1.c:1266:24) in function 'tvmgen_default_tvm_main_' into perfectly nested loops.\n",
      "INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_1199_1'(/home/otto/DTU/OTF/host/src/default_lib1.c:1199:22) and 'VITIS_LOOP_1200_2'(/home/otto/DTU/OTF/host/src/default_lib1.c:1200:24) in function 'tvmgen_default_tvm_main_' into perfectly nested loops.\n",
      "INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_1244_2'(/home/otto/DTU/OTF/host/src/default_lib1.c:1244:24) and 'VITIS_LOOP_1245_3'(/home/otto/DTU/OTF/host/src/default_lib1.c:1245:26) in function 'tvmgen_default_tvm_main_' into perfectly nested loops.\n",
      "INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_1243_1'(/home/otto/DTU/OTF/host/src/default_lib1.c:1243:22) and 'VITIS_LOOP_1244_2'(/home/otto/DTU/OTF/host/src/default_lib1.c:1244:24) in function 'tvmgen_default_tvm_main_' into perfectly nested loops.\n",
      "INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_1221_1'(/home/otto/DTU/OTF/host/src/default_lib1.c:1221:22) and 'VITIS_LOOP_1222_2'(/home/otto/DTU/OTF/host/src/default_lib1.c:1222:24) in function 'tvmgen_default_tvm_main_' into perfectly nested loops.\n",
      "INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_821_1'(/home/otto/DTU/OTF/host/src/default_lib1.c:821:21) and 'VITIS_LOOP_822_2'(/home/otto/DTU/OTF/host/src/default_lib1.c:822:23) in function 'tvmgen_default_tvm_main_' into perfectly nested loops.\n",
      "INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_1182_3'(/home/otto/DTU/OTF/host/src/default_lib1.c:1182:24) and 'VITIS_LOOP_1183_4'(/home/otto/DTU/OTF/host/src/default_lib1.c:1183:26) in function 'tvmgen_default_tvm_main_' into perfectly nested loops.\n",
      "INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_1099_18'(/home/otto/DTU/OTF/host/src/default_lib1.c:1099:29) and 'VITIS_LOOP_1100_19'(/home/otto/DTU/OTF/host/src/default_lib1.c:1100:31) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1' into perfectly nested loops.\n",
      "INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_1098_17'(/home/otto/DTU/OTF/host/src/default_lib1.c:1098:27) and 'VITIS_LOOP_1099_18'(/home/otto/DTU/OTF/host/src/default_lib1.c:1099:29) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1' into perfectly nested loops.\n",
      "INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_1097_16'(/home/otto/DTU/OTF/host/src/default_lib1.c:1097:25) and 'VITIS_LOOP_1098_17'(/home/otto/DTU/OTF/host/src/default_lib1.c:1098:27) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1' into perfectly nested loops.\n",
      "INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_1160_34'(/home/otto/DTU/OTF/host/src/default_lib1.c:1160:25) and 'VITIS_LOOP_1161_35'(/home/otto/DTU/OTF/host/src/default_lib1.c:1161:27) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1' into perfectly nested loops.\n",
      "INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_921_30'(/home/otto/DTU/OTF/host/src/default_lib1.c:921:24) and 'VITIS_LOOP_922_31'(/home/otto/DTU/OTF/host/src/default_lib1.c:922:26) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1' into perfectly nested loops.\n",
      "INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_1036_60'(/home/otto/DTU/OTF/host/src/default_lib1.c:1036:25) and 'VITIS_LOOP_1037_61'(/home/otto/DTU/OTF/host/src/default_lib1.c:1037:27) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1' into perfectly nested loops.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1265_1' (/home/otto/DTU/OTF/host/src/default_lib1.c:1265:22) in function 'tvmgen_default_tvm_main_'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1199_1' (/home/otto/DTU/OTF/host/src/default_lib1.c:1199:22) in function 'tvmgen_default_tvm_main_'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1244_2' (/home/otto/DTU/OTF/host/src/default_lib1.c:1244:24) in function 'tvmgen_default_tvm_main_'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1243_1' (/home/otto/DTU/OTF/host/src/default_lib1.c:1243:22) in function 'tvmgen_default_tvm_main_'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1221_1' (/home/otto/DTU/OTF/host/src/default_lib1.c:1221:22) in function 'tvmgen_default_tvm_main_'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_821_1' (/home/otto/DTU/OTF/host/src/default_lib1.c:821:21) in function 'tvmgen_default_tvm_main_'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1182_3' (/home/otto/DTU/OTF/host/src/default_lib1.c:1182:24) in function 'tvmgen_default_tvm_main_'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1099_18' (/home/otto/DTU/OTF/host/src/default_lib1.c:1099:29) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1098_17' (/home/otto/DTU/OTF/host/src/default_lib1.c:1098:27) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1097_16' (/home/otto/DTU/OTF/host/src/default_lib1.c:1097:25) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1160_34' (/home/otto/DTU/OTF/host/src/default_lib1.c:1160:25) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_921_30' (/home/otto/DTU/OTF/host/src/default_lib1.c:921:24) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1036_60' (/home/otto/DTU/OTF/host/src/default_lib1.c:1036:25) in function 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1'.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.45 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.69 seconds; current allocated memory: 862.965 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'tvmgen_default_tvm_main_' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_tvm_main__Pipeline_VITIS_LOOP_1265_1_VITIS_LOOP_1266_2' to 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1265_1_VITIS_LOOP_1266_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.20' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_20'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.19' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_19'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.18' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_18'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.17' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_17'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.16' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_16'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.15' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_15'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.14' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_14'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.13' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_13'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.12' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_12'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.11' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_11'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.10' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_10'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.9' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_9'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.8' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_8'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.7' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_7'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.6' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_6'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.5' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_5'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.4' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.3' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.2' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8.1' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_8' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_9.7' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_7'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_9.6' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_6'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_9.5' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_5'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_9.4' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_9.3' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_9.2' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_9.1' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_9' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1_Pipeline_VITIS_LOOP_1' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu.1' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_tvm_main__Pipeline_VITIS_LOOP_1199_1_VITIS_LOOP_1200_2' to 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1199_1_VITIS_LOOP_1200_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_tvm_main__Pipeline_VITIS_LOOP_1243_1_VITIS_LOOP_1244_2_VITIS_LOOP' to 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1243_1_VITIS_LOOP_1244_2_VITIS_LOOP'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1_Pipeline_VITIS_LOOP.15' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1_Pipeline_VITIS_LOOP.14' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1_Pipeline_VITIS_LOOP.13' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1_Pipeline_VITIS_LOOP.12' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1_Pipeline_VITIS_LOOP.11' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1_Pipeline_VITIS_LOOP.10' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1_Pipeline_VITIS_LOOP.9' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1_Pipeline_VITIS_LOOP.8' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1_Pipeline_VITIS_LOOP.7' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1_Pipeline_VITIS_LOOP.6' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1_Pipeline_VITIS_LOOP.5' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1_Pipeline_VITIS_LOOP.4' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1_Pipeline_VITIS_LOOP.3' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1_Pipeline_VITIS_LOOP.2' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1_Pipeline_VITIS_LOOP.1' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1_Pipeline_VITIS_LOOP' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1.1' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_tvm_main__Pipeline_VITIS_LOOP_1221_1_VITIS_LOOP_1222_2' to 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1221_1_VITIS_LOOP_1222_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_tvm_main__Pipeline_VITIS_LOOP_821_1_VITIS_LOOP_822_2' to 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_821_1_VITIS_LOOP_822_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_tvm_main__Pipeline_VITIS_LOOP_1179_2' to 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1179_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_tvm_main__Pipeline_VITIS_LOOP_1182_3_VITIS_LOOP_1183_4' to 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1182_3_VITIS_LOOP_1183_4'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'tvmgen_default_tvm_main__Pipeline_VITIS_LOOP_1187_5' to 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1187_5'.\n",
      "WARNING: [SYN 201-103] Top function name 'tvmgen_default_tvm_main_' is not a legal RTL name.\n",
      "WARNING: [SYN 201-103] Top function name 'tvmgen_default_tvm_main_' is not a legal RTL name and is changed to 'tvmgen_default_tvm_main_s'; this may result in automatic C/RTL co-simulation failure.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1265_1_VITIS_LOOP_1266_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1265_1_VITIS_LOOP_1266_2'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_1265_1_VITIS_LOOP_1266_2'\n",
      "WARNING: [HLS 200-871] Estimated clock period (7.781 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 1.200 ns, effective delay budget: 6.800 ns).\n",
      "Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1265_1_VITIS_LOOP_1266_2' consists of the following:\n",
      "\t'store' operation 0 bit ('ax3_write_ln1266', /home/otto/DTU/OTF/host/src/default_lib1.c:1266->/home/otto/DTU/OTF/host/src/default_lib1.c:1290) of constant 0 on local variable 'ax3', /home/otto/DTU/OTF/host/src/default_lib1.c:1266->/home/otto/DTU/OTF/host/src/default_lib1.c:1290 [9]  (1.610 ns)\n",
      "\t'load' operation 6 bit ('ax3_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1266->/home/otto/DTU/OTF/host/src/default_lib1.c:1290) on local variable 'ax3', /home/otto/DTU/OTF/host/src/default_lib1.c:1266->/home/otto/DTU/OTF/host/src/default_lib1.c:1290 [17]  (0.000 ns)\n",
      "\t'icmp' operation 1 bit ('icmp_ln1266', /home/otto/DTU/OTF/host/src/default_lib1.c:1266->/home/otto/DTU/OTF/host/src/default_lib1.c:1290) [21]  (1.946 ns)\n",
      "\t'select' operation 6 bit ('select_ln1265', /home/otto/DTU/OTF/host/src/default_lib1.c:1265->/home/otto/DTU/OTF/host/src/default_lib1.c:1290) [22]  (0.669 ns)\n",
      "\t'add' operation 6 bit ('add_ln1266', /home/otto/DTU/OTF/host/src/default_lib1.c:1266->/home/otto/DTU/OTF/host/src/default_lib1.c:1290) [58]  (1.946 ns)\n",
      "\t'store' operation 0 bit ('ax3_write_ln1266', /home/otto/DTU/OTF/host/src/default_lib1.c:1266->/home/otto/DTU/OTF/host/src/default_lib1.c:1290) of variable 'add_ln1266', /home/otto/DTU/OTF/host/src/default_lib1.c:1266->/home/otto/DTU/OTF/host/src/default_lib1.c:1290 on local variable 'ax3', /home/otto/DTU/OTF/host/src/default_lib1.c:1266->/home/otto/DTU/OTF/host/src/default_lib1.c:1290 [61]  (1.610 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.39 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_20' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_837_2'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_837_2'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_19' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_840_3'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_840_3'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_18' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_843_4'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_843_4'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_17' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_846_5'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_846_5'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_16' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_849_6'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_849_6'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_15' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_852_7'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_852_7'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_14' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_855_8'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_855_8'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_13' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_858_9'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_858_9'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_12' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_861_10'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_861_10'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_11' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_864_11'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_864_11'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_10' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_867_12'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_867_12'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_9' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_870_13'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_870_13'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_8' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_873_14'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_873_14'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_7' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_876_15'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_876_15'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_6' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_879_16'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_879_16'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_5' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_882_17'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_882_17'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_885_18'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_885_18'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_888_19'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_888_19'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_891_20'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_891_20'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_894_21'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_894_21'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_897_22'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_897_22'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_7' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_900_23'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_900_23'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_6' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_903_24'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_903_24'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_5' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_906_25'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_906_25'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_909_26'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_909_26'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.434 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.434 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_912_27'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_912_27'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.590 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.590 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_915_28'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_915_28'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 863.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_918_29'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_918_29'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.902 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 863.902 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_921_30_VITIS_LOOP_922_31'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9' (loop 'VITIS_LOOP_921_30_VITIS_LOOP_922_31'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('7296_write_ln924', /home/otto/DTU/OTF/host/src/default_lib1.c:924) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:924) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9' (loop 'VITIS_LOOP_921_30_VITIS_LOOP_922_31'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('7296_write_ln924', /home/otto/DTU/OTF/host/src/default_lib1.c:924) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:924) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9' (loop 'VITIS_LOOP_921_30_VITIS_LOOP_922_31'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('7296_write_ln924', /home/otto/DTU/OTF/host/src/default_lib1.c:924) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:924) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9' (loop 'VITIS_LOOP_921_30_VITIS_LOOP_922_31'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('7296_write_ln924', /home/otto/DTU/OTF/host/src/default_lib1.c:924) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:924) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9' (loop 'VITIS_LOOP_921_30_VITIS_LOOP_922_31'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'store' operation 0 bit ('7305_write_ln932', /home/otto/DTU/OTF/host/src/default_lib1.c:932) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load_148', /home/otto/DTU/OTF/host/src/default_lib1.c:924) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9' (loop 'VITIS_LOOP_921_30_VITIS_LOOP_922_31'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'store' operation 0 bit ('7309_write_ln936', /home/otto/DTU/OTF/host/src/default_lib1.c:936) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load_148', /home/otto/DTU/OTF/host/src/default_lib1.c:924) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9' (loop 'VITIS_LOOP_921_30_VITIS_LOOP_922_31'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'store' operation 0 bit ('7312_write_ln940', /home/otto/DTU/OTF/host/src/default_lib1.c:940) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load_148', /home/otto/DTU/OTF/host/src/default_lib1.c:924) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9' (loop 'VITIS_LOOP_921_30_VITIS_LOOP_922_31'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation 0 bit ('7313_write_ln940', /home/otto/DTU/OTF/host/src/default_lib1.c:940) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load_148', /home/otto/DTU/OTF/host/src/default_lib1.c:924) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9' (loop 'VITIS_LOOP_921_30_VITIS_LOOP_922_31'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation 0 bit ('7313_write_ln940', /home/otto/DTU/OTF/host/src/default_lib1.c:940) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load_148', /home/otto/DTU/OTF/host/src/default_lib1.c:924) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9' (loop 'VITIS_LOOP_921_30_VITIS_LOOP_922_31'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation 0 bit ('7314_write_ln940', /home/otto/DTU/OTF/host/src/default_lib1.c:940) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load_148', /home/otto/DTU/OTF/host/src/default_lib1.c:924) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9' (loop 'VITIS_LOOP_921_30_VITIS_LOOP_922_31'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation 0 bit ('7314_write_ln940', /home/otto/DTU/OTF/host/src/default_lib1.c:940) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load_148', /home/otto/DTU/OTF/host/src/default_lib1.c:924) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9' (loop 'VITIS_LOOP_921_30_VITIS_LOOP_922_31'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation 0 bit ('7314_write_ln940', /home/otto/DTU/OTF/host/src/default_lib1.c:940) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load_148', /home/otto/DTU/OTF/host/src/default_lib1.c:924) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_921_30_VITIS_LOOP_922_31': unable to pipeline.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.64 seconds; current allocated memory: 873.520 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.5 seconds; current allocated memory: 886.418 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1036_60_VITIS_LOOP_1037_61'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_1' (loop 'VITIS_LOOP_1036_60_VITIS_LOOP_1037_61'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_84_write_ln1040', /home/otto/DTU/OTF/host/src/default_lib1.c:1040) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1039) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_1' (loop 'VITIS_LOOP_1036_60_VITIS_LOOP_1037_61'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_84_write_ln1040', /home/otto/DTU/OTF/host/src/default_lib1.c:1040) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1039) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_1' (loop 'VITIS_LOOP_1036_60_VITIS_LOOP_1037_61'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_84_write_ln1040', /home/otto/DTU/OTF/host/src/default_lib1.c:1040) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1039) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_1' (loop 'VITIS_LOOP_1036_60_VITIS_LOOP_1037_61'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_84_write_ln1040', /home/otto/DTU/OTF/host/src/default_lib1.c:1040) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1039) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_1' (loop 'VITIS_LOOP_1036_60_VITIS_LOOP_1037_61'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_84_write_ln1040', /home/otto/DTU/OTF/host/src/default_lib1.c:1040) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1039) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 12, loop 'VITIS_LOOP_1036_60_VITIS_LOOP_1037_61'\n",
      "WARNING: [HLS 200-871] Estimated clock period (8.103 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 1.200 ns, effective delay budget: 6.800 ns).\n",
      "Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_1' consists of the following:\n",
      "\t'store' operation 0 bit ('ax4_write_ln1037', /home/otto/DTU/OTF/host/src/default_lib1.c:1037) of constant 0 on local variable 'ax4', /home/otto/DTU/OTF/host/src/default_lib1.c:1037 [13]  (1.610 ns)\n",
      "\t'load' operation 3 bit ('ax4_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1037) on local variable 'ax4', /home/otto/DTU/OTF/host/src/default_lib1.c:1037 [21]  (0.000 ns)\n",
      "\t'icmp' operation 1 bit ('icmp_ln1037', /home/otto/DTU/OTF/host/src/default_lib1.c:1037) [25]  (1.680 ns)\n",
      "\t'select' operation 3 bit ('select_ln1036', /home/otto/DTU/OTF/host/src/default_lib1.c:1036) [26]  (0.980 ns)\n",
      "\t'add' operation 3 bit ('add_ln1039', /home/otto/DTU/OTF/host/src/default_lib1.c:1039) [39]  (1.680 ns)\n",
      "\t'getelementptr' operation 3 bit ('global_const_workspace_addr', /home/otto/DTU/OTF/host/src/default_lib1.c:1039) [41]  (0.000 ns)\n",
      "\t'load' operation 32 bit ('global_const_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1039) on array 'global_const_workspace' [42]  (2.152 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 887.535 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 887.785 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 888.457 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 888.496 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1199_1_VITIS_LOOP_1200_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1199_1_VITIS_LOOP_1200_2'.\n",
      "WARNING: [HLS 200-885] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1199_1_VITIS_LOOP_1200_2' (loop 'VITIS_LOOP_1199_1_VITIS_LOOP_1200_2'): Unable to schedule 'load' operation 32 bit ('global_workspace_load_1', /home/otto/DTU/OTF/host/src/default_lib1.c:1208->/home/otto/DTU/OTF/host/src/default_lib1.c:1292) on array 'global_workspace' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html\n",
      "WARNING: [HLS 200-885] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1199_1_VITIS_LOOP_1200_2' (loop 'VITIS_LOOP_1199_1_VITIS_LOOP_1200_2'): Unable to schedule 'load' operation 32 bit ('global_workspace_load_3', /home/otto/DTU/OTF/host/src/default_lib1.c:1208->/home/otto/DTU/OTF/host/src/default_lib1.c:1292) on array 'global_workspace' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html\n",
      "WARNING: [HLS 200-885] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1199_1_VITIS_LOOP_1200_2' (loop 'VITIS_LOOP_1199_1_VITIS_LOOP_1200_2'): Unable to schedule 'load' operation 32 bit ('global_workspace_load_5', /home/otto/DTU/OTF/host/src/default_lib1.c:1208->/home/otto/DTU/OTF/host/src/default_lib1.c:1292) on array 'global_workspace' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html\n",
      "WARNING: [HLS 200-885] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1199_1_VITIS_LOOP_1200_2' (loop 'VITIS_LOOP_1199_1_VITIS_LOOP_1200_2'): Unable to schedule 'load' operation 32 bit ('global_workspace_load_7', /home/otto/DTU/OTF/host/src/default_lib1.c:1208->/home/otto/DTU/OTF/host/src/default_lib1.c:1292) on array 'global_workspace' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html\n",
      "WARNING: [HLS 200-885] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1199_1_VITIS_LOOP_1200_2' (loop 'VITIS_LOOP_1199_1_VITIS_LOOP_1200_2'): Unable to schedule 'store' operation 0 bit ('global_workspace_addr_2_write_ln1209', /home/otto/DTU/OTF/host/src/default_lib1.c:1209->/home/otto/DTU/OTF/host/src/default_lib1.c:1292) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html\n",
      "WARNING: [HLS 200-885] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1199_1_VITIS_LOOP_1200_2' (loop 'VITIS_LOOP_1199_1_VITIS_LOOP_1200_2'): Unable to schedule 'store' operation 0 bit ('global_workspace_addr_2_write_ln1209', /home/otto/DTU/OTF/host/src/default_lib1.c:1209->/home/otto/DTU/OTF/host/src/default_lib1.c:1292) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html\n",
      "WARNING: [HLS 200-885] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1199_1_VITIS_LOOP_1200_2' (loop 'VITIS_LOOP_1199_1_VITIS_LOOP_1200_2'): Unable to schedule 'store' operation 0 bit ('global_workspace_addr_2_write_ln1209', /home/otto/DTU/OTF/host/src/default_lib1.c:1209->/home/otto/DTU/OTF/host/src/default_lib1.c:1292) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 37, loop 'VITIS_LOOP_1199_1_VITIS_LOOP_1200_2'\n",
      "WARNING: [HLS 200-871] Estimated clock period (6.823 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 1.200 ns, effective delay budget: 6.800 ns).\n",
      "Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1199_1_VITIS_LOOP_1200_2' consists of the following:\n",
      "\t'store' operation 0 bit ('ax0_ax1_fused_ax2_fused_write_ln1199', /home/otto/DTU/OTF/host/src/default_lib1.c:1199->/home/otto/DTU/OTF/host/src/default_lib1.c:1292) of constant 0 on local variable 'ax0_ax1_fused_ax2_fused', /home/otto/DTU/OTF/host/src/default_lib1.c:1199->/home/otto/DTU/OTF/host/src/default_lib1.c:1292 [7]  (1.610 ns)\n",
      "\t'load' operation 5 bit ('ax0_ax1_fused_ax2_fused_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1199->/home/otto/DTU/OTF/host/src/default_lib1.c:1292) on local variable 'ax0_ax1_fused_ax2_fused', /home/otto/DTU/OTF/host/src/default_lib1.c:1199->/home/otto/DTU/OTF/host/src/default_lib1.c:1292 [17]  (0.000 ns)\n",
      "\t'add' operation 5 bit ('add_ln1199_1', /home/otto/DTU/OTF/host/src/default_lib1.c:1199->/home/otto/DTU/OTF/host/src/default_lib1.c:1292) [22]  (1.861 ns)\n",
      "\t'select' operation 5 bit ('select_ln1199_1', /home/otto/DTU/OTF/host/src/default_lib1.c:1199->/home/otto/DTU/OTF/host/src/default_lib1.c:1292) [23]  (1.217 ns)\n",
      "\t'sub' operation 13 bit ('empty_78', /home/otto/DTU/OTF/host/src/default_lib1.c:1199->/home/otto/DTU/OTF/host/src/default_lib1.c:1292) [32]  (2.134 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 891.684 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 891.773 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1243_1_VITIS_LOOP_1244_2_VITIS_LOOP' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1243_1_VITIS_LOOP_1244_2_VITIS_LOOP_1245_3'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1243_1_VITIS_LOOP_1244_2_VITIS_LOOP' (loop 'VITIS_LOOP_1243_1_VITIS_LOOP_1244_2_VITIS_LOOP_1245_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_2_write_ln1254', /home/otto/DTU/OTF/host/src/default_lib1.c:1254->/home/otto/DTU/OTF/host/src/default_lib1.c:1293) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('condval', /home/otto/DTU/OTF/host/src/default_lib1.c:1250->/home/otto/DTU/OTF/host/src/default_lib1.c:1293) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1243_1_VITIS_LOOP_1244_2_VITIS_LOOP' (loop 'VITIS_LOOP_1243_1_VITIS_LOOP_1244_2_VITIS_LOOP_1245_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_2_write_ln1254', /home/otto/DTU/OTF/host/src/default_lib1.c:1254->/home/otto/DTU/OTF/host/src/default_lib1.c:1293) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('condval', /home/otto/DTU/OTF/host/src/default_lib1.c:1250->/home/otto/DTU/OTF/host/src/default_lib1.c:1293) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 14, loop 'VITIS_LOOP_1243_1_VITIS_LOOP_1244_2_VITIS_LOOP_1245_3'\n",
      "WARNING: [HLS 200-871] Estimated clock period (8.259 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 1.200 ns, effective delay budget: 6.800 ns).\n",
      "Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1243_1_VITIS_LOOP_1244_2_VITIS_LOOP' consists of the following:\n",
      "\t'store' operation 0 bit ('indvar_flatten13_write_ln0') of constant 0 on local variable 'indvar_flatten13' [10]  (1.610 ns)\n",
      "\t'load' operation 8 bit ('indvar_flatten13_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1244->/home/otto/DTU/OTF/host/src/default_lib1.c:1293) on local variable 'indvar_flatten13' [22]  (0.000 ns)\n",
      "\t'icmp' operation 1 bit ('icmp_ln1244', /home/otto/DTU/OTF/host/src/default_lib1.c:1244->/home/otto/DTU/OTF/host/src/default_lib1.c:1293) [26]  (2.115 ns)\n",
      "\t'select' operation 6 bit ('select_ln1243_1', /home/otto/DTU/OTF/host/src/default_lib1.c:1243->/home/otto/DTU/OTF/host/src/default_lib1.c:1293) [32]  (0.669 ns)\n",
      "\t'urem' operation 6 bit ('cse_var_2', /home/otto/DTU/OTF/host/src/default_lib1.c:1243->/home/otto/DTU/OTF/host/src/default_lib1.c:1293) [37]  (3.865 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 893.254 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 893.254 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1055_2'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1055_2'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 893.711 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 893.711 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1058_3'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1058_3'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 893.934 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 893.934 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1061_4'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1061_4'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 894.047 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 894.047 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1064_5'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1064_5'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 894.438 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 894.438 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1067_6'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1067_6'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 894.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 894.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1070_7'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1070_7'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 894.906 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 894.906 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1073_8'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1073_8'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 894.996 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 894.996 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1076_9'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1076_9'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 895.281 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.281 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1079_10'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1079_10'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 895.586 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 895.586 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1082_11'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1082_11'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.820 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 895.820 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1085_12'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1085_12'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 895.902 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.902 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1088_13'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1088_13'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 896.152 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 896.152 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1091_14'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1091_14'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 896.562 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 896.562 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1094_15'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1094_15'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 896.801 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 896.801 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=tmp9) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1097_16_VITIS_LOOP_1098_17_VITIS_LOOP_1099_18_VITIS_LOOP_1100_19'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1' (loop 'VITIS_LOOP_1097_16_VITIS_LOOP_1098_17_VITIS_LOOP_1099_18_VITIS_LOOP_1100_19'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('5728_write_ln1102', /home/otto/DTU/OTF/host/src/default_lib1.c:1102) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1102) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1' (loop 'VITIS_LOOP_1097_16_VITIS_LOOP_1098_17_VITIS_LOOP_1099_18_VITIS_LOOP_1100_19'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('5728_write_ln1102', /home/otto/DTU/OTF/host/src/default_lib1.c:1102) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1102) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1' (loop 'VITIS_LOOP_1097_16_VITIS_LOOP_1098_17_VITIS_LOOP_1099_18_VITIS_LOOP_1100_19'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('5728_write_ln1102', /home/otto/DTU/OTF/host/src/default_lib1.c:1102) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1102) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1' (loop 'VITIS_LOOP_1097_16_VITIS_LOOP_1098_17_VITIS_LOOP_1099_18_VITIS_LOOP_1100_19'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('5728_write_ln1102', /home/otto/DTU/OTF/host/src/default_lib1.c:1102) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1102) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1' (loop 'VITIS_LOOP_1097_16_VITIS_LOOP_1098_17_VITIS_LOOP_1099_18_VITIS_LOOP_1100_19'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'store' operation 0 bit ('5737_write_ln1110', /home/otto/DTU/OTF/host/src/default_lib1.c:1110) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load_37', /home/otto/DTU/OTF/host/src/default_lib1.c:1102) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1' (loop 'VITIS_LOOP_1097_16_VITIS_LOOP_1098_17_VITIS_LOOP_1099_18_VITIS_LOOP_1100_19'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'store' operation 0 bit ('5741_write_ln1114', /home/otto/DTU/OTF/host/src/default_lib1.c:1114) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load_37', /home/otto/DTU/OTF/host/src/default_lib1.c:1102) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1' (loop 'VITIS_LOOP_1097_16_VITIS_LOOP_1098_17_VITIS_LOOP_1099_18_VITIS_LOOP_1100_19'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'store' operation 0 bit ('5744_write_ln1118', /home/otto/DTU/OTF/host/src/default_lib1.c:1118) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load_37', /home/otto/DTU/OTF/host/src/default_lib1.c:1102) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1' (loop 'VITIS_LOOP_1097_16_VITIS_LOOP_1098_17_VITIS_LOOP_1099_18_VITIS_LOOP_1100_19'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation 0 bit ('5745_write_ln1118', /home/otto/DTU/OTF/host/src/default_lib1.c:1118) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load_37', /home/otto/DTU/OTF/host/src/default_lib1.c:1102) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1' (loop 'VITIS_LOOP_1097_16_VITIS_LOOP_1098_17_VITIS_LOOP_1099_18_VITIS_LOOP_1100_19'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation 0 bit ('5745_write_ln1118', /home/otto/DTU/OTF/host/src/default_lib1.c:1118) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load_37', /home/otto/DTU/OTF/host/src/default_lib1.c:1102) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1' (loop 'VITIS_LOOP_1097_16_VITIS_LOOP_1098_17_VITIS_LOOP_1099_18_VITIS_LOOP_1100_19'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation 0 bit ('5746_write_ln1118', /home/otto/DTU/OTF/host/src/default_lib1.c:1118) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load_37', /home/otto/DTU/OTF/host/src/default_lib1.c:1102) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1' (loop 'VITIS_LOOP_1097_16_VITIS_LOOP_1098_17_VITIS_LOOP_1099_18_VITIS_LOOP_1100_19'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation 0 bit ('5746_write_ln1118', /home/otto/DTU/OTF/host/src/default_lib1.c:1118) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load_37', /home/otto/DTU/OTF/host/src/default_lib1.c:1102) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1' (loop 'VITIS_LOOP_1097_16_VITIS_LOOP_1098_17_VITIS_LOOP_1099_18_VITIS_LOOP_1100_19'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation 0 bit ('5746_write_ln1118', /home/otto/DTU/OTF/host/src/default_lib1.c:1118) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load_37', /home/otto/DTU/OTF/host/src/default_lib1.c:1102) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_1097_16_VITIS_LOOP_1098_17_VITIS_LOOP_1099_18_VITIS_LOOP_1100_19': unable to pipeline.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 902.246 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 905.891 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1160_34_VITIS_LOOP_1161_35'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP' (loop 'VITIS_LOOP_1160_34_VITIS_LOOP_1161_35'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_56_write_ln1164', /home/otto/DTU/OTF/host/src/default_lib1.c:1164) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1163) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP' (loop 'VITIS_LOOP_1160_34_VITIS_LOOP_1161_35'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_56_write_ln1164', /home/otto/DTU/OTF/host/src/default_lib1.c:1164) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1163) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP' (loop 'VITIS_LOOP_1160_34_VITIS_LOOP_1161_35'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_56_write_ln1164', /home/otto/DTU/OTF/host/src/default_lib1.c:1164) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1163) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP' (loop 'VITIS_LOOP_1160_34_VITIS_LOOP_1161_35'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_56_write_ln1164', /home/otto/DTU/OTF/host/src/default_lib1.c:1164) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1163) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP' (loop 'VITIS_LOOP_1160_34_VITIS_LOOP_1161_35'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_56_write_ln1164', /home/otto/DTU/OTF/host/src/default_lib1.c:1164) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1163) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 13, loop 'VITIS_LOOP_1160_34_VITIS_LOOP_1161_35'\n",
      "WARNING: [HLS 200-871] Estimated clock period (8.200 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 1.200 ns, effective delay budget: 6.800 ns).\n",
      "Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP' consists of the following:\n",
      "\t'store' operation 0 bit ('ax4_write_ln1161', /home/otto/DTU/OTF/host/src/default_lib1.c:1161) of constant 0 on local variable 'ax4', /home/otto/DTU/OTF/host/src/default_lib1.c:1161 [13]  (1.610 ns)\n",
      "\t'load' operation 3 bit ('ax4_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1161) on local variable 'ax4', /home/otto/DTU/OTF/host/src/default_lib1.c:1161 [21]  (0.000 ns)\n",
      "\t'icmp' operation 1 bit ('icmp_ln1161', /home/otto/DTU/OTF/host/src/default_lib1.c:1161) [25]  (1.680 ns)\n",
      "\t'select' operation 3 bit ('select_ln1160', /home/otto/DTU/OTF/host/src/default_lib1.c:1160) [26]  (0.980 ns)\n",
      "\t'add' operation 4 bit ('add_ln1163_1', /home/otto/DTU/OTF/host/src/default_lib1.c:1163) [42]  (1.777 ns)\n",
      "\t'getelementptr' operation 4 bit ('global_const_workspace_fused_nn_contrib_conv2d_NCHWc_constant_1_let_addr', /home/otto/DTU/OTF/host/src/default_lib1.c:1163) [44]  (0.000 ns)\n",
      "\t'load' operation 32 bit ('global_const_workspace_fused_nn_contrib_conv2d_NCHWc_constant_1_let_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1163) on array 'global_const_workspace_fused_nn_contrib_conv2d_NCHWc_constant_1_let' [45]  (2.152 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 906.715 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 907.211 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 907.371 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 907.793 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1221_1_VITIS_LOOP_1222_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=add27_i22) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1221_1_VITIS_LOOP_1222_2'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1221_1_VITIS_LOOP_1222_2' (loop 'VITIS_LOOP_1221_1_VITIS_LOOP_1222_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_write_ln1231', /home/otto/DTU/OTF/host/src/default_lib1.c:1231->/home/otto/DTU/OTF/host/src/default_lib1.c:1295) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'store' operation 0 bit ('global_workspace_addr_write_ln1224', /home/otto/DTU/OTF/host/src/default_lib1.c:1224->/home/otto/DTU/OTF/host/src/default_lib1.c:1295) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1221_1_VITIS_LOOP_1222_2' (loop 'VITIS_LOOP_1221_1_VITIS_LOOP_1222_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_write_ln1231', /home/otto/DTU/OTF/host/src/default_lib1.c:1231->/home/otto/DTU/OTF/host/src/default_lib1.c:1295) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'store' operation 0 bit ('global_workspace_addr_write_ln1224', /home/otto/DTU/OTF/host/src/default_lib1.c:1224->/home/otto/DTU/OTF/host/src/default_lib1.c:1295) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1221_1_VITIS_LOOP_1222_2' (loop 'VITIS_LOOP_1221_1_VITIS_LOOP_1222_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_write_ln1231', /home/otto/DTU/OTF/host/src/default_lib1.c:1231->/home/otto/DTU/OTF/host/src/default_lib1.c:1295) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'store' operation 0 bit ('global_workspace_addr_write_ln1224', /home/otto/DTU/OTF/host/src/default_lib1.c:1224->/home/otto/DTU/OTF/host/src/default_lib1.c:1295) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1221_1_VITIS_LOOP_1222_2' (loop 'VITIS_LOOP_1221_1_VITIS_LOOP_1222_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_write_ln1231', /home/otto/DTU/OTF/host/src/default_lib1.c:1231->/home/otto/DTU/OTF/host/src/default_lib1.c:1295) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'store' operation 0 bit ('global_workspace_addr_write_ln1224', /home/otto/DTU/OTF/host/src/default_lib1.c:1224->/home/otto/DTU/OTF/host/src/default_lib1.c:1295) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1221_1_VITIS_LOOP_1222_2' (loop 'VITIS_LOOP_1221_1_VITIS_LOOP_1222_2'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_write_ln1231', /home/otto/DTU/OTF/host/src/default_lib1.c:1231->/home/otto/DTU/OTF/host/src/default_lib1.c:1295) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'store' operation 0 bit ('global_workspace_addr_write_ln1224', /home/otto/DTU/OTF/host/src/default_lib1.c:1224->/home/otto/DTU/OTF/host/src/default_lib1.c:1295) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1221_1_VITIS_LOOP_1222_2' (loop 'VITIS_LOOP_1221_1_VITIS_LOOP_1222_2'): Unable to enforce a carried dependence constraint (II = 161, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_write_ln1231', /home/otto/DTU/OTF/host/src/default_lib1.c:1231->/home/otto/DTU/OTF/host/src/default_lib1.c:1295) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'store' operation 0 bit ('global_workspace_addr_write_ln1224', /home/otto/DTU/OTF/host/src/default_lib1.c:1224->/home/otto/DTU/OTF/host/src/default_lib1.c:1295) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1221_1_VITIS_LOOP_1222_2' (loop 'VITIS_LOOP_1221_1_VITIS_LOOP_1222_2'): Unable to enforce a carried dependence constraint (II = 177, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_5_write_ln1231', /home/otto/DTU/OTF/host/src/default_lib1.c:1231->/home/otto/DTU/OTF/host/src/default_lib1.c:1295) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'store' operation 0 bit ('global_workspace_addr_5_write_ln1224', /home/otto/DTU/OTF/host/src/default_lib1.c:1224->/home/otto/DTU/OTF/host/src/default_lib1.c:1295) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1221_1_VITIS_LOOP_1222_2' (loop 'VITIS_LOOP_1221_1_VITIS_LOOP_1222_2'): Unable to enforce a carried dependence constraint (II = 181, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_5_write_ln1231', /home/otto/DTU/OTF/host/src/default_lib1.c:1231->/home/otto/DTU/OTF/host/src/default_lib1.c:1295) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'store' operation 0 bit ('global_workspace_addr_write_ln1224', /home/otto/DTU/OTF/host/src/default_lib1.c:1224->/home/otto/DTU/OTF/host/src/default_lib1.c:1295) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1221_1_VITIS_LOOP_1222_2' (loop 'VITIS_LOOP_1221_1_VITIS_LOOP_1222_2'): Unable to enforce a carried dependence constraint (II = 183, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_5_write_ln1231', /home/otto/DTU/OTF/host/src/default_lib1.c:1231->/home/otto/DTU/OTF/host/src/default_lib1.c:1295) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'store' operation 0 bit ('global_workspace_addr_write_ln1224', /home/otto/DTU/OTF/host/src/default_lib1.c:1224->/home/otto/DTU/OTF/host/src/default_lib1.c:1295) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 184, Depth = 185, loop 'VITIS_LOOP_1221_1_VITIS_LOOP_1222_2'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_821_1_VITIS_LOOP_822_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_821_1_VITIS_LOOP_822_2'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_821_1_VITIS_LOOP_822_2' (loop 'VITIS_LOOP_821_1_VITIS_LOOP_822_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_1_write_ln823', /home/otto/DTU/OTF/host/src/default_lib1.c:823->/home/otto/DTU/OTF/host/src/default_lib1.c:1296) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:823->/home/otto/DTU/OTF/host/src/default_lib1.c:1296) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_821_1_VITIS_LOOP_822_2'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1179_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1179_2'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1179_2'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1182_3_VITIS_LOOP_1183_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1182_3_VITIS_LOOP_1183_4'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1182_3_VITIS_LOOP_1183_4' (loop 'VITIS_LOOP_1182_3_VITIS_LOOP_1183_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_42_write_ln1184', /home/otto/DTU/OTF/host/src/default_lib1.c:1184->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1184->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1182_3_VITIS_LOOP_1183_4' (loop 'VITIS_LOOP_1182_3_VITIS_LOOP_1183_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_42_write_ln1184', /home/otto/DTU/OTF/host/src/default_lib1.c:1184->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1184->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1182_3_VITIS_LOOP_1183_4' (loop 'VITIS_LOOP_1182_3_VITIS_LOOP_1183_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_42_write_ln1184', /home/otto/DTU/OTF/host/src/default_lib1.c:1184->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1184->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1182_3_VITIS_LOOP_1183_4' (loop 'VITIS_LOOP_1182_3_VITIS_LOOP_1183_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_42_write_ln1184', /home/otto/DTU/OTF/host/src/default_lib1.c:1184->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1184->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1182_3_VITIS_LOOP_1183_4' (loop 'VITIS_LOOP_1182_3_VITIS_LOOP_1183_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_42_write_ln1184', /home/otto/DTU/OTF/host/src/default_lib1.c:1184->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load_36', /home/otto/DTU/OTF/host/src/default_lib1.c:1184->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1182_3_VITIS_LOOP_1183_4' (loop 'VITIS_LOOP_1182_3_VITIS_LOOP_1183_4'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between 'store' operation 0 bit ('global_workspace_addr_42_write_ln1184', /home/otto/DTU/OTF/host/src/default_lib1.c:1184->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) of constant <constant:_ssdm_op_Write.bram.i32> on array 'global_workspace' and 'load' operation 32 bit ('global_workspace_load_36', /home/otto/DTU/OTF/host/src/default_lib1.c:1184->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) on array 'global_workspace'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 15, loop 'VITIS_LOOP_1182_3_VITIS_LOOP_1183_4'\n",
      "WARNING: [HLS 200-871] Estimated clock period (6.936 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 1.200 ns, effective delay budget: 6.800 ns).\n",
      "Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1182_3_VITIS_LOOP_1183_4' consists of the following:\n",
      "\t'store' operation 0 bit ('k_outer_write_ln1182', /home/otto/DTU/OTF/host/src/default_lib1.c:1182->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) of constant 0 on local variable 'k_outer', /home/otto/DTU/OTF/host/src/default_lib1.c:1182->/home/otto/DTU/OTF/host/src/default_lib1.c:1297 [10]  (1.610 ns)\n",
      "\t'load' operation 9 bit ('k_outer_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1182->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) on local variable 'k_outer', /home/otto/DTU/OTF/host/src/default_lib1.c:1182->/home/otto/DTU/OTF/host/src/default_lib1.c:1297 [20]  (0.000 ns)\n",
      "\t'add' operation 9 bit ('add_ln1182_1', /home/otto/DTU/OTF/host/src/default_lib1.c:1182->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) [25]  (2.119 ns)\n",
      "\t'select' operation 9 bit ('select_ln1182_1', /home/otto/DTU/OTF/host/src/default_lib1.c:1182->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) [26]  (1.084 ns)\n",
      "\t'add' operation 11 bit ('add_ln1184', /home/otto/DTU/OTF/host/src/default_lib1.c:1184->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) [41]  (2.123 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1187_5' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1187_5'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_1187_5'\n",
      "WARNING: [HLS 200-871] Estimated clock period (7.123 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 1.200 ns, effective delay budget: 6.800 ns).\n",
      "Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1187_5' consists of the following:\n",
      "\t'store' operation 0 bit ('ax1_inner_inner_write_ln1187', /home/otto/DTU/OTF/host/src/default_lib1.c:1187->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) of constant 0 on local variable 'ax1_inner_inner', /home/otto/DTU/OTF/host/src/default_lib1.c:1187->/home/otto/DTU/OTF/host/src/default_lib1.c:1297 [13]  (1.610 ns)\n",
      "\t'load' operation 3 bit ('ax1_inner_inner', /home/otto/DTU/OTF/host/src/default_lib1.c:1188->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) on local variable 'ax1_inner_inner', /home/otto/DTU/OTF/host/src/default_lib1.c:1187->/home/otto/DTU/OTF/host/src/default_lib1.c:1297 [16]  (0.000 ns)\n",
      "\t'add' operation 3 bit ('add_ln1188_1', /home/otto/DTU/OTF/host/src/default_lib1.c:1188->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) [24]  (1.680 ns)\n",
      "\t'add' operation 4 bit ('add_ln1188', /home/otto/DTU/OTF/host/src/default_lib1.c:1188->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) [26]  (1.680 ns)\n",
      "\t'getelementptr' operation 4 bit ('global_const_workspace_fused_nn_contrib_dense_pack_constant_let_addr', /home/otto/DTU/OTF/host/src/default_lib1.c:1189->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) [33]  (0.000 ns)\n",
      "\t'load' operation 32 bit ('global_const_workspace_fused_nn_contrib_dense_pack_constant_let_load', /home/otto/DTU/OTF/host/src/default_lib1.c:1189->/home/otto/DTU/OTF/host/src/default_lib1.c:1297) on array 'global_const_workspace_fused_nn_contrib_dense_pack_constant_let' [34]  (2.152 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tvmgen_default_tvm_main_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1265_1_VITIS_LOOP_1266_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1265_1_VITIS_LOOP_1266_2' pipeline 'VITIS_LOOP_1265_1_VITIS_LOOP_1266_2' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1265_1_VITIS_LOOP_1266_2'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_20' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_20'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_19' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_19'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_18' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_18'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_17' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_17'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_16' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_16'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_15' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_15'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_14' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_14'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_13' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_13'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_12' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_12'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_11' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_11'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_10' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_10'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_9' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_9'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_8' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_8'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 926.832 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_7' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_7'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 927.270 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_6' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_6'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 927.883 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_5' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_5'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 928.539 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_4'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 929.148 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_3'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 929.773 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_2'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 930.387 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8_1'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 931.012 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_8'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 931.637 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_7' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_7'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 932.309 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_6' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_6'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 932.953 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_5' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_5'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 933.625 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_4'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 934.266 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_3'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 934.938 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_2'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 935.578 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_1'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 936.219 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9_global_const_workspace_fused_constant_let_ROM_AUTO_1R' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOObkb' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_9'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'tvmgen_default_tvm_main__tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOObkb' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 963.262 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_1_global_const_workspace_ROM_AUTO_1R' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOcud' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOP_1'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'tvmgen_default_tvm_main__tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_Pipeline_VITIS_LOOcud' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 985.195 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1/grp_fu_216_p_opcode' to 0.\n",
      "INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 985.723 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1199_1_VITIS_LOOP_1200_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1199_1_VITIS_LOOP_1200_2' pipeline 'VITIS_LOOP_1199_1_VITIS_LOOP_1200_2' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1199_1_VITIS_LOOP_1200_2'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 990.059 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1243_1_VITIS_LOOP_1244_2_VITIS_LOOP' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1243_1_VITIS_LOOP_1244_2_VITIS_LOOP' pipeline 'VITIS_LOOP_1243_1_VITIS_LOOP_1244_2_VITIS_LOOP_1245_3' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_2ns_11ns_11_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'urem_6ns_6ns_6_10_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1243_1_VITIS_LOOP_1244_2_VITIS_LOOP'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 997.480 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_15'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 999.508 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_14'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1000.125 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_13'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1000.816 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_12'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1001.555 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_11'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1002.262 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_10'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1002.910 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_9'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1003.570 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_8'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1004.277 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_7'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1004.938 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_6'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1005.645 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_5'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1006.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_4'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1006.938 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_3'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1007.660 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_2'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1008.352 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1_global_const_workspace_fused_constant_1_let_ROM_AUTO_1R' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LdEe' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_9ns_12ns_12_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_1'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'tvmgen_default_tvm_main__tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LdEe' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1022.012 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP_global_const_workspace_fused_nn_contrib_conv2d_NCHWc_constant_1_let_ROM_AUTO_1R' to 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LeOg' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP' pipeline 'VITIS_LOOP_1160_34_VITIS_LOOP_1161_35' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LOOP'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'tvmgen_default_tvm_main__tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1_Pipeline_VITIS_LeOg' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.009 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1/grp_fu_216_p_opcode' to 0.\n",
      "INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_3ns_11ns_12_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_fused_nn_contrib_conv2d_NCHWc_add_nn_relu_1_1'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.012 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1221_1_VITIS_LOOP_1222_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1221_1_VITIS_LOOP_1222_2' pipeline 'VITIS_LOOP_1221_1_VITIS_LOOP_1222_2' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_12ns_12_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_2ns_11ns_12_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1221_1_VITIS_LOOP_1222_2'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.022 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_821_1_VITIS_LOOP_822_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_821_1_VITIS_LOOP_822_2' pipeline 'VITIS_LOOP_821_1_VITIS_LOOP_822_2' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_821_1_VITIS_LOOP_822_2'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.036 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1179_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1179_2'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.037 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1182_3_VITIS_LOOP_1183_4' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1182_3_VITIS_LOOP_1183_4_global_const_workspace_fused_constant_2_let_ROM_AUTO_1R' to 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1182_3_VITIS_LOOP_1183_4_global_cfYi' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1182_3_VITIS_LOOP_1183_4' pipeline 'VITIS_LOOP_1182_3_VITIS_LOOP_1183_4' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1182_3_VITIS_LOOP_1183_4'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'tvmgen_default_tvm_main__tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1182_3_VITIS_LOOP_1183_4_global_cfYi' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.039 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1187_5' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1187_5_global_const_workspace_fused_nn_contrib_dense_pack_constant_let_ROM_AUTO_1R' to 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1187_5_global_const_workspace_fusg8j' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1187_5' pipeline 'VITIS_LOOP_1187_5' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1187_5'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'tvmgen_default_tvm_main__tvmgen_default_tvm_main_Pipeline_VITIS_LOOP_1187_5_global_const_workspace_fusg8j' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.040 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tvmgen_default_tvm_main_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'tvmgen_default_tvm_main_s/Input3_buffer_var' to 'ap_memory'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'tvmgen_default_tvm_main_s/output_buffer_var' to 'ap_memory'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'tvmgen_default_tvm_main_s' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tvmgen_default_tvm_main_s'.\n",
      "INFO: [RTMG 210-278] Implementing memory 'tvmgen_default_tvm_main__global_workspace_RAM_AUTO_1R1W' using auto RAMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.042 GB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.43 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.043 GB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 1.055 GB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for tvmgen_default_tvm_main_s.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for tvmgen_default_tvm_main_s.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 121.08 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 38.31 seconds. CPU system time: 3.33 seconds. Elapsed time: 44.21 seconds; current allocated memory: 840.531 MB.\n",
      "INFO: [HLS 200-1510] Running: close_project \n",
      "INFO: [HLS 200-112] Total CPU user time: 39.34 seconds. Total CPU system time: 3.58 seconds. Total elapsed time: 45.33 seconds; peak allocated memory: 1.059 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Thu May 30 23:19:34 2024...\n",
      "INFO: [v++ 60-791] Total elapsed time: 0h 0m 48s\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "source /tools/Xilinx/Vitis_HLS/2023.2/settings64.sh\n",
    "v++ -c --mode hls --config vitits_config.ini "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Now inside the `tvmgen_default_tvm_main_` folder, there will be an HLS folder that will contain the accelerator."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 4. Synthesis in vivado\n",
    "\n",
    "Now the next part is to synthesise the accelerator. The accelerator also needs a way to communicate with some form of data manager, therefore there is a controller and uart interface in the rtl folder, to use as a template.\n",
    "\n",
    "Using the `vivado_acc.tcl` file, the user can start a vivado project with the right initiation."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado v2023.2 (64-bit)\n",
      "  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023\n",
      "  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023\n",
      "  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "start_gui\n",
      "INFO: [Common 17-206] Exiting Vivado at Fri May 31 00:00:58 2024...\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "source /tools/Xilinx/Vivado/2023.2/settings64.sh\n",
    "vivado -source vivado_acc.tcl\n",
    "rm ./*.log\n",
    "rm ./*.jou"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 5. Interfacing with the accelerator\n",
    "After synthesis and programming, we can interface with the accelerator board trough the serial interface."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2024-05-31 00:05:48,184 appJar:WARNING [799/_checkMode]: Interactive mode is not fully tested, some features might not work.\n",
      "2024-05-31 00:05:48,187 appJar:WARNING [810/_checkMode]: iPython is not fully tested, some features might not work.\n"
     ]
    }
   ],
   "source": [
    "%run serial_interface/serial_interface.py"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
