
Mc2_Control_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000023f6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000016  00800060  000023f6  0000248a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000003  00800076  00800076  000024a0  2**0
                  ALLOC
  3 .stab         000026d0  00000000  00000000  000024a0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000012a3  00000000  00000000  00004b70  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00005e13  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00005f53  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000060c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00007d0c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00008bf7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  000099a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00009b04  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00009d91  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000a55f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 79 0a 	jmp	0x14f2	; 0x14f2 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 46 0a 	jmp	0x148c	; 0x148c <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 ef       	ldi	r30, 0xF6	; 246
      68:	f3 e2       	ldi	r31, 0x23	; 35
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 37       	cpi	r26, 0x76	; 118
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a6 e7       	ldi	r26, 0x76	; 118
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a9 37       	cpi	r26, 0x79	; 121
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 91 09 	call	0x1322	; 0x1322 <main>
      8a:	0c 94 f9 11 	jmp	0x23f2	; 0x23f2 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 c2 11 	jmp	0x2384	; 0x2384 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 de 11 	jmp	0x23bc	; 0x23bc <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 ce 11 	jmp	0x239c	; 0x239c <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 ea 11 	jmp	0x23d4	; 0x23d4 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 ce 11 	jmp	0x239c	; 0x239c <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 ea 11 	jmp	0x23d4	; 0x23d4 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 c2 11 	jmp	0x2384	; 0x2384 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 de 11 	jmp	0x23bc	; 0x23bc <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 ce 11 	jmp	0x239c	; 0x239c <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 ea 11 	jmp	0x23d4	; 0x23d4 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 ce 11 	jmp	0x239c	; 0x239c <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 ea 11 	jmp	0x23d4	; 0x23d4 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 ce 11 	jmp	0x239c	; 0x239c <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 ea 11 	jmp	0x23d4	; 0x23d4 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 d2 11 	jmp	0x23a4	; 0x23a4 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 ee 11 	jmp	0x23dc	; 0x23dc <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <PASS_CHECK>:
 * save it in the EEPROM
 * check whether it matches with the user's password or not
 */

void PASS_CHECK(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
     b4e:	e0 97       	sbiw	r28, 0x30	; 48
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61
	uint8 receive, key, i, read1, read2, check = 0;
     b5a:	1b a6       	std	Y+43, r1	; 0x2b

	for (i = 6; i < 11; i++)
     b5c:	86 e0       	ldi	r24, 0x06	; 6
     b5e:	8c a7       	std	Y+44, r24	; 0x2c
     b60:	80 c0       	rjmp	.+256    	; 0xc62 <PASS_CHECK+0x11c>
	{
		key = UART_recieveByte();					 /* Receive the key from HMI_ECU */
     b62:	0e 94 25 11 	call	0x224a	; 0x224a <UART_recieveByte>
     b66:	8d a7       	std	Y+45, r24	; 0x2d
		receive = EEPROM_writeByte((0x01) + i, key); /* Save the key in the EEPROM */
     b68:	8c a5       	ldd	r24, Y+44	; 0x2c
     b6a:	88 2f       	mov	r24, r24
     b6c:	90 e0       	ldi	r25, 0x00	; 0
     b6e:	01 96       	adiw	r24, 0x01	; 1
     b70:	6d a5       	ldd	r22, Y+45	; 0x2d
     b72:	0e 94 0e 0c 	call	0x181c	; 0x181c <EEPROM_writeByte>
     b76:	8e a7       	std	Y+46, r24	; 0x2e
     b78:	80 e0       	ldi	r24, 0x00	; 0
     b7a:	90 e0       	ldi	r25, 0x00	; 0
     b7c:	aa ef       	ldi	r26, 0xFA	; 250
     b7e:	b3 e4       	ldi	r27, 0x43	; 67
     b80:	8f a3       	std	Y+39, r24	; 0x27
     b82:	98 a7       	std	Y+40, r25	; 0x28
     b84:	a9 a7       	std	Y+41, r26	; 0x29
     b86:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     b88:	6f a1       	ldd	r22, Y+39	; 0x27
     b8a:	78 a5       	ldd	r23, Y+40	; 0x28
     b8c:	89 a5       	ldd	r24, Y+41	; 0x29
     b8e:	9a a5       	ldd	r25, Y+42	; 0x2a
     b90:	20 e0       	ldi	r18, 0x00	; 0
     b92:	30 e0       	ldi	r19, 0x00	; 0
     b94:	4a ef       	ldi	r20, 0xFA	; 250
     b96:	54 e4       	ldi	r21, 0x44	; 68
     b98:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     b9c:	dc 01       	movw	r26, r24
     b9e:	cb 01       	movw	r24, r22
     ba0:	8b a3       	std	Y+35, r24	; 0x23
     ba2:	9c a3       	std	Y+36, r25	; 0x24
     ba4:	ad a3       	std	Y+37, r26	; 0x25
     ba6:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     ba8:	6b a1       	ldd	r22, Y+35	; 0x23
     baa:	7c a1       	ldd	r23, Y+36	; 0x24
     bac:	8d a1       	ldd	r24, Y+37	; 0x25
     bae:	9e a1       	ldd	r25, Y+38	; 0x26
     bb0:	20 e0       	ldi	r18, 0x00	; 0
     bb2:	30 e0       	ldi	r19, 0x00	; 0
     bb4:	40 e8       	ldi	r20, 0x80	; 128
     bb6:	5f e3       	ldi	r21, 0x3F	; 63
     bb8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     bbc:	88 23       	and	r24, r24
     bbe:	2c f4       	brge	.+10     	; 0xbca <PASS_CHECK+0x84>
		__ticks = 1;
     bc0:	81 e0       	ldi	r24, 0x01	; 1
     bc2:	90 e0       	ldi	r25, 0x00	; 0
     bc4:	9a a3       	std	Y+34, r25	; 0x22
     bc6:	89 a3       	std	Y+33, r24	; 0x21
     bc8:	3f c0       	rjmp	.+126    	; 0xc48 <PASS_CHECK+0x102>
	else if (__tmp > 65535)
     bca:	6b a1       	ldd	r22, Y+35	; 0x23
     bcc:	7c a1       	ldd	r23, Y+36	; 0x24
     bce:	8d a1       	ldd	r24, Y+37	; 0x25
     bd0:	9e a1       	ldd	r25, Y+38	; 0x26
     bd2:	20 e0       	ldi	r18, 0x00	; 0
     bd4:	3f ef       	ldi	r19, 0xFF	; 255
     bd6:	4f e7       	ldi	r20, 0x7F	; 127
     bd8:	57 e4       	ldi	r21, 0x47	; 71
     bda:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     bde:	18 16       	cp	r1, r24
     be0:	4c f5       	brge	.+82     	; 0xc34 <PASS_CHECK+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     be2:	6f a1       	ldd	r22, Y+39	; 0x27
     be4:	78 a5       	ldd	r23, Y+40	; 0x28
     be6:	89 a5       	ldd	r24, Y+41	; 0x29
     be8:	9a a5       	ldd	r25, Y+42	; 0x2a
     bea:	20 e0       	ldi	r18, 0x00	; 0
     bec:	30 e0       	ldi	r19, 0x00	; 0
     bee:	40 e2       	ldi	r20, 0x20	; 32
     bf0:	51 e4       	ldi	r21, 0x41	; 65
     bf2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     bf6:	dc 01       	movw	r26, r24
     bf8:	cb 01       	movw	r24, r22
     bfa:	bc 01       	movw	r22, r24
     bfc:	cd 01       	movw	r24, r26
     bfe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c02:	dc 01       	movw	r26, r24
     c04:	cb 01       	movw	r24, r22
     c06:	9a a3       	std	Y+34, r25	; 0x22
     c08:	89 a3       	std	Y+33, r24	; 0x21
     c0a:	0f c0       	rjmp	.+30     	; 0xc2a <PASS_CHECK+0xe4>
     c0c:	88 ec       	ldi	r24, 0xC8	; 200
     c0e:	90 e0       	ldi	r25, 0x00	; 0
     c10:	98 a3       	std	Y+32, r25	; 0x20
     c12:	8f 8f       	std	Y+31, r24	; 0x1f
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     c14:	8f 8d       	ldd	r24, Y+31	; 0x1f
     c16:	98 a1       	ldd	r25, Y+32	; 0x20
     c18:	01 97       	sbiw	r24, 0x01	; 1
     c1a:	f1 f7       	brne	.-4      	; 0xc18 <PASS_CHECK+0xd2>
     c1c:	98 a3       	std	Y+32, r25	; 0x20
     c1e:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     c20:	89 a1       	ldd	r24, Y+33	; 0x21
     c22:	9a a1       	ldd	r25, Y+34	; 0x22
     c24:	01 97       	sbiw	r24, 0x01	; 1
     c26:	9a a3       	std	Y+34, r25	; 0x22
     c28:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     c2a:	89 a1       	ldd	r24, Y+33	; 0x21
     c2c:	9a a1       	ldd	r25, Y+34	; 0x22
     c2e:	00 97       	sbiw	r24, 0x00	; 0
     c30:	69 f7       	brne	.-38     	; 0xc0c <PASS_CHECK+0xc6>
     c32:	14 c0       	rjmp	.+40     	; 0xc5c <PASS_CHECK+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     c34:	6b a1       	ldd	r22, Y+35	; 0x23
     c36:	7c a1       	ldd	r23, Y+36	; 0x24
     c38:	8d a1       	ldd	r24, Y+37	; 0x25
     c3a:	9e a1       	ldd	r25, Y+38	; 0x26
     c3c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c40:	dc 01       	movw	r26, r24
     c42:	cb 01       	movw	r24, r22
     c44:	9a a3       	std	Y+34, r25	; 0x22
     c46:	89 a3       	std	Y+33, r24	; 0x21
     c48:	89 a1       	ldd	r24, Y+33	; 0x21
     c4a:	9a a1       	ldd	r25, Y+34	; 0x22
     c4c:	9e 8f       	std	Y+30, r25	; 0x1e
     c4e:	8d 8f       	std	Y+29, r24	; 0x1d
     c50:	8d 8d       	ldd	r24, Y+29	; 0x1d
     c52:	9e 8d       	ldd	r25, Y+30	; 0x1e
     c54:	01 97       	sbiw	r24, 0x01	; 1
     c56:	f1 f7       	brne	.-4      	; 0xc54 <PASS_CHECK+0x10e>
     c58:	9e 8f       	std	Y+30, r25	; 0x1e
     c5a:	8d 8f       	std	Y+29, r24	; 0x1d

void PASS_CHECK(void)
{
	uint8 receive, key, i, read1, read2, check = 0;

	for (i = 6; i < 11; i++)
     c5c:	8c a5       	ldd	r24, Y+44	; 0x2c
     c5e:	8f 5f       	subi	r24, 0xFF	; 255
     c60:	8c a7       	std	Y+44, r24	; 0x2c
     c62:	8c a5       	ldd	r24, Y+44	; 0x2c
     c64:	8b 30       	cpi	r24, 0x0B	; 11
     c66:	08 f4       	brcc	.+2      	; 0xc6a <PASS_CHECK+0x124>
     c68:	7c cf       	rjmp	.-264    	; 0xb62 <PASS_CHECK+0x1c>
		key = UART_recieveByte();					 /* Receive the key from HMI_ECU */
		receive = EEPROM_writeByte((0x01) + i, key); /* Save the key in the EEPROM */
		_delay_ms(500);								 /* delay to give the EEPROM the time to save successfully */
	}
	/* check the two passwords byte by byte */
	for (i = 0; i < 5; i++)
     c6a:	1c a6       	std	Y+44, r1	; 0x2c
     c6c:	02 c1       	rjmp	.+516    	; 0xe72 <PASS_CHECK+0x32c>
	{
		EEPROM_readByte((0x01) + i, &read1);
     c6e:	8c a5       	ldd	r24, Y+44	; 0x2c
     c70:	88 2f       	mov	r24, r24
     c72:	90 e0       	ldi	r25, 0x00	; 0
     c74:	01 96       	adiw	r24, 0x01	; 1
     c76:	9e 01       	movw	r18, r28
     c78:	21 5d       	subi	r18, 0xD1	; 209
     c7a:	3f 4f       	sbci	r19, 0xFF	; 255
     c7c:	b9 01       	movw	r22, r18
     c7e:	0e 94 4f 0c 	call	0x189e	; 0x189e <EEPROM_readByte>
     c82:	80 e0       	ldi	r24, 0x00	; 0
     c84:	90 e0       	ldi	r25, 0x00	; 0
     c86:	a0 e2       	ldi	r26, 0x20	; 32
     c88:	b1 e4       	ldi	r27, 0x41	; 65
     c8a:	89 8f       	std	Y+25, r24	; 0x19
     c8c:	9a 8f       	std	Y+26, r25	; 0x1a
     c8e:	ab 8f       	std	Y+27, r26	; 0x1b
     c90:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     c92:	69 8d       	ldd	r22, Y+25	; 0x19
     c94:	7a 8d       	ldd	r23, Y+26	; 0x1a
     c96:	8b 8d       	ldd	r24, Y+27	; 0x1b
     c98:	9c 8d       	ldd	r25, Y+28	; 0x1c
     c9a:	20 e0       	ldi	r18, 0x00	; 0
     c9c:	30 e0       	ldi	r19, 0x00	; 0
     c9e:	4a ef       	ldi	r20, 0xFA	; 250
     ca0:	54 e4       	ldi	r21, 0x44	; 68
     ca2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ca6:	dc 01       	movw	r26, r24
     ca8:	cb 01       	movw	r24, r22
     caa:	8d 8b       	std	Y+21, r24	; 0x15
     cac:	9e 8b       	std	Y+22, r25	; 0x16
     cae:	af 8b       	std	Y+23, r26	; 0x17
     cb0:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     cb2:	6d 89       	ldd	r22, Y+21	; 0x15
     cb4:	7e 89       	ldd	r23, Y+22	; 0x16
     cb6:	8f 89       	ldd	r24, Y+23	; 0x17
     cb8:	98 8d       	ldd	r25, Y+24	; 0x18
     cba:	20 e0       	ldi	r18, 0x00	; 0
     cbc:	30 e0       	ldi	r19, 0x00	; 0
     cbe:	40 e8       	ldi	r20, 0x80	; 128
     cc0:	5f e3       	ldi	r21, 0x3F	; 63
     cc2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     cc6:	88 23       	and	r24, r24
     cc8:	2c f4       	brge	.+10     	; 0xcd4 <PASS_CHECK+0x18e>
		__ticks = 1;
     cca:	81 e0       	ldi	r24, 0x01	; 1
     ccc:	90 e0       	ldi	r25, 0x00	; 0
     cce:	9c 8b       	std	Y+20, r25	; 0x14
     cd0:	8b 8b       	std	Y+19, r24	; 0x13
     cd2:	3f c0       	rjmp	.+126    	; 0xd52 <PASS_CHECK+0x20c>
	else if (__tmp > 65535)
     cd4:	6d 89       	ldd	r22, Y+21	; 0x15
     cd6:	7e 89       	ldd	r23, Y+22	; 0x16
     cd8:	8f 89       	ldd	r24, Y+23	; 0x17
     cda:	98 8d       	ldd	r25, Y+24	; 0x18
     cdc:	20 e0       	ldi	r18, 0x00	; 0
     cde:	3f ef       	ldi	r19, 0xFF	; 255
     ce0:	4f e7       	ldi	r20, 0x7F	; 127
     ce2:	57 e4       	ldi	r21, 0x47	; 71
     ce4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     ce8:	18 16       	cp	r1, r24
     cea:	4c f5       	brge	.+82     	; 0xd3e <PASS_CHECK+0x1f8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     cec:	69 8d       	ldd	r22, Y+25	; 0x19
     cee:	7a 8d       	ldd	r23, Y+26	; 0x1a
     cf0:	8b 8d       	ldd	r24, Y+27	; 0x1b
     cf2:	9c 8d       	ldd	r25, Y+28	; 0x1c
     cf4:	20 e0       	ldi	r18, 0x00	; 0
     cf6:	30 e0       	ldi	r19, 0x00	; 0
     cf8:	40 e2       	ldi	r20, 0x20	; 32
     cfa:	51 e4       	ldi	r21, 0x41	; 65
     cfc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d00:	dc 01       	movw	r26, r24
     d02:	cb 01       	movw	r24, r22
     d04:	bc 01       	movw	r22, r24
     d06:	cd 01       	movw	r24, r26
     d08:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d0c:	dc 01       	movw	r26, r24
     d0e:	cb 01       	movw	r24, r22
     d10:	9c 8b       	std	Y+20, r25	; 0x14
     d12:	8b 8b       	std	Y+19, r24	; 0x13
     d14:	0f c0       	rjmp	.+30     	; 0xd34 <PASS_CHECK+0x1ee>
     d16:	88 ec       	ldi	r24, 0xC8	; 200
     d18:	90 e0       	ldi	r25, 0x00	; 0
     d1a:	9a 8b       	std	Y+18, r25	; 0x12
     d1c:	89 8b       	std	Y+17, r24	; 0x11
     d1e:	89 89       	ldd	r24, Y+17	; 0x11
     d20:	9a 89       	ldd	r25, Y+18	; 0x12
     d22:	01 97       	sbiw	r24, 0x01	; 1
     d24:	f1 f7       	brne	.-4      	; 0xd22 <PASS_CHECK+0x1dc>
     d26:	9a 8b       	std	Y+18, r25	; 0x12
     d28:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     d2a:	8b 89       	ldd	r24, Y+19	; 0x13
     d2c:	9c 89       	ldd	r25, Y+20	; 0x14
     d2e:	01 97       	sbiw	r24, 0x01	; 1
     d30:	9c 8b       	std	Y+20, r25	; 0x14
     d32:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d34:	8b 89       	ldd	r24, Y+19	; 0x13
     d36:	9c 89       	ldd	r25, Y+20	; 0x14
     d38:	00 97       	sbiw	r24, 0x00	; 0
     d3a:	69 f7       	brne	.-38     	; 0xd16 <PASS_CHECK+0x1d0>
     d3c:	14 c0       	rjmp	.+40     	; 0xd66 <PASS_CHECK+0x220>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     d3e:	6d 89       	ldd	r22, Y+21	; 0x15
     d40:	7e 89       	ldd	r23, Y+22	; 0x16
     d42:	8f 89       	ldd	r24, Y+23	; 0x17
     d44:	98 8d       	ldd	r25, Y+24	; 0x18
     d46:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d4a:	dc 01       	movw	r26, r24
     d4c:	cb 01       	movw	r24, r22
     d4e:	9c 8b       	std	Y+20, r25	; 0x14
     d50:	8b 8b       	std	Y+19, r24	; 0x13
     d52:	8b 89       	ldd	r24, Y+19	; 0x13
     d54:	9c 89       	ldd	r25, Y+20	; 0x14
     d56:	98 8b       	std	Y+16, r25	; 0x10
     d58:	8f 87       	std	Y+15, r24	; 0x0f
     d5a:	8f 85       	ldd	r24, Y+15	; 0x0f
     d5c:	98 89       	ldd	r25, Y+16	; 0x10
     d5e:	01 97       	sbiw	r24, 0x01	; 1
     d60:	f1 f7       	brne	.-4      	; 0xd5e <PASS_CHECK+0x218>
     d62:	98 8b       	std	Y+16, r25	; 0x10
     d64:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(10);
		EEPROM_readByte((0x07) + i, &read2);
     d66:	8c a5       	ldd	r24, Y+44	; 0x2c
     d68:	88 2f       	mov	r24, r24
     d6a:	90 e0       	ldi	r25, 0x00	; 0
     d6c:	07 96       	adiw	r24, 0x07	; 7
     d6e:	9e 01       	movw	r18, r28
     d70:	20 5d       	subi	r18, 0xD0	; 208
     d72:	3f 4f       	sbci	r19, 0xFF	; 255
     d74:	b9 01       	movw	r22, r18
     d76:	0e 94 4f 0c 	call	0x189e	; 0x189e <EEPROM_readByte>
     d7a:	80 e0       	ldi	r24, 0x00	; 0
     d7c:	90 e0       	ldi	r25, 0x00	; 0
     d7e:	a0 e2       	ldi	r26, 0x20	; 32
     d80:	b1 e4       	ldi	r27, 0x41	; 65
     d82:	8b 87       	std	Y+11, r24	; 0x0b
     d84:	9c 87       	std	Y+12, r25	; 0x0c
     d86:	ad 87       	std	Y+13, r26	; 0x0d
     d88:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     d8a:	6b 85       	ldd	r22, Y+11	; 0x0b
     d8c:	7c 85       	ldd	r23, Y+12	; 0x0c
     d8e:	8d 85       	ldd	r24, Y+13	; 0x0d
     d90:	9e 85       	ldd	r25, Y+14	; 0x0e
     d92:	20 e0       	ldi	r18, 0x00	; 0
     d94:	30 e0       	ldi	r19, 0x00	; 0
     d96:	4a ef       	ldi	r20, 0xFA	; 250
     d98:	54 e4       	ldi	r21, 0x44	; 68
     d9a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d9e:	dc 01       	movw	r26, r24
     da0:	cb 01       	movw	r24, r22
     da2:	8f 83       	std	Y+7, r24	; 0x07
     da4:	98 87       	std	Y+8, r25	; 0x08
     da6:	a9 87       	std	Y+9, r26	; 0x09
     da8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     daa:	6f 81       	ldd	r22, Y+7	; 0x07
     dac:	78 85       	ldd	r23, Y+8	; 0x08
     dae:	89 85       	ldd	r24, Y+9	; 0x09
     db0:	9a 85       	ldd	r25, Y+10	; 0x0a
     db2:	20 e0       	ldi	r18, 0x00	; 0
     db4:	30 e0       	ldi	r19, 0x00	; 0
     db6:	40 e8       	ldi	r20, 0x80	; 128
     db8:	5f e3       	ldi	r21, 0x3F	; 63
     dba:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     dbe:	88 23       	and	r24, r24
     dc0:	2c f4       	brge	.+10     	; 0xdcc <PASS_CHECK+0x286>
		__ticks = 1;
     dc2:	81 e0       	ldi	r24, 0x01	; 1
     dc4:	90 e0       	ldi	r25, 0x00	; 0
     dc6:	9e 83       	std	Y+6, r25	; 0x06
     dc8:	8d 83       	std	Y+5, r24	; 0x05
     dca:	3f c0       	rjmp	.+126    	; 0xe4a <PASS_CHECK+0x304>
	else if (__tmp > 65535)
     dcc:	6f 81       	ldd	r22, Y+7	; 0x07
     dce:	78 85       	ldd	r23, Y+8	; 0x08
     dd0:	89 85       	ldd	r24, Y+9	; 0x09
     dd2:	9a 85       	ldd	r25, Y+10	; 0x0a
     dd4:	20 e0       	ldi	r18, 0x00	; 0
     dd6:	3f ef       	ldi	r19, 0xFF	; 255
     dd8:	4f e7       	ldi	r20, 0x7F	; 127
     dda:	57 e4       	ldi	r21, 0x47	; 71
     ddc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     de0:	18 16       	cp	r1, r24
     de2:	4c f5       	brge	.+82     	; 0xe36 <PASS_CHECK+0x2f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     de4:	6b 85       	ldd	r22, Y+11	; 0x0b
     de6:	7c 85       	ldd	r23, Y+12	; 0x0c
     de8:	8d 85       	ldd	r24, Y+13	; 0x0d
     dea:	9e 85       	ldd	r25, Y+14	; 0x0e
     dec:	20 e0       	ldi	r18, 0x00	; 0
     dee:	30 e0       	ldi	r19, 0x00	; 0
     df0:	40 e2       	ldi	r20, 0x20	; 32
     df2:	51 e4       	ldi	r21, 0x41	; 65
     df4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     df8:	dc 01       	movw	r26, r24
     dfa:	cb 01       	movw	r24, r22
     dfc:	bc 01       	movw	r22, r24
     dfe:	cd 01       	movw	r24, r26
     e00:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e04:	dc 01       	movw	r26, r24
     e06:	cb 01       	movw	r24, r22
     e08:	9e 83       	std	Y+6, r25	; 0x06
     e0a:	8d 83       	std	Y+5, r24	; 0x05
     e0c:	0f c0       	rjmp	.+30     	; 0xe2c <PASS_CHECK+0x2e6>
     e0e:	88 ec       	ldi	r24, 0xC8	; 200
     e10:	90 e0       	ldi	r25, 0x00	; 0
     e12:	9c 83       	std	Y+4, r25	; 0x04
     e14:	8b 83       	std	Y+3, r24	; 0x03
     e16:	8b 81       	ldd	r24, Y+3	; 0x03
     e18:	9c 81       	ldd	r25, Y+4	; 0x04
     e1a:	01 97       	sbiw	r24, 0x01	; 1
     e1c:	f1 f7       	brne	.-4      	; 0xe1a <PASS_CHECK+0x2d4>
     e1e:	9c 83       	std	Y+4, r25	; 0x04
     e20:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e22:	8d 81       	ldd	r24, Y+5	; 0x05
     e24:	9e 81       	ldd	r25, Y+6	; 0x06
     e26:	01 97       	sbiw	r24, 0x01	; 1
     e28:	9e 83       	std	Y+6, r25	; 0x06
     e2a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e2c:	8d 81       	ldd	r24, Y+5	; 0x05
     e2e:	9e 81       	ldd	r25, Y+6	; 0x06
     e30:	00 97       	sbiw	r24, 0x00	; 0
     e32:	69 f7       	brne	.-38     	; 0xe0e <PASS_CHECK+0x2c8>
     e34:	14 c0       	rjmp	.+40     	; 0xe5e <PASS_CHECK+0x318>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     e36:	6f 81       	ldd	r22, Y+7	; 0x07
     e38:	78 85       	ldd	r23, Y+8	; 0x08
     e3a:	89 85       	ldd	r24, Y+9	; 0x09
     e3c:	9a 85       	ldd	r25, Y+10	; 0x0a
     e3e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e42:	dc 01       	movw	r26, r24
     e44:	cb 01       	movw	r24, r22
     e46:	9e 83       	std	Y+6, r25	; 0x06
     e48:	8d 83       	std	Y+5, r24	; 0x05
     e4a:	8d 81       	ldd	r24, Y+5	; 0x05
     e4c:	9e 81       	ldd	r25, Y+6	; 0x06
     e4e:	9a 83       	std	Y+2, r25	; 0x02
     e50:	89 83       	std	Y+1, r24	; 0x01
     e52:	89 81       	ldd	r24, Y+1	; 0x01
     e54:	9a 81       	ldd	r25, Y+2	; 0x02
     e56:	01 97       	sbiw	r24, 0x01	; 1
     e58:	f1 f7       	brne	.-4      	; 0xe56 <PASS_CHECK+0x310>
     e5a:	9a 83       	std	Y+2, r25	; 0x02
     e5c:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(10);
		if (read1 == read2)
     e5e:	9f a5       	ldd	r25, Y+47	; 0x2f
     e60:	88 a9       	ldd	r24, Y+48	; 0x30
     e62:	98 17       	cp	r25, r24
     e64:	19 f4       	brne	.+6      	; 0xe6c <PASS_CHECK+0x326>
		{
			check++; /* If the two bytes are matched increment the check counter */
     e66:	8b a5       	ldd	r24, Y+43	; 0x2b
     e68:	8f 5f       	subi	r24, 0xFF	; 255
     e6a:	8b a7       	std	Y+43, r24	; 0x2b
		key = UART_recieveByte();					 /* Receive the key from HMI_ECU */
		receive = EEPROM_writeByte((0x01) + i, key); /* Save the key in the EEPROM */
		_delay_ms(500);								 /* delay to give the EEPROM the time to save successfully */
	}
	/* check the two passwords byte by byte */
	for (i = 0; i < 5; i++)
     e6c:	8c a5       	ldd	r24, Y+44	; 0x2c
     e6e:	8f 5f       	subi	r24, 0xFF	; 255
     e70:	8c a7       	std	Y+44, r24	; 0x2c
     e72:	8c a5       	ldd	r24, Y+44	; 0x2c
     e74:	85 30       	cpi	r24, 0x05	; 5
     e76:	08 f4       	brcc	.+2      	; 0xe7a <PASS_CHECK+0x334>
     e78:	fa ce       	rjmp	.-524    	; 0xc6e <PASS_CHECK+0x128>
		if (read1 == read2)
		{
			check++; /* If the two bytes are matched increment the check counter */
		}
	}
	if (check == 5) /* the two passwords are matched if the check counter is equal 5 */
     e7a:	8b a5       	ldd	r24, Y+43	; 0x2b
     e7c:	85 30       	cpi	r24, 0x05	; 5
     e7e:	21 f4       	brne	.+8      	; 0xe88 <PASS_CHECK+0x342>
	{
		UART_sendByte(1); /* Send 1 to HMI_ECU to let it know that the two passwords are matched */
     e80:	81 e0       	ldi	r24, 0x01	; 1
     e82:	0e 94 0e 11 	call	0x221c	; 0x221c <UART_sendByte>
     e86:	03 c0       	rjmp	.+6      	; 0xe8e <PASS_CHECK+0x348>
	}
	else
	{
		UART_sendByte(0); /* Send 0 to HMI_ECU to let it know that the two passwords are not matched */
     e88:	80 e0       	ldi	r24, 0x00	; 0
     e8a:	0e 94 0e 11 	call	0x221c	; 0x221c <UART_sendByte>
	}
	check = 0; /* make the check counter 0 every time after the check has done */
     e8e:	1b a6       	std	Y+43, r1	; 0x2b
}
     e90:	e0 96       	adiw	r28, 0x30	; 48
     e92:	0f b6       	in	r0, 0x3f	; 63
     e94:	f8 94       	cli
     e96:	de bf       	out	0x3e, r29	; 62
     e98:	0f be       	out	0x3f, r0	; 63
     e9a:	cd bf       	out	0x3d, r28	; 61
     e9c:	cf 91       	pop	r28
     e9e:	df 91       	pop	r29
     ea0:	08 95       	ret

00000ea2 <EEPROM>:
 * Save it in the EEPROM
 * Check if the two passwords entered are matched or not
 */

void EEPROM(void)
{
     ea2:	df 93       	push	r29
     ea4:	cf 93       	push	r28
     ea6:	cd b7       	in	r28, 0x3d	; 61
     ea8:	de b7       	in	r29, 0x3e	; 62
     eaa:	ee 97       	sbiw	r28, 0x3e	; 62
     eac:	0f b6       	in	r0, 0x3f	; 63
     eae:	f8 94       	cli
     eb0:	de bf       	out	0x3e, r29	; 62
     eb2:	0f be       	out	0x3f, r0	; 63
     eb4:	cd bf       	out	0x3d, r28	; 61
	uint8 receive, key, i, read1, read2, check = 0;
     eb6:	19 ae       	std	Y+57, r1	; 0x39

	for (i = 0; i < 5; i++)
     eb8:	1a ae       	std	Y+58, r1	; 0x3a
     eba:	80 c0       	rjmp	.+256    	; 0xfbc <EEPROM+0x11a>
	{
		key = UART_recieveByte();					 /* Receive the key from HMI_ECU */
     ebc:	0e 94 25 11 	call	0x224a	; 0x224a <UART_recieveByte>
     ec0:	8b af       	std	Y+59, r24	; 0x3b
		receive = EEPROM_writeByte((0x01) + i, key); /* Save the key in the EEPROM */
     ec2:	8a ad       	ldd	r24, Y+58	; 0x3a
     ec4:	88 2f       	mov	r24, r24
     ec6:	90 e0       	ldi	r25, 0x00	; 0
     ec8:	01 96       	adiw	r24, 0x01	; 1
     eca:	6b ad       	ldd	r22, Y+59	; 0x3b
     ecc:	0e 94 0e 0c 	call	0x181c	; 0x181c <EEPROM_writeByte>
     ed0:	8c af       	std	Y+60, r24	; 0x3c
     ed2:	80 e0       	ldi	r24, 0x00	; 0
     ed4:	90 e0       	ldi	r25, 0x00	; 0
     ed6:	aa ef       	ldi	r26, 0xFA	; 250
     ed8:	b3 e4       	ldi	r27, 0x43	; 67
     eda:	8d ab       	std	Y+53, r24	; 0x35
     edc:	9e ab       	std	Y+54, r25	; 0x36
     ede:	af ab       	std	Y+55, r26	; 0x37
     ee0:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     ee2:	6d a9       	ldd	r22, Y+53	; 0x35
     ee4:	7e a9       	ldd	r23, Y+54	; 0x36
     ee6:	8f a9       	ldd	r24, Y+55	; 0x37
     ee8:	98 ad       	ldd	r25, Y+56	; 0x38
     eea:	20 e0       	ldi	r18, 0x00	; 0
     eec:	30 e0       	ldi	r19, 0x00	; 0
     eee:	4a ef       	ldi	r20, 0xFA	; 250
     ef0:	54 e4       	ldi	r21, 0x44	; 68
     ef2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ef6:	dc 01       	movw	r26, r24
     ef8:	cb 01       	movw	r24, r22
     efa:	89 ab       	std	Y+49, r24	; 0x31
     efc:	9a ab       	std	Y+50, r25	; 0x32
     efe:	ab ab       	std	Y+51, r26	; 0x33
     f00:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
     f02:	69 a9       	ldd	r22, Y+49	; 0x31
     f04:	7a a9       	ldd	r23, Y+50	; 0x32
     f06:	8b a9       	ldd	r24, Y+51	; 0x33
     f08:	9c a9       	ldd	r25, Y+52	; 0x34
     f0a:	20 e0       	ldi	r18, 0x00	; 0
     f0c:	30 e0       	ldi	r19, 0x00	; 0
     f0e:	40 e8       	ldi	r20, 0x80	; 128
     f10:	5f e3       	ldi	r21, 0x3F	; 63
     f12:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     f16:	88 23       	and	r24, r24
     f18:	2c f4       	brge	.+10     	; 0xf24 <EEPROM+0x82>
		__ticks = 1;
     f1a:	81 e0       	ldi	r24, 0x01	; 1
     f1c:	90 e0       	ldi	r25, 0x00	; 0
     f1e:	98 ab       	std	Y+48, r25	; 0x30
     f20:	8f a7       	std	Y+47, r24	; 0x2f
     f22:	3f c0       	rjmp	.+126    	; 0xfa2 <EEPROM+0x100>
	else if (__tmp > 65535)
     f24:	69 a9       	ldd	r22, Y+49	; 0x31
     f26:	7a a9       	ldd	r23, Y+50	; 0x32
     f28:	8b a9       	ldd	r24, Y+51	; 0x33
     f2a:	9c a9       	ldd	r25, Y+52	; 0x34
     f2c:	20 e0       	ldi	r18, 0x00	; 0
     f2e:	3f ef       	ldi	r19, 0xFF	; 255
     f30:	4f e7       	ldi	r20, 0x7F	; 127
     f32:	57 e4       	ldi	r21, 0x47	; 71
     f34:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     f38:	18 16       	cp	r1, r24
     f3a:	4c f5       	brge	.+82     	; 0xf8e <EEPROM+0xec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f3c:	6d a9       	ldd	r22, Y+53	; 0x35
     f3e:	7e a9       	ldd	r23, Y+54	; 0x36
     f40:	8f a9       	ldd	r24, Y+55	; 0x37
     f42:	98 ad       	ldd	r25, Y+56	; 0x38
     f44:	20 e0       	ldi	r18, 0x00	; 0
     f46:	30 e0       	ldi	r19, 0x00	; 0
     f48:	40 e2       	ldi	r20, 0x20	; 32
     f4a:	51 e4       	ldi	r21, 0x41	; 65
     f4c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f50:	dc 01       	movw	r26, r24
     f52:	cb 01       	movw	r24, r22
     f54:	bc 01       	movw	r22, r24
     f56:	cd 01       	movw	r24, r26
     f58:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f5c:	dc 01       	movw	r26, r24
     f5e:	cb 01       	movw	r24, r22
     f60:	98 ab       	std	Y+48, r25	; 0x30
     f62:	8f a7       	std	Y+47, r24	; 0x2f
     f64:	0f c0       	rjmp	.+30     	; 0xf84 <EEPROM+0xe2>
     f66:	88 ec       	ldi	r24, 0xC8	; 200
     f68:	90 e0       	ldi	r25, 0x00	; 0
     f6a:	9e a7       	std	Y+46, r25	; 0x2e
     f6c:	8d a7       	std	Y+45, r24	; 0x2d
     f6e:	8d a5       	ldd	r24, Y+45	; 0x2d
     f70:	9e a5       	ldd	r25, Y+46	; 0x2e
     f72:	01 97       	sbiw	r24, 0x01	; 1
     f74:	f1 f7       	brne	.-4      	; 0xf72 <EEPROM+0xd0>
     f76:	9e a7       	std	Y+46, r25	; 0x2e
     f78:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f7a:	8f a5       	ldd	r24, Y+47	; 0x2f
     f7c:	98 a9       	ldd	r25, Y+48	; 0x30
     f7e:	01 97       	sbiw	r24, 0x01	; 1
     f80:	98 ab       	std	Y+48, r25	; 0x30
     f82:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     f84:	8f a5       	ldd	r24, Y+47	; 0x2f
     f86:	98 a9       	ldd	r25, Y+48	; 0x30
     f88:	00 97       	sbiw	r24, 0x00	; 0
     f8a:	69 f7       	brne	.-38     	; 0xf66 <EEPROM+0xc4>
     f8c:	14 c0       	rjmp	.+40     	; 0xfb6 <EEPROM+0x114>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     f8e:	69 a9       	ldd	r22, Y+49	; 0x31
     f90:	7a a9       	ldd	r23, Y+50	; 0x32
     f92:	8b a9       	ldd	r24, Y+51	; 0x33
     f94:	9c a9       	ldd	r25, Y+52	; 0x34
     f96:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f9a:	dc 01       	movw	r26, r24
     f9c:	cb 01       	movw	r24, r22
     f9e:	98 ab       	std	Y+48, r25	; 0x30
     fa0:	8f a7       	std	Y+47, r24	; 0x2f
     fa2:	8f a5       	ldd	r24, Y+47	; 0x2f
     fa4:	98 a9       	ldd	r25, Y+48	; 0x30
     fa6:	9c a7       	std	Y+44, r25	; 0x2c
     fa8:	8b a7       	std	Y+43, r24	; 0x2b
     faa:	8b a5       	ldd	r24, Y+43	; 0x2b
     fac:	9c a5       	ldd	r25, Y+44	; 0x2c
     fae:	01 97       	sbiw	r24, 0x01	; 1
     fb0:	f1 f7       	brne	.-4      	; 0xfae <EEPROM+0x10c>
     fb2:	9c a7       	std	Y+44, r25	; 0x2c
     fb4:	8b a7       	std	Y+43, r24	; 0x2b

void EEPROM(void)
{
	uint8 receive, key, i, read1, read2, check = 0;

	for (i = 0; i < 5; i++)
     fb6:	8a ad       	ldd	r24, Y+58	; 0x3a
     fb8:	8f 5f       	subi	r24, 0xFF	; 255
     fba:	8a af       	std	Y+58, r24	; 0x3a
     fbc:	8a ad       	ldd	r24, Y+58	; 0x3a
     fbe:	85 30       	cpi	r24, 0x05	; 5
     fc0:	08 f4       	brcc	.+2      	; 0xfc4 <EEPROM+0x122>
     fc2:	7c cf       	rjmp	.-264    	; 0xebc <EEPROM+0x1a>
		key = UART_recieveByte();					 /* Receive the key from HMI_ECU */
		receive = EEPROM_writeByte((0x01) + i, key); /* Save the key in the EEPROM */
		_delay_ms(500);								 /* delay to give the EEPROM the time to save successfully */
	}

	for (i = 6; i < 11; i++)
     fc4:	86 e0       	ldi	r24, 0x06	; 6
     fc6:	8a af       	std	Y+58, r24	; 0x3a
     fc8:	80 c0       	rjmp	.+256    	; 0x10ca <EEPROM+0x228>
	{
		key = UART_recieveByte();					 /* Receive the key from HMI_ECU */
     fca:	0e 94 25 11 	call	0x224a	; 0x224a <UART_recieveByte>
     fce:	8b af       	std	Y+59, r24	; 0x3b
		receive = EEPROM_writeByte((0x01) + i, key); /* Save the key in the EEPROM  in different address */
     fd0:	8a ad       	ldd	r24, Y+58	; 0x3a
     fd2:	88 2f       	mov	r24, r24
     fd4:	90 e0       	ldi	r25, 0x00	; 0
     fd6:	01 96       	adiw	r24, 0x01	; 1
     fd8:	6b ad       	ldd	r22, Y+59	; 0x3b
     fda:	0e 94 0e 0c 	call	0x181c	; 0x181c <EEPROM_writeByte>
     fde:	8c af       	std	Y+60, r24	; 0x3c
     fe0:	80 e0       	ldi	r24, 0x00	; 0
     fe2:	90 e0       	ldi	r25, 0x00	; 0
     fe4:	aa ef       	ldi	r26, 0xFA	; 250
     fe6:	b3 e4       	ldi	r27, 0x43	; 67
     fe8:	8f a3       	std	Y+39, r24	; 0x27
     fea:	98 a7       	std	Y+40, r25	; 0x28
     fec:	a9 a7       	std	Y+41, r26	; 0x29
     fee:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     ff0:	6f a1       	ldd	r22, Y+39	; 0x27
     ff2:	78 a5       	ldd	r23, Y+40	; 0x28
     ff4:	89 a5       	ldd	r24, Y+41	; 0x29
     ff6:	9a a5       	ldd	r25, Y+42	; 0x2a
     ff8:	20 e0       	ldi	r18, 0x00	; 0
     ffa:	30 e0       	ldi	r19, 0x00	; 0
     ffc:	4a ef       	ldi	r20, 0xFA	; 250
     ffe:	54 e4       	ldi	r21, 0x44	; 68
    1000:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1004:	dc 01       	movw	r26, r24
    1006:	cb 01       	movw	r24, r22
    1008:	8b a3       	std	Y+35, r24	; 0x23
    100a:	9c a3       	std	Y+36, r25	; 0x24
    100c:	ad a3       	std	Y+37, r26	; 0x25
    100e:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1010:	6b a1       	ldd	r22, Y+35	; 0x23
    1012:	7c a1       	ldd	r23, Y+36	; 0x24
    1014:	8d a1       	ldd	r24, Y+37	; 0x25
    1016:	9e a1       	ldd	r25, Y+38	; 0x26
    1018:	20 e0       	ldi	r18, 0x00	; 0
    101a:	30 e0       	ldi	r19, 0x00	; 0
    101c:	40 e8       	ldi	r20, 0x80	; 128
    101e:	5f e3       	ldi	r21, 0x3F	; 63
    1020:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1024:	88 23       	and	r24, r24
    1026:	2c f4       	brge	.+10     	; 0x1032 <EEPROM+0x190>
		__ticks = 1;
    1028:	81 e0       	ldi	r24, 0x01	; 1
    102a:	90 e0       	ldi	r25, 0x00	; 0
    102c:	9a a3       	std	Y+34, r25	; 0x22
    102e:	89 a3       	std	Y+33, r24	; 0x21
    1030:	3f c0       	rjmp	.+126    	; 0x10b0 <EEPROM+0x20e>
	else if (__tmp > 65535)
    1032:	6b a1       	ldd	r22, Y+35	; 0x23
    1034:	7c a1       	ldd	r23, Y+36	; 0x24
    1036:	8d a1       	ldd	r24, Y+37	; 0x25
    1038:	9e a1       	ldd	r25, Y+38	; 0x26
    103a:	20 e0       	ldi	r18, 0x00	; 0
    103c:	3f ef       	ldi	r19, 0xFF	; 255
    103e:	4f e7       	ldi	r20, 0x7F	; 127
    1040:	57 e4       	ldi	r21, 0x47	; 71
    1042:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1046:	18 16       	cp	r1, r24
    1048:	4c f5       	brge	.+82     	; 0x109c <EEPROM+0x1fa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    104a:	6f a1       	ldd	r22, Y+39	; 0x27
    104c:	78 a5       	ldd	r23, Y+40	; 0x28
    104e:	89 a5       	ldd	r24, Y+41	; 0x29
    1050:	9a a5       	ldd	r25, Y+42	; 0x2a
    1052:	20 e0       	ldi	r18, 0x00	; 0
    1054:	30 e0       	ldi	r19, 0x00	; 0
    1056:	40 e2       	ldi	r20, 0x20	; 32
    1058:	51 e4       	ldi	r21, 0x41	; 65
    105a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    105e:	dc 01       	movw	r26, r24
    1060:	cb 01       	movw	r24, r22
    1062:	bc 01       	movw	r22, r24
    1064:	cd 01       	movw	r24, r26
    1066:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    106a:	dc 01       	movw	r26, r24
    106c:	cb 01       	movw	r24, r22
    106e:	9a a3       	std	Y+34, r25	; 0x22
    1070:	89 a3       	std	Y+33, r24	; 0x21
    1072:	0f c0       	rjmp	.+30     	; 0x1092 <EEPROM+0x1f0>
    1074:	88 ec       	ldi	r24, 0xC8	; 200
    1076:	90 e0       	ldi	r25, 0x00	; 0
    1078:	98 a3       	std	Y+32, r25	; 0x20
    107a:	8f 8f       	std	Y+31, r24	; 0x1f
    107c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    107e:	98 a1       	ldd	r25, Y+32	; 0x20
    1080:	01 97       	sbiw	r24, 0x01	; 1
    1082:	f1 f7       	brne	.-4      	; 0x1080 <EEPROM+0x1de>
    1084:	98 a3       	std	Y+32, r25	; 0x20
    1086:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1088:	89 a1       	ldd	r24, Y+33	; 0x21
    108a:	9a a1       	ldd	r25, Y+34	; 0x22
    108c:	01 97       	sbiw	r24, 0x01	; 1
    108e:	9a a3       	std	Y+34, r25	; 0x22
    1090:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1092:	89 a1       	ldd	r24, Y+33	; 0x21
    1094:	9a a1       	ldd	r25, Y+34	; 0x22
    1096:	00 97       	sbiw	r24, 0x00	; 0
    1098:	69 f7       	brne	.-38     	; 0x1074 <EEPROM+0x1d2>
    109a:	14 c0       	rjmp	.+40     	; 0x10c4 <EEPROM+0x222>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    109c:	6b a1       	ldd	r22, Y+35	; 0x23
    109e:	7c a1       	ldd	r23, Y+36	; 0x24
    10a0:	8d a1       	ldd	r24, Y+37	; 0x25
    10a2:	9e a1       	ldd	r25, Y+38	; 0x26
    10a4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10a8:	dc 01       	movw	r26, r24
    10aa:	cb 01       	movw	r24, r22
    10ac:	9a a3       	std	Y+34, r25	; 0x22
    10ae:	89 a3       	std	Y+33, r24	; 0x21
    10b0:	89 a1       	ldd	r24, Y+33	; 0x21
    10b2:	9a a1       	ldd	r25, Y+34	; 0x22
    10b4:	9e 8f       	std	Y+30, r25	; 0x1e
    10b6:	8d 8f       	std	Y+29, r24	; 0x1d
    10b8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    10ba:	9e 8d       	ldd	r25, Y+30	; 0x1e
    10bc:	01 97       	sbiw	r24, 0x01	; 1
    10be:	f1 f7       	brne	.-4      	; 0x10bc <EEPROM+0x21a>
    10c0:	9e 8f       	std	Y+30, r25	; 0x1e
    10c2:	8d 8f       	std	Y+29, r24	; 0x1d
		key = UART_recieveByte();					 /* Receive the key from HMI_ECU */
		receive = EEPROM_writeByte((0x01) + i, key); /* Save the key in the EEPROM */
		_delay_ms(500);								 /* delay to give the EEPROM the time to save successfully */
	}

	for (i = 6; i < 11; i++)
    10c4:	8a ad       	ldd	r24, Y+58	; 0x3a
    10c6:	8f 5f       	subi	r24, 0xFF	; 255
    10c8:	8a af       	std	Y+58, r24	; 0x3a
    10ca:	8a ad       	ldd	r24, Y+58	; 0x3a
    10cc:	8b 30       	cpi	r24, 0x0B	; 11
    10ce:	08 f4       	brcc	.+2      	; 0x10d2 <EEPROM+0x230>
    10d0:	7c cf       	rjmp	.-264    	; 0xfca <EEPROM+0x128>
		key = UART_recieveByte();					 /* Receive the key from HMI_ECU */
		receive = EEPROM_writeByte((0x01) + i, key); /* Save the key in the EEPROM  in different address */
		_delay_ms(500);								 /* delay to give the EEPROM the time to save successfully */
	}
	/* check the two passwords byte by byte */
	for (i = 0; i < 5; i++)
    10d2:	1a ae       	std	Y+58, r1	; 0x3a
    10d4:	02 c1       	rjmp	.+516    	; 0x12da <EEPROM+0x438>
	{
		EEPROM_readByte((0x01) + i, &read1);
    10d6:	8a ad       	ldd	r24, Y+58	; 0x3a
    10d8:	88 2f       	mov	r24, r24
    10da:	90 e0       	ldi	r25, 0x00	; 0
    10dc:	01 96       	adiw	r24, 0x01	; 1
    10de:	9e 01       	movw	r18, r28
    10e0:	23 5c       	subi	r18, 0xC3	; 195
    10e2:	3f 4f       	sbci	r19, 0xFF	; 255
    10e4:	b9 01       	movw	r22, r18
    10e6:	0e 94 4f 0c 	call	0x189e	; 0x189e <EEPROM_readByte>
    10ea:	80 e0       	ldi	r24, 0x00	; 0
    10ec:	90 e0       	ldi	r25, 0x00	; 0
    10ee:	a0 e2       	ldi	r26, 0x20	; 32
    10f0:	b1 e4       	ldi	r27, 0x41	; 65
    10f2:	89 8f       	std	Y+25, r24	; 0x19
    10f4:	9a 8f       	std	Y+26, r25	; 0x1a
    10f6:	ab 8f       	std	Y+27, r26	; 0x1b
    10f8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    10fa:	69 8d       	ldd	r22, Y+25	; 0x19
    10fc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    10fe:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1100:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1102:	20 e0       	ldi	r18, 0x00	; 0
    1104:	30 e0       	ldi	r19, 0x00	; 0
    1106:	4a ef       	ldi	r20, 0xFA	; 250
    1108:	54 e4       	ldi	r21, 0x44	; 68
    110a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    110e:	dc 01       	movw	r26, r24
    1110:	cb 01       	movw	r24, r22
    1112:	8d 8b       	std	Y+21, r24	; 0x15
    1114:	9e 8b       	std	Y+22, r25	; 0x16
    1116:	af 8b       	std	Y+23, r26	; 0x17
    1118:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    111a:	6d 89       	ldd	r22, Y+21	; 0x15
    111c:	7e 89       	ldd	r23, Y+22	; 0x16
    111e:	8f 89       	ldd	r24, Y+23	; 0x17
    1120:	98 8d       	ldd	r25, Y+24	; 0x18
    1122:	20 e0       	ldi	r18, 0x00	; 0
    1124:	30 e0       	ldi	r19, 0x00	; 0
    1126:	40 e8       	ldi	r20, 0x80	; 128
    1128:	5f e3       	ldi	r21, 0x3F	; 63
    112a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    112e:	88 23       	and	r24, r24
    1130:	2c f4       	brge	.+10     	; 0x113c <EEPROM+0x29a>
		__ticks = 1;
    1132:	81 e0       	ldi	r24, 0x01	; 1
    1134:	90 e0       	ldi	r25, 0x00	; 0
    1136:	9c 8b       	std	Y+20, r25	; 0x14
    1138:	8b 8b       	std	Y+19, r24	; 0x13
    113a:	3f c0       	rjmp	.+126    	; 0x11ba <EEPROM+0x318>
	else if (__tmp > 65535)
    113c:	6d 89       	ldd	r22, Y+21	; 0x15
    113e:	7e 89       	ldd	r23, Y+22	; 0x16
    1140:	8f 89       	ldd	r24, Y+23	; 0x17
    1142:	98 8d       	ldd	r25, Y+24	; 0x18
    1144:	20 e0       	ldi	r18, 0x00	; 0
    1146:	3f ef       	ldi	r19, 0xFF	; 255
    1148:	4f e7       	ldi	r20, 0x7F	; 127
    114a:	57 e4       	ldi	r21, 0x47	; 71
    114c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1150:	18 16       	cp	r1, r24
    1152:	4c f5       	brge	.+82     	; 0x11a6 <EEPROM+0x304>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1154:	69 8d       	ldd	r22, Y+25	; 0x19
    1156:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1158:	8b 8d       	ldd	r24, Y+27	; 0x1b
    115a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    115c:	20 e0       	ldi	r18, 0x00	; 0
    115e:	30 e0       	ldi	r19, 0x00	; 0
    1160:	40 e2       	ldi	r20, 0x20	; 32
    1162:	51 e4       	ldi	r21, 0x41	; 65
    1164:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1168:	dc 01       	movw	r26, r24
    116a:	cb 01       	movw	r24, r22
    116c:	bc 01       	movw	r22, r24
    116e:	cd 01       	movw	r24, r26
    1170:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1174:	dc 01       	movw	r26, r24
    1176:	cb 01       	movw	r24, r22
    1178:	9c 8b       	std	Y+20, r25	; 0x14
    117a:	8b 8b       	std	Y+19, r24	; 0x13
    117c:	0f c0       	rjmp	.+30     	; 0x119c <EEPROM+0x2fa>
    117e:	88 ec       	ldi	r24, 0xC8	; 200
    1180:	90 e0       	ldi	r25, 0x00	; 0
    1182:	9a 8b       	std	Y+18, r25	; 0x12
    1184:	89 8b       	std	Y+17, r24	; 0x11
    1186:	89 89       	ldd	r24, Y+17	; 0x11
    1188:	9a 89       	ldd	r25, Y+18	; 0x12
    118a:	01 97       	sbiw	r24, 0x01	; 1
    118c:	f1 f7       	brne	.-4      	; 0x118a <EEPROM+0x2e8>
    118e:	9a 8b       	std	Y+18, r25	; 0x12
    1190:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1192:	8b 89       	ldd	r24, Y+19	; 0x13
    1194:	9c 89       	ldd	r25, Y+20	; 0x14
    1196:	01 97       	sbiw	r24, 0x01	; 1
    1198:	9c 8b       	std	Y+20, r25	; 0x14
    119a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    119c:	8b 89       	ldd	r24, Y+19	; 0x13
    119e:	9c 89       	ldd	r25, Y+20	; 0x14
    11a0:	00 97       	sbiw	r24, 0x00	; 0
    11a2:	69 f7       	brne	.-38     	; 0x117e <EEPROM+0x2dc>
    11a4:	14 c0       	rjmp	.+40     	; 0x11ce <EEPROM+0x32c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    11a6:	6d 89       	ldd	r22, Y+21	; 0x15
    11a8:	7e 89       	ldd	r23, Y+22	; 0x16
    11aa:	8f 89       	ldd	r24, Y+23	; 0x17
    11ac:	98 8d       	ldd	r25, Y+24	; 0x18
    11ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11b2:	dc 01       	movw	r26, r24
    11b4:	cb 01       	movw	r24, r22
    11b6:	9c 8b       	std	Y+20, r25	; 0x14
    11b8:	8b 8b       	std	Y+19, r24	; 0x13
    11ba:	8b 89       	ldd	r24, Y+19	; 0x13
    11bc:	9c 89       	ldd	r25, Y+20	; 0x14
    11be:	98 8b       	std	Y+16, r25	; 0x10
    11c0:	8f 87       	std	Y+15, r24	; 0x0f
    11c2:	8f 85       	ldd	r24, Y+15	; 0x0f
    11c4:	98 89       	ldd	r25, Y+16	; 0x10
    11c6:	01 97       	sbiw	r24, 0x01	; 1
    11c8:	f1 f7       	brne	.-4      	; 0x11c6 <EEPROM+0x324>
    11ca:	98 8b       	std	Y+16, r25	; 0x10
    11cc:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(10);
		EEPROM_readByte((0x07) + i, &read2);
    11ce:	8a ad       	ldd	r24, Y+58	; 0x3a
    11d0:	88 2f       	mov	r24, r24
    11d2:	90 e0       	ldi	r25, 0x00	; 0
    11d4:	07 96       	adiw	r24, 0x07	; 7
    11d6:	9e 01       	movw	r18, r28
    11d8:	22 5c       	subi	r18, 0xC2	; 194
    11da:	3f 4f       	sbci	r19, 0xFF	; 255
    11dc:	b9 01       	movw	r22, r18
    11de:	0e 94 4f 0c 	call	0x189e	; 0x189e <EEPROM_readByte>
    11e2:	80 e0       	ldi	r24, 0x00	; 0
    11e4:	90 e0       	ldi	r25, 0x00	; 0
    11e6:	a0 e2       	ldi	r26, 0x20	; 32
    11e8:	b1 e4       	ldi	r27, 0x41	; 65
    11ea:	8b 87       	std	Y+11, r24	; 0x0b
    11ec:	9c 87       	std	Y+12, r25	; 0x0c
    11ee:	ad 87       	std	Y+13, r26	; 0x0d
    11f0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11f2:	6b 85       	ldd	r22, Y+11	; 0x0b
    11f4:	7c 85       	ldd	r23, Y+12	; 0x0c
    11f6:	8d 85       	ldd	r24, Y+13	; 0x0d
    11f8:	9e 85       	ldd	r25, Y+14	; 0x0e
    11fa:	20 e0       	ldi	r18, 0x00	; 0
    11fc:	30 e0       	ldi	r19, 0x00	; 0
    11fe:	4a ef       	ldi	r20, 0xFA	; 250
    1200:	54 e4       	ldi	r21, 0x44	; 68
    1202:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1206:	dc 01       	movw	r26, r24
    1208:	cb 01       	movw	r24, r22
    120a:	8f 83       	std	Y+7, r24	; 0x07
    120c:	98 87       	std	Y+8, r25	; 0x08
    120e:	a9 87       	std	Y+9, r26	; 0x09
    1210:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1212:	6f 81       	ldd	r22, Y+7	; 0x07
    1214:	78 85       	ldd	r23, Y+8	; 0x08
    1216:	89 85       	ldd	r24, Y+9	; 0x09
    1218:	9a 85       	ldd	r25, Y+10	; 0x0a
    121a:	20 e0       	ldi	r18, 0x00	; 0
    121c:	30 e0       	ldi	r19, 0x00	; 0
    121e:	40 e8       	ldi	r20, 0x80	; 128
    1220:	5f e3       	ldi	r21, 0x3F	; 63
    1222:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1226:	88 23       	and	r24, r24
    1228:	2c f4       	brge	.+10     	; 0x1234 <EEPROM+0x392>
		__ticks = 1;
    122a:	81 e0       	ldi	r24, 0x01	; 1
    122c:	90 e0       	ldi	r25, 0x00	; 0
    122e:	9e 83       	std	Y+6, r25	; 0x06
    1230:	8d 83       	std	Y+5, r24	; 0x05
    1232:	3f c0       	rjmp	.+126    	; 0x12b2 <EEPROM+0x410>
	else if (__tmp > 65535)
    1234:	6f 81       	ldd	r22, Y+7	; 0x07
    1236:	78 85       	ldd	r23, Y+8	; 0x08
    1238:	89 85       	ldd	r24, Y+9	; 0x09
    123a:	9a 85       	ldd	r25, Y+10	; 0x0a
    123c:	20 e0       	ldi	r18, 0x00	; 0
    123e:	3f ef       	ldi	r19, 0xFF	; 255
    1240:	4f e7       	ldi	r20, 0x7F	; 127
    1242:	57 e4       	ldi	r21, 0x47	; 71
    1244:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1248:	18 16       	cp	r1, r24
    124a:	4c f5       	brge	.+82     	; 0x129e <EEPROM+0x3fc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    124c:	6b 85       	ldd	r22, Y+11	; 0x0b
    124e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1250:	8d 85       	ldd	r24, Y+13	; 0x0d
    1252:	9e 85       	ldd	r25, Y+14	; 0x0e
    1254:	20 e0       	ldi	r18, 0x00	; 0
    1256:	30 e0       	ldi	r19, 0x00	; 0
    1258:	40 e2       	ldi	r20, 0x20	; 32
    125a:	51 e4       	ldi	r21, 0x41	; 65
    125c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1260:	dc 01       	movw	r26, r24
    1262:	cb 01       	movw	r24, r22
    1264:	bc 01       	movw	r22, r24
    1266:	cd 01       	movw	r24, r26
    1268:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    126c:	dc 01       	movw	r26, r24
    126e:	cb 01       	movw	r24, r22
    1270:	9e 83       	std	Y+6, r25	; 0x06
    1272:	8d 83       	std	Y+5, r24	; 0x05
    1274:	0f c0       	rjmp	.+30     	; 0x1294 <EEPROM+0x3f2>
    1276:	88 ec       	ldi	r24, 0xC8	; 200
    1278:	90 e0       	ldi	r25, 0x00	; 0
    127a:	9c 83       	std	Y+4, r25	; 0x04
    127c:	8b 83       	std	Y+3, r24	; 0x03
    127e:	8b 81       	ldd	r24, Y+3	; 0x03
    1280:	9c 81       	ldd	r25, Y+4	; 0x04
    1282:	01 97       	sbiw	r24, 0x01	; 1
    1284:	f1 f7       	brne	.-4      	; 0x1282 <EEPROM+0x3e0>
    1286:	9c 83       	std	Y+4, r25	; 0x04
    1288:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    128a:	8d 81       	ldd	r24, Y+5	; 0x05
    128c:	9e 81       	ldd	r25, Y+6	; 0x06
    128e:	01 97       	sbiw	r24, 0x01	; 1
    1290:	9e 83       	std	Y+6, r25	; 0x06
    1292:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1294:	8d 81       	ldd	r24, Y+5	; 0x05
    1296:	9e 81       	ldd	r25, Y+6	; 0x06
    1298:	00 97       	sbiw	r24, 0x00	; 0
    129a:	69 f7       	brne	.-38     	; 0x1276 <EEPROM+0x3d4>
    129c:	14 c0       	rjmp	.+40     	; 0x12c6 <EEPROM+0x424>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    129e:	6f 81       	ldd	r22, Y+7	; 0x07
    12a0:	78 85       	ldd	r23, Y+8	; 0x08
    12a2:	89 85       	ldd	r24, Y+9	; 0x09
    12a4:	9a 85       	ldd	r25, Y+10	; 0x0a
    12a6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12aa:	dc 01       	movw	r26, r24
    12ac:	cb 01       	movw	r24, r22
    12ae:	9e 83       	std	Y+6, r25	; 0x06
    12b0:	8d 83       	std	Y+5, r24	; 0x05
    12b2:	8d 81       	ldd	r24, Y+5	; 0x05
    12b4:	9e 81       	ldd	r25, Y+6	; 0x06
    12b6:	9a 83       	std	Y+2, r25	; 0x02
    12b8:	89 83       	std	Y+1, r24	; 0x01
    12ba:	89 81       	ldd	r24, Y+1	; 0x01
    12bc:	9a 81       	ldd	r25, Y+2	; 0x02
    12be:	01 97       	sbiw	r24, 0x01	; 1
    12c0:	f1 f7       	brne	.-4      	; 0x12be <EEPROM+0x41c>
    12c2:	9a 83       	std	Y+2, r25	; 0x02
    12c4:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(10);
		if (read1 == read2)
    12c6:	9d ad       	ldd	r25, Y+61	; 0x3d
    12c8:	8e ad       	ldd	r24, Y+62	; 0x3e
    12ca:	98 17       	cp	r25, r24
    12cc:	19 f4       	brne	.+6      	; 0x12d4 <EEPROM+0x432>
		{
			check++; /* If the two bytes are matched increment the check counter */
    12ce:	89 ad       	ldd	r24, Y+57	; 0x39
    12d0:	8f 5f       	subi	r24, 0xFF	; 255
    12d2:	89 af       	std	Y+57, r24	; 0x39
		key = UART_recieveByte();					 /* Receive the key from HMI_ECU */
		receive = EEPROM_writeByte((0x01) + i, key); /* Save the key in the EEPROM  in different address */
		_delay_ms(500);								 /* delay to give the EEPROM the time to save successfully */
	}
	/* check the two passwords byte by byte */
	for (i = 0; i < 5; i++)
    12d4:	8a ad       	ldd	r24, Y+58	; 0x3a
    12d6:	8f 5f       	subi	r24, 0xFF	; 255
    12d8:	8a af       	std	Y+58, r24	; 0x3a
    12da:	8a ad       	ldd	r24, Y+58	; 0x3a
    12dc:	85 30       	cpi	r24, 0x05	; 5
    12de:	08 f4       	brcc	.+2      	; 0x12e2 <EEPROM+0x440>
    12e0:	fa ce       	rjmp	.-524    	; 0x10d6 <EEPROM+0x234>
		if (read1 == read2)
		{
			check++; /* If the two bytes are matched increment the check counter */
		}
	}
	if (check == 5) /* the two passwords are matched if the check counter is equal 5 */
    12e2:	89 ad       	ldd	r24, Y+57	; 0x39
    12e4:	85 30       	cpi	r24, 0x05	; 5
    12e6:	21 f4       	brne	.+8      	; 0x12f0 <EEPROM+0x44e>
	{
		UART_sendByte(1); /* Send 1 to HMI_ECU to let it know that the two passwords are matched */
    12e8:	81 e0       	ldi	r24, 0x01	; 1
    12ea:	0e 94 0e 11 	call	0x221c	; 0x221c <UART_sendByte>
    12ee:	03 c0       	rjmp	.+6      	; 0x12f6 <EEPROM+0x454>
	}
	else
	{
		UART_sendByte(0); /* Send 0 to HMI_ECU to let it know that the two passwords are not matched */
    12f0:	80 e0       	ldi	r24, 0x00	; 0
    12f2:	0e 94 0e 11 	call	0x221c	; 0x221c <UART_sendByte>
	}
	check = 0; /* make the check counter 0 every time after the check has done */
    12f6:	19 ae       	std	Y+57, r1	; 0x39
}
    12f8:	ee 96       	adiw	r28, 0x3e	; 62
    12fa:	0f b6       	in	r0, 0x3f	; 63
    12fc:	f8 94       	cli
    12fe:	de bf       	out	0x3e, r29	; 62
    1300:	0f be       	out	0x3f, r0	; 63
    1302:	cd bf       	out	0x3d, r28	; 61
    1304:	cf 91       	pop	r28
    1306:	df 91       	pop	r29
    1308:	08 95       	ret

0000130a <TIMER1_ticks>:
 * counts the ticks of the timer
 * It is the callback function
 */

void TIMER1_ticks()
{
    130a:	df 93       	push	r29
    130c:	cf 93       	push	r28
    130e:	cd b7       	in	r28, 0x3d	; 61
    1310:	de b7       	in	r29, 0x3e	; 62
	g_tick++;
    1312:	80 91 76 00 	lds	r24, 0x0076
    1316:	8f 5f       	subi	r24, 0xFF	; 255
    1318:	80 93 76 00 	sts	0x0076, r24
}
    131c:	cf 91       	pop	r28
    131e:	df 91       	pop	r29
    1320:	08 95       	ret

00001322 <main>:
/*******************************************************************************
 *                   The MAIN of the program                                   *
 *******************************************************************************/

int main(void)
{
    1322:	df 93       	push	r29
    1324:	cf 93       	push	r28
    1326:	cd b7       	in	r28, 0x3d	; 61
    1328:	de b7       	in	r29, 0x3e	; 62
    132a:	6a 97       	sbiw	r28, 0x1a	; 26
    132c:	0f b6       	in	r0, 0x3f	; 63
    132e:	f8 94       	cli
    1330:	de bf       	out	0x3e, r29	; 62
    1332:	0f be       	out	0x3f, r0	; 63
    1334:	cd bf       	out	0x3d, r28	; 61
	 * parity check is disabled
	 * stop bit is one bit
	 * baud rate is 9600
	 */

	UART_ConfigType config1 = {EIGHT, DISABLED, ONE_BIT, BR7};
    1336:	9e 01       	movw	r18, r28
    1338:	2e 5f       	subi	r18, 0xFE	; 254
    133a:	3f 4f       	sbci	r19, 0xFF	; 255
    133c:	3a 8b       	std	Y+18, r19	; 0x12
    133e:	29 8b       	std	Y+17, r18	; 0x11
    1340:	8e e6       	ldi	r24, 0x6E	; 110
    1342:	90 e0       	ldi	r25, 0x00	; 0
    1344:	9c 8b       	std	Y+20, r25	; 0x14
    1346:	8b 8b       	std	Y+19, r24	; 0x13
    1348:	97 e0       	ldi	r25, 0x07	; 7
    134a:	9d 8b       	std	Y+21, r25	; 0x15
    134c:	eb 89       	ldd	r30, Y+19	; 0x13
    134e:	fc 89       	ldd	r31, Y+20	; 0x14
    1350:	00 80       	ld	r0, Z
    1352:	2b 89       	ldd	r18, Y+19	; 0x13
    1354:	3c 89       	ldd	r19, Y+20	; 0x14
    1356:	2f 5f       	subi	r18, 0xFF	; 255
    1358:	3f 4f       	sbci	r19, 0xFF	; 255
    135a:	3c 8b       	std	Y+20, r19	; 0x14
    135c:	2b 8b       	std	Y+19, r18	; 0x13
    135e:	e9 89       	ldd	r30, Y+17	; 0x11
    1360:	fa 89       	ldd	r31, Y+18	; 0x12
    1362:	00 82       	st	Z, r0
    1364:	29 89       	ldd	r18, Y+17	; 0x11
    1366:	3a 89       	ldd	r19, Y+18	; 0x12
    1368:	2f 5f       	subi	r18, 0xFF	; 255
    136a:	3f 4f       	sbci	r19, 0xFF	; 255
    136c:	3a 8b       	std	Y+18, r19	; 0x12
    136e:	29 8b       	std	Y+17, r18	; 0x11
    1370:	3d 89       	ldd	r19, Y+21	; 0x15
    1372:	31 50       	subi	r19, 0x01	; 1
    1374:	3d 8b       	std	Y+21, r19	; 0x15
    1376:	8d 89       	ldd	r24, Y+21	; 0x15
    1378:	88 23       	and	r24, r24
    137a:	41 f7       	brne	.-48     	; 0x134c <main+0x2a>
	 * compare value is 31250-1=31249
	 * prescaler is 256
	 * the mode is compare mode
	 */

	Timer1_ConfigType config2 = {0, 31249, F_CPU_256, CTC};
    137c:	fe 01       	movw	r30, r28
    137e:	39 96       	adiw	r30, 0x09	; 9
    1380:	ff 8b       	std	Y+23, r31	; 0x17
    1382:	ee 8b       	std	Y+22, r30	; 0x16
    1384:	28 e6       	ldi	r18, 0x68	; 104
    1386:	30 e0       	ldi	r19, 0x00	; 0
    1388:	39 8f       	std	Y+25, r19	; 0x19
    138a:	28 8f       	std	Y+24, r18	; 0x18
    138c:	36 e0       	ldi	r19, 0x06	; 6
    138e:	3a 8f       	std	Y+26, r19	; 0x1a
    1390:	e8 8d       	ldd	r30, Y+24	; 0x18
    1392:	f9 8d       	ldd	r31, Y+25	; 0x19
    1394:	00 80       	ld	r0, Z
    1396:	28 8d       	ldd	r18, Y+24	; 0x18
    1398:	39 8d       	ldd	r19, Y+25	; 0x19
    139a:	2f 5f       	subi	r18, 0xFF	; 255
    139c:	3f 4f       	sbci	r19, 0xFF	; 255
    139e:	39 8f       	std	Y+25, r19	; 0x19
    13a0:	28 8f       	std	Y+24, r18	; 0x18
    13a2:	ee 89       	ldd	r30, Y+22	; 0x16
    13a4:	ff 89       	ldd	r31, Y+23	; 0x17
    13a6:	00 82       	st	Z, r0
    13a8:	2e 89       	ldd	r18, Y+22	; 0x16
    13aa:	3f 89       	ldd	r19, Y+23	; 0x17
    13ac:	2f 5f       	subi	r18, 0xFF	; 255
    13ae:	3f 4f       	sbci	r19, 0xFF	; 255
    13b0:	3f 8b       	std	Y+23, r19	; 0x17
    13b2:	2e 8b       	std	Y+22, r18	; 0x16
    13b4:	3a 8d       	ldd	r19, Y+26	; 0x1a
    13b6:	31 50       	subi	r19, 0x01	; 1
    13b8:	3a 8f       	std	Y+26, r19	; 0x1a
    13ba:	8a 8d       	ldd	r24, Y+26	; 0x1a
    13bc:	88 23       	and	r24, r24
    13be:	41 f7       	brne	.-48     	; 0x1390 <main+0x6e>

	Timer1_init(&config2); /* Initialize TIMER1 with the required configurations */
    13c0:	ce 01       	movw	r24, r28
    13c2:	09 96       	adiw	r24, 0x09	; 9
    13c4:	0e 94 ac 0a 	call	0x1558	; 0x1558 <Timer1_init>

	UART_init(&config1); /* Initialize UART with the required configurations */
    13c8:	ce 01       	movw	r24, r28
    13ca:	02 96       	adiw	r24, 0x02	; 2
    13cc:	0e 94 8d 10 	call	0x211a	; 0x211a <UART_init>

	Timer1_setCallBack(TIMER1_ticks); /* set the TIMER1_ticks to be the callback function */
    13d0:	85 e8       	ldi	r24, 0x85	; 133
    13d2:	99 e0       	ldi	r25, 0x09	; 9
    13d4:	0e 94 3a 0b 	call	0x1674	; 0x1674 <Timer1_setCallBack>

	DcMotor_Init(); /* Initialize the DC-MOTOR */
    13d8:	0e 94 75 0b 	call	0x16ea	; 0x16ea <DcMotor_Init>

	Buzzer_init(); /* Initialize the BUZZER */
    13dc:	0e 94 4c 0b 	call	0x1698	; 0x1698 <Buzzer_init>

	while (1)
	{
		byte_check = UART_recieveByte(); /* Receive a command from HMI_ECU to take a specific action */
    13e0:	0e 94 25 11 	call	0x224a	; 0x224a <UART_recieveByte>
    13e4:	89 83       	std	Y+1, r24	; 0x01
		switch (byte_check)
    13e6:	89 81       	ldd	r24, Y+1	; 0x01
    13e8:	e8 2f       	mov	r30, r24
    13ea:	f0 e0       	ldi	r31, 0x00	; 0
    13ec:	f8 8b       	std	Y+16, r31	; 0x10
    13ee:	ef 87       	std	Y+15, r30	; 0x0f
    13f0:	2f 85       	ldd	r18, Y+15	; 0x0f
    13f2:	38 89       	ldd	r19, Y+16	; 0x10
    13f4:	24 32       	cpi	r18, 0x24	; 36
    13f6:	31 05       	cpc	r19, r1
    13f8:	e1 f1       	breq	.+120    	; 0x1472 <main+0x150>
    13fa:	8f 85       	ldd	r24, Y+15	; 0x0f
    13fc:	98 89       	ldd	r25, Y+16	; 0x10
    13fe:	85 32       	cpi	r24, 0x25	; 37
    1400:	91 05       	cpc	r25, r1
    1402:	34 f4       	brge	.+12     	; 0x1410 <main+0xee>
    1404:	ef 85       	ldd	r30, Y+15	; 0x0f
    1406:	f8 89       	ldd	r31, Y+16	; 0x10
    1408:	e3 32       	cpi	r30, 0x23	; 35
    140a:	f1 05       	cpc	r31, r1
    140c:	71 f0       	breq	.+28     	; 0x142a <main+0x108>
    140e:	e8 cf       	rjmp	.-48     	; 0x13e0 <main+0xbe>
    1410:	2f 85       	ldd	r18, Y+15	; 0x0f
    1412:	38 89       	ldd	r19, Y+16	; 0x10
    1414:	26 32       	cpi	r18, 0x26	; 38
    1416:	31 05       	cpc	r19, r1
    1418:	59 f0       	breq	.+22     	; 0x1430 <main+0x10e>
    141a:	8f 85       	ldd	r24, Y+15	; 0x0f
    141c:	98 89       	ldd	r25, Y+16	; 0x10
    141e:	8a 32       	cpi	r24, 0x2A	; 42
    1420:	91 05       	cpc	r25, r1
    1422:	f1 f6       	brne	.-68     	; 0x13e0 <main+0xbe>
		{
		case '*': /* the user need to change the password or enter the password for the first time */

			EEPROM(); /* call EEPROM function to do this action */
    1424:	0e 94 51 07 	call	0xea2	; 0xea2 <EEPROM>
    1428:	db cf       	rjmp	.-74     	; 0x13e0 <main+0xbe>
			break;

		case '#': /* The user need to enter the password to either open the dor or change password */

			/* call PASS_CHECK function to check whether the password entered matches the user's password or not */
			PASS_CHECK();
    142a:	0e 94 a3 05 	call	0xb46	; 0xb46 <PASS_CHECK>
    142e:	d8 cf       	rjmp	.-80     	; 0x13e0 <main+0xbe>

		case '&': /* The user need to open the door */

			/* OPEN the door for 15 seconds */

			DcMotor_Rotate(CW, 100);
    1430:	81 e0       	ldi	r24, 0x01	; 1
    1432:	64 e6       	ldi	r22, 0x64	; 100
    1434:	0e 94 90 0b 	call	0x1720	; 0x1720 <DcMotor_Rotate>
			g_tick = 0;
    1438:	10 92 76 00 	sts	0x0076, r1
			while (g_tick <= 15)
    143c:	80 91 76 00 	lds	r24, 0x0076
    1440:	80 31       	cpi	r24, 0x10	; 16
    1442:	e0 f3       	brcs	.-8      	; 0x143c <main+0x11a>
				;

			/* The door is hold for 3 seconds */

			DcMotor_Rotate(STOP, 0);
    1444:	80 e0       	ldi	r24, 0x00	; 0
    1446:	60 e0       	ldi	r22, 0x00	; 0
    1448:	0e 94 90 0b 	call	0x1720	; 0x1720 <DcMotor_Rotate>
			while (g_tick <= 18)
    144c:	80 91 76 00 	lds	r24, 0x0076
    1450:	83 31       	cpi	r24, 0x13	; 19
    1452:	e0 f3       	brcs	.-8      	; 0x144c <main+0x12a>
				;

			/* CLOSE the door for 15 seconds */

			DcMotor_Rotate(A_CW, 100);
    1454:	82 e0       	ldi	r24, 0x02	; 2
    1456:	64 e6       	ldi	r22, 0x64	; 100
    1458:	0e 94 90 0b 	call	0x1720	; 0x1720 <DcMotor_Rotate>
			while (g_tick <= 33)
    145c:	80 91 76 00 	lds	r24, 0x0076
    1460:	82 32       	cpi	r24, 0x22	; 34
    1462:	e0 f3       	brcs	.-8      	; 0x145c <main+0x13a>
				;

			g_tick = 0;
    1464:	10 92 76 00 	sts	0x0076, r1

			DcMotor_Rotate(STOP, 0); /* Stop the motor to not let it always run  */
    1468:	80 e0       	ldi	r24, 0x00	; 0
    146a:	60 e0       	ldi	r22, 0x00	; 0
    146c:	0e 94 90 0b 	call	0x1720	; 0x1720 <DcMotor_Rotate>
    1470:	b7 cf       	rjmp	.-146    	; 0x13e0 <main+0xbe>

			break;

		case '$': /* The user entered the password wrong 3 consecutive time so that the ALARM must be ON */

			g_tick = 0;
    1472:	10 92 76 00 	sts	0x0076, r1

			/* Activate the BUZZER for 1 minute */

			Buzzer_on();
    1476:	0e 94 5d 0b 	call	0x16ba	; 0x16ba <Buzzer_on>
			while (g_tick <= 60)
    147a:	80 91 76 00 	lds	r24, 0x0076
    147e:	8d 33       	cpi	r24, 0x3D	; 61
    1480:	e0 f3       	brcs	.-8      	; 0x147a <main+0x158>
				;

			g_tick = 0;
    1482:	10 92 76 00 	sts	0x0076, r1

			/* Turn off the BUZZER after 1 minute */

			Buzzer_off();
    1486:	0e 94 69 0b 	call	0x16d2	; 0x16d2 <Buzzer_off>
    148a:	aa cf       	rjmp	.-172    	; 0x13e0 <main+0xbe>

0000148c <__vector_9>:
/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/

ISR(TIMER1_OVF_vect)
{
    148c:	1f 92       	push	r1
    148e:	0f 92       	push	r0
    1490:	0f b6       	in	r0, 0x3f	; 63
    1492:	0f 92       	push	r0
    1494:	11 24       	eor	r1, r1
    1496:	2f 93       	push	r18
    1498:	3f 93       	push	r19
    149a:	4f 93       	push	r20
    149c:	5f 93       	push	r21
    149e:	6f 93       	push	r22
    14a0:	7f 93       	push	r23
    14a2:	8f 93       	push	r24
    14a4:	9f 93       	push	r25
    14a6:	af 93       	push	r26
    14a8:	bf 93       	push	r27
    14aa:	ef 93       	push	r30
    14ac:	ff 93       	push	r31
    14ae:	df 93       	push	r29
    14b0:	cf 93       	push	r28
    14b2:	cd b7       	in	r28, 0x3d	; 61
    14b4:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR)
    14b6:	80 91 77 00 	lds	r24, 0x0077
    14ba:	90 91 78 00 	lds	r25, 0x0078
    14be:	00 97       	sbiw	r24, 0x00	; 0
    14c0:	29 f0       	breq	.+10     	; 0x14cc <__vector_9+0x40>
	{
		/* Call the Call Back function in the application */
		(*g_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    14c2:	e0 91 77 00 	lds	r30, 0x0077
    14c6:	f0 91 78 00 	lds	r31, 0x0078
    14ca:	09 95       	icall
	}
}
    14cc:	cf 91       	pop	r28
    14ce:	df 91       	pop	r29
    14d0:	ff 91       	pop	r31
    14d2:	ef 91       	pop	r30
    14d4:	bf 91       	pop	r27
    14d6:	af 91       	pop	r26
    14d8:	9f 91       	pop	r25
    14da:	8f 91       	pop	r24
    14dc:	7f 91       	pop	r23
    14de:	6f 91       	pop	r22
    14e0:	5f 91       	pop	r21
    14e2:	4f 91       	pop	r20
    14e4:	3f 91       	pop	r19
    14e6:	2f 91       	pop	r18
    14e8:	0f 90       	pop	r0
    14ea:	0f be       	out	0x3f, r0	; 63
    14ec:	0f 90       	pop	r0
    14ee:	1f 90       	pop	r1
    14f0:	18 95       	reti

000014f2 <__vector_7>:

ISR(TIMER1_COMPA_vect)
{
    14f2:	1f 92       	push	r1
    14f4:	0f 92       	push	r0
    14f6:	0f b6       	in	r0, 0x3f	; 63
    14f8:	0f 92       	push	r0
    14fa:	11 24       	eor	r1, r1
    14fc:	2f 93       	push	r18
    14fe:	3f 93       	push	r19
    1500:	4f 93       	push	r20
    1502:	5f 93       	push	r21
    1504:	6f 93       	push	r22
    1506:	7f 93       	push	r23
    1508:	8f 93       	push	r24
    150a:	9f 93       	push	r25
    150c:	af 93       	push	r26
    150e:	bf 93       	push	r27
    1510:	ef 93       	push	r30
    1512:	ff 93       	push	r31
    1514:	df 93       	push	r29
    1516:	cf 93       	push	r28
    1518:	cd b7       	in	r28, 0x3d	; 61
    151a:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR)
    151c:	80 91 77 00 	lds	r24, 0x0077
    1520:	90 91 78 00 	lds	r25, 0x0078
    1524:	00 97       	sbiw	r24, 0x00	; 0
    1526:	29 f0       	breq	.+10     	; 0x1532 <__vector_7+0x40>
	{
		/* Call the Call Back function in the application */
		(*g_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1528:	e0 91 77 00 	lds	r30, 0x0077
    152c:	f0 91 78 00 	lds	r31, 0x0078
    1530:	09 95       	icall
	}
}
    1532:	cf 91       	pop	r28
    1534:	df 91       	pop	r29
    1536:	ff 91       	pop	r31
    1538:	ef 91       	pop	r30
    153a:	bf 91       	pop	r27
    153c:	af 91       	pop	r26
    153e:	9f 91       	pop	r25
    1540:	8f 91       	pop	r24
    1542:	7f 91       	pop	r23
    1544:	6f 91       	pop	r22
    1546:	5f 91       	pop	r21
    1548:	4f 91       	pop	r20
    154a:	3f 91       	pop	r19
    154c:	2f 91       	pop	r18
    154e:	0f 90       	pop	r0
    1550:	0f be       	out	0x3f, r0	; 63
    1552:	0f 90       	pop	r0
    1554:	1f 90       	pop	r1
    1556:	18 95       	reti

00001558 <Timer1_init>:
/* Description:
 * Function to initialize the Timer driver
 */

void Timer1_init(const Timer1_ConfigType *Config_Ptr)
{
    1558:	df 93       	push	r29
    155a:	cf 93       	push	r28
    155c:	00 d0       	rcall	.+0      	; 0x155e <Timer1_init+0x6>
    155e:	cd b7       	in	r28, 0x3d	; 61
    1560:	de b7       	in	r29, 0x3e	; 62
    1562:	9a 83       	std	Y+2, r25	; 0x02
    1564:	89 83       	std	Y+1, r24	; 0x01

	TCNT1 = Config_Ptr->initial_value; /* Set timer1 initial value */
    1566:	ac e4       	ldi	r26, 0x4C	; 76
    1568:	b0 e0       	ldi	r27, 0x00	; 0
    156a:	e9 81       	ldd	r30, Y+1	; 0x01
    156c:	fa 81       	ldd	r31, Y+2	; 0x02
    156e:	80 81       	ld	r24, Z
    1570:	91 81       	ldd	r25, Z+1	; 0x01
    1572:	11 96       	adiw	r26, 0x01	; 1
    1574:	9c 93       	st	X, r25
    1576:	8e 93       	st	-X, r24
	/* Configure timer control register TCCR1A
	 * 1. Clear OC1A on compare match (non inverting mode) COM1A1=1 COM1A0=0
	 * 2. Disconnect OC1B  COM1B0=0 COM1B1=0
	 * 3. FOC1A=1 FOC1B=1 because these bits are only active in case non-pwm mode
	 */
	TCCR1A = (1 << FOC1A) | (1 << FOC1B) | (1 << COM1A1);
    1578:	ef e4       	ldi	r30, 0x4F	; 79
    157a:	f0 e0       	ldi	r31, 0x00	; 0
    157c:	8c e8       	ldi	r24, 0x8C	; 140
    157e:	80 83       	st	Z, r24

	if (Config_Ptr->mode == NORMAL)
    1580:	e9 81       	ldd	r30, Y+1	; 0x01
    1582:	fa 81       	ldd	r31, Y+2	; 0x02
    1584:	85 81       	ldd	r24, Z+5	; 0x05
    1586:	88 23       	and	r24, r24
    1588:	a1 f4       	brne	.+40     	; 0x15b2 <Timer1_init+0x5a>
	{
		TCCR1A = (TCCR1A & 0xFC) | (Config_Ptr->mode);
    158a:	af e4       	ldi	r26, 0x4F	; 79
    158c:	b0 e0       	ldi	r27, 0x00	; 0
    158e:	ef e4       	ldi	r30, 0x4F	; 79
    1590:	f0 e0       	ldi	r31, 0x00	; 0
    1592:	80 81       	ld	r24, Z
    1594:	98 2f       	mov	r25, r24
    1596:	9c 7f       	andi	r25, 0xFC	; 252
    1598:	e9 81       	ldd	r30, Y+1	; 0x01
    159a:	fa 81       	ldd	r31, Y+2	; 0x02
    159c:	85 81       	ldd	r24, Z+5	; 0x05
    159e:	89 2b       	or	r24, r25
    15a0:	8c 93       	st	X, r24
		TIMSK |= (1 << TOIE1);
    15a2:	a9 e5       	ldi	r26, 0x59	; 89
    15a4:	b0 e0       	ldi	r27, 0x00	; 0
    15a6:	e9 e5       	ldi	r30, 0x59	; 89
    15a8:	f0 e0       	ldi	r31, 0x00	; 0
    15aa:	80 81       	ld	r24, Z
    15ac:	84 60       	ori	r24, 0x04	; 4
    15ae:	8c 93       	st	X, r24
    15b0:	2a c0       	rjmp	.+84     	; 0x1606 <Timer1_init+0xae>
	}
	else if (Config_Ptr->mode == CTC)
    15b2:	e9 81       	ldd	r30, Y+1	; 0x01
    15b4:	fa 81       	ldd	r31, Y+2	; 0x02
    15b6:	85 81       	ldd	r24, Z+5	; 0x05
    15b8:	84 30       	cpi	r24, 0x04	; 4
    15ba:	29 f5       	brne	.+74     	; 0x1606 <Timer1_init+0xae>
	{
		TCCR1B = (TCCR1B & 0xE7) | ((Config_Ptr->mode) << 1);
    15bc:	ae e4       	ldi	r26, 0x4E	; 78
    15be:	b0 e0       	ldi	r27, 0x00	; 0
    15c0:	ee e4       	ldi	r30, 0x4E	; 78
    15c2:	f0 e0       	ldi	r31, 0x00	; 0
    15c4:	80 81       	ld	r24, Z
    15c6:	28 2f       	mov	r18, r24
    15c8:	27 7e       	andi	r18, 0xE7	; 231
    15ca:	e9 81       	ldd	r30, Y+1	; 0x01
    15cc:	fa 81       	ldd	r31, Y+2	; 0x02
    15ce:	85 81       	ldd	r24, Z+5	; 0x05
    15d0:	88 2f       	mov	r24, r24
    15d2:	90 e0       	ldi	r25, 0x00	; 0
    15d4:	88 0f       	add	r24, r24
    15d6:	99 1f       	adc	r25, r25
    15d8:	82 2b       	or	r24, r18
    15da:	8c 93       	st	X, r24

		GPIO_setupPinDirection(PORTD_ID, PIN5_ID, PIN_OUTPUT);
    15dc:	83 e0       	ldi	r24, 0x03	; 3
    15de:	65 e0       	ldi	r22, 0x05	; 5
    15e0:	41 e0       	ldi	r20, 0x01	; 1
    15e2:	0e 94 af 0c 	call	0x195e	; 0x195e <GPIO_setupPinDirection>

		OCR1A = Config_Ptr->compare_value; /* Set the compare value */
    15e6:	aa e4       	ldi	r26, 0x4A	; 74
    15e8:	b0 e0       	ldi	r27, 0x00	; 0
    15ea:	e9 81       	ldd	r30, Y+1	; 0x01
    15ec:	fa 81       	ldd	r31, Y+2	; 0x02
    15ee:	82 81       	ldd	r24, Z+2	; 0x02
    15f0:	93 81       	ldd	r25, Z+3	; 0x03
    15f2:	11 96       	adiw	r26, 0x01	; 1
    15f4:	9c 93       	st	X, r25
    15f6:	8e 93       	st	-X, r24

		TIMSK |= (1 << OCIE1A);
    15f8:	a9 e5       	ldi	r26, 0x59	; 89
    15fa:	b0 e0       	ldi	r27, 0x00	; 0
    15fc:	e9 e5       	ldi	r30, 0x59	; 89
    15fe:	f0 e0       	ldi	r31, 0x00	; 0
    1600:	80 81       	ld	r24, Z
    1602:	80 61       	ori	r24, 0x10	; 16
    1604:	8c 93       	st	X, r24
	}

	/* choose the prescaler */

	TCCR1B = (TCCR1B & 0xF8) | (Config_Ptr->prescaler);
    1606:	ae e4       	ldi	r26, 0x4E	; 78
    1608:	b0 e0       	ldi	r27, 0x00	; 0
    160a:	ee e4       	ldi	r30, 0x4E	; 78
    160c:	f0 e0       	ldi	r31, 0x00	; 0
    160e:	80 81       	ld	r24, Z
    1610:	98 2f       	mov	r25, r24
    1612:	98 7f       	andi	r25, 0xF8	; 248
    1614:	e9 81       	ldd	r30, Y+1	; 0x01
    1616:	fa 81       	ldd	r31, Y+2	; 0x02
    1618:	84 81       	ldd	r24, Z+4	; 0x04
    161a:	89 2b       	or	r24, r25
    161c:	8c 93       	st	X, r24

	SREG |= (1 << 7);
    161e:	af e5       	ldi	r26, 0x5F	; 95
    1620:	b0 e0       	ldi	r27, 0x00	; 0
    1622:	ef e5       	ldi	r30, 0x5F	; 95
    1624:	f0 e0       	ldi	r31, 0x00	; 0
    1626:	80 81       	ld	r24, Z
    1628:	80 68       	ori	r24, 0x80	; 128
    162a:	8c 93       	st	X, r24
}
    162c:	0f 90       	pop	r0
    162e:	0f 90       	pop	r0
    1630:	cf 91       	pop	r28
    1632:	df 91       	pop	r29
    1634:	08 95       	ret

00001636 <Timer1_deInit>:
/* Description:
 * Function to disable the Timer1
 */

void Timer1_deInit(void)
{
    1636:	df 93       	push	r29
    1638:	cf 93       	push	r28
    163a:	cd b7       	in	r28, 0x3d	; 61
    163c:	de b7       	in	r29, 0x3e	; 62
	/* Clear All Timer1 Registers */
	TCCR1A = 0;
    163e:	ef e4       	ldi	r30, 0x4F	; 79
    1640:	f0 e0       	ldi	r31, 0x00	; 0
    1642:	10 82       	st	Z, r1
	TCCR1B = 0;
    1644:	ee e4       	ldi	r30, 0x4E	; 78
    1646:	f0 e0       	ldi	r31, 0x00	; 0
    1648:	10 82       	st	Z, r1
	TCNT1 = 0;
    164a:	ec e4       	ldi	r30, 0x4C	; 76
    164c:	f0 e0       	ldi	r31, 0x00	; 0
    164e:	11 82       	std	Z+1, r1	; 0x01
    1650:	10 82       	st	Z, r1

	/* Disable the Input Capture interrupt */
	TIMSK &= ~(1 << TOIE1);
    1652:	a9 e5       	ldi	r26, 0x59	; 89
    1654:	b0 e0       	ldi	r27, 0x00	; 0
    1656:	e9 e5       	ldi	r30, 0x59	; 89
    1658:	f0 e0       	ldi	r31, 0x00	; 0
    165a:	80 81       	ld	r24, Z
    165c:	8b 7f       	andi	r24, 0xFB	; 251
    165e:	8c 93       	st	X, r24
	TIMSK &= ~(1 << OCIE1A);
    1660:	a9 e5       	ldi	r26, 0x59	; 89
    1662:	b0 e0       	ldi	r27, 0x00	; 0
    1664:	e9 e5       	ldi	r30, 0x59	; 89
    1666:	f0 e0       	ldi	r31, 0x00	; 0
    1668:	80 81       	ld	r24, Z
    166a:	8f 7e       	andi	r24, 0xEF	; 239
    166c:	8c 93       	st	X, r24
}
    166e:	cf 91       	pop	r28
    1670:	df 91       	pop	r29
    1672:	08 95       	ret

00001674 <Timer1_setCallBack>:
/* Description:
 * Function to set the Call Back function address
 */

void Timer1_setCallBack(void (*a_ptr)(void))
{
    1674:	df 93       	push	r29
    1676:	cf 93       	push	r28
    1678:	00 d0       	rcall	.+0      	; 0x167a <Timer1_setCallBack+0x6>
    167a:	cd b7       	in	r28, 0x3d	; 61
    167c:	de b7       	in	r29, 0x3e	; 62
    167e:	9a 83       	std	Y+2, r25	; 0x02
    1680:	89 83       	std	Y+1, r24	; 0x01

	/* Save the address of the Call back function in a global variable */
	g_callBackPtr = a_ptr;
    1682:	89 81       	ldd	r24, Y+1	; 0x01
    1684:	9a 81       	ldd	r25, Y+2	; 0x02
    1686:	90 93 78 00 	sts	0x0078, r25
    168a:	80 93 77 00 	sts	0x0077, r24
}
    168e:	0f 90       	pop	r0
    1690:	0f 90       	pop	r0
    1692:	cf 91       	pop	r28
    1694:	df 91       	pop	r29
    1696:	08 95       	ret

00001698 <Buzzer_init>:
   GPIO driver.
*  Turn off the buzzer through the GPIO
*/

void Buzzer_init()
{
    1698:	df 93       	push	r29
    169a:	cf 93       	push	r28
    169c:	cd b7       	in	r28, 0x3d	; 61
    169e:	de b7       	in	r29, 0x3e	; 62
	/* Setup the direction for the buzzer pin as output pin through the GPIO driver */

	GPIO_setupPinDirection(PORTA_ID, PIN7_ID, PIN_OUTPUT);
    16a0:	80 e0       	ldi	r24, 0x00	; 0
    16a2:	67 e0       	ldi	r22, 0x07	; 7
    16a4:	41 e0       	ldi	r20, 0x01	; 1
    16a6:	0e 94 af 0c 	call	0x195e	; 0x195e <GPIO_setupPinDirection>

	/* Turn off the buzzer through the GPIO */

	GPIO_writePin(PORTA_ID, PIN7_ID, LOGIC_LOW);
    16aa:	80 e0       	ldi	r24, 0x00	; 0
    16ac:	67 e0       	ldi	r22, 0x07	; 7
    16ae:	40 e0       	ldi	r20, 0x00	; 0
    16b0:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <GPIO_writePin>

}
    16b4:	cf 91       	pop	r28
    16b6:	df 91       	pop	r29
    16b8:	08 95       	ret

000016ba <Buzzer_on>:
/* Description:
 * Function to enable the Buzzer through the GPIO
 */

void Buzzer_on(void)
{
    16ba:	df 93       	push	r29
    16bc:	cf 93       	push	r28
    16be:	cd b7       	in	r28, 0x3d	; 61
    16c0:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(PORTA_ID, PIN7_ID, LOGIC_HIGH);
    16c2:	80 e0       	ldi	r24, 0x00	; 0
    16c4:	67 e0       	ldi	r22, 0x07	; 7
    16c6:	41 e0       	ldi	r20, 0x01	; 1
    16c8:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <GPIO_writePin>
}
    16cc:	cf 91       	pop	r28
    16ce:	df 91       	pop	r29
    16d0:	08 95       	ret

000016d2 <Buzzer_off>:
/* Description:
 * Function to disable the Buzzer through the GPIO
 */

void Buzzer_off(void)
{
    16d2:	df 93       	push	r29
    16d4:	cf 93       	push	r28
    16d6:	cd b7       	in	r28, 0x3d	; 61
    16d8:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(PORTA_ID, PIN7_ID, LOGIC_LOW);
    16da:	80 e0       	ldi	r24, 0x00	; 0
    16dc:	67 e0       	ldi	r22, 0x07	; 7
    16de:	40 e0       	ldi	r20, 0x00	; 0
    16e0:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <GPIO_writePin>
}
    16e4:	cf 91       	pop	r28
    16e6:	df 91       	pop	r29
    16e8:	08 95       	ret

000016ea <DcMotor_Init>:
 * The Function responsible for setup the direction for the two
  motor pins through the GPIO driver.
 * Stop at the DC-Motor at the beginning through the GPIO driver
 */
void DcMotor_Init(void)
{
    16ea:	df 93       	push	r29
    16ec:	cf 93       	push	r28
    16ee:	cd b7       	in	r28, 0x3d	; 61
    16f0:	de b7       	in	r29, 0x3e	; 62
	/* set PA0 & PA1 as output pins */
	GPIO_setupPinDirection(PORTA_ID, PIN0_ID, PIN_OUTPUT);
    16f2:	80 e0       	ldi	r24, 0x00	; 0
    16f4:	60 e0       	ldi	r22, 0x00	; 0
    16f6:	41 e0       	ldi	r20, 0x01	; 1
    16f8:	0e 94 af 0c 	call	0x195e	; 0x195e <GPIO_setupPinDirection>
	GPIO_setupPinDirection(PORTA_ID, PIN1_ID, PIN_OUTPUT);
    16fc:	80 e0       	ldi	r24, 0x00	; 0
    16fe:	61 e0       	ldi	r22, 0x01	; 1
    1700:	41 e0       	ldi	r20, 0x01	; 1
    1702:	0e 94 af 0c 	call	0x195e	; 0x195e <GPIO_setupPinDirection>

	/* Stop at the DC-Motor at the beginning */
	GPIO_writePin(PORTA_ID, PIN0_ID, 0);
    1706:	80 e0       	ldi	r24, 0x00	; 0
    1708:	60 e0       	ldi	r22, 0x00	; 0
    170a:	40 e0       	ldi	r20, 0x00	; 0
    170c:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <GPIO_writePin>
	GPIO_writePin(PORTA_ID, PIN1_ID, 0);
    1710:	80 e0       	ldi	r24, 0x00	; 0
    1712:	61 e0       	ldi	r22, 0x01	; 1
    1714:	40 e0       	ldi	r20, 0x00	; 0
    1716:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <GPIO_writePin>
}
    171a:	cf 91       	pop	r28
    171c:	df 91       	pop	r29
    171e:	08 95       	ret

00001720 <DcMotor_Rotate>:
  stop the motor based on the state input state value.
 * Send the required duty cycle to the PWM driver based on the
  required speed value.
 */
void DcMotor_Rotate(DcMotor_State state, uint8 speed)
{
    1720:	df 93       	push	r29
    1722:	cf 93       	push	r28
    1724:	cd b7       	in	r28, 0x3d	; 61
    1726:	de b7       	in	r29, 0x3e	; 62
    1728:	27 97       	sbiw	r28, 0x07	; 7
    172a:	0f b6       	in	r0, 0x3f	; 63
    172c:	f8 94       	cli
    172e:	de bf       	out	0x3e, r29	; 62
    1730:	0f be       	out	0x3f, r0	; 63
    1732:	cd bf       	out	0x3d, r28	; 61
    1734:	8a 83       	std	Y+2, r24	; 0x02
    1736:	6b 83       	std	Y+3, r22	; 0x03
	volatile uint8 set_duty_cycle = 0;
    1738:	19 82       	std	Y+1, r1	; 0x01
	switch (state)
    173a:	8a 81       	ldd	r24, Y+2	; 0x02
    173c:	28 2f       	mov	r18, r24
    173e:	30 e0       	ldi	r19, 0x00	; 0
    1740:	3f 83       	std	Y+7, r19	; 0x07
    1742:	2e 83       	std	Y+6, r18	; 0x06
    1744:	8e 81       	ldd	r24, Y+6	; 0x06
    1746:	9f 81       	ldd	r25, Y+7	; 0x07
    1748:	81 30       	cpi	r24, 0x01	; 1
    174a:	91 05       	cpc	r25, r1
    174c:	51 f0       	breq	.+20     	; 0x1762 <DcMotor_Rotate+0x42>
    174e:	2e 81       	ldd	r18, Y+6	; 0x06
    1750:	3f 81       	ldd	r19, Y+7	; 0x07
    1752:	22 30       	cpi	r18, 0x02	; 2
    1754:	31 05       	cpc	r19, r1
    1756:	d9 f0       	breq	.+54     	; 0x178e <DcMotor_Rotate+0x6e>
    1758:	8e 81       	ldd	r24, Y+6	; 0x06
    175a:	9f 81       	ldd	r25, Y+7	; 0x07
    175c:	00 97       	sbiw	r24, 0x00	; 0
    175e:	61 f0       	breq	.+24     	; 0x1778 <DcMotor_Rotate+0x58>
    1760:	20 c0       	rjmp	.+64     	; 0x17a2 <DcMotor_Rotate+0x82>
	{
	case CW:
		GPIO_writePin(PORTA_ID, PIN0_ID, LOGIC_HIGH); /* PB0 = 1 */
    1762:	80 e0       	ldi	r24, 0x00	; 0
    1764:	60 e0       	ldi	r22, 0x00	; 0
    1766:	41 e0       	ldi	r20, 0x01	; 1
    1768:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <GPIO_writePin>
		GPIO_writePin(PORTA_ID, PIN1_ID, LOGIC_LOW);  /* PB1 = 0 */
    176c:	80 e0       	ldi	r24, 0x00	; 0
    176e:	61 e0       	ldi	r22, 0x01	; 1
    1770:	40 e0       	ldi	r20, 0x00	; 0
    1772:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <GPIO_writePin>
    1776:	15 c0       	rjmp	.+42     	; 0x17a2 <DcMotor_Rotate+0x82>
		break;
	case STOP:
		GPIO_writePin(PORTA_ID, PIN0_ID, LOGIC_LOW); /* PB0 = 0 */
    1778:	80 e0       	ldi	r24, 0x00	; 0
    177a:	60 e0       	ldi	r22, 0x00	; 0
    177c:	40 e0       	ldi	r20, 0x00	; 0
    177e:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <GPIO_writePin>
		GPIO_writePin(PORTA_ID, PIN1_ID, LOGIC_LOW); /* PB0 = 0 */
    1782:	80 e0       	ldi	r24, 0x00	; 0
    1784:	61 e0       	ldi	r22, 0x01	; 1
    1786:	40 e0       	ldi	r20, 0x00	; 0
    1788:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <GPIO_writePin>
    178c:	0a c0       	rjmp	.+20     	; 0x17a2 <DcMotor_Rotate+0x82>
		break;
	case A_CW:
		GPIO_writePin(PORTA_ID, PIN0_ID, LOGIC_LOW);  /* PB0 = 0 */
    178e:	80 e0       	ldi	r24, 0x00	; 0
    1790:	60 e0       	ldi	r22, 0x00	; 0
    1792:	40 e0       	ldi	r20, 0x00	; 0
    1794:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <GPIO_writePin>
		GPIO_writePin(PORTA_ID, PIN1_ID, LOGIC_HIGH); /* PB1 = 1 */
    1798:	80 e0       	ldi	r24, 0x00	; 0
    179a:	61 e0       	ldi	r22, 0x01	; 1
    179c:	41 e0       	ldi	r20, 0x01	; 1
    179e:	0e 94 9a 0d 	call	0x1b34	; 0x1b34 <GPIO_writePin>
		break;
	}

	switch (speed)
    17a2:	8b 81       	ldd	r24, Y+3	; 0x03
    17a4:	28 2f       	mov	r18, r24
    17a6:	30 e0       	ldi	r19, 0x00	; 0
    17a8:	3d 83       	std	Y+5, r19	; 0x05
    17aa:	2c 83       	std	Y+4, r18	; 0x04
    17ac:	8c 81       	ldd	r24, Y+4	; 0x04
    17ae:	9d 81       	ldd	r25, Y+5	; 0x05
    17b0:	82 33       	cpi	r24, 0x32	; 50
    17b2:	91 05       	cpc	r25, r1
    17b4:	f9 f0       	breq	.+62     	; 0x17f4 <DcMotor_Rotate+0xd4>
    17b6:	2c 81       	ldd	r18, Y+4	; 0x04
    17b8:	3d 81       	ldd	r19, Y+5	; 0x05
    17ba:	23 33       	cpi	r18, 0x33	; 51
    17bc:	31 05       	cpc	r19, r1
    17be:	54 f4       	brge	.+20     	; 0x17d4 <DcMotor_Rotate+0xb4>
    17c0:	8c 81       	ldd	r24, Y+4	; 0x04
    17c2:	9d 81       	ldd	r25, Y+5	; 0x05
    17c4:	00 97       	sbiw	r24, 0x00	; 0
    17c6:	89 f0       	breq	.+34     	; 0x17ea <DcMotor_Rotate+0xca>
    17c8:	2c 81       	ldd	r18, Y+4	; 0x04
    17ca:	3d 81       	ldd	r19, Y+5	; 0x05
    17cc:	29 31       	cpi	r18, 0x19	; 25
    17ce:	31 05       	cpc	r19, r1
    17d0:	71 f0       	breq	.+28     	; 0x17ee <DcMotor_Rotate+0xce>
    17d2:	18 c0       	rjmp	.+48     	; 0x1804 <DcMotor_Rotate+0xe4>
    17d4:	8c 81       	ldd	r24, Y+4	; 0x04
    17d6:	9d 81       	ldd	r25, Y+5	; 0x05
    17d8:	8b 34       	cpi	r24, 0x4B	; 75
    17da:	91 05       	cpc	r25, r1
    17dc:	71 f0       	breq	.+28     	; 0x17fa <DcMotor_Rotate+0xda>
    17de:	2c 81       	ldd	r18, Y+4	; 0x04
    17e0:	3d 81       	ldd	r19, Y+5	; 0x05
    17e2:	24 36       	cpi	r18, 0x64	; 100
    17e4:	31 05       	cpc	r19, r1
    17e6:	61 f0       	breq	.+24     	; 0x1800 <DcMotor_Rotate+0xe0>
    17e8:	0d c0       	rjmp	.+26     	; 0x1804 <DcMotor_Rotate+0xe4>
	{
	case 0:
		set_duty_cycle = 0;
    17ea:	19 82       	std	Y+1, r1	; 0x01
    17ec:	0b c0       	rjmp	.+22     	; 0x1804 <DcMotor_Rotate+0xe4>
		break;
	case 25:
		set_duty_cycle = 64;
    17ee:	80 e4       	ldi	r24, 0x40	; 64
    17f0:	89 83       	std	Y+1, r24	; 0x01
    17f2:	08 c0       	rjmp	.+16     	; 0x1804 <DcMotor_Rotate+0xe4>
		break;
	case 50:
		set_duty_cycle = 128;
    17f4:	80 e8       	ldi	r24, 0x80	; 128
    17f6:	89 83       	std	Y+1, r24	; 0x01
    17f8:	05 c0       	rjmp	.+10     	; 0x1804 <DcMotor_Rotate+0xe4>
		break;
	case 75:
		set_duty_cycle = 192;
    17fa:	80 ec       	ldi	r24, 0xC0	; 192
    17fc:	89 83       	std	Y+1, r24	; 0x01
    17fe:	02 c0       	rjmp	.+4      	; 0x1804 <DcMotor_Rotate+0xe4>
		break;
	case 100:
		set_duty_cycle = 255;
    1800:	8f ef       	ldi	r24, 0xFF	; 255
    1802:	89 83       	std	Y+1, r24	; 0x01
		break;
	}

	/* run PWM with the needed duty cycle */

	PWM_Timer0_Start(set_duty_cycle);
    1804:	89 81       	ldd	r24, Y+1	; 0x01
    1806:	0e 94 ed 0f 	call	0x1fda	; 0x1fda <PWM_Timer0_Start>
}
    180a:	27 96       	adiw	r28, 0x07	; 7
    180c:	0f b6       	in	r0, 0x3f	; 63
    180e:	f8 94       	cli
    1810:	de bf       	out	0x3e, r29	; 62
    1812:	0f be       	out	0x3f, r0	; 63
    1814:	cd bf       	out	0x3d, r28	; 61
    1816:	cf 91       	pop	r28
    1818:	df 91       	pop	r29
    181a:	08 95       	ret

0000181c <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    181c:	df 93       	push	r29
    181e:	cf 93       	push	r28
    1820:	00 d0       	rcall	.+0      	; 0x1822 <EEPROM_writeByte+0x6>
    1822:	00 d0       	rcall	.+0      	; 0x1824 <EEPROM_writeByte+0x8>
    1824:	cd b7       	in	r28, 0x3d	; 61
    1826:	de b7       	in	r29, 0x3e	; 62
    1828:	9a 83       	std	Y+2, r25	; 0x02
    182a:	89 83       	std	Y+1, r24	; 0x01
    182c:	6b 83       	std	Y+3, r22	; 0x03
    /* Send the Start Bit */
    TWI_start();
    182e:	0e 94 26 10 	call	0x204c	; 0x204c <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1832:	0e 94 7e 10 	call	0x20fc	; 0x20fc <TWI_getStatus>
    1836:	88 30       	cpi	r24, 0x08	; 8
    1838:	11 f0       	breq	.+4      	; 0x183e <EEPROM_writeByte+0x22>
        return ERROR;
    183a:	1c 82       	std	Y+4, r1	; 0x04
    183c:	28 c0       	rjmp	.+80     	; 0x188e <EEPROM_writeByte+0x72>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700) >> 7)));
    183e:	89 81       	ldd	r24, Y+1	; 0x01
    1840:	9a 81       	ldd	r25, Y+2	; 0x02
    1842:	80 70       	andi	r24, 0x00	; 0
    1844:	97 70       	andi	r25, 0x07	; 7
    1846:	88 0f       	add	r24, r24
    1848:	89 2f       	mov	r24, r25
    184a:	88 1f       	adc	r24, r24
    184c:	99 0b       	sbc	r25, r25
    184e:	91 95       	neg	r25
    1850:	80 6a       	ori	r24, 0xA0	; 160
    1852:	0e 94 41 10 	call	0x2082	; 0x2082 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1856:	0e 94 7e 10 	call	0x20fc	; 0x20fc <TWI_getStatus>
    185a:	88 31       	cpi	r24, 0x18	; 24
    185c:	11 f0       	breq	.+4      	; 0x1862 <EEPROM_writeByte+0x46>
        return ERROR;
    185e:	1c 82       	std	Y+4, r1	; 0x04
    1860:	16 c0       	rjmp	.+44     	; 0x188e <EEPROM_writeByte+0x72>

    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1862:	89 81       	ldd	r24, Y+1	; 0x01
    1864:	0e 94 41 10 	call	0x2082	; 0x2082 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1868:	0e 94 7e 10 	call	0x20fc	; 0x20fc <TWI_getStatus>
    186c:	88 32       	cpi	r24, 0x28	; 40
    186e:	11 f0       	breq	.+4      	; 0x1874 <EEPROM_writeByte+0x58>
        return ERROR;
    1870:	1c 82       	std	Y+4, r1	; 0x04
    1872:	0d c0       	rjmp	.+26     	; 0x188e <EEPROM_writeByte+0x72>

    /* write byte to eeprom */
    TWI_writeByte(u8data);
    1874:	8b 81       	ldd	r24, Y+3	; 0x03
    1876:	0e 94 41 10 	call	0x2082	; 0x2082 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    187a:	0e 94 7e 10 	call	0x20fc	; 0x20fc <TWI_getStatus>
    187e:	88 32       	cpi	r24, 0x28	; 40
    1880:	11 f0       	breq	.+4      	; 0x1886 <EEPROM_writeByte+0x6a>
        return ERROR;
    1882:	1c 82       	std	Y+4, r1	; 0x04
    1884:	04 c0       	rjmp	.+8      	; 0x188e <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    1886:	0e 94 36 10 	call	0x206c	; 0x206c <TWI_stop>

    return SUCCESS;
    188a:	81 e0       	ldi	r24, 0x01	; 1
    188c:	8c 83       	std	Y+4, r24	; 0x04
    188e:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1890:	0f 90       	pop	r0
    1892:	0f 90       	pop	r0
    1894:	0f 90       	pop	r0
    1896:	0f 90       	pop	r0
    1898:	cf 91       	pop	r28
    189a:	df 91       	pop	r29
    189c:	08 95       	ret

0000189e <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    189e:	df 93       	push	r29
    18a0:	cf 93       	push	r28
    18a2:	00 d0       	rcall	.+0      	; 0x18a4 <EEPROM_readByte+0x6>
    18a4:	00 d0       	rcall	.+0      	; 0x18a6 <EEPROM_readByte+0x8>
    18a6:	0f 92       	push	r0
    18a8:	cd b7       	in	r28, 0x3d	; 61
    18aa:	de b7       	in	r29, 0x3e	; 62
    18ac:	9a 83       	std	Y+2, r25	; 0x02
    18ae:	89 83       	std	Y+1, r24	; 0x01
    18b0:	7c 83       	std	Y+4, r23	; 0x04
    18b2:	6b 83       	std	Y+3, r22	; 0x03
    /* Send the Start Bit */
    TWI_start();
    18b4:	0e 94 26 10 	call	0x204c	; 0x204c <TWI_start>
    if (TWI_getStatus() != TWI_START)
    18b8:	0e 94 7e 10 	call	0x20fc	; 0x20fc <TWI_getStatus>
    18bc:	88 30       	cpi	r24, 0x08	; 8
    18be:	11 f0       	breq	.+4      	; 0x18c4 <EEPROM_readByte+0x26>
        return ERROR;
    18c0:	1d 82       	std	Y+5, r1	; 0x05
    18c2:	44 c0       	rjmp	.+136    	; 0x194c <EEPROM_readByte+0xae>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700) >> 7)));
    18c4:	89 81       	ldd	r24, Y+1	; 0x01
    18c6:	9a 81       	ldd	r25, Y+2	; 0x02
    18c8:	80 70       	andi	r24, 0x00	; 0
    18ca:	97 70       	andi	r25, 0x07	; 7
    18cc:	88 0f       	add	r24, r24
    18ce:	89 2f       	mov	r24, r25
    18d0:	88 1f       	adc	r24, r24
    18d2:	99 0b       	sbc	r25, r25
    18d4:	91 95       	neg	r25
    18d6:	80 6a       	ori	r24, 0xA0	; 160
    18d8:	0e 94 41 10 	call	0x2082	; 0x2082 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    18dc:	0e 94 7e 10 	call	0x20fc	; 0x20fc <TWI_getStatus>
    18e0:	88 31       	cpi	r24, 0x18	; 24
    18e2:	11 f0       	breq	.+4      	; 0x18e8 <EEPROM_readByte+0x4a>
        return ERROR;
    18e4:	1d 82       	std	Y+5, r1	; 0x05
    18e6:	32 c0       	rjmp	.+100    	; 0x194c <EEPROM_readByte+0xae>

    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    18e8:	89 81       	ldd	r24, Y+1	; 0x01
    18ea:	0e 94 41 10 	call	0x2082	; 0x2082 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    18ee:	0e 94 7e 10 	call	0x20fc	; 0x20fc <TWI_getStatus>
    18f2:	88 32       	cpi	r24, 0x28	; 40
    18f4:	11 f0       	breq	.+4      	; 0x18fa <EEPROM_readByte+0x5c>
        return ERROR;
    18f6:	1d 82       	std	Y+5, r1	; 0x05
    18f8:	29 c0       	rjmp	.+82     	; 0x194c <EEPROM_readByte+0xae>

    /* Send the Repeated Start Bit */
    TWI_start();
    18fa:	0e 94 26 10 	call	0x204c	; 0x204c <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    18fe:	0e 94 7e 10 	call	0x20fc	; 0x20fc <TWI_getStatus>
    1902:	80 31       	cpi	r24, 0x10	; 16
    1904:	11 f0       	breq	.+4      	; 0x190a <EEPROM_readByte+0x6c>
        return ERROR;
    1906:	1d 82       	std	Y+5, r1	; 0x05
    1908:	21 c0       	rjmp	.+66     	; 0x194c <EEPROM_readByte+0xae>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700) >> 7) | 1));
    190a:	89 81       	ldd	r24, Y+1	; 0x01
    190c:	9a 81       	ldd	r25, Y+2	; 0x02
    190e:	80 70       	andi	r24, 0x00	; 0
    1910:	97 70       	andi	r25, 0x07	; 7
    1912:	88 0f       	add	r24, r24
    1914:	89 2f       	mov	r24, r25
    1916:	88 1f       	adc	r24, r24
    1918:	99 0b       	sbc	r25, r25
    191a:	91 95       	neg	r25
    191c:	81 6a       	ori	r24, 0xA1	; 161
    191e:	0e 94 41 10 	call	0x2082	; 0x2082 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    1922:	0e 94 7e 10 	call	0x20fc	; 0x20fc <TWI_getStatus>
    1926:	80 34       	cpi	r24, 0x40	; 64
    1928:	11 f0       	breq	.+4      	; 0x192e <EEPROM_readByte+0x90>
        return ERROR;
    192a:	1d 82       	std	Y+5, r1	; 0x05
    192c:	0f c0       	rjmp	.+30     	; 0x194c <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    192e:	0e 94 6b 10 	call	0x20d6	; 0x20d6 <TWI_readByteWithNACK>
    1932:	eb 81       	ldd	r30, Y+3	; 0x03
    1934:	fc 81       	ldd	r31, Y+4	; 0x04
    1936:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    1938:	0e 94 7e 10 	call	0x20fc	; 0x20fc <TWI_getStatus>
    193c:	88 35       	cpi	r24, 0x58	; 88
    193e:	11 f0       	breq	.+4      	; 0x1944 <EEPROM_readByte+0xa6>
        return ERROR;
    1940:	1d 82       	std	Y+5, r1	; 0x05
    1942:	04 c0       	rjmp	.+8      	; 0x194c <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    1944:	0e 94 36 10 	call	0x206c	; 0x206c <TWI_stop>

    return SUCCESS;
    1948:	81 e0       	ldi	r24, 0x01	; 1
    194a:	8d 83       	std	Y+5, r24	; 0x05
    194c:	8d 81       	ldd	r24, Y+5	; 0x05
}
    194e:	0f 90       	pop	r0
    1950:	0f 90       	pop	r0
    1952:	0f 90       	pop	r0
    1954:	0f 90       	pop	r0
    1956:	0f 90       	pop	r0
    1958:	cf 91       	pop	r28
    195a:	df 91       	pop	r29
    195c:	08 95       	ret

0000195e <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    195e:	df 93       	push	r29
    1960:	cf 93       	push	r28
    1962:	00 d0       	rcall	.+0      	; 0x1964 <GPIO_setupPinDirection+0x6>
    1964:	00 d0       	rcall	.+0      	; 0x1966 <GPIO_setupPinDirection+0x8>
    1966:	0f 92       	push	r0
    1968:	cd b7       	in	r28, 0x3d	; 61
    196a:	de b7       	in	r29, 0x3e	; 62
    196c:	89 83       	std	Y+1, r24	; 0x01
    196e:	6a 83       	std	Y+2, r22	; 0x02
    1970:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1972:	8a 81       	ldd	r24, Y+2	; 0x02
    1974:	88 30       	cpi	r24, 0x08	; 8
    1976:	08 f0       	brcs	.+2      	; 0x197a <GPIO_setupPinDirection+0x1c>
    1978:	d5 c0       	rjmp	.+426    	; 0x1b24 <GPIO_setupPinDirection+0x1c6>
    197a:	89 81       	ldd	r24, Y+1	; 0x01
    197c:	84 30       	cpi	r24, 0x04	; 4
    197e:	08 f0       	brcs	.+2      	; 0x1982 <GPIO_setupPinDirection+0x24>
    1980:	d1 c0       	rjmp	.+418    	; 0x1b24 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    1982:	89 81       	ldd	r24, Y+1	; 0x01
    1984:	28 2f       	mov	r18, r24
    1986:	30 e0       	ldi	r19, 0x00	; 0
    1988:	3d 83       	std	Y+5, r19	; 0x05
    198a:	2c 83       	std	Y+4, r18	; 0x04
    198c:	8c 81       	ldd	r24, Y+4	; 0x04
    198e:	9d 81       	ldd	r25, Y+5	; 0x05
    1990:	81 30       	cpi	r24, 0x01	; 1
    1992:	91 05       	cpc	r25, r1
    1994:	09 f4       	brne	.+2      	; 0x1998 <GPIO_setupPinDirection+0x3a>
    1996:	43 c0       	rjmp	.+134    	; 0x1a1e <GPIO_setupPinDirection+0xc0>
    1998:	2c 81       	ldd	r18, Y+4	; 0x04
    199a:	3d 81       	ldd	r19, Y+5	; 0x05
    199c:	22 30       	cpi	r18, 0x02	; 2
    199e:	31 05       	cpc	r19, r1
    19a0:	2c f4       	brge	.+10     	; 0x19ac <GPIO_setupPinDirection+0x4e>
    19a2:	8c 81       	ldd	r24, Y+4	; 0x04
    19a4:	9d 81       	ldd	r25, Y+5	; 0x05
    19a6:	00 97       	sbiw	r24, 0x00	; 0
    19a8:	71 f0       	breq	.+28     	; 0x19c6 <GPIO_setupPinDirection+0x68>
    19aa:	bc c0       	rjmp	.+376    	; 0x1b24 <GPIO_setupPinDirection+0x1c6>
    19ac:	2c 81       	ldd	r18, Y+4	; 0x04
    19ae:	3d 81       	ldd	r19, Y+5	; 0x05
    19b0:	22 30       	cpi	r18, 0x02	; 2
    19b2:	31 05       	cpc	r19, r1
    19b4:	09 f4       	brne	.+2      	; 0x19b8 <GPIO_setupPinDirection+0x5a>
    19b6:	5f c0       	rjmp	.+190    	; 0x1a76 <GPIO_setupPinDirection+0x118>
    19b8:	8c 81       	ldd	r24, Y+4	; 0x04
    19ba:	9d 81       	ldd	r25, Y+5	; 0x05
    19bc:	83 30       	cpi	r24, 0x03	; 3
    19be:	91 05       	cpc	r25, r1
    19c0:	09 f4       	brne	.+2      	; 0x19c4 <GPIO_setupPinDirection+0x66>
    19c2:	85 c0       	rjmp	.+266    	; 0x1ace <GPIO_setupPinDirection+0x170>
    19c4:	af c0       	rjmp	.+350    	; 0x1b24 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    19c6:	8b 81       	ldd	r24, Y+3	; 0x03
    19c8:	81 30       	cpi	r24, 0x01	; 1
    19ca:	a1 f4       	brne	.+40     	; 0x19f4 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    19cc:	aa e3       	ldi	r26, 0x3A	; 58
    19ce:	b0 e0       	ldi	r27, 0x00	; 0
    19d0:	ea e3       	ldi	r30, 0x3A	; 58
    19d2:	f0 e0       	ldi	r31, 0x00	; 0
    19d4:	80 81       	ld	r24, Z
    19d6:	48 2f       	mov	r20, r24
    19d8:	8a 81       	ldd	r24, Y+2	; 0x02
    19da:	28 2f       	mov	r18, r24
    19dc:	30 e0       	ldi	r19, 0x00	; 0
    19de:	81 e0       	ldi	r24, 0x01	; 1
    19e0:	90 e0       	ldi	r25, 0x00	; 0
    19e2:	02 2e       	mov	r0, r18
    19e4:	02 c0       	rjmp	.+4      	; 0x19ea <GPIO_setupPinDirection+0x8c>
    19e6:	88 0f       	add	r24, r24
    19e8:	99 1f       	adc	r25, r25
    19ea:	0a 94       	dec	r0
    19ec:	e2 f7       	brpl	.-8      	; 0x19e6 <GPIO_setupPinDirection+0x88>
    19ee:	84 2b       	or	r24, r20
    19f0:	8c 93       	st	X, r24
    19f2:	98 c0       	rjmp	.+304    	; 0x1b24 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    19f4:	aa e3       	ldi	r26, 0x3A	; 58
    19f6:	b0 e0       	ldi	r27, 0x00	; 0
    19f8:	ea e3       	ldi	r30, 0x3A	; 58
    19fa:	f0 e0       	ldi	r31, 0x00	; 0
    19fc:	80 81       	ld	r24, Z
    19fe:	48 2f       	mov	r20, r24
    1a00:	8a 81       	ldd	r24, Y+2	; 0x02
    1a02:	28 2f       	mov	r18, r24
    1a04:	30 e0       	ldi	r19, 0x00	; 0
    1a06:	81 e0       	ldi	r24, 0x01	; 1
    1a08:	90 e0       	ldi	r25, 0x00	; 0
    1a0a:	02 2e       	mov	r0, r18
    1a0c:	02 c0       	rjmp	.+4      	; 0x1a12 <GPIO_setupPinDirection+0xb4>
    1a0e:	88 0f       	add	r24, r24
    1a10:	99 1f       	adc	r25, r25
    1a12:	0a 94       	dec	r0
    1a14:	e2 f7       	brpl	.-8      	; 0x1a0e <GPIO_setupPinDirection+0xb0>
    1a16:	80 95       	com	r24
    1a18:	84 23       	and	r24, r20
    1a1a:	8c 93       	st	X, r24
    1a1c:	83 c0       	rjmp	.+262    	; 0x1b24 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    1a1e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a20:	81 30       	cpi	r24, 0x01	; 1
    1a22:	a1 f4       	brne	.+40     	; 0x1a4c <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    1a24:	a7 e3       	ldi	r26, 0x37	; 55
    1a26:	b0 e0       	ldi	r27, 0x00	; 0
    1a28:	e7 e3       	ldi	r30, 0x37	; 55
    1a2a:	f0 e0       	ldi	r31, 0x00	; 0
    1a2c:	80 81       	ld	r24, Z
    1a2e:	48 2f       	mov	r20, r24
    1a30:	8a 81       	ldd	r24, Y+2	; 0x02
    1a32:	28 2f       	mov	r18, r24
    1a34:	30 e0       	ldi	r19, 0x00	; 0
    1a36:	81 e0       	ldi	r24, 0x01	; 1
    1a38:	90 e0       	ldi	r25, 0x00	; 0
    1a3a:	02 2e       	mov	r0, r18
    1a3c:	02 c0       	rjmp	.+4      	; 0x1a42 <GPIO_setupPinDirection+0xe4>
    1a3e:	88 0f       	add	r24, r24
    1a40:	99 1f       	adc	r25, r25
    1a42:	0a 94       	dec	r0
    1a44:	e2 f7       	brpl	.-8      	; 0x1a3e <GPIO_setupPinDirection+0xe0>
    1a46:	84 2b       	or	r24, r20
    1a48:	8c 93       	st	X, r24
    1a4a:	6c c0       	rjmp	.+216    	; 0x1b24 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    1a4c:	a7 e3       	ldi	r26, 0x37	; 55
    1a4e:	b0 e0       	ldi	r27, 0x00	; 0
    1a50:	e7 e3       	ldi	r30, 0x37	; 55
    1a52:	f0 e0       	ldi	r31, 0x00	; 0
    1a54:	80 81       	ld	r24, Z
    1a56:	48 2f       	mov	r20, r24
    1a58:	8a 81       	ldd	r24, Y+2	; 0x02
    1a5a:	28 2f       	mov	r18, r24
    1a5c:	30 e0       	ldi	r19, 0x00	; 0
    1a5e:	81 e0       	ldi	r24, 0x01	; 1
    1a60:	90 e0       	ldi	r25, 0x00	; 0
    1a62:	02 2e       	mov	r0, r18
    1a64:	02 c0       	rjmp	.+4      	; 0x1a6a <GPIO_setupPinDirection+0x10c>
    1a66:	88 0f       	add	r24, r24
    1a68:	99 1f       	adc	r25, r25
    1a6a:	0a 94       	dec	r0
    1a6c:	e2 f7       	brpl	.-8      	; 0x1a66 <GPIO_setupPinDirection+0x108>
    1a6e:	80 95       	com	r24
    1a70:	84 23       	and	r24, r20
    1a72:	8c 93       	st	X, r24
    1a74:	57 c0       	rjmp	.+174    	; 0x1b24 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    1a76:	8b 81       	ldd	r24, Y+3	; 0x03
    1a78:	81 30       	cpi	r24, 0x01	; 1
    1a7a:	a1 f4       	brne	.+40     	; 0x1aa4 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    1a7c:	a4 e3       	ldi	r26, 0x34	; 52
    1a7e:	b0 e0       	ldi	r27, 0x00	; 0
    1a80:	e4 e3       	ldi	r30, 0x34	; 52
    1a82:	f0 e0       	ldi	r31, 0x00	; 0
    1a84:	80 81       	ld	r24, Z
    1a86:	48 2f       	mov	r20, r24
    1a88:	8a 81       	ldd	r24, Y+2	; 0x02
    1a8a:	28 2f       	mov	r18, r24
    1a8c:	30 e0       	ldi	r19, 0x00	; 0
    1a8e:	81 e0       	ldi	r24, 0x01	; 1
    1a90:	90 e0       	ldi	r25, 0x00	; 0
    1a92:	02 2e       	mov	r0, r18
    1a94:	02 c0       	rjmp	.+4      	; 0x1a9a <GPIO_setupPinDirection+0x13c>
    1a96:	88 0f       	add	r24, r24
    1a98:	99 1f       	adc	r25, r25
    1a9a:	0a 94       	dec	r0
    1a9c:	e2 f7       	brpl	.-8      	; 0x1a96 <GPIO_setupPinDirection+0x138>
    1a9e:	84 2b       	or	r24, r20
    1aa0:	8c 93       	st	X, r24
    1aa2:	40 c0       	rjmp	.+128    	; 0x1b24 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    1aa4:	a4 e3       	ldi	r26, 0x34	; 52
    1aa6:	b0 e0       	ldi	r27, 0x00	; 0
    1aa8:	e4 e3       	ldi	r30, 0x34	; 52
    1aaa:	f0 e0       	ldi	r31, 0x00	; 0
    1aac:	80 81       	ld	r24, Z
    1aae:	48 2f       	mov	r20, r24
    1ab0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab2:	28 2f       	mov	r18, r24
    1ab4:	30 e0       	ldi	r19, 0x00	; 0
    1ab6:	81 e0       	ldi	r24, 0x01	; 1
    1ab8:	90 e0       	ldi	r25, 0x00	; 0
    1aba:	02 2e       	mov	r0, r18
    1abc:	02 c0       	rjmp	.+4      	; 0x1ac2 <GPIO_setupPinDirection+0x164>
    1abe:	88 0f       	add	r24, r24
    1ac0:	99 1f       	adc	r25, r25
    1ac2:	0a 94       	dec	r0
    1ac4:	e2 f7       	brpl	.-8      	; 0x1abe <GPIO_setupPinDirection+0x160>
    1ac6:	80 95       	com	r24
    1ac8:	84 23       	and	r24, r20
    1aca:	8c 93       	st	X, r24
    1acc:	2b c0       	rjmp	.+86     	; 0x1b24 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    1ace:	8b 81       	ldd	r24, Y+3	; 0x03
    1ad0:	81 30       	cpi	r24, 0x01	; 1
    1ad2:	a1 f4       	brne	.+40     	; 0x1afc <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    1ad4:	a1 e3       	ldi	r26, 0x31	; 49
    1ad6:	b0 e0       	ldi	r27, 0x00	; 0
    1ad8:	e1 e3       	ldi	r30, 0x31	; 49
    1ada:	f0 e0       	ldi	r31, 0x00	; 0
    1adc:	80 81       	ld	r24, Z
    1ade:	48 2f       	mov	r20, r24
    1ae0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ae2:	28 2f       	mov	r18, r24
    1ae4:	30 e0       	ldi	r19, 0x00	; 0
    1ae6:	81 e0       	ldi	r24, 0x01	; 1
    1ae8:	90 e0       	ldi	r25, 0x00	; 0
    1aea:	02 2e       	mov	r0, r18
    1aec:	02 c0       	rjmp	.+4      	; 0x1af2 <GPIO_setupPinDirection+0x194>
    1aee:	88 0f       	add	r24, r24
    1af0:	99 1f       	adc	r25, r25
    1af2:	0a 94       	dec	r0
    1af4:	e2 f7       	brpl	.-8      	; 0x1aee <GPIO_setupPinDirection+0x190>
    1af6:	84 2b       	or	r24, r20
    1af8:	8c 93       	st	X, r24
    1afa:	14 c0       	rjmp	.+40     	; 0x1b24 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    1afc:	a1 e3       	ldi	r26, 0x31	; 49
    1afe:	b0 e0       	ldi	r27, 0x00	; 0
    1b00:	e1 e3       	ldi	r30, 0x31	; 49
    1b02:	f0 e0       	ldi	r31, 0x00	; 0
    1b04:	80 81       	ld	r24, Z
    1b06:	48 2f       	mov	r20, r24
    1b08:	8a 81       	ldd	r24, Y+2	; 0x02
    1b0a:	28 2f       	mov	r18, r24
    1b0c:	30 e0       	ldi	r19, 0x00	; 0
    1b0e:	81 e0       	ldi	r24, 0x01	; 1
    1b10:	90 e0       	ldi	r25, 0x00	; 0
    1b12:	02 2e       	mov	r0, r18
    1b14:	02 c0       	rjmp	.+4      	; 0x1b1a <GPIO_setupPinDirection+0x1bc>
    1b16:	88 0f       	add	r24, r24
    1b18:	99 1f       	adc	r25, r25
    1b1a:	0a 94       	dec	r0
    1b1c:	e2 f7       	brpl	.-8      	; 0x1b16 <GPIO_setupPinDirection+0x1b8>
    1b1e:	80 95       	com	r24
    1b20:	84 23       	and	r24, r20
    1b22:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1b24:	0f 90       	pop	r0
    1b26:	0f 90       	pop	r0
    1b28:	0f 90       	pop	r0
    1b2a:	0f 90       	pop	r0
    1b2c:	0f 90       	pop	r0
    1b2e:	cf 91       	pop	r28
    1b30:	df 91       	pop	r29
    1b32:	08 95       	ret

00001b34 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1b34:	df 93       	push	r29
    1b36:	cf 93       	push	r28
    1b38:	00 d0       	rcall	.+0      	; 0x1b3a <GPIO_writePin+0x6>
    1b3a:	00 d0       	rcall	.+0      	; 0x1b3c <GPIO_writePin+0x8>
    1b3c:	0f 92       	push	r0
    1b3e:	cd b7       	in	r28, 0x3d	; 61
    1b40:	de b7       	in	r29, 0x3e	; 62
    1b42:	89 83       	std	Y+1, r24	; 0x01
    1b44:	6a 83       	std	Y+2, r22	; 0x02
    1b46:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1b48:	8a 81       	ldd	r24, Y+2	; 0x02
    1b4a:	88 30       	cpi	r24, 0x08	; 8
    1b4c:	08 f0       	brcs	.+2      	; 0x1b50 <GPIO_writePin+0x1c>
    1b4e:	d5 c0       	rjmp	.+426    	; 0x1cfa <GPIO_writePin+0x1c6>
    1b50:	89 81       	ldd	r24, Y+1	; 0x01
    1b52:	84 30       	cpi	r24, 0x04	; 4
    1b54:	08 f0       	brcs	.+2      	; 0x1b58 <GPIO_writePin+0x24>
    1b56:	d1 c0       	rjmp	.+418    	; 0x1cfa <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    1b58:	89 81       	ldd	r24, Y+1	; 0x01
    1b5a:	28 2f       	mov	r18, r24
    1b5c:	30 e0       	ldi	r19, 0x00	; 0
    1b5e:	3d 83       	std	Y+5, r19	; 0x05
    1b60:	2c 83       	std	Y+4, r18	; 0x04
    1b62:	8c 81       	ldd	r24, Y+4	; 0x04
    1b64:	9d 81       	ldd	r25, Y+5	; 0x05
    1b66:	81 30       	cpi	r24, 0x01	; 1
    1b68:	91 05       	cpc	r25, r1
    1b6a:	09 f4       	brne	.+2      	; 0x1b6e <GPIO_writePin+0x3a>
    1b6c:	43 c0       	rjmp	.+134    	; 0x1bf4 <GPIO_writePin+0xc0>
    1b6e:	2c 81       	ldd	r18, Y+4	; 0x04
    1b70:	3d 81       	ldd	r19, Y+5	; 0x05
    1b72:	22 30       	cpi	r18, 0x02	; 2
    1b74:	31 05       	cpc	r19, r1
    1b76:	2c f4       	brge	.+10     	; 0x1b82 <GPIO_writePin+0x4e>
    1b78:	8c 81       	ldd	r24, Y+4	; 0x04
    1b7a:	9d 81       	ldd	r25, Y+5	; 0x05
    1b7c:	00 97       	sbiw	r24, 0x00	; 0
    1b7e:	71 f0       	breq	.+28     	; 0x1b9c <GPIO_writePin+0x68>
    1b80:	bc c0       	rjmp	.+376    	; 0x1cfa <GPIO_writePin+0x1c6>
    1b82:	2c 81       	ldd	r18, Y+4	; 0x04
    1b84:	3d 81       	ldd	r19, Y+5	; 0x05
    1b86:	22 30       	cpi	r18, 0x02	; 2
    1b88:	31 05       	cpc	r19, r1
    1b8a:	09 f4       	brne	.+2      	; 0x1b8e <GPIO_writePin+0x5a>
    1b8c:	5f c0       	rjmp	.+190    	; 0x1c4c <GPIO_writePin+0x118>
    1b8e:	8c 81       	ldd	r24, Y+4	; 0x04
    1b90:	9d 81       	ldd	r25, Y+5	; 0x05
    1b92:	83 30       	cpi	r24, 0x03	; 3
    1b94:	91 05       	cpc	r25, r1
    1b96:	09 f4       	brne	.+2      	; 0x1b9a <GPIO_writePin+0x66>
    1b98:	85 c0       	rjmp	.+266    	; 0x1ca4 <GPIO_writePin+0x170>
    1b9a:	af c0       	rjmp	.+350    	; 0x1cfa <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    1b9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b9e:	81 30       	cpi	r24, 0x01	; 1
    1ba0:	a1 f4       	brne	.+40     	; 0x1bca <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    1ba2:	ab e3       	ldi	r26, 0x3B	; 59
    1ba4:	b0 e0       	ldi	r27, 0x00	; 0
    1ba6:	eb e3       	ldi	r30, 0x3B	; 59
    1ba8:	f0 e0       	ldi	r31, 0x00	; 0
    1baa:	80 81       	ld	r24, Z
    1bac:	48 2f       	mov	r20, r24
    1bae:	8a 81       	ldd	r24, Y+2	; 0x02
    1bb0:	28 2f       	mov	r18, r24
    1bb2:	30 e0       	ldi	r19, 0x00	; 0
    1bb4:	81 e0       	ldi	r24, 0x01	; 1
    1bb6:	90 e0       	ldi	r25, 0x00	; 0
    1bb8:	02 2e       	mov	r0, r18
    1bba:	02 c0       	rjmp	.+4      	; 0x1bc0 <GPIO_writePin+0x8c>
    1bbc:	88 0f       	add	r24, r24
    1bbe:	99 1f       	adc	r25, r25
    1bc0:	0a 94       	dec	r0
    1bc2:	e2 f7       	brpl	.-8      	; 0x1bbc <GPIO_writePin+0x88>
    1bc4:	84 2b       	or	r24, r20
    1bc6:	8c 93       	st	X, r24
    1bc8:	98 c0       	rjmp	.+304    	; 0x1cfa <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    1bca:	ab e3       	ldi	r26, 0x3B	; 59
    1bcc:	b0 e0       	ldi	r27, 0x00	; 0
    1bce:	eb e3       	ldi	r30, 0x3B	; 59
    1bd0:	f0 e0       	ldi	r31, 0x00	; 0
    1bd2:	80 81       	ld	r24, Z
    1bd4:	48 2f       	mov	r20, r24
    1bd6:	8a 81       	ldd	r24, Y+2	; 0x02
    1bd8:	28 2f       	mov	r18, r24
    1bda:	30 e0       	ldi	r19, 0x00	; 0
    1bdc:	81 e0       	ldi	r24, 0x01	; 1
    1bde:	90 e0       	ldi	r25, 0x00	; 0
    1be0:	02 2e       	mov	r0, r18
    1be2:	02 c0       	rjmp	.+4      	; 0x1be8 <GPIO_writePin+0xb4>
    1be4:	88 0f       	add	r24, r24
    1be6:	99 1f       	adc	r25, r25
    1be8:	0a 94       	dec	r0
    1bea:	e2 f7       	brpl	.-8      	; 0x1be4 <GPIO_writePin+0xb0>
    1bec:	80 95       	com	r24
    1bee:	84 23       	and	r24, r20
    1bf0:	8c 93       	st	X, r24
    1bf2:	83 c0       	rjmp	.+262    	; 0x1cfa <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    1bf4:	8b 81       	ldd	r24, Y+3	; 0x03
    1bf6:	81 30       	cpi	r24, 0x01	; 1
    1bf8:	a1 f4       	brne	.+40     	; 0x1c22 <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1bfa:	a8 e3       	ldi	r26, 0x38	; 56
    1bfc:	b0 e0       	ldi	r27, 0x00	; 0
    1bfe:	e8 e3       	ldi	r30, 0x38	; 56
    1c00:	f0 e0       	ldi	r31, 0x00	; 0
    1c02:	80 81       	ld	r24, Z
    1c04:	48 2f       	mov	r20, r24
    1c06:	8a 81       	ldd	r24, Y+2	; 0x02
    1c08:	28 2f       	mov	r18, r24
    1c0a:	30 e0       	ldi	r19, 0x00	; 0
    1c0c:	81 e0       	ldi	r24, 0x01	; 1
    1c0e:	90 e0       	ldi	r25, 0x00	; 0
    1c10:	02 2e       	mov	r0, r18
    1c12:	02 c0       	rjmp	.+4      	; 0x1c18 <GPIO_writePin+0xe4>
    1c14:	88 0f       	add	r24, r24
    1c16:	99 1f       	adc	r25, r25
    1c18:	0a 94       	dec	r0
    1c1a:	e2 f7       	brpl	.-8      	; 0x1c14 <GPIO_writePin+0xe0>
    1c1c:	84 2b       	or	r24, r20
    1c1e:	8c 93       	st	X, r24
    1c20:	6c c0       	rjmp	.+216    	; 0x1cfa <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    1c22:	a8 e3       	ldi	r26, 0x38	; 56
    1c24:	b0 e0       	ldi	r27, 0x00	; 0
    1c26:	e8 e3       	ldi	r30, 0x38	; 56
    1c28:	f0 e0       	ldi	r31, 0x00	; 0
    1c2a:	80 81       	ld	r24, Z
    1c2c:	48 2f       	mov	r20, r24
    1c2e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c30:	28 2f       	mov	r18, r24
    1c32:	30 e0       	ldi	r19, 0x00	; 0
    1c34:	81 e0       	ldi	r24, 0x01	; 1
    1c36:	90 e0       	ldi	r25, 0x00	; 0
    1c38:	02 2e       	mov	r0, r18
    1c3a:	02 c0       	rjmp	.+4      	; 0x1c40 <GPIO_writePin+0x10c>
    1c3c:	88 0f       	add	r24, r24
    1c3e:	99 1f       	adc	r25, r25
    1c40:	0a 94       	dec	r0
    1c42:	e2 f7       	brpl	.-8      	; 0x1c3c <GPIO_writePin+0x108>
    1c44:	80 95       	com	r24
    1c46:	84 23       	and	r24, r20
    1c48:	8c 93       	st	X, r24
    1c4a:	57 c0       	rjmp	.+174    	; 0x1cfa <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1c4c:	8b 81       	ldd	r24, Y+3	; 0x03
    1c4e:	81 30       	cpi	r24, 0x01	; 1
    1c50:	a1 f4       	brne	.+40     	; 0x1c7a <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    1c52:	a5 e3       	ldi	r26, 0x35	; 53
    1c54:	b0 e0       	ldi	r27, 0x00	; 0
    1c56:	e5 e3       	ldi	r30, 0x35	; 53
    1c58:	f0 e0       	ldi	r31, 0x00	; 0
    1c5a:	80 81       	ld	r24, Z
    1c5c:	48 2f       	mov	r20, r24
    1c5e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c60:	28 2f       	mov	r18, r24
    1c62:	30 e0       	ldi	r19, 0x00	; 0
    1c64:	81 e0       	ldi	r24, 0x01	; 1
    1c66:	90 e0       	ldi	r25, 0x00	; 0
    1c68:	02 2e       	mov	r0, r18
    1c6a:	02 c0       	rjmp	.+4      	; 0x1c70 <GPIO_writePin+0x13c>
    1c6c:	88 0f       	add	r24, r24
    1c6e:	99 1f       	adc	r25, r25
    1c70:	0a 94       	dec	r0
    1c72:	e2 f7       	brpl	.-8      	; 0x1c6c <GPIO_writePin+0x138>
    1c74:	84 2b       	or	r24, r20
    1c76:	8c 93       	st	X, r24
    1c78:	40 c0       	rjmp	.+128    	; 0x1cfa <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    1c7a:	a5 e3       	ldi	r26, 0x35	; 53
    1c7c:	b0 e0       	ldi	r27, 0x00	; 0
    1c7e:	e5 e3       	ldi	r30, 0x35	; 53
    1c80:	f0 e0       	ldi	r31, 0x00	; 0
    1c82:	80 81       	ld	r24, Z
    1c84:	48 2f       	mov	r20, r24
    1c86:	8a 81       	ldd	r24, Y+2	; 0x02
    1c88:	28 2f       	mov	r18, r24
    1c8a:	30 e0       	ldi	r19, 0x00	; 0
    1c8c:	81 e0       	ldi	r24, 0x01	; 1
    1c8e:	90 e0       	ldi	r25, 0x00	; 0
    1c90:	02 2e       	mov	r0, r18
    1c92:	02 c0       	rjmp	.+4      	; 0x1c98 <GPIO_writePin+0x164>
    1c94:	88 0f       	add	r24, r24
    1c96:	99 1f       	adc	r25, r25
    1c98:	0a 94       	dec	r0
    1c9a:	e2 f7       	brpl	.-8      	; 0x1c94 <GPIO_writePin+0x160>
    1c9c:	80 95       	com	r24
    1c9e:	84 23       	and	r24, r20
    1ca0:	8c 93       	st	X, r24
    1ca2:	2b c0       	rjmp	.+86     	; 0x1cfa <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    1ca4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ca6:	81 30       	cpi	r24, 0x01	; 1
    1ca8:	a1 f4       	brne	.+40     	; 0x1cd2 <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    1caa:	a2 e3       	ldi	r26, 0x32	; 50
    1cac:	b0 e0       	ldi	r27, 0x00	; 0
    1cae:	e2 e3       	ldi	r30, 0x32	; 50
    1cb0:	f0 e0       	ldi	r31, 0x00	; 0
    1cb2:	80 81       	ld	r24, Z
    1cb4:	48 2f       	mov	r20, r24
    1cb6:	8a 81       	ldd	r24, Y+2	; 0x02
    1cb8:	28 2f       	mov	r18, r24
    1cba:	30 e0       	ldi	r19, 0x00	; 0
    1cbc:	81 e0       	ldi	r24, 0x01	; 1
    1cbe:	90 e0       	ldi	r25, 0x00	; 0
    1cc0:	02 2e       	mov	r0, r18
    1cc2:	02 c0       	rjmp	.+4      	; 0x1cc8 <GPIO_writePin+0x194>
    1cc4:	88 0f       	add	r24, r24
    1cc6:	99 1f       	adc	r25, r25
    1cc8:	0a 94       	dec	r0
    1cca:	e2 f7       	brpl	.-8      	; 0x1cc4 <GPIO_writePin+0x190>
    1ccc:	84 2b       	or	r24, r20
    1cce:	8c 93       	st	X, r24
    1cd0:	14 c0       	rjmp	.+40     	; 0x1cfa <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    1cd2:	a2 e3       	ldi	r26, 0x32	; 50
    1cd4:	b0 e0       	ldi	r27, 0x00	; 0
    1cd6:	e2 e3       	ldi	r30, 0x32	; 50
    1cd8:	f0 e0       	ldi	r31, 0x00	; 0
    1cda:	80 81       	ld	r24, Z
    1cdc:	48 2f       	mov	r20, r24
    1cde:	8a 81       	ldd	r24, Y+2	; 0x02
    1ce0:	28 2f       	mov	r18, r24
    1ce2:	30 e0       	ldi	r19, 0x00	; 0
    1ce4:	81 e0       	ldi	r24, 0x01	; 1
    1ce6:	90 e0       	ldi	r25, 0x00	; 0
    1ce8:	02 2e       	mov	r0, r18
    1cea:	02 c0       	rjmp	.+4      	; 0x1cf0 <GPIO_writePin+0x1bc>
    1cec:	88 0f       	add	r24, r24
    1cee:	99 1f       	adc	r25, r25
    1cf0:	0a 94       	dec	r0
    1cf2:	e2 f7       	brpl	.-8      	; 0x1cec <GPIO_writePin+0x1b8>
    1cf4:	80 95       	com	r24
    1cf6:	84 23       	and	r24, r20
    1cf8:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1cfa:	0f 90       	pop	r0
    1cfc:	0f 90       	pop	r0
    1cfe:	0f 90       	pop	r0
    1d00:	0f 90       	pop	r0
    1d02:	0f 90       	pop	r0
    1d04:	cf 91       	pop	r28
    1d06:	df 91       	pop	r29
    1d08:	08 95       	ret

00001d0a <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    1d0a:	df 93       	push	r29
    1d0c:	cf 93       	push	r28
    1d0e:	00 d0       	rcall	.+0      	; 0x1d10 <GPIO_readPin+0x6>
    1d10:	00 d0       	rcall	.+0      	; 0x1d12 <GPIO_readPin+0x8>
    1d12:	0f 92       	push	r0
    1d14:	cd b7       	in	r28, 0x3d	; 61
    1d16:	de b7       	in	r29, 0x3e	; 62
    1d18:	8a 83       	std	Y+2, r24	; 0x02
    1d1a:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    1d1c:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1d1e:	8b 81       	ldd	r24, Y+3	; 0x03
    1d20:	88 30       	cpi	r24, 0x08	; 8
    1d22:	08 f0       	brcs	.+2      	; 0x1d26 <GPIO_readPin+0x1c>
    1d24:	84 c0       	rjmp	.+264    	; 0x1e2e <GPIO_readPin+0x124>
    1d26:	8a 81       	ldd	r24, Y+2	; 0x02
    1d28:	84 30       	cpi	r24, 0x04	; 4
    1d2a:	08 f0       	brcs	.+2      	; 0x1d2e <GPIO_readPin+0x24>
    1d2c:	80 c0       	rjmp	.+256    	; 0x1e2e <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1d2e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d30:	28 2f       	mov	r18, r24
    1d32:	30 e0       	ldi	r19, 0x00	; 0
    1d34:	3d 83       	std	Y+5, r19	; 0x05
    1d36:	2c 83       	std	Y+4, r18	; 0x04
    1d38:	4c 81       	ldd	r20, Y+4	; 0x04
    1d3a:	5d 81       	ldd	r21, Y+5	; 0x05
    1d3c:	41 30       	cpi	r20, 0x01	; 1
    1d3e:	51 05       	cpc	r21, r1
    1d40:	79 f1       	breq	.+94     	; 0x1da0 <GPIO_readPin+0x96>
    1d42:	8c 81       	ldd	r24, Y+4	; 0x04
    1d44:	9d 81       	ldd	r25, Y+5	; 0x05
    1d46:	82 30       	cpi	r24, 0x02	; 2
    1d48:	91 05       	cpc	r25, r1
    1d4a:	34 f4       	brge	.+12     	; 0x1d58 <GPIO_readPin+0x4e>
    1d4c:	2c 81       	ldd	r18, Y+4	; 0x04
    1d4e:	3d 81       	ldd	r19, Y+5	; 0x05
    1d50:	21 15       	cp	r18, r1
    1d52:	31 05       	cpc	r19, r1
    1d54:	69 f0       	breq	.+26     	; 0x1d70 <GPIO_readPin+0x66>
    1d56:	6b c0       	rjmp	.+214    	; 0x1e2e <GPIO_readPin+0x124>
    1d58:	4c 81       	ldd	r20, Y+4	; 0x04
    1d5a:	5d 81       	ldd	r21, Y+5	; 0x05
    1d5c:	42 30       	cpi	r20, 0x02	; 2
    1d5e:	51 05       	cpc	r21, r1
    1d60:	b9 f1       	breq	.+110    	; 0x1dd0 <GPIO_readPin+0xc6>
    1d62:	8c 81       	ldd	r24, Y+4	; 0x04
    1d64:	9d 81       	ldd	r25, Y+5	; 0x05
    1d66:	83 30       	cpi	r24, 0x03	; 3
    1d68:	91 05       	cpc	r25, r1
    1d6a:	09 f4       	brne	.+2      	; 0x1d6e <GPIO_readPin+0x64>
    1d6c:	49 c0       	rjmp	.+146    	; 0x1e00 <GPIO_readPin+0xf6>
    1d6e:	5f c0       	rjmp	.+190    	; 0x1e2e <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1d70:	e9 e3       	ldi	r30, 0x39	; 57
    1d72:	f0 e0       	ldi	r31, 0x00	; 0
    1d74:	80 81       	ld	r24, Z
    1d76:	28 2f       	mov	r18, r24
    1d78:	30 e0       	ldi	r19, 0x00	; 0
    1d7a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d7c:	88 2f       	mov	r24, r24
    1d7e:	90 e0       	ldi	r25, 0x00	; 0
    1d80:	a9 01       	movw	r20, r18
    1d82:	02 c0       	rjmp	.+4      	; 0x1d88 <GPIO_readPin+0x7e>
    1d84:	55 95       	asr	r21
    1d86:	47 95       	ror	r20
    1d88:	8a 95       	dec	r24
    1d8a:	e2 f7       	brpl	.-8      	; 0x1d84 <GPIO_readPin+0x7a>
    1d8c:	ca 01       	movw	r24, r20
    1d8e:	81 70       	andi	r24, 0x01	; 1
    1d90:	90 70       	andi	r25, 0x00	; 0
    1d92:	88 23       	and	r24, r24
    1d94:	19 f0       	breq	.+6      	; 0x1d9c <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    1d96:	81 e0       	ldi	r24, 0x01	; 1
    1d98:	89 83       	std	Y+1, r24	; 0x01
    1d9a:	49 c0       	rjmp	.+146    	; 0x1e2e <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1d9c:	19 82       	std	Y+1, r1	; 0x01
    1d9e:	47 c0       	rjmp	.+142    	; 0x1e2e <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1da0:	e6 e3       	ldi	r30, 0x36	; 54
    1da2:	f0 e0       	ldi	r31, 0x00	; 0
    1da4:	80 81       	ld	r24, Z
    1da6:	28 2f       	mov	r18, r24
    1da8:	30 e0       	ldi	r19, 0x00	; 0
    1daa:	8b 81       	ldd	r24, Y+3	; 0x03
    1dac:	88 2f       	mov	r24, r24
    1dae:	90 e0       	ldi	r25, 0x00	; 0
    1db0:	a9 01       	movw	r20, r18
    1db2:	02 c0       	rjmp	.+4      	; 0x1db8 <GPIO_readPin+0xae>
    1db4:	55 95       	asr	r21
    1db6:	47 95       	ror	r20
    1db8:	8a 95       	dec	r24
    1dba:	e2 f7       	brpl	.-8      	; 0x1db4 <GPIO_readPin+0xaa>
    1dbc:	ca 01       	movw	r24, r20
    1dbe:	81 70       	andi	r24, 0x01	; 1
    1dc0:	90 70       	andi	r25, 0x00	; 0
    1dc2:	88 23       	and	r24, r24
    1dc4:	19 f0       	breq	.+6      	; 0x1dcc <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    1dc6:	81 e0       	ldi	r24, 0x01	; 1
    1dc8:	89 83       	std	Y+1, r24	; 0x01
    1dca:	31 c0       	rjmp	.+98     	; 0x1e2e <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1dcc:	19 82       	std	Y+1, r1	; 0x01
    1dce:	2f c0       	rjmp	.+94     	; 0x1e2e <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    1dd0:	e3 e3       	ldi	r30, 0x33	; 51
    1dd2:	f0 e0       	ldi	r31, 0x00	; 0
    1dd4:	80 81       	ld	r24, Z
    1dd6:	28 2f       	mov	r18, r24
    1dd8:	30 e0       	ldi	r19, 0x00	; 0
    1dda:	8b 81       	ldd	r24, Y+3	; 0x03
    1ddc:	88 2f       	mov	r24, r24
    1dde:	90 e0       	ldi	r25, 0x00	; 0
    1de0:	a9 01       	movw	r20, r18
    1de2:	02 c0       	rjmp	.+4      	; 0x1de8 <GPIO_readPin+0xde>
    1de4:	55 95       	asr	r21
    1de6:	47 95       	ror	r20
    1de8:	8a 95       	dec	r24
    1dea:	e2 f7       	brpl	.-8      	; 0x1de4 <GPIO_readPin+0xda>
    1dec:	ca 01       	movw	r24, r20
    1dee:	81 70       	andi	r24, 0x01	; 1
    1df0:	90 70       	andi	r25, 0x00	; 0
    1df2:	88 23       	and	r24, r24
    1df4:	19 f0       	breq	.+6      	; 0x1dfc <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    1df6:	81 e0       	ldi	r24, 0x01	; 1
    1df8:	89 83       	std	Y+1, r24	; 0x01
    1dfa:	19 c0       	rjmp	.+50     	; 0x1e2e <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1dfc:	19 82       	std	Y+1, r1	; 0x01
    1dfe:	17 c0       	rjmp	.+46     	; 0x1e2e <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1e00:	e0 e3       	ldi	r30, 0x30	; 48
    1e02:	f0 e0       	ldi	r31, 0x00	; 0
    1e04:	80 81       	ld	r24, Z
    1e06:	28 2f       	mov	r18, r24
    1e08:	30 e0       	ldi	r19, 0x00	; 0
    1e0a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e0c:	88 2f       	mov	r24, r24
    1e0e:	90 e0       	ldi	r25, 0x00	; 0
    1e10:	a9 01       	movw	r20, r18
    1e12:	02 c0       	rjmp	.+4      	; 0x1e18 <GPIO_readPin+0x10e>
    1e14:	55 95       	asr	r21
    1e16:	47 95       	ror	r20
    1e18:	8a 95       	dec	r24
    1e1a:	e2 f7       	brpl	.-8      	; 0x1e14 <GPIO_readPin+0x10a>
    1e1c:	ca 01       	movw	r24, r20
    1e1e:	81 70       	andi	r24, 0x01	; 1
    1e20:	90 70       	andi	r25, 0x00	; 0
    1e22:	88 23       	and	r24, r24
    1e24:	19 f0       	breq	.+6      	; 0x1e2c <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    1e26:	81 e0       	ldi	r24, 0x01	; 1
    1e28:	89 83       	std	Y+1, r24	; 0x01
    1e2a:	01 c0       	rjmp	.+2      	; 0x1e2e <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1e2c:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1e2e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e30:	0f 90       	pop	r0
    1e32:	0f 90       	pop	r0
    1e34:	0f 90       	pop	r0
    1e36:	0f 90       	pop	r0
    1e38:	0f 90       	pop	r0
    1e3a:	cf 91       	pop	r28
    1e3c:	df 91       	pop	r29
    1e3e:	08 95       	ret

00001e40 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1e40:	df 93       	push	r29
    1e42:	cf 93       	push	r28
    1e44:	00 d0       	rcall	.+0      	; 0x1e46 <GPIO_setupPortDirection+0x6>
    1e46:	00 d0       	rcall	.+0      	; 0x1e48 <GPIO_setupPortDirection+0x8>
    1e48:	cd b7       	in	r28, 0x3d	; 61
    1e4a:	de b7       	in	r29, 0x3e	; 62
    1e4c:	89 83       	std	Y+1, r24	; 0x01
    1e4e:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1e50:	89 81       	ldd	r24, Y+1	; 0x01
    1e52:	84 30       	cpi	r24, 0x04	; 4
    1e54:	90 f5       	brcc	.+100    	; 0x1eba <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1e56:	89 81       	ldd	r24, Y+1	; 0x01
    1e58:	28 2f       	mov	r18, r24
    1e5a:	30 e0       	ldi	r19, 0x00	; 0
    1e5c:	3c 83       	std	Y+4, r19	; 0x04
    1e5e:	2b 83       	std	Y+3, r18	; 0x03
    1e60:	8b 81       	ldd	r24, Y+3	; 0x03
    1e62:	9c 81       	ldd	r25, Y+4	; 0x04
    1e64:	81 30       	cpi	r24, 0x01	; 1
    1e66:	91 05       	cpc	r25, r1
    1e68:	d1 f0       	breq	.+52     	; 0x1e9e <GPIO_setupPortDirection+0x5e>
    1e6a:	2b 81       	ldd	r18, Y+3	; 0x03
    1e6c:	3c 81       	ldd	r19, Y+4	; 0x04
    1e6e:	22 30       	cpi	r18, 0x02	; 2
    1e70:	31 05       	cpc	r19, r1
    1e72:	2c f4       	brge	.+10     	; 0x1e7e <GPIO_setupPortDirection+0x3e>
    1e74:	8b 81       	ldd	r24, Y+3	; 0x03
    1e76:	9c 81       	ldd	r25, Y+4	; 0x04
    1e78:	00 97       	sbiw	r24, 0x00	; 0
    1e7a:	61 f0       	breq	.+24     	; 0x1e94 <GPIO_setupPortDirection+0x54>
    1e7c:	1e c0       	rjmp	.+60     	; 0x1eba <GPIO_setupPortDirection+0x7a>
    1e7e:	2b 81       	ldd	r18, Y+3	; 0x03
    1e80:	3c 81       	ldd	r19, Y+4	; 0x04
    1e82:	22 30       	cpi	r18, 0x02	; 2
    1e84:	31 05       	cpc	r19, r1
    1e86:	81 f0       	breq	.+32     	; 0x1ea8 <GPIO_setupPortDirection+0x68>
    1e88:	8b 81       	ldd	r24, Y+3	; 0x03
    1e8a:	9c 81       	ldd	r25, Y+4	; 0x04
    1e8c:	83 30       	cpi	r24, 0x03	; 3
    1e8e:	91 05       	cpc	r25, r1
    1e90:	81 f0       	breq	.+32     	; 0x1eb2 <GPIO_setupPortDirection+0x72>
    1e92:	13 c0       	rjmp	.+38     	; 0x1eba <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1e94:	ea e3       	ldi	r30, 0x3A	; 58
    1e96:	f0 e0       	ldi	r31, 0x00	; 0
    1e98:	8a 81       	ldd	r24, Y+2	; 0x02
    1e9a:	80 83       	st	Z, r24
    1e9c:	0e c0       	rjmp	.+28     	; 0x1eba <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1e9e:	e7 e3       	ldi	r30, 0x37	; 55
    1ea0:	f0 e0       	ldi	r31, 0x00	; 0
    1ea2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ea4:	80 83       	st	Z, r24
    1ea6:	09 c0       	rjmp	.+18     	; 0x1eba <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1ea8:	e4 e3       	ldi	r30, 0x34	; 52
    1eaa:	f0 e0       	ldi	r31, 0x00	; 0
    1eac:	8a 81       	ldd	r24, Y+2	; 0x02
    1eae:	80 83       	st	Z, r24
    1eb0:	04 c0       	rjmp	.+8      	; 0x1eba <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1eb2:	e1 e3       	ldi	r30, 0x31	; 49
    1eb4:	f0 e0       	ldi	r31, 0x00	; 0
    1eb6:	8a 81       	ldd	r24, Y+2	; 0x02
    1eb8:	80 83       	st	Z, r24
			break;
		}
	}
}
    1eba:	0f 90       	pop	r0
    1ebc:	0f 90       	pop	r0
    1ebe:	0f 90       	pop	r0
    1ec0:	0f 90       	pop	r0
    1ec2:	cf 91       	pop	r28
    1ec4:	df 91       	pop	r29
    1ec6:	08 95       	ret

00001ec8 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1ec8:	df 93       	push	r29
    1eca:	cf 93       	push	r28
    1ecc:	00 d0       	rcall	.+0      	; 0x1ece <GPIO_writePort+0x6>
    1ece:	00 d0       	rcall	.+0      	; 0x1ed0 <GPIO_writePort+0x8>
    1ed0:	cd b7       	in	r28, 0x3d	; 61
    1ed2:	de b7       	in	r29, 0x3e	; 62
    1ed4:	89 83       	std	Y+1, r24	; 0x01
    1ed6:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1ed8:	89 81       	ldd	r24, Y+1	; 0x01
    1eda:	84 30       	cpi	r24, 0x04	; 4
    1edc:	90 f5       	brcc	.+100    	; 0x1f42 <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    1ede:	89 81       	ldd	r24, Y+1	; 0x01
    1ee0:	28 2f       	mov	r18, r24
    1ee2:	30 e0       	ldi	r19, 0x00	; 0
    1ee4:	3c 83       	std	Y+4, r19	; 0x04
    1ee6:	2b 83       	std	Y+3, r18	; 0x03
    1ee8:	8b 81       	ldd	r24, Y+3	; 0x03
    1eea:	9c 81       	ldd	r25, Y+4	; 0x04
    1eec:	81 30       	cpi	r24, 0x01	; 1
    1eee:	91 05       	cpc	r25, r1
    1ef0:	d1 f0       	breq	.+52     	; 0x1f26 <GPIO_writePort+0x5e>
    1ef2:	2b 81       	ldd	r18, Y+3	; 0x03
    1ef4:	3c 81       	ldd	r19, Y+4	; 0x04
    1ef6:	22 30       	cpi	r18, 0x02	; 2
    1ef8:	31 05       	cpc	r19, r1
    1efa:	2c f4       	brge	.+10     	; 0x1f06 <GPIO_writePort+0x3e>
    1efc:	8b 81       	ldd	r24, Y+3	; 0x03
    1efe:	9c 81       	ldd	r25, Y+4	; 0x04
    1f00:	00 97       	sbiw	r24, 0x00	; 0
    1f02:	61 f0       	breq	.+24     	; 0x1f1c <GPIO_writePort+0x54>
    1f04:	1e c0       	rjmp	.+60     	; 0x1f42 <GPIO_writePort+0x7a>
    1f06:	2b 81       	ldd	r18, Y+3	; 0x03
    1f08:	3c 81       	ldd	r19, Y+4	; 0x04
    1f0a:	22 30       	cpi	r18, 0x02	; 2
    1f0c:	31 05       	cpc	r19, r1
    1f0e:	81 f0       	breq	.+32     	; 0x1f30 <GPIO_writePort+0x68>
    1f10:	8b 81       	ldd	r24, Y+3	; 0x03
    1f12:	9c 81       	ldd	r25, Y+4	; 0x04
    1f14:	83 30       	cpi	r24, 0x03	; 3
    1f16:	91 05       	cpc	r25, r1
    1f18:	81 f0       	breq	.+32     	; 0x1f3a <GPIO_writePort+0x72>
    1f1a:	13 c0       	rjmp	.+38     	; 0x1f42 <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1f1c:	eb e3       	ldi	r30, 0x3B	; 59
    1f1e:	f0 e0       	ldi	r31, 0x00	; 0
    1f20:	8a 81       	ldd	r24, Y+2	; 0x02
    1f22:	80 83       	st	Z, r24
    1f24:	0e c0       	rjmp	.+28     	; 0x1f42 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1f26:	e8 e3       	ldi	r30, 0x38	; 56
    1f28:	f0 e0       	ldi	r31, 0x00	; 0
    1f2a:	8a 81       	ldd	r24, Y+2	; 0x02
    1f2c:	80 83       	st	Z, r24
    1f2e:	09 c0       	rjmp	.+18     	; 0x1f42 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1f30:	e5 e3       	ldi	r30, 0x35	; 53
    1f32:	f0 e0       	ldi	r31, 0x00	; 0
    1f34:	8a 81       	ldd	r24, Y+2	; 0x02
    1f36:	80 83       	st	Z, r24
    1f38:	04 c0       	rjmp	.+8      	; 0x1f42 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1f3a:	e2 e3       	ldi	r30, 0x32	; 50
    1f3c:	f0 e0       	ldi	r31, 0x00	; 0
    1f3e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f40:	80 83       	st	Z, r24
			break;
		}
	}
}
    1f42:	0f 90       	pop	r0
    1f44:	0f 90       	pop	r0
    1f46:	0f 90       	pop	r0
    1f48:	0f 90       	pop	r0
    1f4a:	cf 91       	pop	r28
    1f4c:	df 91       	pop	r29
    1f4e:	08 95       	ret

00001f50 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1f50:	df 93       	push	r29
    1f52:	cf 93       	push	r28
    1f54:	00 d0       	rcall	.+0      	; 0x1f56 <GPIO_readPort+0x6>
    1f56:	00 d0       	rcall	.+0      	; 0x1f58 <GPIO_readPort+0x8>
    1f58:	cd b7       	in	r28, 0x3d	; 61
    1f5a:	de b7       	in	r29, 0x3e	; 62
    1f5c:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1f5e:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1f60:	8a 81       	ldd	r24, Y+2	; 0x02
    1f62:	84 30       	cpi	r24, 0x04	; 4
    1f64:	90 f5       	brcc	.+100    	; 0x1fca <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    1f66:	8a 81       	ldd	r24, Y+2	; 0x02
    1f68:	28 2f       	mov	r18, r24
    1f6a:	30 e0       	ldi	r19, 0x00	; 0
    1f6c:	3c 83       	std	Y+4, r19	; 0x04
    1f6e:	2b 83       	std	Y+3, r18	; 0x03
    1f70:	8b 81       	ldd	r24, Y+3	; 0x03
    1f72:	9c 81       	ldd	r25, Y+4	; 0x04
    1f74:	81 30       	cpi	r24, 0x01	; 1
    1f76:	91 05       	cpc	r25, r1
    1f78:	d1 f0       	breq	.+52     	; 0x1fae <GPIO_readPort+0x5e>
    1f7a:	2b 81       	ldd	r18, Y+3	; 0x03
    1f7c:	3c 81       	ldd	r19, Y+4	; 0x04
    1f7e:	22 30       	cpi	r18, 0x02	; 2
    1f80:	31 05       	cpc	r19, r1
    1f82:	2c f4       	brge	.+10     	; 0x1f8e <GPIO_readPort+0x3e>
    1f84:	8b 81       	ldd	r24, Y+3	; 0x03
    1f86:	9c 81       	ldd	r25, Y+4	; 0x04
    1f88:	00 97       	sbiw	r24, 0x00	; 0
    1f8a:	61 f0       	breq	.+24     	; 0x1fa4 <GPIO_readPort+0x54>
    1f8c:	1e c0       	rjmp	.+60     	; 0x1fca <GPIO_readPort+0x7a>
    1f8e:	2b 81       	ldd	r18, Y+3	; 0x03
    1f90:	3c 81       	ldd	r19, Y+4	; 0x04
    1f92:	22 30       	cpi	r18, 0x02	; 2
    1f94:	31 05       	cpc	r19, r1
    1f96:	81 f0       	breq	.+32     	; 0x1fb8 <GPIO_readPort+0x68>
    1f98:	8b 81       	ldd	r24, Y+3	; 0x03
    1f9a:	9c 81       	ldd	r25, Y+4	; 0x04
    1f9c:	83 30       	cpi	r24, 0x03	; 3
    1f9e:	91 05       	cpc	r25, r1
    1fa0:	81 f0       	breq	.+32     	; 0x1fc2 <GPIO_readPort+0x72>
    1fa2:	13 c0       	rjmp	.+38     	; 0x1fca <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    1fa4:	e9 e3       	ldi	r30, 0x39	; 57
    1fa6:	f0 e0       	ldi	r31, 0x00	; 0
    1fa8:	80 81       	ld	r24, Z
    1faa:	89 83       	std	Y+1, r24	; 0x01
    1fac:	0e c0       	rjmp	.+28     	; 0x1fca <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    1fae:	e6 e3       	ldi	r30, 0x36	; 54
    1fb0:	f0 e0       	ldi	r31, 0x00	; 0
    1fb2:	80 81       	ld	r24, Z
    1fb4:	89 83       	std	Y+1, r24	; 0x01
    1fb6:	09 c0       	rjmp	.+18     	; 0x1fca <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    1fb8:	e3 e3       	ldi	r30, 0x33	; 51
    1fba:	f0 e0       	ldi	r31, 0x00	; 0
    1fbc:	80 81       	ld	r24, Z
    1fbe:	89 83       	std	Y+1, r24	; 0x01
    1fc0:	04 c0       	rjmp	.+8      	; 0x1fca <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    1fc2:	e0 e3       	ldi	r30, 0x30	; 48
    1fc4:	f0 e0       	ldi	r31, 0x00	; 0
    1fc6:	80 81       	ld	r24, Z
    1fc8:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    1fca:	89 81       	ldd	r24, Y+1	; 0x01
}
    1fcc:	0f 90       	pop	r0
    1fce:	0f 90       	pop	r0
    1fd0:	0f 90       	pop	r0
    1fd2:	0f 90       	pop	r0
    1fd4:	cf 91       	pop	r28
    1fd6:	df 91       	pop	r29
    1fd8:	08 95       	ret

00001fda <PWM_Timer0_Start>:
 * Setup the direction for OC0 as output pin through the GPIO driver.
 * The generated PWM signal frequency will be 500Hz to control the DC
 * Motor speed.
 */
void PWM_Timer0_Start(uint8 duty_cycle)
{
    1fda:	df 93       	push	r29
    1fdc:	cf 93       	push	r28
    1fde:	0f 92       	push	r0
    1fe0:	cd b7       	in	r28, 0x3d	; 61
    1fe2:	de b7       	in	r29, 0x3e	; 62
    1fe4:	89 83       	std	Y+1, r24	; 0x01
	/* set initial value */

	TCNT0 = 0;
    1fe6:	e2 e5       	ldi	r30, 0x52	; 82
    1fe8:	f0 e0       	ldi	r31, 0x00	; 0
    1fea:	10 82       	st	Z, r1

	/* set compare value */

	OCR0 = duty_cycle;
    1fec:	ec e5       	ldi	r30, 0x5C	; 92
    1fee:	f0 e0       	ldi	r31, 0x00	; 0
    1ff0:	89 81       	ldd	r24, Y+1	; 0x01
    1ff2:	80 83       	st	Z, r24

	/* set OC0/PB3 as output pin */
	GPIO_setupPinDirection(PORTB_ID, PIN3_ID, PIN_OUTPUT);
    1ff4:	81 e0       	ldi	r24, 0x01	; 1
    1ff6:	63 e0       	ldi	r22, 0x03	; 3
    1ff8:	41 e0       	ldi	r20, 0x01	; 1
    1ffa:	0e 94 af 0c 	call	0x195e	; 0x195e <GPIO_setupPinDirection>
	 * 2. Fast PWM Mode WGM01=1 & WGM00=1
	 * 3. Clear OC0 when match occurs (non inverted mode) COM00=0 & COM01=1
	 * 4. clock = F_CPU/8 CS00=0 CS01=1 CS02=0
	 */

	TCCR0 = (1 << WGM01) | (1 << WGM00) | (1 << COM01) | (1 << CS01);
    1ffe:	e3 e5       	ldi	r30, 0x53	; 83
    2000:	f0 e0       	ldi	r31, 0x00	; 0
    2002:	8a e6       	ldi	r24, 0x6A	; 106
    2004:	80 83       	st	Z, r24
}
    2006:	0f 90       	pop	r0
    2008:	cf 91       	pop	r28
    200a:	df 91       	pop	r29
    200c:	08 95       	ret

0000200e <TWI_init>:
#include "twi.h"
#include "common_macros.h"
#include <avr/io.h>

void TWI_init(const TWI_ConfigType *Config_Ptr)
{
    200e:	df 93       	push	r29
    2010:	cf 93       	push	r28
    2012:	00 d0       	rcall	.+0      	; 0x2014 <TWI_init+0x6>
    2014:	cd b7       	in	r28, 0x3d	; 61
    2016:	de b7       	in	r29, 0x3e	; 62
    2018:	9a 83       	std	Y+2, r25	; 0x02
    201a:	89 83       	std	Y+1, r24	; 0x01
    /* Bit Rate: Normal @ 100kbps
     * Fast Mode @ 400.000 kbps
     * using zero pre-scaler TWPS=00 and F_CPU=8Mhz */

    TWBR = Config_Ptr->bit_rate;
    201c:	a0 e2       	ldi	r26, 0x20	; 32
    201e:	b0 e0       	ldi	r27, 0x00	; 0
    2020:	e9 81       	ldd	r30, Y+1	; 0x01
    2022:	fa 81       	ldd	r31, Y+2	; 0x02
    2024:	81 81       	ldd	r24, Z+1	; 0x01
    2026:	8c 93       	st	X, r24

    TWSR = 0x00;
    2028:	e1 e2       	ldi	r30, 0x21	; 33
    202a:	f0 e0       	ldi	r31, 0x00	; 0
    202c:	10 82       	st	Z, r1

    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR = Config_Ptr->address; // my address :)
    202e:	a2 e2       	ldi	r26, 0x22	; 34
    2030:	b0 e0       	ldi	r27, 0x00	; 0
    2032:	e9 81       	ldd	r30, Y+1	; 0x01
    2034:	fa 81       	ldd	r31, Y+2	; 0x02
    2036:	80 81       	ld	r24, Z
    2038:	8c 93       	st	X, r24

    TWCR = (1 << TWEN); /* enable TWI */
    203a:	e6 e5       	ldi	r30, 0x56	; 86
    203c:	f0 e0       	ldi	r31, 0x00	; 0
    203e:	84 e0       	ldi	r24, 0x04	; 4
    2040:	80 83       	st	Z, r24
}
    2042:	0f 90       	pop	r0
    2044:	0f 90       	pop	r0
    2046:	cf 91       	pop	r28
    2048:	df 91       	pop	r29
    204a:	08 95       	ret

0000204c <TWI_start>:

void TWI_start(void)
{
    204c:	df 93       	push	r29
    204e:	cf 93       	push	r28
    2050:	cd b7       	in	r28, 0x3d	; 61
    2052:	de b7       	in	r29, 0x3e	; 62
    /*
     * Clear the TWINT flag before sending the start bit TWINT=1
     * send the start bit by TWSTA=1
     * Enable TWI Module TWEN=1
     */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    2054:	e6 e5       	ldi	r30, 0x56	; 86
    2056:	f0 e0       	ldi	r31, 0x00	; 0
    2058:	84 ea       	ldi	r24, 0xA4	; 164
    205a:	80 83       	st	Z, r24

    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while (BIT_IS_CLEAR(TWCR, TWINT))
    205c:	e6 e5       	ldi	r30, 0x56	; 86
    205e:	f0 e0       	ldi	r31, 0x00	; 0
    2060:	80 81       	ld	r24, Z
    2062:	88 23       	and	r24, r24
    2064:	dc f7       	brge	.-10     	; 0x205c <TWI_start+0x10>
        ;
}
    2066:	cf 91       	pop	r28
    2068:	df 91       	pop	r29
    206a:	08 95       	ret

0000206c <TWI_stop>:

void TWI_stop(void)
{
    206c:	df 93       	push	r29
    206e:	cf 93       	push	r28
    2070:	cd b7       	in	r28, 0x3d	; 61
    2072:	de b7       	in	r29, 0x3e	; 62
    /*
     * Clear the TWINT flag before sending the stop bit TWINT=1
     * send the stop bit by TWSTO=1
     * Enable TWI Module TWEN=1
     */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    2074:	e6 e5       	ldi	r30, 0x56	; 86
    2076:	f0 e0       	ldi	r31, 0x00	; 0
    2078:	84 e9       	ldi	r24, 0x94	; 148
    207a:	80 83       	st	Z, r24
}
    207c:	cf 91       	pop	r28
    207e:	df 91       	pop	r29
    2080:	08 95       	ret

00002082 <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    2082:	df 93       	push	r29
    2084:	cf 93       	push	r28
    2086:	0f 92       	push	r0
    2088:	cd b7       	in	r28, 0x3d	; 61
    208a:	de b7       	in	r29, 0x3e	; 62
    208c:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    208e:	e3 e2       	ldi	r30, 0x23	; 35
    2090:	f0 e0       	ldi	r31, 0x00	; 0
    2092:	89 81       	ldd	r24, Y+1	; 0x01
    2094:	80 83       	st	Z, r24
    /*
     * Clear the TWINT flag before sending the data TWINT=1
     * Enable TWI Module TWEN=1
     */
    TWCR = (1 << TWINT) | (1 << TWEN);
    2096:	e6 e5       	ldi	r30, 0x56	; 86
    2098:	f0 e0       	ldi	r31, 0x00	; 0
    209a:	84 e8       	ldi	r24, 0x84	; 132
    209c:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while (BIT_IS_CLEAR(TWCR, TWINT))
    209e:	e6 e5       	ldi	r30, 0x56	; 86
    20a0:	f0 e0       	ldi	r31, 0x00	; 0
    20a2:	80 81       	ld	r24, Z
    20a4:	88 23       	and	r24, r24
    20a6:	dc f7       	brge	.-10     	; 0x209e <TWI_writeByte+0x1c>
        ;
}
    20a8:	0f 90       	pop	r0
    20aa:	cf 91       	pop	r28
    20ac:	df 91       	pop	r29
    20ae:	08 95       	ret

000020b0 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    20b0:	df 93       	push	r29
    20b2:	cf 93       	push	r28
    20b4:	cd b7       	in	r28, 0x3d	; 61
    20b6:	de b7       	in	r29, 0x3e	; 62
    /*
     * Clear the TWINT flag before reading the data TWINT=1
     * Enable sending ACK after reading or receiving data TWEA=1
     * Enable TWI Module TWEN=1
     */
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    20b8:	e6 e5       	ldi	r30, 0x56	; 86
    20ba:	f0 e0       	ldi	r31, 0x00	; 0
    20bc:	84 ec       	ldi	r24, 0xC4	; 196
    20be:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while (BIT_IS_CLEAR(TWCR, TWINT))
    20c0:	e6 e5       	ldi	r30, 0x56	; 86
    20c2:	f0 e0       	ldi	r31, 0x00	; 0
    20c4:	80 81       	ld	r24, Z
    20c6:	88 23       	and	r24, r24
    20c8:	dc f7       	brge	.-10     	; 0x20c0 <TWI_readByteWithACK+0x10>
        ;
    /* Read Data */
    return TWDR;
    20ca:	e3 e2       	ldi	r30, 0x23	; 35
    20cc:	f0 e0       	ldi	r31, 0x00	; 0
    20ce:	80 81       	ld	r24, Z
}
    20d0:	cf 91       	pop	r28
    20d2:	df 91       	pop	r29
    20d4:	08 95       	ret

000020d6 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    20d6:	df 93       	push	r29
    20d8:	cf 93       	push	r28
    20da:	cd b7       	in	r28, 0x3d	; 61
    20dc:	de b7       	in	r29, 0x3e	; 62
    /*
     * Clear the TWINT flag before reading the data TWINT=1
     * Enable TWI Module TWEN=1
     */
    TWCR = (1 << TWINT) | (1 << TWEN);
    20de:	e6 e5       	ldi	r30, 0x56	; 86
    20e0:	f0 e0       	ldi	r31, 0x00	; 0
    20e2:	84 e8       	ldi	r24, 0x84	; 132
    20e4:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while (BIT_IS_CLEAR(TWCR, TWINT))
    20e6:	e6 e5       	ldi	r30, 0x56	; 86
    20e8:	f0 e0       	ldi	r31, 0x00	; 0
    20ea:	80 81       	ld	r24, Z
    20ec:	88 23       	and	r24, r24
    20ee:	dc f7       	brge	.-10     	; 0x20e6 <TWI_readByteWithNACK+0x10>
        ;
    /* Read Data */
    return TWDR;
    20f0:	e3 e2       	ldi	r30, 0x23	; 35
    20f2:	f0 e0       	ldi	r31, 0x00	; 0
    20f4:	80 81       	ld	r24, Z
}
    20f6:	cf 91       	pop	r28
    20f8:	df 91       	pop	r29
    20fa:	08 95       	ret

000020fc <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    20fc:	df 93       	push	r29
    20fe:	cf 93       	push	r28
    2100:	0f 92       	push	r0
    2102:	cd b7       	in	r28, 0x3d	; 61
    2104:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    2106:	e1 e2       	ldi	r30, 0x21	; 33
    2108:	f0 e0       	ldi	r31, 0x00	; 0
    210a:	80 81       	ld	r24, Z
    210c:	88 7f       	andi	r24, 0xF8	; 248
    210e:	89 83       	std	Y+1, r24	; 0x01
    return status;
    2110:	89 81       	ldd	r24, Y+1	; 0x01
}
    2112:	0f 90       	pop	r0
    2114:	cf 91       	pop	r28
    2116:	df 91       	pop	r29
    2118:	08 95       	ret

0000211a <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType * Config_Ptr)
{
    211a:	df 93       	push	r29
    211c:	cf 93       	push	r28
    211e:	00 d0       	rcall	.+0      	; 0x2120 <UART_init+0x6>
    2120:	00 d0       	rcall	.+0      	; 0x2122 <UART_init+0x8>
    2122:	cd b7       	in	r28, 0x3d	; 61
    2124:	de b7       	in	r29, 0x3e	; 62
    2126:	9c 83       	std	Y+4, r25	; 0x04
    2128:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    212a:	1a 82       	std	Y+2, r1	; 0x02
    212c:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    212e:	eb e2       	ldi	r30, 0x2B	; 43
    2130:	f0 e0       	ldi	r31, 0x00	; 0
    2132:	82 e0       	ldi	r24, 0x02	; 2
    2134:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    2136:	ea e2       	ldi	r30, 0x2A	; 42
    2138:	f0 e0       	ldi	r31, 0x00	; 0
    213a:	88 e1       	ldi	r24, 0x18	; 24
    213c:	80 83       	st	Z, r24
	 * UPM1:0  = 00 Disable parity bit
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	UCSRC = (1<<URSEL);
    213e:	e0 e4       	ldi	r30, 0x40	; 64
    2140:	f0 e0       	ldi	r31, 0x00	; 0
    2142:	80 e8       	ldi	r24, 0x80	; 128
    2144:	80 83       	st	Z, r24
	UCSRC = (UCSRC & 0xF9) | ((Config_Ptr->bit_data)<<1);
    2146:	a0 e4       	ldi	r26, 0x40	; 64
    2148:	b0 e0       	ldi	r27, 0x00	; 0
    214a:	e0 e4       	ldi	r30, 0x40	; 64
    214c:	f0 e0       	ldi	r31, 0x00	; 0
    214e:	80 81       	ld	r24, Z
    2150:	28 2f       	mov	r18, r24
    2152:	29 7f       	andi	r18, 0xF9	; 249
    2154:	eb 81       	ldd	r30, Y+3	; 0x03
    2156:	fc 81       	ldd	r31, Y+4	; 0x04
    2158:	80 81       	ld	r24, Z
    215a:	88 2f       	mov	r24, r24
    215c:	90 e0       	ldi	r25, 0x00	; 0
    215e:	88 0f       	add	r24, r24
    2160:	99 1f       	adc	r25, r25
    2162:	82 2b       	or	r24, r18
    2164:	8c 93       	st	X, r24
	UCSRC = (UCSRC & 0xCF) | ((Config_Ptr->parity)<<4);
    2166:	a0 e4       	ldi	r26, 0x40	; 64
    2168:	b0 e0       	ldi	r27, 0x00	; 0
    216a:	e0 e4       	ldi	r30, 0x40	; 64
    216c:	f0 e0       	ldi	r31, 0x00	; 0
    216e:	80 81       	ld	r24, Z
    2170:	28 2f       	mov	r18, r24
    2172:	2f 7c       	andi	r18, 0xCF	; 207
    2174:	eb 81       	ldd	r30, Y+3	; 0x03
    2176:	fc 81       	ldd	r31, Y+4	; 0x04
    2178:	81 81       	ldd	r24, Z+1	; 0x01
    217a:	88 2f       	mov	r24, r24
    217c:	90 e0       	ldi	r25, 0x00	; 0
    217e:	82 95       	swap	r24
    2180:	92 95       	swap	r25
    2182:	90 7f       	andi	r25, 0xF0	; 240
    2184:	98 27       	eor	r25, r24
    2186:	80 7f       	andi	r24, 0xF0	; 240
    2188:	98 27       	eor	r25, r24
    218a:	82 2b       	or	r24, r18
    218c:	8c 93       	st	X, r24
	UCSRC = (UCSRC & 0xF7) | ((Config_Ptr->stop_bit)<<3);
    218e:	a0 e4       	ldi	r26, 0x40	; 64
    2190:	b0 e0       	ldi	r27, 0x00	; 0
    2192:	e0 e4       	ldi	r30, 0x40	; 64
    2194:	f0 e0       	ldi	r31, 0x00	; 0
    2196:	80 81       	ld	r24, Z
    2198:	28 2f       	mov	r18, r24
    219a:	27 7f       	andi	r18, 0xF7	; 247
    219c:	eb 81       	ldd	r30, Y+3	; 0x03
    219e:	fc 81       	ldd	r31, Y+4	; 0x04
    21a0:	82 81       	ldd	r24, Z+2	; 0x02
    21a2:	88 2f       	mov	r24, r24
    21a4:	90 e0       	ldi	r25, 0x00	; 0
    21a6:	88 0f       	add	r24, r24
    21a8:	99 1f       	adc	r25, r25
    21aa:	88 0f       	add	r24, r24
    21ac:	99 1f       	adc	r25, r25
    21ae:	88 0f       	add	r24, r24
    21b0:	99 1f       	adc	r25, r25
    21b2:	82 2b       	or	r24, r18
    21b4:	8c 93       	st	X, r24
	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / (Config_Ptr->baud_rate * 8UL))) - 1);
    21b6:	eb 81       	ldd	r30, Y+3	; 0x03
    21b8:	fc 81       	ldd	r31, Y+4	; 0x04
    21ba:	83 81       	ldd	r24, Z+3	; 0x03
    21bc:	94 81       	ldd	r25, Z+4	; 0x04
    21be:	a5 81       	ldd	r26, Z+5	; 0x05
    21c0:	b6 81       	ldd	r27, Z+6	; 0x06
    21c2:	88 0f       	add	r24, r24
    21c4:	99 1f       	adc	r25, r25
    21c6:	aa 1f       	adc	r26, r26
    21c8:	bb 1f       	adc	r27, r27
    21ca:	88 0f       	add	r24, r24
    21cc:	99 1f       	adc	r25, r25
    21ce:	aa 1f       	adc	r26, r26
    21d0:	bb 1f       	adc	r27, r27
    21d2:	88 0f       	add	r24, r24
    21d4:	99 1f       	adc	r25, r25
    21d6:	aa 1f       	adc	r26, r26
    21d8:	bb 1f       	adc	r27, r27
    21da:	9c 01       	movw	r18, r24
    21dc:	ad 01       	movw	r20, r26
    21de:	80 e0       	ldi	r24, 0x00	; 0
    21e0:	92 e1       	ldi	r25, 0x12	; 18
    21e2:	aa e7       	ldi	r26, 0x7A	; 122
    21e4:	b0 e0       	ldi	r27, 0x00	; 0
    21e6:	bc 01       	movw	r22, r24
    21e8:	cd 01       	movw	r24, r26
    21ea:	0e 94 a0 11 	call	0x2340	; 0x2340 <__udivmodsi4>
    21ee:	da 01       	movw	r26, r20
    21f0:	c9 01       	movw	r24, r18
    21f2:	01 97       	sbiw	r24, 0x01	; 1
    21f4:	9a 83       	std	Y+2, r25	; 0x02
    21f6:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    21f8:	e0 e4       	ldi	r30, 0x40	; 64
    21fa:	f0 e0       	ldi	r31, 0x00	; 0
    21fc:	89 81       	ldd	r24, Y+1	; 0x01
    21fe:	9a 81       	ldd	r25, Y+2	; 0x02
    2200:	89 2f       	mov	r24, r25
    2202:	99 27       	eor	r25, r25
    2204:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    2206:	e9 e2       	ldi	r30, 0x29	; 41
    2208:	f0 e0       	ldi	r31, 0x00	; 0
    220a:	89 81       	ldd	r24, Y+1	; 0x01
    220c:	80 83       	st	Z, r24
}
    220e:	0f 90       	pop	r0
    2210:	0f 90       	pop	r0
    2212:	0f 90       	pop	r0
    2214:	0f 90       	pop	r0
    2216:	cf 91       	pop	r28
    2218:	df 91       	pop	r29
    221a:	08 95       	ret

0000221c <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    221c:	df 93       	push	r29
    221e:	cf 93       	push	r28
    2220:	0f 92       	push	r0
    2222:	cd b7       	in	r28, 0x3d	; 61
    2224:	de b7       	in	r29, 0x3e	; 62
    2226:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    2228:	eb e2       	ldi	r30, 0x2B	; 43
    222a:	f0 e0       	ldi	r31, 0x00	; 0
    222c:	80 81       	ld	r24, Z
    222e:	88 2f       	mov	r24, r24
    2230:	90 e0       	ldi	r25, 0x00	; 0
    2232:	80 72       	andi	r24, 0x20	; 32
    2234:	90 70       	andi	r25, 0x00	; 0
    2236:	00 97       	sbiw	r24, 0x00	; 0
    2238:	b9 f3       	breq	.-18     	; 0x2228 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    223a:	ec e2       	ldi	r30, 0x2C	; 44
    223c:	f0 e0       	ldi	r31, 0x00	; 0
    223e:	89 81       	ldd	r24, Y+1	; 0x01
    2240:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    2242:	0f 90       	pop	r0
    2244:	cf 91       	pop	r28
    2246:	df 91       	pop	r29
    2248:	08 95       	ret

0000224a <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    224a:	df 93       	push	r29
    224c:	cf 93       	push	r28
    224e:	cd b7       	in	r28, 0x3d	; 61
    2250:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    2252:	eb e2       	ldi	r30, 0x2B	; 43
    2254:	f0 e0       	ldi	r31, 0x00	; 0
    2256:	80 81       	ld	r24, Z
    2258:	88 23       	and	r24, r24
    225a:	dc f7       	brge	.-10     	; 0x2252 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    225c:	ec e2       	ldi	r30, 0x2C	; 44
    225e:	f0 e0       	ldi	r31, 0x00	; 0
    2260:	80 81       	ld	r24, Z
}
    2262:	cf 91       	pop	r28
    2264:	df 91       	pop	r29
    2266:	08 95       	ret

00002268 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    2268:	df 93       	push	r29
    226a:	cf 93       	push	r28
    226c:	00 d0       	rcall	.+0      	; 0x226e <UART_sendString+0x6>
    226e:	0f 92       	push	r0
    2270:	cd b7       	in	r28, 0x3d	; 61
    2272:	de b7       	in	r29, 0x3e	; 62
    2274:	9b 83       	std	Y+3, r25	; 0x03
    2276:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2278:	19 82       	std	Y+1, r1	; 0x01
    227a:	0e c0       	rjmp	.+28     	; 0x2298 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    227c:	89 81       	ldd	r24, Y+1	; 0x01
    227e:	28 2f       	mov	r18, r24
    2280:	30 e0       	ldi	r19, 0x00	; 0
    2282:	8a 81       	ldd	r24, Y+2	; 0x02
    2284:	9b 81       	ldd	r25, Y+3	; 0x03
    2286:	fc 01       	movw	r30, r24
    2288:	e2 0f       	add	r30, r18
    228a:	f3 1f       	adc	r31, r19
    228c:	80 81       	ld	r24, Z
    228e:	0e 94 0e 11 	call	0x221c	; 0x221c <UART_sendByte>
		i++;
    2292:	89 81       	ldd	r24, Y+1	; 0x01
    2294:	8f 5f       	subi	r24, 0xFF	; 255
    2296:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    2298:	89 81       	ldd	r24, Y+1	; 0x01
    229a:	28 2f       	mov	r18, r24
    229c:	30 e0       	ldi	r19, 0x00	; 0
    229e:	8a 81       	ldd	r24, Y+2	; 0x02
    22a0:	9b 81       	ldd	r25, Y+3	; 0x03
    22a2:	fc 01       	movw	r30, r24
    22a4:	e2 0f       	add	r30, r18
    22a6:	f3 1f       	adc	r31, r19
    22a8:	80 81       	ld	r24, Z
    22aa:	88 23       	and	r24, r24
    22ac:	39 f7       	brne	.-50     	; 0x227c <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    22ae:	0f 90       	pop	r0
    22b0:	0f 90       	pop	r0
    22b2:	0f 90       	pop	r0
    22b4:	cf 91       	pop	r28
    22b6:	df 91       	pop	r29
    22b8:	08 95       	ret

000022ba <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    22ba:	0f 93       	push	r16
    22bc:	1f 93       	push	r17
    22be:	df 93       	push	r29
    22c0:	cf 93       	push	r28
    22c2:	00 d0       	rcall	.+0      	; 0x22c4 <UART_receiveString+0xa>
    22c4:	0f 92       	push	r0
    22c6:	cd b7       	in	r28, 0x3d	; 61
    22c8:	de b7       	in	r29, 0x3e	; 62
    22ca:	9b 83       	std	Y+3, r25	; 0x03
    22cc:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    22ce:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    22d0:	89 81       	ldd	r24, Y+1	; 0x01
    22d2:	28 2f       	mov	r18, r24
    22d4:	30 e0       	ldi	r19, 0x00	; 0
    22d6:	8a 81       	ldd	r24, Y+2	; 0x02
    22d8:	9b 81       	ldd	r25, Y+3	; 0x03
    22da:	8c 01       	movw	r16, r24
    22dc:	02 0f       	add	r16, r18
    22de:	13 1f       	adc	r17, r19
    22e0:	0e 94 25 11 	call	0x224a	; 0x224a <UART_recieveByte>
    22e4:	f8 01       	movw	r30, r16
    22e6:	80 83       	st	Z, r24
    22e8:	0f c0       	rjmp	.+30     	; 0x2308 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    22ea:	89 81       	ldd	r24, Y+1	; 0x01
    22ec:	8f 5f       	subi	r24, 0xFF	; 255
    22ee:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    22f0:	89 81       	ldd	r24, Y+1	; 0x01
    22f2:	28 2f       	mov	r18, r24
    22f4:	30 e0       	ldi	r19, 0x00	; 0
    22f6:	8a 81       	ldd	r24, Y+2	; 0x02
    22f8:	9b 81       	ldd	r25, Y+3	; 0x03
    22fa:	8c 01       	movw	r16, r24
    22fc:	02 0f       	add	r16, r18
    22fe:	13 1f       	adc	r17, r19
    2300:	0e 94 25 11 	call	0x224a	; 0x224a <UART_recieveByte>
    2304:	f8 01       	movw	r30, r16
    2306:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    2308:	89 81       	ldd	r24, Y+1	; 0x01
    230a:	28 2f       	mov	r18, r24
    230c:	30 e0       	ldi	r19, 0x00	; 0
    230e:	8a 81       	ldd	r24, Y+2	; 0x02
    2310:	9b 81       	ldd	r25, Y+3	; 0x03
    2312:	fc 01       	movw	r30, r24
    2314:	e2 0f       	add	r30, r18
    2316:	f3 1f       	adc	r31, r19
    2318:	80 81       	ld	r24, Z
    231a:	83 32       	cpi	r24, 0x23	; 35
    231c:	31 f7       	brne	.-52     	; 0x22ea <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    231e:	89 81       	ldd	r24, Y+1	; 0x01
    2320:	28 2f       	mov	r18, r24
    2322:	30 e0       	ldi	r19, 0x00	; 0
    2324:	8a 81       	ldd	r24, Y+2	; 0x02
    2326:	9b 81       	ldd	r25, Y+3	; 0x03
    2328:	fc 01       	movw	r30, r24
    232a:	e2 0f       	add	r30, r18
    232c:	f3 1f       	adc	r31, r19
    232e:	10 82       	st	Z, r1
}
    2330:	0f 90       	pop	r0
    2332:	0f 90       	pop	r0
    2334:	0f 90       	pop	r0
    2336:	cf 91       	pop	r28
    2338:	df 91       	pop	r29
    233a:	1f 91       	pop	r17
    233c:	0f 91       	pop	r16
    233e:	08 95       	ret

00002340 <__udivmodsi4>:
    2340:	a1 e2       	ldi	r26, 0x21	; 33
    2342:	1a 2e       	mov	r1, r26
    2344:	aa 1b       	sub	r26, r26
    2346:	bb 1b       	sub	r27, r27
    2348:	fd 01       	movw	r30, r26
    234a:	0d c0       	rjmp	.+26     	; 0x2366 <__udivmodsi4_ep>

0000234c <__udivmodsi4_loop>:
    234c:	aa 1f       	adc	r26, r26
    234e:	bb 1f       	adc	r27, r27
    2350:	ee 1f       	adc	r30, r30
    2352:	ff 1f       	adc	r31, r31
    2354:	a2 17       	cp	r26, r18
    2356:	b3 07       	cpc	r27, r19
    2358:	e4 07       	cpc	r30, r20
    235a:	f5 07       	cpc	r31, r21
    235c:	20 f0       	brcs	.+8      	; 0x2366 <__udivmodsi4_ep>
    235e:	a2 1b       	sub	r26, r18
    2360:	b3 0b       	sbc	r27, r19
    2362:	e4 0b       	sbc	r30, r20
    2364:	f5 0b       	sbc	r31, r21

00002366 <__udivmodsi4_ep>:
    2366:	66 1f       	adc	r22, r22
    2368:	77 1f       	adc	r23, r23
    236a:	88 1f       	adc	r24, r24
    236c:	99 1f       	adc	r25, r25
    236e:	1a 94       	dec	r1
    2370:	69 f7       	brne	.-38     	; 0x234c <__udivmodsi4_loop>
    2372:	60 95       	com	r22
    2374:	70 95       	com	r23
    2376:	80 95       	com	r24
    2378:	90 95       	com	r25
    237a:	9b 01       	movw	r18, r22
    237c:	ac 01       	movw	r20, r24
    237e:	bd 01       	movw	r22, r26
    2380:	cf 01       	movw	r24, r30
    2382:	08 95       	ret

00002384 <__prologue_saves__>:
    2384:	2f 92       	push	r2
    2386:	3f 92       	push	r3
    2388:	4f 92       	push	r4
    238a:	5f 92       	push	r5
    238c:	6f 92       	push	r6
    238e:	7f 92       	push	r7
    2390:	8f 92       	push	r8
    2392:	9f 92       	push	r9
    2394:	af 92       	push	r10
    2396:	bf 92       	push	r11
    2398:	cf 92       	push	r12
    239a:	df 92       	push	r13
    239c:	ef 92       	push	r14
    239e:	ff 92       	push	r15
    23a0:	0f 93       	push	r16
    23a2:	1f 93       	push	r17
    23a4:	cf 93       	push	r28
    23a6:	df 93       	push	r29
    23a8:	cd b7       	in	r28, 0x3d	; 61
    23aa:	de b7       	in	r29, 0x3e	; 62
    23ac:	ca 1b       	sub	r28, r26
    23ae:	db 0b       	sbc	r29, r27
    23b0:	0f b6       	in	r0, 0x3f	; 63
    23b2:	f8 94       	cli
    23b4:	de bf       	out	0x3e, r29	; 62
    23b6:	0f be       	out	0x3f, r0	; 63
    23b8:	cd bf       	out	0x3d, r28	; 61
    23ba:	09 94       	ijmp

000023bc <__epilogue_restores__>:
    23bc:	2a 88       	ldd	r2, Y+18	; 0x12
    23be:	39 88       	ldd	r3, Y+17	; 0x11
    23c0:	48 88       	ldd	r4, Y+16	; 0x10
    23c2:	5f 84       	ldd	r5, Y+15	; 0x0f
    23c4:	6e 84       	ldd	r6, Y+14	; 0x0e
    23c6:	7d 84       	ldd	r7, Y+13	; 0x0d
    23c8:	8c 84       	ldd	r8, Y+12	; 0x0c
    23ca:	9b 84       	ldd	r9, Y+11	; 0x0b
    23cc:	aa 84       	ldd	r10, Y+10	; 0x0a
    23ce:	b9 84       	ldd	r11, Y+9	; 0x09
    23d0:	c8 84       	ldd	r12, Y+8	; 0x08
    23d2:	df 80       	ldd	r13, Y+7	; 0x07
    23d4:	ee 80       	ldd	r14, Y+6	; 0x06
    23d6:	fd 80       	ldd	r15, Y+5	; 0x05
    23d8:	0c 81       	ldd	r16, Y+4	; 0x04
    23da:	1b 81       	ldd	r17, Y+3	; 0x03
    23dc:	aa 81       	ldd	r26, Y+2	; 0x02
    23de:	b9 81       	ldd	r27, Y+1	; 0x01
    23e0:	ce 0f       	add	r28, r30
    23e2:	d1 1d       	adc	r29, r1
    23e4:	0f b6       	in	r0, 0x3f	; 63
    23e6:	f8 94       	cli
    23e8:	de bf       	out	0x3e, r29	; 62
    23ea:	0f be       	out	0x3f, r0	; 63
    23ec:	cd bf       	out	0x3d, r28	; 61
    23ee:	ed 01       	movw	r28, r26
    23f0:	08 95       	ret

000023f2 <_exit>:
    23f2:	f8 94       	cli

000023f4 <__stop_program>:
    23f4:	ff cf       	rjmp	.-2      	; 0x23f4 <__stop_program>
