package composer.MemoryStreams.Loaders

import chipsalliance.rocketchip.config.Parameters
import chisel3._
import chisel3.util._

abstract class CScratchpadLoader(datOutWidth: Int, idxWidth: Int, beatSize: Int)(implicit p: Parameters) extends Module {
  val io = IO(new Bundle() {
    val cache_block_in = Flipped(Decoupled(new Bundle() {
      val dat = UInt((beatSize * 8).W)
      val len = UInt((log2Up(beatSize) + 1).W)
      val idxBase = UInt(idxWidth.W)
    }))
    val sp_write_out = Decoupled(new Bundle() {
      val dat = UInt(datOutWidth.W)
      val idx = UInt(idxWidth.W)
    })
  })
  val spEntriesPerBeat: Int
}

