// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module adc2iq (
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7
);


output   ap_ready;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read4;
input  [15:0] p_read5;
input  [15:0] p_read6;
input  [15:0] p_read7;
input  [15:0] p_read8;
input  [15:0] p_read9;
input  [15:0] p_read10;
input  [15:0] p_read11;
input  [15:0] p_read12;
input  [15:0] p_read13;
input  [15:0] p_read14;
input  [15:0] p_read15;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;

wire   [31:0] iq_0_V_write_assign_fu_134_p3;
wire   [31:0] iq_1_V_write_assign_fu_142_p3;
wire   [31:0] iq_2_V_write_assign_fu_150_p3;
wire   [31:0] iq_3_V_write_assign_fu_158_p3;
wire   [31:0] iq_4_V_write_assign_fu_166_p3;
wire   [31:0] iq_5_V_write_assign_fu_174_p3;
wire   [31:0] iq_6_V_write_assign_fu_182_p3;
wire   [31:0] iq_7_V_write_assign_fu_190_p3;

assign ap_ready = 1'b1;

assign ap_return_0 = iq_0_V_write_assign_fu_134_p3;

assign ap_return_1 = iq_1_V_write_assign_fu_142_p3;

assign ap_return_2 = iq_2_V_write_assign_fu_150_p3;

assign ap_return_3 = iq_3_V_write_assign_fu_158_p3;

assign ap_return_4 = iq_4_V_write_assign_fu_166_p3;

assign ap_return_5 = iq_5_V_write_assign_fu_174_p3;

assign ap_return_6 = iq_6_V_write_assign_fu_182_p3;

assign ap_return_7 = iq_7_V_write_assign_fu_190_p3;

assign iq_0_V_write_assign_fu_134_p3 = {{p_read8}, {p_read}};

assign iq_1_V_write_assign_fu_142_p3 = {{p_read9}, {p_read1}};

assign iq_2_V_write_assign_fu_150_p3 = {{p_read10}, {p_read2}};

assign iq_3_V_write_assign_fu_158_p3 = {{p_read11}, {p_read3}};

assign iq_4_V_write_assign_fu_166_p3 = {{p_read12}, {p_read4}};

assign iq_5_V_write_assign_fu_174_p3 = {{p_read13}, {p_read5}};

assign iq_6_V_write_assign_fu_182_p3 = {{p_read14}, {p_read6}};

assign iq_7_V_write_assign_fu_190_p3 = {{p_read15}, {p_read7}};

endmodule //adc2iq
