
bin/main.elf:     file format elf32-littlearm


Disassembly of section .isr_vector:

08000000 <InterruptVector>:
 8000000:	2004ffff 	strdcs	pc, [r4], -pc	; <UNPREDICTABLE>
 8000004:	08000329 	stmdaeq	r0, {r0, r3, r5, r8, r9}
 8000008:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 800000c:	0800031f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r8, r9}
 8000010:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000014:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000018:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 800001c:	00000000 	andeq	r0, r0, r0
 8000020:	00000000 	andeq	r0, r0, r0
 8000024:	00000000 	andeq	r0, r0, r0
 8000028:	00000000 	andeq	r0, r0, r0
 800002c:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000030:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 800003c:	08004731 	stmdaeq	r0, {r0, r4, r5, r8, r9, sl, lr}
 8000040:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000044:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000048:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 800004c:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000050:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000054:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000058:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 800005c:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000060:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000064:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000068:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 800006c:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000070:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000074:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000078:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 800007c:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000080:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000084:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000088:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 800008c:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000090:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000094:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000098:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 800009c:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000a0:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000a4:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000a8:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000ac:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000b0:	08004599 	stmdaeq	r0, {r0, r3, r4, r7, r8, sl, lr}
 80000b4:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000b8:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000bc:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000c0:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000c4:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000c8:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000cc:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000d0:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000d4:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000d8:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000dc:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000e0:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000e4:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000e8:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000ec:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000f0:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000f4:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000f8:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80000fc:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000100:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000104:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000108:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 800010c:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000110:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000114:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000118:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 800011c:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000120:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000124:	0800324d 	stmdaeq	r0, {r0, r2, r3, r6, r9, ip, sp}
 8000128:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 800012c:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000130:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000134:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000138:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 800013c:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000140:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000144:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000148:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 800014c:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000150:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000154:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000158:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 800015c:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000160:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000164:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000168:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 800016c:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000170:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000174:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000178:	08003259 	stmdaeq	r0, {r0, r3, r4, r6, r9, ip, sp}
 800017c:	00000000 	andeq	r0, r0, r0
 8000180:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000184:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000188:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 800018c:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000190:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000194:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 8000198:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 800019c:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80001a0:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80001a4:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80001a8:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80001ac:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80001b0:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80001b4:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80001b8:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80001bc:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80001c0:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}
 80001c4:	0800030d 	stmdaeq	r0, {r0, r2, r3, r8, r9}

Disassembly of section .text:

080001c8 <deregister_tm_clones>:
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <deregister_tm_clones+0x14>)
 80001ca:	4805      	ldr	r0, [pc, #20]	; (80001e0 <deregister_tm_clones+0x18>)
 80001cc:	1a1b      	subs	r3, r3, r0
 80001ce:	2b06      	cmp	r3, #6
 80001d0:	d902      	bls.n	80001d8 <deregister_tm_clones+0x10>
 80001d2:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <deregister_tm_clones+0x1c>)
 80001d4:	b103      	cbz	r3, 80001d8 <deregister_tm_clones+0x10>
 80001d6:	4718      	bx	r3
 80001d8:	4770      	bx	lr
 80001da:	bf00      	nop
 80001dc:	20000513 	andcs	r0, r0, r3, lsl r5
 80001e0:	20000510 	andcs	r0, r0, r0, lsl r5
 80001e4:	00000000 	andeq	r0, r0, r0

080001e8 <register_tm_clones>:
 80001e8:	4905      	ldr	r1, [pc, #20]	; (8000200 <register_tm_clones+0x18>)
 80001ea:	4806      	ldr	r0, [pc, #24]	; (8000204 <register_tm_clones+0x1c>)
 80001ec:	1a09      	subs	r1, r1, r0
 80001ee:	1089      	asrs	r1, r1, #2
 80001f0:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 80001f4:	1049      	asrs	r1, r1, #1
 80001f6:	d002      	beq.n	80001fe <register_tm_clones+0x16>
 80001f8:	4b03      	ldr	r3, [pc, #12]	; (8000208 <register_tm_clones+0x20>)
 80001fa:	b103      	cbz	r3, 80001fe <register_tm_clones+0x16>
 80001fc:	4718      	bx	r3
 80001fe:	4770      	bx	lr
 8000200:	20000510 	andcs	r0, r0, r0, lsl r5
 8000204:	20000510 	andcs	r0, r0, r0, lsl r5
 8000208:	00000000 	andeq	r0, r0, r0

0800020c <__do_global_dtors_aux>:
 800020c:	b510      	push	{r4, lr}
 800020e:	4c06      	ldr	r4, [pc, #24]	; (8000228 <__do_global_dtors_aux+0x1c>)
 8000210:	7823      	ldrb	r3, [r4, #0]
 8000212:	b943      	cbnz	r3, 8000226 <__do_global_dtors_aux+0x1a>
 8000214:	f7ff ffd8 	bl	80001c8 <deregister_tm_clones>
 8000218:	4b04      	ldr	r3, [pc, #16]	; (800022c <__do_global_dtors_aux+0x20>)
 800021a:	b113      	cbz	r3, 8000222 <__do_global_dtors_aux+0x16>
 800021c:	4804      	ldr	r0, [pc, #16]	; (8000230 <__do_global_dtors_aux+0x24>)
 800021e:	f3af 8000 	nop.w
 8000222:	2301      	movs	r3, #1
 8000224:	7023      	strb	r3, [r4, #0]
 8000226:	bd10      	pop	{r4, pc}
 8000228:	20000510 	andcs	r0, r0, r0, lsl r5
 800022c:	00000000 	andeq	r0, r0, r0
 8000230:	08005120 	stmdaeq	r0, {r5, r8, ip, lr}

08000234 <frame_dummy>:
 8000234:	b508      	push	{r3, lr}
 8000236:	4b08      	ldr	r3, [pc, #32]	; (8000258 <frame_dummy+0x24>)
 8000238:	b11b      	cbz	r3, 8000242 <frame_dummy+0xe>
 800023a:	4808      	ldr	r0, [pc, #32]	; (800025c <frame_dummy+0x28>)
 800023c:	4908      	ldr	r1, [pc, #32]	; (8000260 <frame_dummy+0x2c>)
 800023e:	f3af 8000 	nop.w
 8000242:	4808      	ldr	r0, [pc, #32]	; (8000264 <frame_dummy+0x30>)
 8000244:	6803      	ldr	r3, [r0, #0]
 8000246:	b913      	cbnz	r3, 800024e <frame_dummy+0x1a>
 8000248:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800024c:	e7cc      	b.n	80001e8 <register_tm_clones>
 800024e:	4b06      	ldr	r3, [pc, #24]	; (8000268 <frame_dummy+0x34>)
 8000250:	2b00      	cmp	r3, #0
 8000252:	d0f9      	beq.n	8000248 <frame_dummy+0x14>
 8000254:	4798      	blx	r3
 8000256:	e7f7      	b.n	8000248 <frame_dummy+0x14>
 8000258:	00000000 	andeq	r0, r0, r0
 800025c:	08005120 	stmdaeq	r0, {r5, r8, ip, lr}
 8000260:	20000514 	andcs	r0, r0, r4, lsl r5
 8000264:	20000510 	andcs	r0, r0, r0, lsl r5
 8000268:	00000000 	andeq	r0, r0, r0

0800026c <__aeabi_d2f>:
 800026c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000270:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000274:	bf24      	itt	cs
 8000276:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800027a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800027e:	d90d      	bls.n	800029c <__aeabi_d2f+0x30>
 8000280:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000284:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000288:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800028c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000290:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000294:	bf08      	it	eq
 8000296:	f020 0001 	biceq.w	r0, r0, #1
 800029a:	4770      	bx	lr
 800029c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80002a0:	d121      	bne.n	80002e6 <__aeabi_d2f+0x7a>
 80002a2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80002a6:	bfbc      	itt	lt
 80002a8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80002ac:	4770      	bxlt	lr
 80002ae:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002b2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80002b6:	f1c2 0218 	rsb	r2, r2, #24
 80002ba:	f1c2 0c20 	rsb	ip, r2, #32
 80002be:	fa10 f30c 	lsls.w	r3, r0, ip
 80002c2:	fa20 f002 	lsr.w	r0, r0, r2
 80002c6:	bf18      	it	ne
 80002c8:	f040 0001 	orrne.w	r0, r0, #1
 80002cc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80002d0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80002d4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80002d8:	ea40 000c 	orr.w	r0, r0, ip
 80002dc:	fa23 f302 	lsr.w	r3, r3, r2
 80002e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80002e4:	e7cc      	b.n	8000280 <__aeabi_d2f+0x14>
 80002e6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80002ea:	d107      	bne.n	80002fc <__aeabi_d2f+0x90>
 80002ec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80002f0:	bf1e      	ittt	ne
 80002f2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80002f6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80002fa:	4770      	bxne	lr
 80002fc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000300:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000304:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000308:	4770      	bx	lr
 800030a:	bf00      	nop

0800030c <Default_Handler>:
 800030c:	4668      	mov	r0, sp
 800030e:	f020 0107 	bic.w	r1, r0, #7
 8000312:	468d      	mov	sp, r1
 8000314:	b501      	push	{r0, lr}
 8000316:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 800031a:	4685      	mov	sp, r0
 800031c:	4770      	bx	lr

0800031e <HardFault_Handler>:
 800031e:	4668      	mov	r0, sp
 8000320:	f020 0107 	bic.w	r1, r0, #7
 8000324:	468d      	mov	sp, r1
 8000326:	e7fe      	b.n	8000326 <HardFault_Handler+0x8>

08000328 <Reset_Handler>:
 8000328:	4919      	ldr	r1, [pc, #100]	; (8000390 <Reset_Handler+0x68>)
 800032a:	4b1a      	ldr	r3, [pc, #104]	; (8000394 <Reset_Handler+0x6c>)
 800032c:	1a5b      	subs	r3, r3, r1
 800032e:	089b      	lsrs	r3, r3, #2
 8000330:	2200      	movs	r2, #0
 8000332:	429a      	cmp	r2, r3
 8000334:	d006      	beq.n	8000344 <Reset_Handler+0x1c>
 8000336:	4818      	ldr	r0, [pc, #96]	; (8000398 <Reset_Handler+0x70>)
 8000338:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800033c:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 8000340:	3201      	adds	r2, #1
 8000342:	e7f6      	b.n	8000332 <Reset_Handler+0xa>
 8000344:	4b15      	ldr	r3, [pc, #84]	; (800039c <Reset_Handler+0x74>)
 8000346:	4a16      	ldr	r2, [pc, #88]	; (80003a0 <Reset_Handler+0x78>)
 8000348:	4293      	cmp	r3, r2
 800034a:	d003      	beq.n	8000354 <Reset_Handler+0x2c>
 800034c:	2200      	movs	r2, #0
 800034e:	f843 2b04 	str.w	r2, [r3], #4
 8000352:	e7f8      	b.n	8000346 <Reset_Handler+0x1e>
 8000354:	4a13      	ldr	r2, [pc, #76]	; (80003a4 <Reset_Handler+0x7c>)
 8000356:	4c14      	ldr	r4, [pc, #80]	; (80003a8 <Reset_Handler+0x80>)
 8000358:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800035c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000360:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8000364:	f8d2 3234 	ldr.w	r3, [r2, #564]	; 0x234
 8000368:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800036c:	f8c2 3234 	str.w	r3, [r2, #564]	; 0x234
 8000370:	4b0e      	ldr	r3, [pc, #56]	; (80003ac <Reset_Handler+0x84>)
 8000372:	1ae4      	subs	r4, r4, r3
 8000374:	10a4      	asrs	r4, r4, #2
 8000376:	2500      	movs	r5, #0
 8000378:	461e      	mov	r6, r3
 800037a:	42a5      	cmp	r5, r4
 800037c:	d004      	beq.n	8000388 <Reset_Handler+0x60>
 800037e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000382:	4798      	blx	r3
 8000384:	3501      	adds	r5, #1
 8000386:	e7f8      	b.n	800037a <Reset_Handler+0x52>
 8000388:	f000 f812 	bl	80003b0 <SystemInit>
 800038c:	f004 bd6e 	b.w	8004e6c <main>
 8000390:	20000000 	andcs	r0, r0, r0
 8000394:	20000510 	andcs	r0, r0, r0, lsl r5
 8000398:	08005374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, ip, lr}
 800039c:	20000510 	andcs	r0, r0, r0, lsl r5
 80003a0:	20002104 	andcs	r2, r0, r4, lsl #2
 80003a4:	e000ed00 	and	lr, r0, r0, lsl #26
 80003a8:	08005370 	stmdaeq	r0, {r4, r5, r6, r8, r9, ip, lr}
 80003ac:	0800534c 	stmdaeq	r0, {r2, r3, r6, r8, r9, ip, lr}

080003b0 <SystemInit>:
 80003b0:	490f      	ldr	r1, [pc, #60]	; (80003f0 <SystemInit+0x40>)
 80003b2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80003b6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80003ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80003be:	4b0d      	ldr	r3, [pc, #52]	; (80003f4 <SystemInit+0x44>)
 80003c0:	681a      	ldr	r2, [r3, #0]
 80003c2:	2000      	movs	r0, #0
 80003c4:	f042 0201 	orr.w	r2, r2, #1
 80003c8:	601a      	str	r2, [r3, #0]
 80003ca:	6098      	str	r0, [r3, #8]
 80003cc:	681a      	ldr	r2, [r3, #0]
 80003ce:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80003d2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80003d6:	601a      	str	r2, [r3, #0]
 80003d8:	4a07      	ldr	r2, [pc, #28]	; (80003f8 <SystemInit+0x48>)
 80003da:	605a      	str	r2, [r3, #4]
 80003dc:	681a      	ldr	r2, [r3, #0]
 80003de:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80003e2:	601a      	str	r2, [r3, #0]
 80003e4:	60d8      	str	r0, [r3, #12]
 80003e6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003ea:	608b      	str	r3, [r1, #8]
 80003ec:	4770      	bx	lr
 80003ee:	bf00      	nop
 80003f0:	e000ed00 	and	lr, r0, r0, lsl #26
 80003f4:	40023800 	andmi	r3, r2, r0, lsl #16
 80003f8:	24003010 	strcs	r3, [r0], #-16

080003fc <core_mpu_config>:
 80003fc:	b530      	push	{r4, r5, lr}
 80003fe:	4c18      	ldr	r4, [pc, #96]	; (8000460 <core_mpu_config+0x64>)
 8000400:	4d18      	ldr	r5, [pc, #96]	; (8000464 <core_mpu_config+0x68>)
 8000402:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000404:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000408:	6263      	str	r3, [r4, #36]	; 0x24
 800040a:	686b      	ldr	r3, [r5, #4]
 800040c:	b085      	sub	sp, #20
 800040e:	f023 0301 	bic.w	r3, r3, #1
 8000412:	606b      	str	r3, [r5, #4]
 8000414:	4b14      	ldr	r3, [pc, #80]	; (8000468 <core_mpu_config+0x6c>)
 8000416:	9301      	str	r3, [sp, #4]
 8000418:	2311      	movs	r3, #17
 800041a:	f88d 3008 	strb.w	r3, [sp, #8]
 800041e:	2303      	movs	r3, #3
 8000420:	2201      	movs	r2, #1
 8000422:	f88d 300b 	strb.w	r3, [sp, #11]
 8000426:	4668      	mov	r0, sp
 8000428:	2300      	movs	r3, #0
 800042a:	f88d 300f 	strb.w	r3, [sp, #15]
 800042e:	f88d 300d 	strb.w	r3, [sp, #13]
 8000432:	f88d 3001 	strb.w	r3, [sp, #1]
 8000436:	f88d 300a 	strb.w	r3, [sp, #10]
 800043a:	f88d 3009 	strb.w	r3, [sp, #9]
 800043e:	f88d 300c 	strb.w	r3, [sp, #12]
 8000442:	f88d 2000 	strb.w	r2, [sp]
 8000446:	f88d 200e 	strb.w	r2, [sp, #14]
 800044a:	f000 ff41 	bl	80012d0 <HAL_MPU_ConfigRegion>
 800044e:	2305      	movs	r3, #5
 8000450:	606b      	str	r3, [r5, #4]
 8000452:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000454:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000458:	6263      	str	r3, [r4, #36]	; 0x24
 800045a:	b005      	add	sp, #20
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	bf00      	nop
 8000460:	e000ed00 	and	lr, r0, r0, lsl #26
 8000464:	e000ed90 	mul	r0, r0, sp
 8000468:	20010000 	andcs	r0, r1, r0

0800046c <core_cpu_cache_enable>:
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f3bf 8f4f 	dsb	sy
 8000472:	f3bf 8f6f 	isb	sy
 8000476:	4b30      	ldr	r3, [pc, #192]	; (8000538 <core_cpu_cache_enable+0xcc>)
 8000478:	2200      	movs	r2, #0
 800047a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
 800047e:	f3bf 8f4f 	dsb	sy
 8000482:	f3bf 8f6f 	isb	sy
 8000486:	6959      	ldr	r1, [r3, #20]
 8000488:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 800048c:	6159      	str	r1, [r3, #20]
 800048e:	f3bf 8f4f 	dsb	sy
 8000492:	f3bf 8f4f 	dsb	sy
 8000496:	f3bf 8f6f 	isb	sy
 800049a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
 800049e:	6959      	ldr	r1, [r3, #20]
 80004a0:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80004a4:	6159      	str	r1, [r3, #20]
 80004a6:	f3bf 8f4f 	dsb	sy
 80004aa:	f3bf 8f6f 	isb	sy
 80004ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 80004b2:	f3bf 8f4f 	dsb	sy
 80004b6:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80004ba:	f3c2 334e 	ubfx	r3, r2, #13, #15
 80004be:	f3c2 02c9 	ubfx	r2, r2, #3, #10
 80004c2:	0159      	lsls	r1, r3, #5
 80004c4:	f643 74e0 	movw	r4, #16352	; 0x3fe0
 80004c8:	400c      	ands	r4, r1
 80004ca:	4611      	mov	r1, r2
 80004cc:	481a      	ldr	r0, [pc, #104]	; (8000538 <core_cpu_cache_enable+0xcc>)
 80004ce:	ea44 7581 	orr.w	r5, r4, r1, lsl #30
 80004d2:	f111 31ff 	adds.w	r1, r1, #4294967295	; 0xffffffff
 80004d6:	f8c0 5260 	str.w	r5, [r0, #608]	; 0x260
 80004da:	d2f7      	bcs.n	80004cc <core_cpu_cache_enable+0x60>
 80004dc:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 80004e0:	d2ef      	bcs.n	80004c2 <core_cpu_cache_enable+0x56>
 80004e2:	f3bf 8f4f 	dsb	sy
 80004e6:	f3bf 8f6f 	isb	sy
 80004ea:	2300      	movs	r3, #0
 80004ec:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
 80004f0:	f3bf 8f4f 	dsb	sy
 80004f4:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
 80004f8:	f3c2 334e 	ubfx	r3, r2, #13, #15
 80004fc:	f3c2 02c9 	ubfx	r2, r2, #3, #10
 8000500:	0159      	lsls	r1, r3, #5
 8000502:	f643 74e0 	movw	r4, #16352	; 0x3fe0
 8000506:	400c      	ands	r4, r1
 8000508:	4611      	mov	r1, r2
 800050a:	480b      	ldr	r0, [pc, #44]	; (8000538 <core_cpu_cache_enable+0xcc>)
 800050c:	ea44 7581 	orr.w	r5, r4, r1, lsl #30
 8000510:	f111 31ff 	adds.w	r1, r1, #4294967295	; 0xffffffff
 8000514:	f8c0 5260 	str.w	r5, [r0, #608]	; 0x260
 8000518:	d2f7      	bcs.n	800050a <core_cpu_cache_enable+0x9e>
 800051a:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 800051e:	d2ef      	bcs.n	8000500 <core_cpu_cache_enable+0x94>
 8000520:	f3bf 8f4f 	dsb	sy
 8000524:	6943      	ldr	r3, [r0, #20]
 8000526:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800052a:	6143      	str	r3, [r0, #20]
 800052c:	f3bf 8f4f 	dsb	sy
 8000530:	f3bf 8f6f 	isb	sy
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	bf00      	nop
 8000538:	e000ed00 	and	lr, r0, r0, lsl #26

0800053c <core_SystemClock_Config_216>:
 800053c:	b510      	push	{r4, lr}
 800053e:	b092      	sub	sp, #72	; 0x48
 8000540:	2301      	movs	r3, #1
 8000542:	9306      	str	r3, [sp, #24]
 8000544:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000548:	9307      	str	r3, [sp, #28]
 800054a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800054e:	930d      	str	r3, [sp, #52]	; 0x34
 8000550:	2319      	movs	r3, #25
 8000552:	930e      	str	r3, [sp, #56]	; 0x38
 8000554:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8000558:	2402      	movs	r4, #2
 800055a:	930f      	str	r3, [sp, #60]	; 0x3c
 800055c:	a806      	add	r0, sp, #24
 800055e:	2309      	movs	r3, #9
 8000560:	940c      	str	r4, [sp, #48]	; 0x30
 8000562:	9410      	str	r4, [sp, #64]	; 0x40
 8000564:	9311      	str	r3, [sp, #68]	; 0x44
 8000566:	f001 fb65 	bl	8001c34 <HAL_RCC_OscConfig>
 800056a:	b100      	cbz	r0, 800056e <core_SystemClock_Config_216+0x32>
 800056c:	e7fe      	b.n	800056c <core_SystemClock_Config_216+0x30>
 800056e:	f000 f99d 	bl	80008ac <HAL_PWREx_EnableOverDrive>
 8000572:	b100      	cbz	r0, 8000576 <core_SystemClock_Config_216+0x3a>
 8000574:	e7fe      	b.n	8000574 <core_SystemClock_Config_216+0x38>
 8000576:	230f      	movs	r3, #15
 8000578:	9301      	str	r3, [sp, #4]
 800057a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800057e:	9003      	str	r0, [sp, #12]
 8000580:	9304      	str	r3, [sp, #16]
 8000582:	a801      	add	r0, sp, #4
 8000584:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000588:	2107      	movs	r1, #7
 800058a:	9402      	str	r4, [sp, #8]
 800058c:	9305      	str	r3, [sp, #20]
 800058e:	f001 fd29 	bl	8001fe4 <HAL_RCC_ClockConfig>
 8000592:	b100      	cbz	r0, 8000596 <core_SystemClock_Config_216+0x5a>
 8000594:	e7fe      	b.n	8000594 <core_SystemClock_Config_216+0x58>
 8000596:	b012      	add	sp, #72	; 0x48
 8000598:	bd10      	pop	{r4, pc}

0800059a <core_init>:
 800059a:	b508      	push	{r3, lr}
 800059c:	f7ff ff2e 	bl	80003fc <core_mpu_config>
 80005a0:	f7ff ff64 	bl	800046c <core_cpu_cache_enable>
 80005a4:	f000 f816 	bl	80005d4 <HAL_Init>
 80005a8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80005ac:	f7ff bfc6 	b.w	800053c <core_SystemClock_Config_216>

080005b0 <HAL_InitTick>:
 80005b0:	b510      	push	{r4, lr}
 80005b2:	4604      	mov	r4, r0
 80005b4:	f001 fe40 	bl	8002238 <HAL_RCC_GetHCLKFreq>
 80005b8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005bc:	fbb0 f0f3 	udiv	r0, r0, r3
 80005c0:	f000 fe70 	bl	80012a4 <HAL_SYSTICK_Config>
 80005c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80005c8:	4621      	mov	r1, r4
 80005ca:	2200      	movs	r2, #0
 80005cc:	f000 fe2e 	bl	800122c <HAL_NVIC_SetPriority>
 80005d0:	2000      	movs	r0, #0
 80005d2:	bd10      	pop	{r4, pc}

080005d4 <HAL_Init>:
 80005d4:	4a07      	ldr	r2, [pc, #28]	; (80005f4 <HAL_Init+0x20>)
 80005d6:	b508      	push	{r3, lr}
 80005d8:	6813      	ldr	r3, [r2, #0]
 80005da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005de:	6013      	str	r3, [r2, #0]
 80005e0:	2003      	movs	r0, #3
 80005e2:	f000 fe11 	bl	8001208 <HAL_NVIC_SetPriorityGrouping>
 80005e6:	200f      	movs	r0, #15
 80005e8:	f7ff ffe2 	bl	80005b0 <HAL_InitTick>
 80005ec:	f002 f8d0 	bl	8002790 <HAL_MspInit>
 80005f0:	2000      	movs	r0, #0
 80005f2:	bd08      	pop	{r3, pc}
 80005f4:	40023c00 	andmi	r3, r2, r0, lsl #24

080005f8 <HAL_GetTick>:
 80005f8:	4b01      	ldr	r3, [pc, #4]	; (8000600 <HAL_GetTick+0x8>)
 80005fa:	6818      	ldr	r0, [r3, #0]
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	2000052c 	andcs	r0, r0, ip, lsr #10

08000604 <DMA_CalcBaseAndBitshift>:
 8000604:	6803      	ldr	r3, [r0, #0]
 8000606:	b2da      	uxtb	r2, r3
 8000608:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800060c:	f023 0303 	bic.w	r3, r3, #3
 8000610:	2118      	movs	r1, #24
 8000612:	3a10      	subs	r2, #16
 8000614:	fbb2 f2f1 	udiv	r2, r2, r1
 8000618:	4904      	ldr	r1, [pc, #16]	; (800062c <DMA_CalcBaseAndBitshift+0x28>)
 800061a:	2a03      	cmp	r2, #3
 800061c:	bf88      	it	hi
 800061e:	3304      	addhi	r3, #4
 8000620:	5c89      	ldrb	r1, [r1, r2]
 8000622:	6503      	str	r3, [r0, #80]	; 0x50
 8000624:	6541      	str	r1, [r0, #84]	; 0x54
 8000626:	6d00      	ldr	r0, [r0, #80]	; 0x50
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	08005138 	stmdaeq	r0, {r3, r4, r5, r8, ip, lr}

08000630 <HAL_DMA_Init>:
 8000630:	b538      	push	{r3, r4, r5, lr}
 8000632:	4604      	mov	r4, r0
 8000634:	2800      	cmp	r0, #0
 8000636:	d031      	beq.n	800069c <HAL_DMA_Init+0x6c>
 8000638:	6801      	ldr	r1, [r0, #0]
 800063a:	4a19      	ldr	r2, [pc, #100]	; (80006a0 <HAL_DMA_Init+0x70>)
 800063c:	2302      	movs	r3, #2
 800063e:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
 8000642:	680b      	ldr	r3, [r1, #0]
 8000644:	6880      	ldr	r0, [r0, #8]
 8000646:	401a      	ands	r2, r3
 8000648:	6863      	ldr	r3, [r4, #4]
 800064a:	4318      	orrs	r0, r3
 800064c:	68e3      	ldr	r3, [r4, #12]
 800064e:	4318      	orrs	r0, r3
 8000650:	6923      	ldr	r3, [r4, #16]
 8000652:	4318      	orrs	r0, r3
 8000654:	6963      	ldr	r3, [r4, #20]
 8000656:	4318      	orrs	r0, r3
 8000658:	69a3      	ldr	r3, [r4, #24]
 800065a:	4318      	orrs	r0, r3
 800065c:	69e3      	ldr	r3, [r4, #28]
 800065e:	4318      	orrs	r0, r3
 8000660:	6a23      	ldr	r3, [r4, #32]
 8000662:	4303      	orrs	r3, r0
 8000664:	4313      	orrs	r3, r2
 8000666:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000668:	2a04      	cmp	r2, #4
 800066a:	bf01      	itttt	eq
 800066c:	6ae0      	ldreq	r0, [r4, #44]	; 0x2c
 800066e:	6b25      	ldreq	r5, [r4, #48]	; 0x30
 8000670:	4328      	orreq	r0, r5
 8000672:	4303      	orreq	r3, r0
 8000674:	600b      	str	r3, [r1, #0]
 8000676:	694b      	ldr	r3, [r1, #20]
 8000678:	2a04      	cmp	r2, #4
 800067a:	f023 0307 	bic.w	r3, r3, #7
 800067e:	ea43 0302 	orr.w	r3, r3, r2
 8000682:	bf04      	itt	eq
 8000684:	6aa2      	ldreq	r2, [r4, #40]	; 0x28
 8000686:	4313      	orreq	r3, r2
 8000688:	614b      	str	r3, [r1, #20]
 800068a:	4620      	mov	r0, r4
 800068c:	f7ff ffba 	bl	8000604 <DMA_CalcBaseAndBitshift>
 8000690:	2000      	movs	r0, #0
 8000692:	2301      	movs	r3, #1
 8000694:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000696:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 800069a:	bd38      	pop	{r3, r4, r5, pc}
 800069c:	2001      	movs	r0, #1
 800069e:	bd38      	pop	{r3, r4, r5, pc}
 80006a0:	f010803f 			; <UNDEFINED> instruction: 0xf010803f

080006a4 <HAL_DMA_Start_IT>:
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80006aa:	2c01      	cmp	r4, #1
 80006ac:	f04f 0402 	mov.w	r4, #2
 80006b0:	d023      	beq.n	80006fa <HAL_DMA_Start_IT+0x56>
 80006b2:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
 80006b6:	6804      	ldr	r4, [r0, #0]
 80006b8:	2501      	movs	r5, #1
 80006ba:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
 80006be:	6825      	ldr	r5, [r4, #0]
 80006c0:	f025 0501 	bic.w	r5, r5, #1
 80006c4:	6025      	str	r5, [r4, #0]
 80006c6:	6825      	ldr	r5, [r4, #0]
 80006c8:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 80006cc:	6025      	str	r5, [r4, #0]
 80006ce:	6063      	str	r3, [r4, #4]
 80006d0:	6883      	ldr	r3, [r0, #8]
 80006d2:	2b40      	cmp	r3, #64	; 0x40
 80006d4:	bf0b      	itete	eq
 80006d6:	60a2      	streq	r2, [r4, #8]
 80006d8:	60a1      	strne	r1, [r4, #8]
 80006da:	60e1      	streq	r1, [r4, #12]
 80006dc:	60e2      	strne	r2, [r4, #12]
 80006de:	6823      	ldr	r3, [r4, #0]
 80006e0:	f043 031e 	orr.w	r3, r3, #30
 80006e4:	6023      	str	r3, [r4, #0]
 80006e6:	6963      	ldr	r3, [r4, #20]
 80006e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006ec:	6163      	str	r3, [r4, #20]
 80006ee:	6823      	ldr	r3, [r4, #0]
 80006f0:	f043 0301 	orr.w	r3, r3, #1
 80006f4:	6023      	str	r3, [r4, #0]
 80006f6:	2000      	movs	r0, #0
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	4620      	mov	r0, r4
 80006fc:	bd30      	pop	{r4, r5, pc}

080006fe <HAL_DMA_Abort>:
 80006fe:	6802      	ldr	r2, [r0, #0]
 8000700:	b538      	push	{r3, r4, r5, lr}
 8000702:	6813      	ldr	r3, [r2, #0]
 8000704:	f023 0301 	bic.w	r3, r3, #1
 8000708:	6013      	str	r3, [r2, #0]
 800070a:	4604      	mov	r4, r0
 800070c:	f7ff ff74 	bl	80005f8 <HAL_GetTick>
 8000710:	4605      	mov	r5, r0
 8000712:	6823      	ldr	r3, [r4, #0]
 8000714:	6818      	ldr	r0, [r3, #0]
 8000716:	f010 0001 	ands.w	r0, r0, #1
 800071a:	d010      	beq.n	800073e <HAL_DMA_Abort+0x40>
 800071c:	f7ff ff6c 	bl	80005f8 <HAL_GetTick>
 8000720:	1b40      	subs	r0, r0, r5
 8000722:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000726:	d9f4      	bls.n	8000712 <HAL_DMA_Abort+0x14>
 8000728:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800072a:	f043 0320 	orr.w	r3, r3, #32
 800072e:	64e3      	str	r3, [r4, #76]	; 0x4c
 8000730:	2003      	movs	r0, #3
 8000732:	2300      	movs	r3, #0
 8000734:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8000738:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 800073c:	bd38      	pop	{r3, r4, r5, pc}
 800073e:	2301      	movs	r3, #1
 8000740:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
 8000744:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 8000748:	bd38      	pop	{r3, r4, r5, pc}
 800074a:	0000      	movs	r0, r0

0800074c <HAL_DMA_IRQHandler>:
 800074c:	b570      	push	{r4, r5, r6, lr}
 800074e:	6d05      	ldr	r5, [r0, #80]	; 0x50
 8000750:	6d41      	ldr	r1, [r0, #84]	; 0x54
 8000752:	682a      	ldr	r2, [r5, #0]
 8000754:	2308      	movs	r3, #8
 8000756:	408b      	lsls	r3, r1
 8000758:	4213      	tst	r3, r2
 800075a:	4604      	mov	r4, r0
 800075c:	d015      	beq.n	800078a <HAL_DMA_IRQHandler+0x3e>
 800075e:	6802      	ldr	r2, [r0, #0]
 8000760:	6811      	ldr	r1, [r2, #0]
 8000762:	074e      	lsls	r6, r1, #29
 8000764:	d511      	bpl.n	800078a <HAL_DMA_IRQHandler+0x3e>
 8000766:	6811      	ldr	r1, [r2, #0]
 8000768:	f021 0104 	bic.w	r1, r1, #4
 800076c:	6011      	str	r1, [r2, #0]
 800076e:	60ab      	str	r3, [r5, #8]
 8000770:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8000772:	f043 0301 	orr.w	r3, r3, #1
 8000776:	64c3      	str	r3, [r0, #76]	; 0x4c
 8000778:	2304      	movs	r3, #4
 800077a:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
 800077e:	2300      	movs	r3, #0
 8000780:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
 8000784:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000786:	b103      	cbz	r3, 800078a <HAL_DMA_IRQHandler+0x3e>
 8000788:	4798      	blx	r3
 800078a:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800078c:	4b45      	ldr	r3, [pc, #276]	; (80008a4 <HAL_DMA_IRQHandler+0x158>)
 800078e:	682a      	ldr	r2, [r5, #0]
 8000790:	408b      	lsls	r3, r1
 8000792:	4213      	tst	r3, r2
 8000794:	d016      	beq.n	80007c4 <HAL_DMA_IRQHandler+0x78>
 8000796:	6822      	ldr	r2, [r4, #0]
 8000798:	6951      	ldr	r1, [r2, #20]
 800079a:	0609      	lsls	r1, r1, #24
 800079c:	d512      	bpl.n	80007c4 <HAL_DMA_IRQHandler+0x78>
 800079e:	6951      	ldr	r1, [r2, #20]
 80007a0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80007a4:	6151      	str	r1, [r2, #20]
 80007a6:	60ab      	str	r3, [r5, #8]
 80007a8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80007aa:	f043 0302 	orr.w	r3, r3, #2
 80007ae:	64e3      	str	r3, [r4, #76]	; 0x4c
 80007b0:	2304      	movs	r3, #4
 80007b2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 80007b6:	2300      	movs	r3, #0
 80007b8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 80007bc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80007be:	b10b      	cbz	r3, 80007c4 <HAL_DMA_IRQHandler+0x78>
 80007c0:	4620      	mov	r0, r4
 80007c2:	4798      	blx	r3
 80007c4:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80007c6:	4b38      	ldr	r3, [pc, #224]	; (80008a8 <HAL_DMA_IRQHandler+0x15c>)
 80007c8:	682a      	ldr	r2, [r5, #0]
 80007ca:	408b      	lsls	r3, r1
 80007cc:	4213      	tst	r3, r2
 80007ce:	d016      	beq.n	80007fe <HAL_DMA_IRQHandler+0xb2>
 80007d0:	6822      	ldr	r2, [r4, #0]
 80007d2:	6811      	ldr	r1, [r2, #0]
 80007d4:	078e      	lsls	r6, r1, #30
 80007d6:	d512      	bpl.n	80007fe <HAL_DMA_IRQHandler+0xb2>
 80007d8:	6811      	ldr	r1, [r2, #0]
 80007da:	f021 0102 	bic.w	r1, r1, #2
 80007de:	6011      	str	r1, [r2, #0]
 80007e0:	60ab      	str	r3, [r5, #8]
 80007e2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80007e4:	f043 0304 	orr.w	r3, r3, #4
 80007e8:	64e3      	str	r3, [r4, #76]	; 0x4c
 80007ea:	2304      	movs	r3, #4
 80007ec:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 80007f0:	2300      	movs	r3, #0
 80007f2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 80007f6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80007f8:	b10b      	cbz	r3, 80007fe <HAL_DMA_IRQHandler+0xb2>
 80007fa:	4620      	mov	r0, r4
 80007fc:	4798      	blx	r3
 80007fe:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8000800:	682b      	ldr	r3, [r5, #0]
 8000802:	2210      	movs	r2, #16
 8000804:	408a      	lsls	r2, r1
 8000806:	421a      	tst	r2, r3
 8000808:	d01e      	beq.n	8000848 <HAL_DMA_IRQHandler+0xfc>
 800080a:	6823      	ldr	r3, [r4, #0]
 800080c:	6819      	ldr	r1, [r3, #0]
 800080e:	0708      	lsls	r0, r1, #28
 8000810:	d51a      	bpl.n	8000848 <HAL_DMA_IRQHandler+0xfc>
 8000812:	6819      	ldr	r1, [r3, #0]
 8000814:	0349      	lsls	r1, r1, #13
 8000816:	d508      	bpl.n	800082a <HAL_DMA_IRQHandler+0xde>
 8000818:	60aa      	str	r2, [r5, #8]
 800081a:	681a      	ldr	r2, [r3, #0]
 800081c:	0312      	lsls	r2, r2, #12
 800081e:	d50c      	bpl.n	800083a <HAL_DMA_IRQHandler+0xee>
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	031e      	lsls	r6, r3, #12
 8000824:	d50c      	bpl.n	8000840 <HAL_DMA_IRQHandler+0xf4>
 8000826:	2341      	movs	r3, #65	; 0x41
 8000828:	e008      	b.n	800083c <HAL_DMA_IRQHandler+0xf0>
 800082a:	6819      	ldr	r1, [r3, #0]
 800082c:	05c8      	lsls	r0, r1, #23
 800082e:	bf5e      	ittt	pl
 8000830:	6819      	ldrpl	r1, [r3, #0]
 8000832:	f021 0108 	bicpl.w	r1, r1, #8
 8000836:	6019      	strpl	r1, [r3, #0]
 8000838:	60aa      	str	r2, [r5, #8]
 800083a:	2331      	movs	r3, #49	; 0x31
 800083c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 8000840:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000842:	b10b      	cbz	r3, 8000848 <HAL_DMA_IRQHandler+0xfc>
 8000844:	4620      	mov	r0, r4
 8000846:	4798      	blx	r3
 8000848:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800084a:	682b      	ldr	r3, [r5, #0]
 800084c:	2220      	movs	r2, #32
 800084e:	408a      	lsls	r2, r1
 8000850:	421a      	tst	r2, r3
 8000852:	d026      	beq.n	80008a2 <HAL_DMA_IRQHandler+0x156>
 8000854:	6823      	ldr	r3, [r4, #0]
 8000856:	6819      	ldr	r1, [r3, #0]
 8000858:	06c9      	lsls	r1, r1, #27
 800085a:	d522      	bpl.n	80008a2 <HAL_DMA_IRQHandler+0x156>
 800085c:	6819      	ldr	r1, [r3, #0]
 800085e:	034e      	lsls	r6, r1, #13
 8000860:	d509      	bpl.n	8000876 <HAL_DMA_IRQHandler+0x12a>
 8000862:	60aa      	str	r2, [r5, #8]
 8000864:	681a      	ldr	r2, [r3, #0]
 8000866:	0315      	lsls	r5, r2, #12
 8000868:	d401      	bmi.n	800086e <HAL_DMA_IRQHandler+0x122>
 800086a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800086c:	e014      	b.n	8000898 <HAL_DMA_IRQHandler+0x14c>
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	0318      	lsls	r0, r3, #12
 8000872:	d516      	bpl.n	80008a2 <HAL_DMA_IRQHandler+0x156>
 8000874:	e00f      	b.n	8000896 <HAL_DMA_IRQHandler+0x14a>
 8000876:	6819      	ldr	r1, [r3, #0]
 8000878:	05c9      	lsls	r1, r1, #23
 800087a:	bf5e      	ittt	pl
 800087c:	6819      	ldrpl	r1, [r3, #0]
 800087e:	f021 0110 	bicpl.w	r1, r1, #16
 8000882:	6019      	strpl	r1, [r3, #0]
 8000884:	60aa      	str	r2, [r5, #8]
 8000886:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000888:	64e3      	str	r3, [r4, #76]	; 0x4c
 800088a:	2311      	movs	r3, #17
 800088c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 8000890:	2300      	movs	r3, #0
 8000892:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8000896:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000898:	b11b      	cbz	r3, 80008a2 <HAL_DMA_IRQHandler+0x156>
 800089a:	4620      	mov	r0, r4
 800089c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80008a0:	4718      	bx	r3
 80008a2:	bd70      	pop	{r4, r5, r6, pc}
 80008a4:	00800001 	addeq	r0, r0, r1
 80008a8:	00800004 	addeq	r0, r0, r4

080008ac <HAL_PWREx_EnableOverDrive>:
 80008ac:	b513      	push	{r0, r1, r4, lr}
 80008ae:	2300      	movs	r3, #0
 80008b0:	9301      	str	r3, [sp, #4]
 80008b2:	4b19      	ldr	r3, [pc, #100]	; (8000918 <HAL_PWREx_EnableOverDrive+0x6c>)
 80008b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008b6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80008ba:	641a      	str	r2, [r3, #64]	; 0x40
 80008bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008be:	4a17      	ldr	r2, [pc, #92]	; (800091c <HAL_PWREx_EnableOverDrive+0x70>)
 80008c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008c4:	9301      	str	r3, [sp, #4]
 80008c6:	9b01      	ldr	r3, [sp, #4]
 80008c8:	6813      	ldr	r3, [r2, #0]
 80008ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008ce:	6013      	str	r3, [r2, #0]
 80008d0:	f7ff fe92 	bl	80005f8 <HAL_GetTick>
 80008d4:	4604      	mov	r4, r0
 80008d6:	4b11      	ldr	r3, [pc, #68]	; (800091c <HAL_PWREx_EnableOverDrive+0x70>)
 80008d8:	685a      	ldr	r2, [r3, #4]
 80008da:	03d2      	lsls	r2, r2, #15
 80008dc:	d407      	bmi.n	80008ee <HAL_PWREx_EnableOverDrive+0x42>
 80008de:	f7ff fe8b 	bl	80005f8 <HAL_GetTick>
 80008e2:	1b00      	subs	r0, r0, r4
 80008e4:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80008e8:	d9f5      	bls.n	80008d6 <HAL_PWREx_EnableOverDrive+0x2a>
 80008ea:	2003      	movs	r0, #3
 80008ec:	e012      	b.n	8000914 <HAL_PWREx_EnableOverDrive+0x68>
 80008ee:	681a      	ldr	r2, [r3, #0]
 80008f0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80008f4:	601a      	str	r2, [r3, #0]
 80008f6:	f7ff fe7f 	bl	80005f8 <HAL_GetTick>
 80008fa:	4604      	mov	r4, r0
 80008fc:	4b07      	ldr	r3, [pc, #28]	; (800091c <HAL_PWREx_EnableOverDrive+0x70>)
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	039b      	lsls	r3, r3, #14
 8000902:	d406      	bmi.n	8000912 <HAL_PWREx_EnableOverDrive+0x66>
 8000904:	f7ff fe78 	bl	80005f8 <HAL_GetTick>
 8000908:	1b00      	subs	r0, r0, r4
 800090a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800090e:	d9f5      	bls.n	80008fc <HAL_PWREx_EnableOverDrive+0x50>
 8000910:	e7eb      	b.n	80008ea <HAL_PWREx_EnableOverDrive+0x3e>
 8000912:	2000      	movs	r0, #0
 8000914:	b002      	add	sp, #8
 8000916:	bd10      	pop	{r4, pc}
 8000918:	40023800 	andmi	r3, r2, r0, lsl #16
 800091c:	40007000 	andmi	r7, r0, r0

08000920 <HAL_DMAEx_MultiBufferStart_IT>:
 8000920:	b530      	push	{r4, r5, lr}
 8000922:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8000926:	2c01      	cmp	r4, #1
 8000928:	d03a      	beq.n	80009a0 <HAL_DMAEx_MultiBufferStart_IT+0x80>
 800092a:	2401      	movs	r4, #1
 800092c:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
 8000930:	6804      	ldr	r4, [r0, #0]
 8000932:	6825      	ldr	r5, [r4, #0]
 8000934:	032d      	lsls	r5, r5, #12
 8000936:	d401      	bmi.n	800093c <HAL_DMAEx_MultiBufferStart_IT+0x1c>
 8000938:	2512      	movs	r5, #18
 800093a:	e003      	b.n	8000944 <HAL_DMAEx_MultiBufferStart_IT+0x24>
 800093c:	6825      	ldr	r5, [r4, #0]
 800093e:	032d      	lsls	r5, r5, #12
 8000940:	d502      	bpl.n	8000948 <HAL_DMAEx_MultiBufferStart_IT+0x28>
 8000942:	2522      	movs	r5, #34	; 0x22
 8000944:	f880 5035 	strb.w	r5, [r0, #53]	; 0x35
 8000948:	6825      	ldr	r5, [r4, #0]
 800094a:	f025 0501 	bic.w	r5, r5, #1
 800094e:	6025      	str	r5, [r4, #0]
 8000950:	6825      	ldr	r5, [r4, #0]
 8000952:	f445 2580 	orr.w	r5, r5, #262144	; 0x40000
 8000956:	6025      	str	r5, [r4, #0]
 8000958:	6123      	str	r3, [r4, #16]
 800095a:	9b03      	ldr	r3, [sp, #12]
 800095c:	6063      	str	r3, [r4, #4]
 800095e:	6883      	ldr	r3, [r0, #8]
 8000960:	2b40      	cmp	r3, #64	; 0x40
 8000962:	bf0b      	itete	eq
 8000964:	60a2      	streq	r2, [r4, #8]
 8000966:	60a1      	strne	r1, [r4, #8]
 8000968:	60e1      	streq	r1, [r4, #12]
 800096a:	60e2      	strne	r2, [r4, #12]
 800096c:	6823      	ldr	r3, [r4, #0]
 800096e:	f043 0310 	orr.w	r3, r3, #16
 8000972:	6023      	str	r3, [r4, #0]
 8000974:	6823      	ldr	r3, [r4, #0]
 8000976:	f043 0308 	orr.w	r3, r3, #8
 800097a:	6023      	str	r3, [r4, #0]
 800097c:	6823      	ldr	r3, [r4, #0]
 800097e:	f043 0304 	orr.w	r3, r3, #4
 8000982:	6023      	str	r3, [r4, #0]
 8000984:	6963      	ldr	r3, [r4, #20]
 8000986:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800098a:	6163      	str	r3, [r4, #20]
 800098c:	6823      	ldr	r3, [r4, #0]
 800098e:	f043 0302 	orr.w	r3, r3, #2
 8000992:	6023      	str	r3, [r4, #0]
 8000994:	6823      	ldr	r3, [r4, #0]
 8000996:	f043 0301 	orr.w	r3, r3, #1
 800099a:	6023      	str	r3, [r4, #0]
 800099c:	2000      	movs	r0, #0
 800099e:	bd30      	pop	{r4, r5, pc}
 80009a0:	2002      	movs	r0, #2
 80009a2:	bd30      	pop	{r4, r5, pc}

080009a4 <HAL_DMAEx_ChangeMemory>:
 80009a4:	6803      	ldr	r3, [r0, #0]
 80009a6:	b90a      	cbnz	r2, 80009ac <HAL_DMAEx_ChangeMemory+0x8>
 80009a8:	60d9      	str	r1, [r3, #12]
 80009aa:	e000      	b.n	80009ae <HAL_DMAEx_ChangeMemory+0xa>
 80009ac:	6119      	str	r1, [r3, #16]
 80009ae:	2000      	movs	r0, #0
 80009b0:	4770      	bx	lr

080009b2 <FMC_SDRAM_Init>:
 80009b2:	680b      	ldr	r3, [r1, #0]
 80009b4:	6a0a      	ldr	r2, [r1, #32]
 80009b6:	2b01      	cmp	r3, #1
 80009b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009bc:	684b      	ldr	r3, [r1, #4]
 80009be:	f8d1 e008 	ldr.w	lr, [r1, #8]
 80009c2:	68cf      	ldr	r7, [r1, #12]
 80009c4:	690e      	ldr	r6, [r1, #16]
 80009c6:	694d      	ldr	r5, [r1, #20]
 80009c8:	698c      	ldr	r4, [r1, #24]
 80009ca:	f8d1 a01c 	ldr.w	sl, [r1, #28]
 80009ce:	f8d1 9024 	ldr.w	r9, [r1, #36]	; 0x24
 80009d2:	6801      	ldr	r1, [r0, #0]
 80009d4:	d013      	beq.n	80009fe <FMC_SDRAM_Init+0x4c>
 80009d6:	ea4e 0e03 	orr.w	lr, lr, r3
 80009da:	ea4e 0707 	orr.w	r7, lr, r7
 80009de:	433e      	orrs	r6, r7
 80009e0:	4335      	orrs	r5, r6
 80009e2:	432c      	orrs	r4, r5
 80009e4:	f421 48ff 	bic.w	r8, r1, #32640	; 0x7f80
 80009e8:	ea44 010a 	orr.w	r1, r4, sl
 80009ec:	430a      	orrs	r2, r1
 80009ee:	f028 087f 	bic.w	r8, r8, #127	; 0x7f
 80009f2:	ea42 0309 	orr.w	r3, r2, r9
 80009f6:	ea43 0308 	orr.w	r3, r3, r8
 80009fa:	6003      	str	r3, [r0, #0]
 80009fc:	e019      	b.n	8000a32 <FMC_SDRAM_Init+0x80>
 80009fe:	ea42 020a 	orr.w	r2, r2, sl
 8000a02:	ea4e 0e03 	orr.w	lr, lr, r3
 8000a06:	f421 4cff 	bic.w	ip, r1, #32640	; 0x7f80
 8000a0a:	ea42 0909 	orr.w	r9, r2, r9
 8000a0e:	ea4e 0707 	orr.w	r7, lr, r7
 8000a12:	6842      	ldr	r2, [r0, #4]
 8000a14:	f02c 0c7f 	bic.w	ip, ip, #127	; 0x7f
 8000a18:	433e      	orrs	r6, r7
 8000a1a:	ea49 010c 	orr.w	r1, r9, ip
 8000a1e:	4335      	orrs	r5, r6
 8000a20:	f422 4cff 	bic.w	ip, r2, #32640	; 0x7f80
 8000a24:	f02c 0c7f 	bic.w	ip, ip, #127	; 0x7f
 8000a28:	432c      	orrs	r4, r5
 8000a2a:	ea44 040c 	orr.w	r4, r4, ip
 8000a2e:	6001      	str	r1, [r0, #0]
 8000a30:	6044      	str	r4, [r0, #4]
 8000a32:	2000      	movs	r0, #0
 8000a34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08000a38 <FMC_SDRAM_Timing_Init>:
 8000a38:	2a01      	cmp	r2, #1
 8000a3a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000a3e:	68ca      	ldr	r2, [r1, #12]
 8000a40:	680e      	ldr	r6, [r1, #0]
 8000a42:	684d      	ldr	r5, [r1, #4]
 8000a44:	688c      	ldr	r4, [r1, #8]
 8000a46:	f8d1 9010 	ldr.w	r9, [r1, #16]
 8000a4a:	694b      	ldr	r3, [r1, #20]
 8000a4c:	f8d1 c018 	ldr.w	ip, [r1, #24]
 8000a50:	d01a      	beq.n	8000a88 <FMC_SDRAM_Timing_Init+0x50>
 8000a52:	6887      	ldr	r7, [r0, #8]
 8000a54:	3e01      	subs	r6, #1
 8000a56:	f007 4770 	and.w	r7, r7, #4026531840	; 0xf0000000
 8000a5a:	3d01      	subs	r5, #1
 8000a5c:	4337      	orrs	r7, r6
 8000a5e:	3c01      	subs	r4, #1
 8000a60:	ea47 1605 	orr.w	r6, r7, r5, lsl #4
 8000a64:	3a01      	subs	r2, #1
 8000a66:	ea46 2504 	orr.w	r5, r6, r4, lsl #8
 8000a6a:	ea45 3402 	orr.w	r4, r5, r2, lsl #12
 8000a6e:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
 8000a72:	3b01      	subs	r3, #1
 8000a74:	ea44 4102 	orr.w	r1, r4, r2, lsl #16
 8000a78:	ea41 5203 	orr.w	r2, r1, r3, lsl #20
 8000a7c:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
 8000a80:	ea42 6303 	orr.w	r3, r2, r3, lsl #24
 8000a84:	6083      	str	r3, [r0, #8]
 8000a86:	e01f      	b.n	8000ac8 <FMC_SDRAM_Timing_Init+0x90>
 8000a88:	68c1      	ldr	r1, [r0, #12]
 8000a8a:	f106 3eff 	add.w	lr, r6, #4294967295	; 0xffffffff
 8000a8e:	f001 4870 	and.w	r8, r1, #4026531840	; 0xf0000000
 8000a92:	1e6f      	subs	r7, r5, #1
 8000a94:	ea4e 0808 	orr.w	r8, lr, r8
 8000a98:	1e66      	subs	r6, r4, #1
 8000a9a:	ea48 1e07 	orr.w	lr, r8, r7, lsl #4
 8000a9e:	f109 35ff 	add.w	r5, r9, #4294967295	; 0xffffffff
 8000aa2:	ea4e 2706 	orr.w	r7, lr, r6, lsl #8
 8000aa6:	ea47 4605 	orr.w	r6, r7, r5, lsl #16
 8000aaa:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
 8000aae:	ea46 6505 	orr.w	r5, r6, r5, lsl #24
 8000ab2:	3b01      	subs	r3, #1
 8000ab4:	6886      	ldr	r6, [r0, #8]
 8000ab6:	60c5      	str	r5, [r0, #12]
 8000ab8:	3a01      	subs	r2, #1
 8000aba:	051b      	lsls	r3, r3, #20
 8000abc:	f006 4670 	and.w	r6, r6, #4026531840	; 0xf0000000
 8000ac0:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8000ac4:	4332      	orrs	r2, r6
 8000ac6:	6082      	str	r2, [r0, #8]
 8000ac8:	2000      	movs	r0, #0
 8000aca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000ace <FMC_SDRAM_SendCommand>:
 8000ace:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	9301      	str	r3, [sp, #4]
 8000ad4:	4604      	mov	r4, r0
 8000ad6:	e891 0009 	ldmia.w	r1, {r0, r3}
 8000ada:	4303      	orrs	r3, r0
 8000adc:	68c8      	ldr	r0, [r1, #12]
 8000ade:	ea43 2040 	orr.w	r0, r3, r0, lsl #9
 8000ae2:	688b      	ldr	r3, [r1, #8]
 8000ae4:	3b01      	subs	r3, #1
 8000ae6:	ea40 1343 	orr.w	r3, r0, r3, lsl #5
 8000aea:	9301      	str	r3, [sp, #4]
 8000aec:	9b01      	ldr	r3, [sp, #4]
 8000aee:	6123      	str	r3, [r4, #16]
 8000af0:	4615      	mov	r5, r2
 8000af2:	f7ff fd81 	bl	80005f8 <HAL_GetTick>
 8000af6:	4606      	mov	r6, r0
 8000af8:	69a0      	ldr	r0, [r4, #24]
 8000afa:	f010 0020 	ands.w	r0, r0, #32
 8000afe:	d00a      	beq.n	8000b16 <FMC_SDRAM_SendCommand+0x48>
 8000b00:	1c6b      	adds	r3, r5, #1
 8000b02:	d0f9      	beq.n	8000af8 <FMC_SDRAM_SendCommand+0x2a>
 8000b04:	b90d      	cbnz	r5, 8000b0a <FMC_SDRAM_SendCommand+0x3c>
 8000b06:	2003      	movs	r0, #3
 8000b08:	e005      	b.n	8000b16 <FMC_SDRAM_SendCommand+0x48>
 8000b0a:	f7ff fd75 	bl	80005f8 <HAL_GetTick>
 8000b0e:	1b80      	subs	r0, r0, r6
 8000b10:	42a8      	cmp	r0, r5
 8000b12:	d9f1      	bls.n	8000af8 <FMC_SDRAM_SendCommand+0x2a>
 8000b14:	e7f7      	b.n	8000b06 <FMC_SDRAM_SendCommand+0x38>
 8000b16:	b002      	add	sp, #8
 8000b18:	bd70      	pop	{r4, r5, r6, pc}

08000b1a <FMC_SDRAM_ProgramRefreshRate>:
 8000b1a:	6943      	ldr	r3, [r0, #20]
 8000b1c:	ea43 0141 	orr.w	r1, r3, r1, lsl #1
 8000b20:	6141      	str	r1, [r0, #20]
 8000b22:	2000      	movs	r0, #0
 8000b24:	4770      	bx	lr

08000b26 <HAL_UART_MspInit>:
 8000b26:	4770      	bx	lr

08000b28 <UART_WaitOnFlagUntilTimeout>:
 8000b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000b2c:	4604      	mov	r4, r0
 8000b2e:	460e      	mov	r6, r1
 8000b30:	4690      	mov	r8, r2
 8000b32:	461d      	mov	r5, r3
 8000b34:	f7ff fd60 	bl	80005f8 <HAL_GetTick>
 8000b38:	4607      	mov	r7, r0
 8000b3a:	f1b8 0f00 	cmp.w	r8, #0
 8000b3e:	d136      	bne.n	8000bae <UART_WaitOnFlagUntilTimeout+0x86>
 8000b40:	6822      	ldr	r2, [r4, #0]
 8000b42:	69d3      	ldr	r3, [r2, #28]
 8000b44:	4033      	ands	r3, r6
 8000b46:	42b3      	cmp	r3, r6
 8000b48:	d00e      	beq.n	8000b68 <UART_WaitOnFlagUntilTimeout+0x40>
 8000b4a:	1c69      	adds	r1, r5, #1
 8000b4c:	d0f9      	beq.n	8000b42 <UART_WaitOnFlagUntilTimeout+0x1a>
 8000b4e:	b17d      	cbz	r5, 8000b70 <UART_WaitOnFlagUntilTimeout+0x48>
 8000b50:	f7ff fd52 	bl	80005f8 <HAL_GetTick>
 8000b54:	1bc0      	subs	r0, r0, r7
 8000b56:	42a8      	cmp	r0, r5
 8000b58:	d3f2      	bcc.n	8000b40 <UART_WaitOnFlagUntilTimeout+0x18>
 8000b5a:	e009      	b.n	8000b70 <UART_WaitOnFlagUntilTimeout+0x48>
 8000b5c:	1c6b      	adds	r3, r5, #1
 8000b5e:	d106      	bne.n	8000b6e <UART_WaitOnFlagUntilTimeout+0x46>
 8000b60:	69d3      	ldr	r3, [r2, #28]
 8000b62:	4033      	ands	r3, r6
 8000b64:	42b3      	cmp	r3, r6
 8000b66:	d0f9      	beq.n	8000b5c <UART_WaitOnFlagUntilTimeout+0x34>
 8000b68:	2000      	movs	r0, #0
 8000b6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000b6e:	b9cd      	cbnz	r5, 8000ba4 <UART_WaitOnFlagUntilTimeout+0x7c>
 8000b70:	6823      	ldr	r3, [r4, #0]
 8000b72:	681a      	ldr	r2, [r3, #0]
 8000b74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000b78:	601a      	str	r2, [r3, #0]
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	f022 0220 	bic.w	r2, r2, #32
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	681a      	ldr	r2, [r3, #0]
 8000b84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000b88:	601a      	str	r2, [r3, #0]
 8000b8a:	689a      	ldr	r2, [r3, #8]
 8000b8c:	f022 0201 	bic.w	r2, r2, #1
 8000b90:	609a      	str	r2, [r3, #8]
 8000b92:	2301      	movs	r3, #1
 8000b94:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
 8000b98:	2300      	movs	r3, #0
 8000b9a:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 8000b9e:	2003      	movs	r0, #3
 8000ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000ba4:	f7ff fd28 	bl	80005f8 <HAL_GetTick>
 8000ba8:	1bc0      	subs	r0, r0, r7
 8000baa:	42a8      	cmp	r0, r5
 8000bac:	d2e0      	bcs.n	8000b70 <UART_WaitOnFlagUntilTimeout+0x48>
 8000bae:	6822      	ldr	r2, [r4, #0]
 8000bb0:	e7d6      	b.n	8000b60 <UART_WaitOnFlagUntilTimeout+0x38>
 8000bb2:	0000      	movs	r0, r0

08000bb4 <UART_SetConfig>:
 8000bb4:	b538      	push	{r3, r4, r5, lr}
 8000bb6:	4604      	mov	r4, r0
 8000bb8:	6805      	ldr	r5, [r0, #0]
 8000bba:	68a2      	ldr	r2, [r4, #8]
 8000bbc:	6921      	ldr	r1, [r4, #16]
 8000bbe:	69c3      	ldr	r3, [r0, #28]
 8000bc0:	6828      	ldr	r0, [r5, #0]
 8000bc2:	4311      	orrs	r1, r2
 8000bc4:	6962      	ldr	r2, [r4, #20]
 8000bc6:	430a      	orrs	r2, r1
 8000bc8:	ea42 0103 	orr.w	r1, r2, r3
 8000bcc:	4a81      	ldr	r2, [pc, #516]	; (8000dd4 <UART_SetConfig+0x220>)
 8000bce:	4002      	ands	r2, r0
 8000bd0:	430a      	orrs	r2, r1
 8000bd2:	602a      	str	r2, [r5, #0]
 8000bd4:	686a      	ldr	r2, [r5, #4]
 8000bd6:	6a20      	ldr	r0, [r4, #32]
 8000bd8:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8000bdc:	68e2      	ldr	r2, [r4, #12]
 8000bde:	430a      	orrs	r2, r1
 8000be0:	606a      	str	r2, [r5, #4]
 8000be2:	68aa      	ldr	r2, [r5, #8]
 8000be4:	69a1      	ldr	r1, [r4, #24]
 8000be6:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8000bea:	4301      	orrs	r1, r0
 8000bec:	430a      	orrs	r2, r1
 8000bee:	60aa      	str	r2, [r5, #8]
 8000bf0:	4a79      	ldr	r2, [pc, #484]	; (8000dd8 <UART_SetConfig+0x224>)
 8000bf2:	4295      	cmp	r5, r2
 8000bf4:	d107      	bne.n	8000c06 <UART_SetConfig+0x52>
 8000bf6:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8000bfa:	4978      	ldr	r1, [pc, #480]	; (8000ddc <UART_SetConfig+0x228>)
 8000bfc:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8000c00:	f002 0203 	and.w	r2, r2, #3
 8000c04:	e009      	b.n	8000c1a <UART_SetConfig+0x66>
 8000c06:	4a76      	ldr	r2, [pc, #472]	; (8000de0 <UART_SetConfig+0x22c>)
 8000c08:	4295      	cmp	r5, r2
 8000c0a:	d10c      	bne.n	8000c26 <UART_SetConfig+0x72>
 8000c0c:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 8000c10:	4974      	ldr	r1, [pc, #464]	; (8000de4 <UART_SetConfig+0x230>)
 8000c12:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8000c16:	f002 020c 	and.w	r2, r2, #12
 8000c1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000c1e:	5c8a      	ldrb	r2, [r1, r2]
 8000c20:	f040 80b1 	bne.w	8000d86 <UART_SetConfig+0x1d2>
 8000c24:	e072      	b.n	8000d0c <UART_SetConfig+0x158>
 8000c26:	4a70      	ldr	r2, [pc, #448]	; (8000de8 <UART_SetConfig+0x234>)
 8000c28:	4295      	cmp	r5, r2
 8000c2a:	d10d      	bne.n	8000c48 <UART_SetConfig+0x94>
 8000c2c:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
 8000c30:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8000c34:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8000c38:	2a10      	cmp	r2, #16
 8000c3a:	f000 8082 	beq.w	8000d42 <UART_SetConfig+0x18e>
 8000c3e:	d95d      	bls.n	8000cfc <UART_SetConfig+0x148>
 8000c40:	2a20      	cmp	r2, #32
 8000c42:	d078      	beq.n	8000d36 <UART_SetConfig+0x182>
 8000c44:	2a30      	cmp	r2, #48	; 0x30
 8000c46:	e00e      	b.n	8000c66 <UART_SetConfig+0xb2>
 8000c48:	4a68      	ldr	r2, [pc, #416]	; (8000dec <UART_SetConfig+0x238>)
 8000c4a:	4295      	cmp	r5, r2
 8000c4c:	d10d      	bne.n	8000c6a <UART_SetConfig+0xb6>
 8000c4e:	f502 32f6 	add.w	r2, r2, #125952	; 0x1ec00
 8000c52:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8000c56:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 8000c5a:	2a40      	cmp	r2, #64	; 0x40
 8000c5c:	d071      	beq.n	8000d42 <UART_SetConfig+0x18e>
 8000c5e:	d94d      	bls.n	8000cfc <UART_SetConfig+0x148>
 8000c60:	2a80      	cmp	r2, #128	; 0x80
 8000c62:	d068      	beq.n	8000d36 <UART_SetConfig+0x182>
 8000c64:	2ac0      	cmp	r2, #192	; 0xc0
 8000c66:	d076      	beq.n	8000d56 <UART_SetConfig+0x1a2>
 8000c68:	e080      	b.n	8000d6c <UART_SetConfig+0x1b8>
 8000c6a:	4a61      	ldr	r2, [pc, #388]	; (8000df0 <UART_SetConfig+0x23c>)
 8000c6c:	4295      	cmp	r5, r2
 8000c6e:	d10f      	bne.n	8000c90 <UART_SetConfig+0xdc>
 8000c70:	f502 32f4 	add.w	r2, r2, #124928	; 0x1e800
 8000c74:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8000c78:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8000c7c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8000c80:	d05f      	beq.n	8000d42 <UART_SetConfig+0x18e>
 8000c82:	d93b      	bls.n	8000cfc <UART_SetConfig+0x148>
 8000c84:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8000c88:	d055      	beq.n	8000d36 <UART_SetConfig+0x182>
 8000c8a:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8000c8e:	e7ea      	b.n	8000c66 <UART_SetConfig+0xb2>
 8000c90:	4a58      	ldr	r2, [pc, #352]	; (8000df4 <UART_SetConfig+0x240>)
 8000c92:	4295      	cmp	r5, r2
 8000c94:	d112      	bne.n	8000cbc <UART_SetConfig+0x108>
 8000c96:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
 8000c9a:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8000c9e:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8000ca2:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8000ca6:	d04c      	beq.n	8000d42 <UART_SetConfig+0x18e>
 8000ca8:	d802      	bhi.n	8000cb0 <UART_SetConfig+0xfc>
 8000caa:	2a00      	cmp	r2, #0
 8000cac:	d03d      	beq.n	8000d2a <UART_SetConfig+0x176>
 8000cae:	e05d      	b.n	8000d6c <UART_SetConfig+0x1b8>
 8000cb0:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8000cb4:	d03f      	beq.n	8000d36 <UART_SetConfig+0x182>
 8000cb6:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8000cba:	e7d4      	b.n	8000c66 <UART_SetConfig+0xb2>
 8000cbc:	4a4e      	ldr	r2, [pc, #312]	; (8000df8 <UART_SetConfig+0x244>)
 8000cbe:	4295      	cmp	r5, r2
 8000cc0:	d10f      	bne.n	8000ce2 <UART_SetConfig+0x12e>
 8000cc2:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8000cc6:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8000cca:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 8000cce:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8000cd2:	d036      	beq.n	8000d42 <UART_SetConfig+0x18e>
 8000cd4:	d912      	bls.n	8000cfc <UART_SetConfig+0x148>
 8000cd6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000cda:	d02c      	beq.n	8000d36 <UART_SetConfig+0x182>
 8000cdc:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 8000ce0:	e7c1      	b.n	8000c66 <UART_SetConfig+0xb2>
 8000ce2:	4a46      	ldr	r2, [pc, #280]	; (8000dfc <UART_SetConfig+0x248>)
 8000ce4:	4295      	cmp	r5, r2
 8000ce6:	d141      	bne.n	8000d6c <UART_SetConfig+0x1b8>
 8000ce8:	f502 32de 	add.w	r2, r2, #113664	; 0x1bc00
 8000cec:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8000cf0:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 8000cf4:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8000cf8:	d023      	beq.n	8000d42 <UART_SetConfig+0x18e>
 8000cfa:	d801      	bhi.n	8000d00 <UART_SetConfig+0x14c>
 8000cfc:	b17a      	cbz	r2, 8000d1e <UART_SetConfig+0x16a>
 8000cfe:	e035      	b.n	8000d6c <UART_SetConfig+0x1b8>
 8000d00:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8000d04:	d017      	beq.n	8000d36 <UART_SetConfig+0x182>
 8000d06:	f5b2 4f40 	cmp.w	r2, #49152	; 0xc000
 8000d0a:	e7ac      	b.n	8000c66 <UART_SetConfig+0xb2>
 8000d0c:	2a08      	cmp	r2, #8
 8000d0e:	d830      	bhi.n	8000d72 <UART_SetConfig+0x1be>
 8000d10:	e8df f002 	tbb	[pc, r2]
 8000d14:	2f140e08 	svccs	0x00140e08
 8000d18:	2f2f2f1a 	svccs	0x002f2f1a
 8000d1c:	f5b30024 			; <UNDEFINED> instruction: 0xf5b30024
 8000d20:	4f00      	ldr	r7, [pc, #0]	; (8000d24 <UART_SetConfig+0x170>)
 8000d22:	d139      	bne.n	8000d98 <UART_SetConfig+0x1e4>
 8000d24:	f001 faa2 	bl	800226c <HAL_RCC_GetPCLK1Freq>
 8000d28:	e010      	b.n	8000d4c <UART_SetConfig+0x198>
 8000d2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000d2e:	d136      	bne.n	8000d9e <UART_SetConfig+0x1ea>
 8000d30:	f001 fab2 	bl	8002298 <HAL_RCC_GetPCLK2Freq>
 8000d34:	e00a      	b.n	8000d4c <UART_SetConfig+0x198>
 8000d36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000d3a:	d133      	bne.n	8000da4 <UART_SetConfig+0x1f0>
 8000d3c:	6860      	ldr	r0, [r4, #4]
 8000d3e:	4b30      	ldr	r3, [pc, #192]	; (8000e00 <UART_SetConfig+0x24c>)
 8000d40:	e00f      	b.n	8000d62 <UART_SetConfig+0x1ae>
 8000d42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000d46:	d133      	bne.n	8000db0 <UART_SetConfig+0x1fc>
 8000d48:	f001 fa36 	bl	80021b8 <HAL_RCC_GetSysClockFreq>
 8000d4c:	0040      	lsls	r0, r0, #1
 8000d4e:	6863      	ldr	r3, [r4, #4]
 8000d50:	fbb0 f3f3 	udiv	r3, r0, r3
 8000d54:	e007      	b.n	8000d66 <UART_SetConfig+0x1b2>
 8000d56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000d5a:	d131      	bne.n	8000dc0 <UART_SetConfig+0x20c>
 8000d5c:	6860      	ldr	r0, [r4, #4]
 8000d5e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d62:	fbb3 f3f0 	udiv	r3, r3, r0
 8000d66:	b29b      	uxth	r3, r3
 8000d68:	2000      	movs	r0, #0
 8000d6a:	e004      	b.n	8000d76 <UART_SetConfig+0x1c2>
 8000d6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000d70:	d12e      	bne.n	8000dd0 <UART_SetConfig+0x21c>
 8000d72:	2001      	movs	r0, #1
 8000d74:	2300      	movs	r3, #0
 8000d76:	f023 010f 	bic.w	r1, r3, #15
 8000d7a:	6822      	ldr	r2, [r4, #0]
 8000d7c:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8000d80:	430b      	orrs	r3, r1
 8000d82:	60d3      	str	r3, [r2, #12]
 8000d84:	bd38      	pop	{r3, r4, r5, pc}
 8000d86:	2a08      	cmp	r2, #8
 8000d88:	d822      	bhi.n	8000dd0 <UART_SetConfig+0x21c>
 8000d8a:	e8df f002 	tbb	[pc, r2]
 8000d8e:	210b0805 	tstcs	fp, r5, lsl #16
 8000d92:	21212111 			; <UNDEFINED> instruction: 0x21212111
 8000d96:	f0010019 			; <UNDEFINED> instruction: 0xf0010019
 8000d9a:	fa68 e00a 			; <UNDEFINED> instruction: 0xfa68e00a
 8000d9e:	f001 fa7b 	bl	8002298 <HAL_RCC_GetPCLK2Freq>
 8000da2:	e007      	b.n	8000db4 <UART_SetConfig+0x200>
 8000da4:	6862      	ldr	r2, [r4, #4]
 8000da6:	4b17      	ldr	r3, [pc, #92]	; (8000e04 <UART_SetConfig+0x250>)
 8000da8:	fbb3 f3f2 	udiv	r3, r3, r2
 8000dac:	b29b      	uxth	r3, r3
 8000dae:	e00c      	b.n	8000dca <UART_SetConfig+0x216>
 8000db0:	f001 fa02 	bl	80021b8 <HAL_RCC_GetSysClockFreq>
 8000db4:	6863      	ldr	r3, [r4, #4]
 8000db6:	fbb0 f0f3 	udiv	r0, r0, r3
 8000dba:	b280      	uxth	r0, r0
 8000dbc:	60e8      	str	r0, [r5, #12]
 8000dbe:	e005      	b.n	8000dcc <UART_SetConfig+0x218>
 8000dc0:	6862      	ldr	r2, [r4, #4]
 8000dc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000dc6:	fbb3 f3f2 	udiv	r3, r3, r2
 8000dca:	60eb      	str	r3, [r5, #12]
 8000dcc:	2000      	movs	r0, #0
 8000dce:	bd38      	pop	{r3, r4, r5, pc}
 8000dd0:	2001      	movs	r0, #1
 8000dd2:	bd38      	pop	{r3, r4, r5, pc}
 8000dd4:	efff69f3 	svc	0x00ff69f3
 8000dd8:	40011000 	andmi	r1, r1, r0
 8000ddc:	0800514d 	stmdaeq	r0, {r0, r2, r3, r6, r8, ip, lr}
 8000de0:	40004400 	andmi	r4, r0, r0, lsl #8
 8000de4:	08005140 	stmdaeq	r0, {r6, r8, ip, lr}
 8000de8:	40004800 	andmi	r4, r0, r0, lsl #16
 8000dec:	40004c00 	andmi	r4, r0, r0, lsl #24
 8000df0:	40005000 	andmi	r5, r0, r0
 8000df4:	40011400 	andmi	r1, r1, r0, lsl #8
 8000df8:	40007800 	andmi	r7, r0, r0, lsl #16
 8000dfc:	40007c00 	andmi	r7, r0, r0, lsl #24
 8000e00:	01e84800 	mvneq	r4, r0, lsl #16
 8000e04:	00f42400 	rscseq	r2, r4, r0, lsl #8

08000e08 <UART_AdvFeatureConfig>:
 8000e08:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000e0a:	07da      	lsls	r2, r3, #31
 8000e0c:	b510      	push	{r4, lr}
 8000e0e:	bf41      	itttt	mi
 8000e10:	6804      	ldrmi	r4, [r0, #0]
 8000e12:	6862      	ldrmi	r2, [r4, #4]
 8000e14:	f422 3100 	bicmi.w	r1, r2, #131072	; 0x20000
 8000e18:	6a82      	ldrmi	r2, [r0, #40]	; 0x28
 8000e1a:	bf44      	itt	mi
 8000e1c:	430a      	orrmi	r2, r1
 8000e1e:	6062      	strmi	r2, [r4, #4]
 8000e20:	079c      	lsls	r4, r3, #30
 8000e22:	bf41      	itttt	mi
 8000e24:	6804      	ldrmi	r4, [r0, #0]
 8000e26:	6862      	ldrmi	r2, [r4, #4]
 8000e28:	f422 3180 	bicmi.w	r1, r2, #65536	; 0x10000
 8000e2c:	6ac2      	ldrmi	r2, [r0, #44]	; 0x2c
 8000e2e:	bf44      	itt	mi
 8000e30:	430a      	orrmi	r2, r1
 8000e32:	6062      	strmi	r2, [r4, #4]
 8000e34:	0759      	lsls	r1, r3, #29
 8000e36:	bf41      	itttt	mi
 8000e38:	6804      	ldrmi	r4, [r0, #0]
 8000e3a:	6862      	ldrmi	r2, [r4, #4]
 8000e3c:	f422 2180 	bicmi.w	r1, r2, #262144	; 0x40000
 8000e40:	6b02      	ldrmi	r2, [r0, #48]	; 0x30
 8000e42:	bf44      	itt	mi
 8000e44:	430a      	orrmi	r2, r1
 8000e46:	6062      	strmi	r2, [r4, #4]
 8000e48:	071a      	lsls	r2, r3, #28
 8000e4a:	bf41      	itttt	mi
 8000e4c:	6804      	ldrmi	r4, [r0, #0]
 8000e4e:	6862      	ldrmi	r2, [r4, #4]
 8000e50:	f422 4100 	bicmi.w	r1, r2, #32768	; 0x8000
 8000e54:	6b42      	ldrmi	r2, [r0, #52]	; 0x34
 8000e56:	bf44      	itt	mi
 8000e58:	430a      	orrmi	r2, r1
 8000e5a:	6062      	strmi	r2, [r4, #4]
 8000e5c:	06dc      	lsls	r4, r3, #27
 8000e5e:	bf41      	itttt	mi
 8000e60:	6804      	ldrmi	r4, [r0, #0]
 8000e62:	68a2      	ldrmi	r2, [r4, #8]
 8000e64:	f422 5180 	bicmi.w	r1, r2, #4096	; 0x1000
 8000e68:	6b82      	ldrmi	r2, [r0, #56]	; 0x38
 8000e6a:	bf44      	itt	mi
 8000e6c:	430a      	orrmi	r2, r1
 8000e6e:	60a2      	strmi	r2, [r4, #8]
 8000e70:	0699      	lsls	r1, r3, #26
 8000e72:	bf41      	itttt	mi
 8000e74:	6804      	ldrmi	r4, [r0, #0]
 8000e76:	68a2      	ldrmi	r2, [r4, #8]
 8000e78:	f422 5100 	bicmi.w	r1, r2, #8192	; 0x2000
 8000e7c:	6bc2      	ldrmi	r2, [r0, #60]	; 0x3c
 8000e7e:	bf44      	itt	mi
 8000e80:	430a      	orrmi	r2, r1
 8000e82:	60a2      	strmi	r2, [r4, #8]
 8000e84:	065a      	lsls	r2, r3, #25
 8000e86:	d510      	bpl.n	8000eaa <UART_AdvFeatureConfig+0xa2>
 8000e88:	6801      	ldr	r1, [r0, #0]
 8000e8a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8000e8c:	684a      	ldr	r2, [r1, #4]
 8000e8e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000e92:	4322      	orrs	r2, r4
 8000e94:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8000e98:	604a      	str	r2, [r1, #4]
 8000e9a:	bf01      	itttt	eq
 8000e9c:	684a      	ldreq	r2, [r1, #4]
 8000e9e:	f422 04c0 	biceq.w	r4, r2, #6291456	; 0x600000
 8000ea2:	6c42      	ldreq	r2, [r0, #68]	; 0x44
 8000ea4:	4322      	orreq	r2, r4
 8000ea6:	bf08      	it	eq
 8000ea8:	604a      	streq	r2, [r1, #4]
 8000eaa:	061b      	lsls	r3, r3, #24
 8000eac:	bf41      	itttt	mi
 8000eae:	6801      	ldrmi	r1, [r0, #0]
 8000eb0:	684b      	ldrmi	r3, [r1, #4]
 8000eb2:	f423 2200 	bicmi.w	r2, r3, #524288	; 0x80000
 8000eb6:	6c83      	ldrmi	r3, [r0, #72]	; 0x48
 8000eb8:	bf44      	itt	mi
 8000eba:	4313      	orrmi	r3, r2
 8000ebc:	604b      	strmi	r3, [r1, #4]
 8000ebe:	bd10      	pop	{r4, pc}

08000ec0 <UART_CheckIdleState>:
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	6803      	ldr	r3, [r0, #0]
 8000ec4:	b510      	push	{r4, lr}
 8000ec6:	66c2      	str	r2, [r0, #108]	; 0x6c
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	0719      	lsls	r1, r3, #28
 8000ecc:	4604      	mov	r4, r0
 8000ece:	d404      	bmi.n	8000eda <UART_CheckIdleState+0x1a>
 8000ed0:	6823      	ldr	r3, [r4, #0]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	075b      	lsls	r3, r3, #29
 8000ed6:	d514      	bpl.n	8000f02 <UART_CheckIdleState+0x42>
 8000ed8:	e009      	b.n	8000eee <UART_CheckIdleState+0x2e>
 8000eda:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8000ede:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8000ee2:	f7ff fe21 	bl	8000b28 <UART_WaitOnFlagUntilTimeout>
 8000ee6:	2800      	cmp	r0, #0
 8000ee8:	d0f2      	beq.n	8000ed0 <UART_CheckIdleState+0x10>
 8000eea:	2003      	movs	r0, #3
 8000eec:	bd10      	pop	{r4, pc}
 8000eee:	4620      	mov	r0, r4
 8000ef0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8000efa:	f7ff fe15 	bl	8000b28 <UART_WaitOnFlagUntilTimeout>
 8000efe:	2800      	cmp	r0, #0
 8000f00:	d1f3      	bne.n	8000eea <UART_CheckIdleState+0x2a>
 8000f02:	2301      	movs	r3, #1
 8000f04:	2000      	movs	r0, #0
 8000f06:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
 8000f0a:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
 8000f0e:	bd10      	pop	{r4, pc}

08000f10 <HAL_UART_Init>:
 8000f10:	b510      	push	{r4, lr}
 8000f12:	4604      	mov	r4, r0
 8000f14:	b360      	cbz	r0, 8000f70 <HAL_UART_Init+0x60>
 8000f16:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8000f1a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000f1e:	b91b      	cbnz	r3, 8000f28 <HAL_UART_Init+0x18>
 8000f20:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
 8000f24:	f7ff fdff 	bl	8000b26 <HAL_UART_MspInit>
 8000f28:	6822      	ldr	r2, [r4, #0]
 8000f2a:	2302      	movs	r3, #2
 8000f2c:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
 8000f30:	6813      	ldr	r3, [r2, #0]
 8000f32:	f023 0301 	bic.w	r3, r3, #1
 8000f36:	6013      	str	r3, [r2, #0]
 8000f38:	4620      	mov	r0, r4
 8000f3a:	f7ff fe3b 	bl	8000bb4 <UART_SetConfig>
 8000f3e:	2801      	cmp	r0, #1
 8000f40:	d016      	beq.n	8000f70 <HAL_UART_Init+0x60>
 8000f42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000f44:	b113      	cbz	r3, 8000f4c <HAL_UART_Init+0x3c>
 8000f46:	4620      	mov	r0, r4
 8000f48:	f7ff ff5e 	bl	8000e08 <UART_AdvFeatureConfig>
 8000f4c:	6823      	ldr	r3, [r4, #0]
 8000f4e:	685a      	ldr	r2, [r3, #4]
 8000f50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000f54:	605a      	str	r2, [r3, #4]
 8000f56:	689a      	ldr	r2, [r3, #8]
 8000f58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000f5c:	609a      	str	r2, [r3, #8]
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	f042 0201 	orr.w	r2, r2, #1
 8000f64:	4620      	mov	r0, r4
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000f6c:	f7ff bfa8 	b.w	8000ec0 <UART_CheckIdleState>
 8000f70:	2001      	movs	r0, #1
 8000f72:	bd10      	pop	{r4, pc}

08000f74 <LTDC_SetConfig>:
 8000f74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000f78:	6807      	ldr	r7, [r0, #0]
 8000f7a:	684c      	ldr	r4, [r1, #4]
 8000f7c:	68fd      	ldr	r5, [r7, #12]
 8000f7e:	f8d1 9018 	ldr.w	r9, [r1, #24]
 8000f82:	f107 0e84 	add.w	lr, r7, #132	; 0x84
 8000f86:	01d2      	lsls	r2, r2, #7
 8000f88:	eb0e 0302 	add.w	r3, lr, r2
 8000f8c:	f3c5 450b 	ubfx	r5, r5, #16, #12
 8000f90:	6858      	ldr	r0, [r3, #4]
 8000f92:	f400 4070 	and.w	r0, r0, #61440	; 0xf000
 8000f96:	6058      	str	r0, [r3, #4]
 8000f98:	68fe      	ldr	r6, [r7, #12]
 8000f9a:	6808      	ldr	r0, [r1, #0]
 8000f9c:	eb05 0c04 	add.w	ip, r5, r4
 8000fa0:	f3c6 460b 	ubfx	r6, r6, #16, #12
 8000fa4:	1c45      	adds	r5, r0, #1
 8000fa6:	4435      	add	r5, r6
 8000fa8:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000fac:	605d      	str	r5, [r3, #4]
 8000fae:	68fd      	ldr	r5, [r7, #12]
 8000fb0:	68ce      	ldr	r6, [r1, #12]
 8000fb2:	f3c5 050a 	ubfx	r5, r5, #0, #11
 8000fb6:	eb05 0c06 	add.w	ip, r5, r6
 8000fba:	689d      	ldr	r5, [r3, #8]
 8000fbc:	f405 4570 	and.w	r5, r5, #61440	; 0xf000
 8000fc0:	609d      	str	r5, [r3, #8]
 8000fc2:	68fe      	ldr	r6, [r7, #12]
 8000fc4:	688f      	ldr	r7, [r1, #8]
 8000fc6:	f3c6 060a 	ubfx	r6, r6, #0, #11
 8000fca:	1c7d      	adds	r5, r7, #1
 8000fcc:	4435      	add	r5, r6
 8000fce:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000fd2:	609d      	str	r5, [r3, #8]
 8000fd4:	691d      	ldr	r5, [r3, #16]
 8000fd6:	690f      	ldr	r7, [r1, #16]
 8000fd8:	f025 0507 	bic.w	r5, r5, #7
 8000fdc:	611d      	str	r5, [r3, #16]
 8000fde:	f04f 0c00 	mov.w	ip, #0
 8000fe2:	611f      	str	r7, [r3, #16]
 8000fe4:	699e      	ldr	r6, [r3, #24]
 8000fe6:	f891 5031 	ldrb.w	r5, [r1, #49]	; 0x31
 8000fea:	f891 8032 	ldrb.w	r8, [r1, #50]	; 0x32
 8000fee:	f8c3 c018 	str.w	ip, [r3, #24]
 8000ff2:	f891 6030 	ldrb.w	r6, [r1, #48]	; 0x30
 8000ff6:	ea46 6609 	orr.w	r6, r6, r9, lsl #24
 8000ffa:	ea46 2505 	orr.w	r5, r6, r5, lsl #8
 8000ffe:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
 8001002:	619d      	str	r5, [r3, #24]
 8001004:	695d      	ldr	r5, [r3, #20]
 8001006:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 800100a:	615d      	str	r5, [r3, #20]
 800100c:	694d      	ldr	r5, [r1, #20]
 800100e:	615d      	str	r5, [r3, #20]
 8001010:	69dd      	ldr	r5, [r3, #28]
 8001012:	f425 65e0 	bic.w	r5, r5, #1792	; 0x700
 8001016:	f025 0507 	bic.w	r5, r5, #7
 800101a:	61dd      	str	r5, [r3, #28]
 800101c:	6a0e      	ldr	r6, [r1, #32]
 800101e:	69cd      	ldr	r5, [r1, #28]
 8001020:	4335      	orrs	r5, r6
 8001022:	61dd      	str	r5, [r3, #28]
 8001024:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 8001026:	6a4d      	ldr	r5, [r1, #36]	; 0x24
 8001028:	f8c3 c028 	str.w	ip, [r3, #40]	; 0x28
 800102c:	629d      	str	r5, [r3, #40]	; 0x28
 800102e:	b14f      	cbz	r7, 8001044 <LTDC_SetConfig+0xd0>
 8001030:	2f01      	cmp	r7, #1
 8001032:	d009      	beq.n	8001048 <LTDC_SetConfig+0xd4>
 8001034:	1ebd      	subs	r5, r7, #2
 8001036:	2d02      	cmp	r5, #2
 8001038:	d908      	bls.n	800104c <LTDC_SetConfig+0xd8>
 800103a:	2f07      	cmp	r7, #7
 800103c:	bf0c      	ite	eq
 800103e:	2502      	moveq	r5, #2
 8001040:	2501      	movne	r5, #1
 8001042:	e004      	b.n	800104e <LTDC_SetConfig+0xda>
 8001044:	2504      	movs	r5, #4
 8001046:	e002      	b.n	800104e <LTDC_SetConfig+0xda>
 8001048:	2503      	movs	r5, #3
 800104a:	e000      	b.n	800104e <LTDC_SetConfig+0xda>
 800104c:	2502      	movs	r5, #2
 800104e:	1a24      	subs	r4, r4, r0
 8001050:	436c      	muls	r4, r5
 8001052:	1ce0      	adds	r0, r4, #3
 8001054:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8001056:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 8001058:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 800105a:	436c      	muls	r4, r5
 800105c:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8001060:	f006 26e0 	and.w	r6, r6, #3758153728	; 0xe000e000
 8001064:	62de      	str	r6, [r3, #44]	; 0x2c
 8001066:	62dc      	str	r4, [r3, #44]	; 0x2c
 8001068:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800106a:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 800106e:	f020 0007 	bic.w	r0, r0, #7
 8001072:	6318      	str	r0, [r3, #48]	; 0x30
 8001074:	6319      	str	r1, [r3, #48]	; 0x30
 8001076:	f85e 3002 	ldr.w	r3, [lr, r2]
 800107a:	f043 0301 	orr.w	r3, r3, #1
 800107e:	f84e 3002 	str.w	r3, [lr, r2]
 8001082:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001086 <HAL_LTDC_MspInit>:
 8001086:	4770      	bx	lr

08001088 <HAL_LTDC_Init>:
 8001088:	b538      	push	{r3, r4, r5, lr}
 800108a:	4604      	mov	r4, r0
 800108c:	2800      	cmp	r0, #0
 800108e:	d06a      	beq.n	8001166 <HAL_LTDC_Init+0xde>
 8001090:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 8001094:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001098:	b91b      	cbnz	r3, 80010a2 <HAL_LTDC_Init+0x1a>
 800109a:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
 800109e:	f7ff fff2 	bl	8001086 <HAL_LTDC_MspInit>
 80010a2:	2302      	movs	r3, #2
 80010a4:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
 80010a8:	6823      	ldr	r3, [r4, #0]
 80010aa:	699a      	ldr	r2, [r3, #24]
 80010ac:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80010b0:	619a      	str	r2, [r3, #24]
 80010b2:	6999      	ldr	r1, [r3, #24]
 80010b4:	6862      	ldr	r2, [r4, #4]
 80010b6:	4311      	orrs	r1, r2
 80010b8:	68a2      	ldr	r2, [r4, #8]
 80010ba:	4311      	orrs	r1, r2
 80010bc:	68e2      	ldr	r2, [r4, #12]
 80010be:	4311      	orrs	r1, r2
 80010c0:	6922      	ldr	r2, [r4, #16]
 80010c2:	430a      	orrs	r2, r1
 80010c4:	619a      	str	r2, [r3, #24]
 80010c6:	6899      	ldr	r1, [r3, #8]
 80010c8:	4a28      	ldr	r2, [pc, #160]	; (800116c <HAL_LTDC_Init+0xe4>)
 80010ca:	400a      	ands	r2, r1
 80010cc:	609a      	str	r2, [r3, #8]
 80010ce:	6899      	ldr	r1, [r3, #8]
 80010d0:	69a2      	ldr	r2, [r4, #24]
 80010d2:	430a      	orrs	r2, r1
 80010d4:	6961      	ldr	r1, [r4, #20]
 80010d6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	68d9      	ldr	r1, [r3, #12]
 80010de:	4a23      	ldr	r2, [pc, #140]	; (800116c <HAL_LTDC_Init+0xe4>)
 80010e0:	400a      	ands	r2, r1
 80010e2:	60da      	str	r2, [r3, #12]
 80010e4:	68d9      	ldr	r1, [r3, #12]
 80010e6:	6a22      	ldr	r2, [r4, #32]
 80010e8:	430a      	orrs	r2, r1
 80010ea:	69e1      	ldr	r1, [r4, #28]
 80010ec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80010f0:	60da      	str	r2, [r3, #12]
 80010f2:	6919      	ldr	r1, [r3, #16]
 80010f4:	4a1d      	ldr	r2, [pc, #116]	; (800116c <HAL_LTDC_Init+0xe4>)
 80010f6:	400a      	ands	r2, r1
 80010f8:	611a      	str	r2, [r3, #16]
 80010fa:	6919      	ldr	r1, [r3, #16]
 80010fc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80010fe:	430a      	orrs	r2, r1
 8001100:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001102:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001106:	611a      	str	r2, [r3, #16]
 8001108:	6959      	ldr	r1, [r3, #20]
 800110a:	4a18      	ldr	r2, [pc, #96]	; (800116c <HAL_LTDC_Init+0xe4>)
 800110c:	400a      	ands	r2, r1
 800110e:	615a      	str	r2, [r3, #20]
 8001110:	6959      	ldr	r1, [r3, #20]
 8001112:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001114:	430a      	orrs	r2, r1
 8001116:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001118:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800111c:	615a      	str	r2, [r3, #20]
 800111e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001120:	f894 0036 	ldrb.w	r0, [r4, #54]	; 0x36
 8001124:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8001128:	f001 417f 	and.w	r1, r1, #4278190080	; 0xff000000
 800112c:	62d9      	str	r1, [r3, #44]	; 0x2c
 800112e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001130:	f894 5034 	ldrb.w	r5, [r4, #52]	; 0x34
 8001134:	4329      	orrs	r1, r5
 8001136:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
 800113a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800113e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001140:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001142:	f042 0204 	orr.w	r2, r2, #4
 8001146:	635a      	str	r2, [r3, #52]	; 0x34
 8001148:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800114a:	f042 0202 	orr.w	r2, r2, #2
 800114e:	635a      	str	r2, [r3, #52]	; 0x34
 8001150:	699a      	ldr	r2, [r3, #24]
 8001152:	f042 0201 	orr.w	r2, r2, #1
 8001156:	619a      	str	r2, [r3, #24]
 8001158:	2000      	movs	r0, #0
 800115a:	2301      	movs	r3, #1
 800115c:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
 8001160:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
 8001164:	bd38      	pop	{r3, r4, r5, pc}
 8001166:	2001      	movs	r0, #1
 8001168:	bd38      	pop	{r3, r4, r5, pc}
 800116a:	bf00      	nop
 800116c:	f000f800 			; <UNDEFINED> instruction: 0xf000f800

08001170 <HAL_LTDC_ConfigLayer>:
 8001170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001172:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8001176:	2b01      	cmp	r3, #1
 8001178:	4606      	mov	r6, r0
 800117a:	468c      	mov	ip, r1
 800117c:	4696      	mov	lr, r2
 800117e:	f04f 0002 	mov.w	r0, #2
 8001182:	d01d      	beq.n	80011c0 <HAL_LTDC_ConfigLayer+0x50>
 8001184:	2701      	movs	r7, #1
 8001186:	f886 70a0 	strb.w	r7, [r6, #160]	; 0xa0
 800118a:	f886 00a1 	strb.w	r0, [r6, #161]	; 0xa1
 800118e:	2434      	movs	r4, #52	; 0x34
 8001190:	460d      	mov	r5, r1
 8001192:	fb04 6402 	mla	r4, r4, r2, r6
 8001196:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001198:	3438      	adds	r4, #56	; 0x38
 800119a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800119c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800119e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011a4:	682b      	ldr	r3, [r5, #0]
 80011a6:	6023      	str	r3, [r4, #0]
 80011a8:	4630      	mov	r0, r6
 80011aa:	4661      	mov	r1, ip
 80011ac:	4672      	mov	r2, lr
 80011ae:	f7ff fee1 	bl	8000f74 <LTDC_SetConfig>
 80011b2:	6833      	ldr	r3, [r6, #0]
 80011b4:	2000      	movs	r0, #0
 80011b6:	625f      	str	r7, [r3, #36]	; 0x24
 80011b8:	f886 70a1 	strb.w	r7, [r6, #161]	; 0xa1
 80011bc:	f886 00a0 	strb.w	r0, [r6, #160]	; 0xa0
 80011c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080011c2 <HAL_LTDC_SetAlpha>:
 80011c2:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	b570      	push	{r4, r5, r6, lr}
 80011ca:	f04f 0302 	mov.w	r3, #2
 80011ce:	4604      	mov	r4, r0
 80011d0:	d015      	beq.n	80011fe <HAL_LTDC_SetAlpha+0x3c>
 80011d2:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
 80011d6:	2334      	movs	r3, #52	; 0x34
 80011d8:	4353      	muls	r3, r2
 80011da:	18c6      	adds	r6, r0, r3
 80011dc:	2501      	movs	r5, #1
 80011de:	f880 50a0 	strb.w	r5, [r0, #160]	; 0xa0
 80011e2:	64f1      	str	r1, [r6, #76]	; 0x4c
 80011e4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80011e8:	4401      	add	r1, r0
 80011ea:	f7ff fec3 	bl	8000f74 <LTDC_SetConfig>
 80011ee:	6823      	ldr	r3, [r4, #0]
 80011f0:	2000      	movs	r0, #0
 80011f2:	625d      	str	r5, [r3, #36]	; 0x24
 80011f4:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1
 80011f8:	f884 00a0 	strb.w	r0, [r4, #160]	; 0xa0
 80011fc:	bd70      	pop	{r4, r5, r6, pc}
 80011fe:	4618      	mov	r0, r3
 8001200:	bd70      	pop	{r4, r5, r6, pc}

08001202 <HAL_LTDC_GetState>:
 8001202:	f890 00a1 	ldrb.w	r0, [r0, #161]	; 0xa1
 8001206:	4770      	bx	lr

08001208 <HAL_NVIC_SetPriorityGrouping>:
 8001208:	4a07      	ldr	r2, [pc, #28]	; (8001228 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800120a:	68d3      	ldr	r3, [r2, #12]
 800120c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001210:	041b      	lsls	r3, r3, #16
 8001212:	0c1b      	lsrs	r3, r3, #16
 8001214:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001218:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800121c:	f000 0007 	and.w	r0, r0, #7
 8001220:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001224:	60d3      	str	r3, [r2, #12]
 8001226:	4770      	bx	lr
 8001228:	e000ed00 	and	lr, r0, r0, lsl #26

0800122c <HAL_NVIC_SetPriority>:
 800122c:	4b15      	ldr	r3, [pc, #84]	; (8001284 <HAL_NVIC_SetPriority+0x58>)
 800122e:	68db      	ldr	r3, [r3, #12]
 8001230:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001234:	b570      	push	{r4, r5, r6, lr}
 8001236:	f1c3 0507 	rsb	r5, r3, #7
 800123a:	1d1c      	adds	r4, r3, #4
 800123c:	2d04      	cmp	r5, #4
 800123e:	bf28      	it	cs
 8001240:	2504      	movcs	r5, #4
 8001242:	2c06      	cmp	r4, #6
 8001244:	bf8c      	ite	hi
 8001246:	3b03      	subhi	r3, #3
 8001248:	2300      	movls	r3, #0
 800124a:	2401      	movs	r4, #1
 800124c:	fa04 f603 	lsl.w	r6, r4, r3
 8001250:	40ac      	lsls	r4, r5
 8001252:	3c01      	subs	r4, #1
 8001254:	3e01      	subs	r6, #1
 8001256:	4021      	ands	r1, r4
 8001258:	4099      	lsls	r1, r3
 800125a:	4032      	ands	r2, r6
 800125c:	2800      	cmp	r0, #0
 800125e:	ea42 0201 	orr.w	r2, r2, r1
 8001262:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8001266:	bfaf      	iteee	ge
 8001268:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 800126c:	f000 000f 	andlt.w	r0, r0, #15
 8001270:	4b05      	ldrlt	r3, [pc, #20]	; (8001288 <HAL_NVIC_SetPriority+0x5c>)
 8001272:	b2d2      	uxtblt	r2, r2
 8001274:	bfa5      	ittet	ge
 8001276:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 800127a:	b2d2      	uxtbge	r2, r2
 800127c:	541a      	strblt	r2, [r3, r0]
 800127e:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001282:	bd70      	pop	{r4, r5, r6, pc}
 8001284:	e000ed00 	and	lr, r0, r0, lsl #26
 8001288:	e000ed14 	and	lr, r0, r4, lsl sp

0800128c <HAL_NVIC_EnableIRQ>:
 800128c:	0941      	lsrs	r1, r0, #5
 800128e:	2301      	movs	r3, #1
 8001290:	f000 001f 	and.w	r0, r0, #31
 8001294:	4a02      	ldr	r2, [pc, #8]	; (80012a0 <HAL_NVIC_EnableIRQ+0x14>)
 8001296:	4083      	lsls	r3, r0
 8001298:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	e000e100 	and	lr, r0, r0, lsl #2

080012a4 <HAL_SYSTICK_Config>:
 80012a4:	3801      	subs	r0, #1
 80012a6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80012aa:	bf3f      	itttt	cc
 80012ac:	4b06      	ldrcc	r3, [pc, #24]	; (80012c8 <HAL_SYSTICK_Config+0x24>)
 80012ae:	4a07      	ldrcc	r2, [pc, #28]	; (80012cc <HAL_SYSTICK_Config+0x28>)
 80012b0:	6058      	strcc	r0, [r3, #4]
 80012b2:	21f0      	movcc	r1, #240	; 0xf0
 80012b4:	bf3f      	itttt	cc
 80012b6:	f882 1023 	strbcc.w	r1, [r2, #35]	; 0x23
 80012ba:	2000      	movcc	r0, #0
 80012bc:	2207      	movcc	r2, #7
 80012be:	6098      	strcc	r0, [r3, #8]
 80012c0:	bf34      	ite	cc
 80012c2:	601a      	strcc	r2, [r3, #0]
 80012c4:	2001      	movcs	r0, #1
 80012c6:	4770      	bx	lr
 80012c8:	e000e010 	and	lr, r0, r0, lsl r0
 80012cc:	e000ed00 	and	lr, r0, r0, lsl #26

080012d0 <HAL_MPU_ConfigRegion>:
 80012d0:	4911      	ldr	r1, [pc, #68]	; (8001318 <HAL_MPU_ConfigRegion+0x48>)
 80012d2:	7843      	ldrb	r3, [r0, #1]
 80012d4:	608b      	str	r3, [r1, #8]
 80012d6:	7803      	ldrb	r3, [r0, #0]
 80012d8:	b1db      	cbz	r3, 8001312 <HAL_MPU_ConfigRegion+0x42>
 80012da:	6843      	ldr	r3, [r0, #4]
 80012dc:	60cb      	str	r3, [r1, #12]
 80012de:	7ac3      	ldrb	r3, [r0, #11]
 80012e0:	7b02      	ldrb	r2, [r0, #12]
 80012e2:	061b      	lsls	r3, r3, #24
 80012e4:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80012e8:	7802      	ldrb	r2, [r0, #0]
 80012ea:	4313      	orrs	r3, r2
 80012ec:	7a82      	ldrb	r2, [r0, #10]
 80012ee:	ea43 43c2 	orr.w	r3, r3, r2, lsl #19
 80012f2:	7b42      	ldrb	r2, [r0, #13]
 80012f4:	ea43 4382 	orr.w	r3, r3, r2, lsl #18
 80012f8:	7b82      	ldrb	r2, [r0, #14]
 80012fa:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80012fe:	7bc2      	ldrb	r2, [r0, #15]
 8001300:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001304:	7a42      	ldrb	r2, [r0, #9]
 8001306:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800130a:	7a02      	ldrb	r2, [r0, #8]
 800130c:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
 8001310:	e000      	b.n	8001314 <HAL_MPU_ConfigRegion+0x44>
 8001312:	60cb      	str	r3, [r1, #12]
 8001314:	610b      	str	r3, [r1, #16]
 8001316:	4770      	bx	lr
 8001318:	e000ed90 	mul	r0, r0, sp

0800131c <HAL_RCCEx_PeriphCLKConfig>:
 800131c:	6803      	ldr	r3, [r0, #0]
 800131e:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8001322:	f013 0601 	ands.w	r6, r3, #1
 8001326:	4604      	mov	r4, r0
 8001328:	d00b      	beq.n	8001342 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800132a:	4a46      	ldr	r2, [pc, #280]	; (8001444 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 800132c:	6891      	ldr	r1, [r2, #8]
 800132e:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 8001332:	6091      	str	r1, [r2, #8]
 8001334:	6b46      	ldr	r6, [r0, #52]	; 0x34
 8001336:	6891      	ldr	r1, [r2, #8]
 8001338:	4331      	orrs	r1, r6
 800133a:	6091      	str	r1, [r2, #8]
 800133c:	fab6 f686 	clz	r6, r6
 8001340:	0976      	lsrs	r6, r6, #5
 8001342:	f413 2500 	ands.w	r5, r3, #524288	; 0x80000
 8001346:	d010      	beq.n	800136a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8001348:	493e      	ldr	r1, [pc, #248]	; (8001444 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 800134a:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 800134c:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8001350:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001354:	432a      	orrs	r2, r5
 8001356:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 800135a:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
 800135e:	bf15      	itete	ne
 8001360:	fab5 f585 	clzne	r5, r5
 8001364:	2500      	moveq	r5, #0
 8001366:	096d      	lsrne	r5, r5, #5
 8001368:	2601      	moveq	r6, #1
 800136a:	02d9      	lsls	r1, r3, #11
 800136c:	d510      	bpl.n	8001390 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800136e:	4835      	ldr	r0, [pc, #212]	; (8001444 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8001370:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001372:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8001376:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800137a:	430a      	orrs	r2, r1
 800137c:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8001380:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
 8001384:	d003      	beq.n	800138e <HAL_RCCEx_PeriphCLKConfig+0x72>
 8001386:	2900      	cmp	r1, #0
 8001388:	bf08      	it	eq
 800138a:	2501      	moveq	r5, #1
 800138c:	e000      	b.n	8001390 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800138e:	2601      	movs	r6, #1
 8001390:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8001394:	bf18      	it	ne
 8001396:	2601      	movne	r6, #1
 8001398:	069a      	lsls	r2, r3, #26
 800139a:	d560      	bpl.n	800145e <HAL_RCCEx_PeriphCLKConfig+0x142>
 800139c:	2300      	movs	r3, #0
 800139e:	9301      	str	r3, [sp, #4]
 80013a0:	4b28      	ldr	r3, [pc, #160]	; (8001444 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 80013a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013a4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80013a8:	641a      	str	r2, [r3, #64]	; 0x40
 80013aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ac:	4a26      	ldr	r2, [pc, #152]	; (8001448 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 80013ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013b2:	9301      	str	r3, [sp, #4]
 80013b4:	9b01      	ldr	r3, [sp, #4]
 80013b6:	6813      	ldr	r3, [r2, #0]
 80013b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013bc:	6013      	str	r3, [r2, #0]
 80013be:	f7ff f91b 	bl	80005f8 <HAL_GetTick>
 80013c2:	4607      	mov	r7, r0
 80013c4:	4b20      	ldr	r3, [pc, #128]	; (8001448 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	05db      	lsls	r3, r3, #23
 80013ca:	d406      	bmi.n	80013da <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80013cc:	f7ff f914 	bl	80005f8 <HAL_GetTick>
 80013d0:	1bc0      	subs	r0, r0, r7
 80013d2:	2864      	cmp	r0, #100	; 0x64
 80013d4:	d9f6      	bls.n	80013c4 <HAL_RCCEx_PeriphCLKConfig+0xa8>
 80013d6:	2003      	movs	r0, #3
 80013d8:	e344      	b.n	8001a64 <HAL_RCCEx_PeriphCLKConfig+0x748>
 80013da:	4b1a      	ldr	r3, [pc, #104]	; (8001444 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 80013dc:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80013de:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80013e0:	404a      	eors	r2, r1
 80013e2:	f412 7f40 	tst.w	r2, #768	; 0x300
 80013e6:	d03a      	beq.n	800145e <HAL_RCCEx_PeriphCLKConfig+0x142>
 80013e8:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80013ea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80013ec:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80013f0:	671a      	str	r2, [r3, #112]	; 0x70
 80013f2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80013f4:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 80013f8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80013fc:	078f      	lsls	r7, r1, #30
 80013fe:	671a      	str	r2, [r3, #112]	; 0x70
 8001400:	6718      	str	r0, [r3, #112]	; 0x70
 8001402:	d40f      	bmi.n	8001424 <HAL_RCCEx_PeriphCLKConfig+0x108>
 8001404:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001406:	f402 7340 	and.w	r3, r2, #768	; 0x300
 800140a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800140e:	4b0d      	ldr	r3, [pc, #52]	; (8001444 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8001410:	d11c      	bne.n	800144c <HAL_RCCEx_PeriphCLKConfig+0x130>
 8001412:	6899      	ldr	r1, [r3, #8]
 8001414:	f022 4070 	bic.w	r0, r2, #4026531840	; 0xf0000000
 8001418:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 800141c:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001420:	4301      	orrs	r1, r0
 8001422:	e016      	b.n	8001452 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8001424:	f7ff f8e8 	bl	80005f8 <HAL_GetTick>
 8001428:	4607      	mov	r7, r0
 800142a:	4b06      	ldr	r3, [pc, #24]	; (8001444 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 800142c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800142e:	0798      	lsls	r0, r3, #30
 8001430:	d4e8      	bmi.n	8001404 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001432:	f7ff f8e1 	bl	80005f8 <HAL_GetTick>
 8001436:	f241 3388 	movw	r3, #5000	; 0x1388
 800143a:	1bc0      	subs	r0, r0, r7
 800143c:	4298      	cmp	r0, r3
 800143e:	d9f4      	bls.n	800142a <HAL_RCCEx_PeriphCLKConfig+0x10e>
 8001440:	e7c9      	b.n	80013d6 <HAL_RCCEx_PeriphCLKConfig+0xba>
 8001442:	bf00      	nop
 8001444:	40023800 	andmi	r3, r2, r0, lsl #16
 8001448:	40007000 	andmi	r7, r0, r0
 800144c:	6899      	ldr	r1, [r3, #8]
 800144e:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001452:	6099      	str	r1, [r3, #8]
 8001454:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8001456:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800145a:	430a      	orrs	r2, r1
 800145c:	671a      	str	r2, [r3, #112]	; 0x70
 800145e:	6823      	ldr	r3, [r4, #0]
 8001460:	06d9      	lsls	r1, r3, #27
 8001462:	d50c      	bpl.n	800147e <HAL_RCCEx_PeriphCLKConfig+0x162>
 8001464:	4a77      	ldr	r2, [pc, #476]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8001466:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800146a:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800146e:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 8001472:	f8d2 008c 	ldr.w	r0, [r2, #140]	; 0x8c
 8001476:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001478:	4301      	orrs	r1, r0
 800147a:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 800147e:	045a      	lsls	r2, r3, #17
 8001480:	bf41      	itttt	mi
 8001482:	4870      	ldrmi	r0, [pc, #448]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8001484:	f8d0 2090 	ldrmi.w	r2, [r0, #144]	; 0x90
 8001488:	f422 3140 	bicmi.w	r1, r2, #196608	; 0x30000
 800148c:	6e62      	ldrmi	r2, [r4, #100]	; 0x64
 800148e:	bf44      	itt	mi
 8001490:	430a      	orrmi	r2, r1
 8001492:	f8c0 2090 	strmi.w	r2, [r0, #144]	; 0x90
 8001496:	041f      	lsls	r7, r3, #16
 8001498:	bf41      	itttt	mi
 800149a:	486a      	ldrmi	r0, [pc, #424]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 800149c:	f8d0 2090 	ldrmi.w	r2, [r0, #144]	; 0x90
 80014a0:	f422 2140 	bicmi.w	r1, r2, #786432	; 0xc0000
 80014a4:	6ea2      	ldrmi	r2, [r4, #104]	; 0x68
 80014a6:	bf44      	itt	mi
 80014a8:	430a      	orrmi	r2, r1
 80014aa:	f8c0 2090 	strmi.w	r2, [r0, #144]	; 0x90
 80014ae:	03d8      	lsls	r0, r3, #15
 80014b0:	bf41      	itttt	mi
 80014b2:	4864      	ldrmi	r0, [pc, #400]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80014b4:	f8d0 2090 	ldrmi.w	r2, [r0, #144]	; 0x90
 80014b8:	f422 1140 	bicmi.w	r1, r2, #3145728	; 0x300000
 80014bc:	6ee2      	ldrmi	r2, [r4, #108]	; 0x6c
 80014be:	bf44      	itt	mi
 80014c0:	430a      	orrmi	r2, r1
 80014c2:	f8c0 2090 	strmi.w	r2, [r0, #144]	; 0x90
 80014c6:	0399      	lsls	r1, r3, #14
 80014c8:	bf41      	itttt	mi
 80014ca:	485e      	ldrmi	r0, [pc, #376]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80014cc:	f8d0 2090 	ldrmi.w	r2, [r0, #144]	; 0x90
 80014d0:	f422 0140 	bicmi.w	r1, r2, #12582912	; 0xc00000
 80014d4:	6f22      	ldrmi	r2, [r4, #112]	; 0x70
 80014d6:	bf44      	itt	mi
 80014d8:	430a      	orrmi	r2, r1
 80014da:	f8c0 2090 	strmi.w	r2, [r0, #144]	; 0x90
 80014de:	065a      	lsls	r2, r3, #25
 80014e0:	bf41      	itttt	mi
 80014e2:	4858      	ldrmi	r0, [pc, #352]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80014e4:	f8d0 2090 	ldrmi.w	r2, [r0, #144]	; 0x90
 80014e8:	f022 0103 	bicmi.w	r1, r2, #3
 80014ec:	6c62      	ldrmi	r2, [r4, #68]	; 0x44
 80014ee:	bf44      	itt	mi
 80014f0:	430a      	orrmi	r2, r1
 80014f2:	f8c0 2090 	strmi.w	r2, [r0, #144]	; 0x90
 80014f6:	061f      	lsls	r7, r3, #24
 80014f8:	bf41      	itttt	mi
 80014fa:	4852      	ldrmi	r0, [pc, #328]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80014fc:	f8d0 2090 	ldrmi.w	r2, [r0, #144]	; 0x90
 8001500:	f022 010c 	bicmi.w	r1, r2, #12
 8001504:	6ca2      	ldrmi	r2, [r4, #72]	; 0x48
 8001506:	bf44      	itt	mi
 8001508:	430a      	orrmi	r2, r1
 800150a:	f8c0 2090 	strmi.w	r2, [r0, #144]	; 0x90
 800150e:	05d8      	lsls	r0, r3, #23
 8001510:	bf41      	itttt	mi
 8001512:	484c      	ldrmi	r0, [pc, #304]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8001514:	f8d0 2090 	ldrmi.w	r2, [r0, #144]	; 0x90
 8001518:	f022 0130 	bicmi.w	r1, r2, #48	; 0x30
 800151c:	6ce2      	ldrmi	r2, [r4, #76]	; 0x4c
 800151e:	bf44      	itt	mi
 8001520:	430a      	orrmi	r2, r1
 8001522:	f8c0 2090 	strmi.w	r2, [r0, #144]	; 0x90
 8001526:	0599      	lsls	r1, r3, #22
 8001528:	bf41      	itttt	mi
 800152a:	4846      	ldrmi	r0, [pc, #280]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 800152c:	f8d0 2090 	ldrmi.w	r2, [r0, #144]	; 0x90
 8001530:	f022 01c0 	bicmi.w	r1, r2, #192	; 0xc0
 8001534:	6d22      	ldrmi	r2, [r4, #80]	; 0x50
 8001536:	bf44      	itt	mi
 8001538:	430a      	orrmi	r2, r1
 800153a:	f8c0 2090 	strmi.w	r2, [r0, #144]	; 0x90
 800153e:	055a      	lsls	r2, r3, #21
 8001540:	bf41      	itttt	mi
 8001542:	4840      	ldrmi	r0, [pc, #256]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8001544:	f8d0 2090 	ldrmi.w	r2, [r0, #144]	; 0x90
 8001548:	f422 7140 	bicmi.w	r1, r2, #768	; 0x300
 800154c:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 800154e:	bf44      	itt	mi
 8001550:	430a      	orrmi	r2, r1
 8001552:	f8c0 2090 	strmi.w	r2, [r0, #144]	; 0x90
 8001556:	051f      	lsls	r7, r3, #20
 8001558:	bf41      	itttt	mi
 800155a:	483a      	ldrmi	r0, [pc, #232]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 800155c:	f8d0 2090 	ldrmi.w	r2, [r0, #144]	; 0x90
 8001560:	f422 6140 	bicmi.w	r1, r2, #3072	; 0xc00
 8001564:	6da2      	ldrmi	r2, [r4, #88]	; 0x58
 8001566:	bf44      	itt	mi
 8001568:	430a      	orrmi	r2, r1
 800156a:	f8c0 2090 	strmi.w	r2, [r0, #144]	; 0x90
 800156e:	04d8      	lsls	r0, r3, #19
 8001570:	bf41      	itttt	mi
 8001572:	4834      	ldrmi	r0, [pc, #208]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8001574:	f8d0 2090 	ldrmi.w	r2, [r0, #144]	; 0x90
 8001578:	f422 5140 	bicmi.w	r1, r2, #12288	; 0x3000
 800157c:	6de2      	ldrmi	r2, [r4, #92]	; 0x5c
 800157e:	bf44      	itt	mi
 8001580:	430a      	orrmi	r2, r1
 8001582:	f8c0 2090 	strmi.w	r2, [r0, #144]	; 0x90
 8001586:	0499      	lsls	r1, r3, #18
 8001588:	bf41      	itttt	mi
 800158a:	482e      	ldrmi	r0, [pc, #184]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 800158c:	f8d0 2090 	ldrmi.w	r2, [r0, #144]	; 0x90
 8001590:	f422 4140 	bicmi.w	r1, r2, #49152	; 0xc000
 8001594:	6e22      	ldrmi	r2, [r4, #96]	; 0x60
 8001596:	bf44      	itt	mi
 8001598:	430a      	orrmi	r2, r1
 800159a:	f8c0 2090 	strmi.w	r2, [r0, #144]	; 0x90
 800159e:	025a      	lsls	r2, r3, #9
 80015a0:	bf41      	itttt	mi
 80015a2:	4828      	ldrmi	r0, [pc, #160]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80015a4:	f8d0 2090 	ldrmi.w	r2, [r0, #144]	; 0x90
 80015a8:	f022 6180 	bicmi.w	r1, r2, #67108864	; 0x4000000
 80015ac:	6fa2      	ldrmi	r2, [r4, #120]	; 0x78
 80015ae:	bf44      	itt	mi
 80015b0:	430a      	orrmi	r2, r1
 80015b2:	f8c0 2090 	strmi.w	r2, [r0, #144]	; 0x90
 80015b6:	029f      	lsls	r7, r3, #10
 80015b8:	d50c      	bpl.n	80015d4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80015ba:	4822      	ldr	r0, [pc, #136]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80015bc:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80015be:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80015c2:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 80015c6:	430a      	orrs	r2, r1
 80015c8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 80015cc:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
 80015d0:	bf08      	it	eq
 80015d2:	2501      	moveq	r5, #1
 80015d4:	f013 0f08 	tst.w	r3, #8
 80015d8:	bf18      	it	ne
 80015da:	2501      	movne	r5, #1
 80015dc:	0358      	lsls	r0, r3, #13
 80015de:	bf41      	itttt	mi
 80015e0:	4818      	ldrmi	r0, [pc, #96]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80015e2:	f8d0 2090 	ldrmi.w	r2, [r0, #144]	; 0x90
 80015e6:	f022 7140 	bicmi.w	r1, r2, #50331648	; 0x3000000
 80015ea:	6f62      	ldrmi	r2, [r4, #116]	; 0x74
 80015ec:	bf44      	itt	mi
 80015ee:	430a      	orrmi	r2, r1
 80015f0:	f8c0 2090 	strmi.w	r2, [r0, #144]	; 0x90
 80015f4:	0219      	lsls	r1, r3, #8
 80015f6:	bf41      	itttt	mi
 80015f8:	4812      	ldrmi	r0, [pc, #72]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80015fa:	f8d0 2090 	ldrmi.w	r2, [r0, #144]	; 0x90
 80015fe:	f022 5180 	bicmi.w	r1, r2, #268435456	; 0x10000000
 8001602:	f8d4 2080 	ldrmi.w	r2, [r4, #128]	; 0x80
 8001606:	bf44      	itt	mi
 8001608:	430a      	orrmi	r2, r1
 800160a:	f8c0 2090 	strmi.w	r2, [r0, #144]	; 0x90
 800160e:	2e01      	cmp	r6, #1
 8001610:	d006      	beq.n	8001620 <HAL_RCCEx_PeriphCLKConfig+0x304>
 8001612:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001616:	d003      	beq.n	8001620 <HAL_RCCEx_PeriphCLKConfig+0x304>
 8001618:	2d01      	cmp	r5, #1
 800161a:	f040 8185 	bne.w	8001928 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 800161e:	e11e      	b.n	800185e <HAL_RCCEx_PeriphCLKConfig+0x542>
 8001620:	4a08      	ldr	r2, [pc, #32]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8001622:	6813      	ldr	r3, [r2, #0]
 8001624:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001628:	6013      	str	r3, [r2, #0]
 800162a:	f7fe ffe5 	bl	80005f8 <HAL_GetTick>
 800162e:	4607      	mov	r7, r0
 8001630:	4e04      	ldr	r6, [pc, #16]	; (8001644 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8001632:	6833      	ldr	r3, [r6, #0]
 8001634:	011a      	lsls	r2, r3, #4
 8001636:	d507      	bpl.n	8001648 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 8001638:	f7fe ffde 	bl	80005f8 <HAL_GetTick>
 800163c:	1bc0      	subs	r0, r0, r7
 800163e:	2864      	cmp	r0, #100	; 0x64
 8001640:	d9f6      	bls.n	8001630 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8001642:	e6c8      	b.n	80013d6 <HAL_RCCEx_PeriphCLKConfig+0xba>
 8001644:	40023800 	andmi	r3, r2, r0, lsl #16
 8001648:	6820      	ldr	r0, [r4, #0]
 800164a:	07c3      	lsls	r3, r0, #31
 800164c:	d53c      	bpl.n	80016c8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 800164e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001650:	bbd3      	cbnz	r3, 80016c8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8001652:	f8d6 2084 	ldr.w	r2, [r6, #132]	; 0x84
 8001656:	f44f 3c40 	mov.w	ip, #196608	; 0x30000
 800165a:	fa9c f8ac 	rbit	r8, ip
 800165e:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8001662:	fab8 f888 	clz	r8, r8
 8001666:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 800166a:	fa91 fea1 	rbit	lr, r1
 800166e:	f647 79c0 	movw	r9, #32704	; 0x7fc0
 8001672:	fabe fe8e 	clz	lr, lr
 8001676:	fa99 f9a9 	rbit	r9, r9
 800167a:	fab9 f989 	clz	r9, r9
 800167e:	fa9c fcac 	rbit	ip, ip
 8001682:	fabc fc8c 	clz	ip, ip
 8001686:	fa91 f1a1 	rbit	r1, r1
 800168a:	f04f 4ae0 	mov.w	sl, #1879048192	; 0x70000000
 800168e:	fab1 f181 	clz	r1, r1
 8001692:	fa9a faaa 	rbit	sl, sl
 8001696:	68a7      	ldr	r7, [r4, #8]
 8001698:	faba fa8a 	clz	sl, sl
 800169c:	fa07 fa0a 	lsl.w	sl, r7, sl
 80016a0:	6867      	ldr	r7, [r4, #4]
 80016a2:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 80016a6:	fa07 f909 	lsl.w	r9, r7, r9
 80016aa:	fa22 f208 	lsr.w	r2, r2, r8
 80016ae:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80016b2:	ea4a 0709 	orr.w	r7, sl, r9
 80016b6:	fa02 f20c 	lsl.w	r2, r2, ip
 80016ba:	fa23 f30e 	lsr.w	r3, r3, lr
 80016be:	433a      	orrs	r2, r7
 80016c0:	408b      	lsls	r3, r1
 80016c2:	4313      	orrs	r3, r2
 80016c4:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
 80016c8:	0307      	lsls	r7, r0, #12
 80016ca:	d503      	bpl.n	80016d4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
 80016cc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80016ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80016d2:	d005      	beq.n	80016e0 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 80016d4:	02c6      	lsls	r6, r0, #11
 80016d6:	d548      	bpl.n	800176a <HAL_RCCEx_PeriphCLKConfig+0x44e>
 80016d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80016da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80016de:	d144      	bne.n	800176a <HAL_RCCEx_PeriphCLKConfig+0x44e>
 80016e0:	4ebb      	ldr	r6, [pc, #748]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 80016e2:	f44f 3c40 	mov.w	ip, #196608	; 0x30000
 80016e6:	f8d6 2084 	ldr.w	r2, [r6, #132]	; 0x84
 80016ea:	fa9c f8ac 	rbit	r8, ip
 80016ee:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 80016f2:	fab8 f888 	clz	r8, r8
 80016f6:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 80016fa:	fa91 fea1 	rbit	lr, r1
 80016fe:	f647 79c0 	movw	r9, #32704	; 0x7fc0
 8001702:	fabe fe8e 	clz	lr, lr
 8001706:	fa99 f9a9 	rbit	r9, r9
 800170a:	fab9 f989 	clz	r9, r9
 800170e:	fa9c fcac 	rbit	ip, ip
 8001712:	f04f 6a70 	mov.w	sl, #251658240	; 0xf000000
 8001716:	fabc fc8c 	clz	ip, ip
 800171a:	fa9a faaa 	rbit	sl, sl
 800171e:	faba fa8a 	clz	sl, sl
 8001722:	fa91 f1a1 	rbit	r1, r1
 8001726:	68e7      	ldr	r7, [r4, #12]
 8001728:	fab1 f181 	clz	r1, r1
 800172c:	fa07 fa0a 	lsl.w	sl, r7, sl
 8001730:	6867      	ldr	r7, [r4, #4]
 8001732:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8001736:	fa07 f909 	lsl.w	r9, r7, r9
 800173a:	fa22 f208 	lsr.w	r2, r2, r8
 800173e:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8001742:	ea4a 0709 	orr.w	r7, sl, r9
 8001746:	fa02 f20c 	lsl.w	r2, r2, ip
 800174a:	fa23 f30e 	lsr.w	r3, r3, lr
 800174e:	433a      	orrs	r2, r7
 8001750:	408b      	lsls	r3, r1
 8001752:	4313      	orrs	r3, r2
 8001754:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
 8001758:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
 800175c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800175e:	f023 031f 	bic.w	r3, r3, #31
 8001762:	3a01      	subs	r2, #1
 8001764:	4313      	orrs	r3, r2
 8001766:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
 800176a:	01c1      	lsls	r1, r0, #7
 800176c:	d53b      	bpl.n	80017e6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800176e:	4e98      	ldr	r6, [pc, #608]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8001770:	f04f 6c70 	mov.w	ip, #251658240	; 0xf000000
 8001774:	f8d6 2084 	ldr.w	r2, [r6, #132]	; 0x84
 8001778:	fa9c f8ac 	rbit	r8, ip
 800177c:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 8001780:	fab8 f888 	clz	r8, r8
 8001784:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 8001788:	fa91 fea1 	rbit	lr, r1
 800178c:	f647 79c0 	movw	r9, #32704	; 0x7fc0
 8001790:	fabe fe8e 	clz	lr, lr
 8001794:	fa99 f9a9 	rbit	r9, r9
 8001798:	f44f 3a40 	mov.w	sl, #196608	; 0x30000
 800179c:	fab9 f989 	clz	r9, r9
 80017a0:	fa9a faaa 	rbit	sl, sl
 80017a4:	faba fa8a 	clz	sl, sl
 80017a8:	fa9c fcac 	rbit	ip, ip
 80017ac:	fabc fc8c 	clz	ip, ip
 80017b0:	fa91 f1a1 	rbit	r1, r1
 80017b4:	6927      	ldr	r7, [r4, #16]
 80017b6:	fab1 f181 	clz	r1, r1
 80017ba:	fa07 fa0a 	lsl.w	sl, r7, sl
 80017be:	6867      	ldr	r7, [r4, #4]
 80017c0:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 80017c4:	fa07 f909 	lsl.w	r9, r7, r9
 80017c8:	fa22 f208 	lsr.w	r2, r2, r8
 80017cc:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 80017d0:	ea4a 0709 	orr.w	r7, sl, r9
 80017d4:	fa02 f20c 	lsl.w	r2, r2, ip
 80017d8:	fa23 f30e 	lsr.w	r3, r3, lr
 80017dc:	433a      	orrs	r2, r7
 80017de:	408b      	lsls	r3, r1
 80017e0:	4313      	orrs	r3, r2
 80017e2:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
 80017e6:	0182      	lsls	r2, r0, #6
 80017e8:	d526      	bpl.n	8001838 <HAL_RCCEx_PeriphCLKConfig+0x51c>
 80017ea:	f647 76c0 	movw	r6, #32704	; 0x7fc0
 80017ee:	fa96 f6a6 	rbit	r6, r6
 80017f2:	f44f 3740 	mov.w	r7, #196608	; 0x30000
 80017f6:	fab6 f686 	clz	r6, r6
 80017fa:	fa97 f7a7 	rbit	r7, r7
 80017fe:	f04f 6070 	mov.w	r0, #251658240	; 0xf000000
 8001802:	fab7 f787 	clz	r7, r7
 8001806:	fa90 f0a0 	rbit	r0, r0
 800180a:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 800180e:	fab0 f080 	clz	r0, r0
 8001812:	fa91 f1a1 	rbit	r1, r1
 8001816:	6922      	ldr	r2, [r4, #16]
 8001818:	fab1 f181 	clz	r1, r1
 800181c:	fa02 f307 	lsl.w	r3, r2, r7
 8001820:	6862      	ldr	r2, [r4, #4]
 8001822:	40b2      	lsls	r2, r6
 8001824:	431a      	orrs	r2, r3
 8001826:	68e3      	ldr	r3, [r4, #12]
 8001828:	4083      	lsls	r3, r0
 800182a:	431a      	orrs	r2, r3
 800182c:	68a3      	ldr	r3, [r4, #8]
 800182e:	408b      	lsls	r3, r1
 8001830:	4313      	orrs	r3, r2
 8001832:	4a67      	ldr	r2, [pc, #412]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8001834:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
 8001838:	4a65      	ldr	r2, [pc, #404]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 800183a:	6813      	ldr	r3, [r2, #0]
 800183c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001840:	6013      	str	r3, [r2, #0]
 8001842:	f7fe fed9 	bl	80005f8 <HAL_GetTick>
 8001846:	4606      	mov	r6, r0
 8001848:	4b61      	ldr	r3, [pc, #388]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	011b      	lsls	r3, r3, #4
 800184e:	f53f aee3 	bmi.w	8001618 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8001852:	f7fe fed1 	bl	80005f8 <HAL_GetTick>
 8001856:	1b80      	subs	r0, r0, r6
 8001858:	2864      	cmp	r0, #100	; 0x64
 800185a:	d9f5      	bls.n	8001848 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 800185c:	e5bb      	b.n	80013d6 <HAL_RCCEx_PeriphCLKConfig+0xba>
 800185e:	4a5c      	ldr	r2, [pc, #368]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8001860:	6813      	ldr	r3, [r2, #0]
 8001862:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001866:	6013      	str	r3, [r2, #0]
 8001868:	f7fe fec6 	bl	80005f8 <HAL_GetTick>
 800186c:	4605      	mov	r5, r0
 800186e:	4b58      	ldr	r3, [pc, #352]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	009f      	lsls	r7, r3, #2
 8001874:	d45a      	bmi.n	800192c <HAL_RCCEx_PeriphCLKConfig+0x610>
 8001876:	6821      	ldr	r1, [r4, #0]
 8001878:	030e      	lsls	r6, r1, #12
 800187a:	d45d      	bmi.n	8001938 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 800187c:	02cd      	lsls	r5, r1, #11
 800187e:	d45e      	bmi.n	800193e <HAL_RCCEx_PeriphCLKConfig+0x622>
 8001880:	0288      	lsls	r0, r1, #10
 8001882:	f100 80a7 	bmi.w	80019d4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 8001886:	070a      	lsls	r2, r1, #28
 8001888:	d541      	bpl.n	800190e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
 800188a:	4d51      	ldr	r5, [pc, #324]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 800188c:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8001890:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8001894:	fa91 f7a1 	rbit	r7, r1
 8001898:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 800189c:	fab7 f787 	clz	r7, r7
 80018a0:	f8d5 2088 	ldr.w	r2, [r5, #136]	; 0x88
 80018a4:	fa90 fca0 	rbit	ip, r0
 80018a8:	f647 7ec0 	movw	lr, #32704	; 0x7fc0
 80018ac:	fabc fc8c 	clz	ip, ip
 80018b0:	fa9e feae 	rbit	lr, lr
 80018b4:	fabe fe8e 	clz	lr, lr
 80018b8:	fa90 f0a0 	rbit	r0, r0
 80018bc:	fab0 f080 	clz	r0, r0
 80018c0:	fa91 f1a1 	rbit	r1, r1
 80018c4:	f04f 48e0 	mov.w	r8, #1879048192	; 0x70000000
 80018c8:	fab1 f181 	clz	r1, r1
 80018cc:	fa98 f8a8 	rbit	r8, r8
 80018d0:	69e6      	ldr	r6, [r4, #28]
 80018d2:	fab8 f888 	clz	r8, r8
 80018d6:	fa06 f808 	lsl.w	r8, r6, r8
 80018da:	6966      	ldr	r6, [r4, #20]
 80018dc:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 80018e0:	fa06 f60e 	lsl.w	r6, r6, lr
 80018e4:	fa22 f20c 	lsr.w	r2, r2, ip
 80018e8:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80018ec:	ea48 0606 	orr.w	r6, r8, r6
 80018f0:	4082      	lsls	r2, r0
 80018f2:	40fb      	lsrs	r3, r7
 80018f4:	4332      	orrs	r2, r6
 80018f6:	408b      	lsls	r3, r1
 80018f8:	4313      	orrs	r3, r2
 80018fa:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
 80018fe:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 8001902:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001906:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001908:	4313      	orrs	r3, r2
 800190a:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 800190e:	4a30      	ldr	r2, [pc, #192]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8001910:	6813      	ldr	r3, [r2, #0]
 8001912:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001916:	6013      	str	r3, [r2, #0]
 8001918:	f7fe fe6e 	bl	80005f8 <HAL_GetTick>
 800191c:	4604      	mov	r4, r0
 800191e:	4b2c      	ldr	r3, [pc, #176]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	f140 8097 	bpl.w	8001a56 <HAL_RCCEx_PeriphCLKConfig+0x73a>
 8001928:	2000      	movs	r0, #0
 800192a:	e09b      	b.n	8001a64 <HAL_RCCEx_PeriphCLKConfig+0x748>
 800192c:	f7fe fe64 	bl	80005f8 <HAL_GetTick>
 8001930:	1b40      	subs	r0, r0, r5
 8001932:	2864      	cmp	r0, #100	; 0x64
 8001934:	d99b      	bls.n	800186e <HAL_RCCEx_PeriphCLKConfig+0x552>
 8001936:	e54e      	b.n	80013d6 <HAL_RCCEx_PeriphCLKConfig+0xba>
 8001938:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800193a:	b11b      	cbz	r3, 8001944 <HAL_RCCEx_PeriphCLKConfig+0x628>
 800193c:	e79e      	b.n	800187c <HAL_RCCEx_PeriphCLKConfig+0x560>
 800193e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001940:	2b00      	cmp	r3, #0
 8001942:	d19d      	bne.n	8001880 <HAL_RCCEx_PeriphCLKConfig+0x564>
 8001944:	4d22      	ldr	r5, [pc, #136]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8001946:	f44f 3e40 	mov.w	lr, #196608	; 0x30000
 800194a:	f8d5 2088 	ldr.w	r2, [r5, #136]	; 0x88
 800194e:	fa9e f8ae 	rbit	r8, lr
 8001952:	f04f 40e0 	mov.w	r0, #1879048192	; 0x70000000
 8001956:	fab8 f888 	clz	r8, r8
 800195a:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 800195e:	fa90 f7a0 	rbit	r7, r0
 8001962:	f647 7cc0 	movw	ip, #32704	; 0x7fc0
 8001966:	fab7 f787 	clz	r7, r7
 800196a:	fa9c fcac 	rbit	ip, ip
 800196e:	fabc fc8c 	clz	ip, ip
 8001972:	fa9e feae 	rbit	lr, lr
 8001976:	f04f 6970 	mov.w	r9, #251658240	; 0xf000000
 800197a:	fabe fe8e 	clz	lr, lr
 800197e:	fa99 f9a9 	rbit	r9, r9
 8001982:	fab9 f989 	clz	r9, r9
 8001986:	fa90 f0a0 	rbit	r0, r0
 800198a:	69a6      	ldr	r6, [r4, #24]
 800198c:	fab0 f080 	clz	r0, r0
 8001990:	fa06 f909 	lsl.w	r9, r6, r9
 8001994:	6966      	ldr	r6, [r4, #20]
 8001996:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800199a:	fa06 fc0c 	lsl.w	ip, r6, ip
 800199e:	fa22 f208 	lsr.w	r2, r2, r8
 80019a2:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 80019a6:	ea49 060c 	orr.w	r6, r9, ip
 80019aa:	fa02 f20e 	lsl.w	r2, r2, lr
 80019ae:	40fb      	lsrs	r3, r7
 80019b0:	4332      	orrs	r2, r6
 80019b2:	4083      	lsls	r3, r0
 80019b4:	4313      	orrs	r3, r2
 80019b6:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
 80019ba:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 80019be:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80019c0:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80019c4:	3a01      	subs	r2, #1
 80019c6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80019ca:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 80019ce:	e757      	b.n	8001880 <HAL_RCCEx_PeriphCLKConfig+0x564>
 80019d0:	40023800 	andmi	r3, r2, r0, lsl #16
 80019d4:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80019d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80019da:	f47f af54 	bne.w	8001886 <HAL_RCCEx_PeriphCLKConfig+0x56a>
 80019de:	4d23      	ldr	r5, [pc, #140]	; (8001a6c <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80019e0:	f04f 6e70 	mov.w	lr, #251658240	; 0xf000000
 80019e4:	f8d5 2088 	ldr.w	r2, [r5, #136]	; 0x88
 80019e8:	fa9e f8ae 	rbit	r8, lr
 80019ec:	f04f 40e0 	mov.w	r0, #1879048192	; 0x70000000
 80019f0:	fab8 f888 	clz	r8, r8
 80019f4:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 80019f8:	fa90 f7a0 	rbit	r7, r0
 80019fc:	f647 7cc0 	movw	ip, #32704	; 0x7fc0
 8001a00:	fab7 f787 	clz	r7, r7
 8001a04:	fa9c fcac 	rbit	ip, ip
 8001a08:	f44f 3940 	mov.w	r9, #196608	; 0x30000
 8001a0c:	fabc fc8c 	clz	ip, ip
 8001a10:	fa99 f9a9 	rbit	r9, r9
 8001a14:	fab9 f989 	clz	r9, r9
 8001a18:	fa9e feae 	rbit	lr, lr
 8001a1c:	fabe fe8e 	clz	lr, lr
 8001a20:	fa90 f0a0 	rbit	r0, r0
 8001a24:	6a26      	ldr	r6, [r4, #32]
 8001a26:	fab0 f080 	clz	r0, r0
 8001a2a:	fa06 f909 	lsl.w	r9, r6, r9
 8001a2e:	6966      	ldr	r6, [r4, #20]
 8001a30:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 8001a34:	fa06 fc0c 	lsl.w	ip, r6, ip
 8001a38:	fa22 f208 	lsr.w	r2, r2, r8
 8001a3c:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8001a40:	ea49 060c 	orr.w	r6, r9, ip
 8001a44:	fa02 f20e 	lsl.w	r2, r2, lr
 8001a48:	40fb      	lsrs	r3, r7
 8001a4a:	4332      	orrs	r2, r6
 8001a4c:	4083      	lsls	r3, r0
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
 8001a54:	e717      	b.n	8001886 <HAL_RCCEx_PeriphCLKConfig+0x56a>
 8001a56:	f7fe fdcf 	bl	80005f8 <HAL_GetTick>
 8001a5a:	1b00      	subs	r0, r0, r4
 8001a5c:	2864      	cmp	r0, #100	; 0x64
 8001a5e:	f67f af5e 	bls.w	800191e <HAL_RCCEx_PeriphCLKConfig+0x602>
 8001a62:	e4b8      	b.n	80013d6 <HAL_RCCEx_PeriphCLKConfig+0xba>
 8001a64:	b002      	add	sp, #8
 8001a66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40023800 	andmi	r3, r2, r0, lsl #16

08001a70 <HAL_TIM_Base_MspInit>:
 8001a70:	4770      	bx	lr

08001a72 <HAL_TIM_Base_Start_IT>:
 8001a72:	6803      	ldr	r3, [r0, #0]
 8001a74:	68da      	ldr	r2, [r3, #12]
 8001a76:	f042 0201 	orr.w	r2, r2, #1
 8001a7a:	60da      	str	r2, [r3, #12]
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	f042 0201 	orr.w	r2, r2, #1
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	2000      	movs	r0, #0
 8001a86:	4770      	bx	lr

08001a88 <TIM_Base_SetConfig>:
 8001a88:	4a2e      	ldr	r2, [pc, #184]	; (8001b44 <TIM_Base_SetConfig+0xbc>)
 8001a8a:	6803      	ldr	r3, [r0, #0]
 8001a8c:	4290      	cmp	r0, r2
 8001a8e:	d012      	beq.n	8001ab6 <TIM_Base_SetConfig+0x2e>
 8001a90:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001a94:	d00f      	beq.n	8001ab6 <TIM_Base_SetConfig+0x2e>
 8001a96:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001a9a:	4290      	cmp	r0, r2
 8001a9c:	d00b      	beq.n	8001ab6 <TIM_Base_SetConfig+0x2e>
 8001a9e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001aa2:	4290      	cmp	r0, r2
 8001aa4:	d007      	beq.n	8001ab6 <TIM_Base_SetConfig+0x2e>
 8001aa6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001aaa:	4290      	cmp	r0, r2
 8001aac:	d003      	beq.n	8001ab6 <TIM_Base_SetConfig+0x2e>
 8001aae:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001ab2:	4290      	cmp	r0, r2
 8001ab4:	d118      	bne.n	8001ae8 <TIM_Base_SetConfig+0x60>
 8001ab6:	684a      	ldr	r2, [r1, #4]
 8001ab8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001abc:	4313      	orrs	r3, r2
 8001abe:	4a21      	ldr	r2, [pc, #132]	; (8001b44 <TIM_Base_SetConfig+0xbc>)
 8001ac0:	4290      	cmp	r0, r2
 8001ac2:	d037      	beq.n	8001b34 <TIM_Base_SetConfig+0xac>
 8001ac4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001ac8:	d034      	beq.n	8001b34 <TIM_Base_SetConfig+0xac>
 8001aca:	4a1f      	ldr	r2, [pc, #124]	; (8001b48 <TIM_Base_SetConfig+0xc0>)
 8001acc:	4290      	cmp	r0, r2
 8001ace:	d031      	beq.n	8001b34 <TIM_Base_SetConfig+0xac>
 8001ad0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ad4:	4290      	cmp	r0, r2
 8001ad6:	d02d      	beq.n	8001b34 <TIM_Base_SetConfig+0xac>
 8001ad8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001adc:	4290      	cmp	r0, r2
 8001ade:	d029      	beq.n	8001b34 <TIM_Base_SetConfig+0xac>
 8001ae0:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001ae4:	4290      	cmp	r0, r2
 8001ae6:	d025      	beq.n	8001b34 <TIM_Base_SetConfig+0xac>
 8001ae8:	4a18      	ldr	r2, [pc, #96]	; (8001b4c <TIM_Base_SetConfig+0xc4>)
 8001aea:	4290      	cmp	r0, r2
 8001aec:	d022      	beq.n	8001b34 <TIM_Base_SetConfig+0xac>
 8001aee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001af2:	4290      	cmp	r0, r2
 8001af4:	d01e      	beq.n	8001b34 <TIM_Base_SetConfig+0xac>
 8001af6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001afa:	4290      	cmp	r0, r2
 8001afc:	d01a      	beq.n	8001b34 <TIM_Base_SetConfig+0xac>
 8001afe:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001b02:	4290      	cmp	r0, r2
 8001b04:	d016      	beq.n	8001b34 <TIM_Base_SetConfig+0xac>
 8001b06:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b0a:	4290      	cmp	r0, r2
 8001b0c:	d012      	beq.n	8001b34 <TIM_Base_SetConfig+0xac>
 8001b0e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b12:	4290      	cmp	r0, r2
 8001b14:	d00e      	beq.n	8001b34 <TIM_Base_SetConfig+0xac>
 8001b16:	6003      	str	r3, [r0, #0]
 8001b18:	688b      	ldr	r3, [r1, #8]
 8001b1a:	62c3      	str	r3, [r0, #44]	; 0x2c
 8001b1c:	680b      	ldr	r3, [r1, #0]
 8001b1e:	6283      	str	r3, [r0, #40]	; 0x28
 8001b20:	4b08      	ldr	r3, [pc, #32]	; (8001b44 <TIM_Base_SetConfig+0xbc>)
 8001b22:	4298      	cmp	r0, r3
 8001b24:	d00b      	beq.n	8001b3e <TIM_Base_SetConfig+0xb6>
 8001b26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001b2a:	4298      	cmp	r0, r3
 8001b2c:	d007      	beq.n	8001b3e <TIM_Base_SetConfig+0xb6>
 8001b2e:	2301      	movs	r3, #1
 8001b30:	6143      	str	r3, [r0, #20]
 8001b32:	4770      	bx	lr
 8001b34:	68ca      	ldr	r2, [r1, #12]
 8001b36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	e7eb      	b.n	8001b16 <TIM_Base_SetConfig+0x8e>
 8001b3e:	690b      	ldr	r3, [r1, #16]
 8001b40:	6303      	str	r3, [r0, #48]	; 0x30
 8001b42:	e7f4      	b.n	8001b2e <TIM_Base_SetConfig+0xa6>
 8001b44:	40010000 	andmi	r0, r1, r0
 8001b48:	40000400 	andmi	r0, r0, r0, lsl #8
 8001b4c:	40014000 	andmi	r4, r1, r0

08001b50 <HAL_TIM_Base_Init>:
 8001b50:	b510      	push	{r4, lr}
 8001b52:	4604      	mov	r4, r0
 8001b54:	b180      	cbz	r0, 8001b78 <HAL_TIM_Base_Init+0x28>
 8001b56:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001b5a:	b90b      	cbnz	r3, 8001b60 <HAL_TIM_Base_Init+0x10>
 8001b5c:	f7ff ff88 	bl	8001a70 <HAL_TIM_Base_MspInit>
 8001b60:	2302      	movs	r3, #2
 8001b62:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 8001b66:	6820      	ldr	r0, [r4, #0]
 8001b68:	1d21      	adds	r1, r4, #4
 8001b6a:	f7ff ff8d 	bl	8001a88 <TIM_Base_SetConfig>
 8001b6e:	2301      	movs	r3, #1
 8001b70:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 8001b74:	2000      	movs	r0, #0
 8001b76:	bd10      	pop	{r4, pc}
 8001b78:	2001      	movs	r0, #1
 8001b7a:	bd10      	pop	{r4, pc}

08001b7c <HAL_DCMI_Init>:
 8001b7c:	b510      	push	{r4, lr}
 8001b7e:	4604      	mov	r4, r0
 8001b80:	2800      	cmp	r0, #0
 8001b82:	d051      	beq.n	8001c28 <HAL_DCMI_Init+0xac>
 8001b84:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001b88:	b90b      	cbnz	r3, 8001b8e <HAL_DCMI_Init+0x12>
 8001b8a:	f000 fcd9 	bl	8002540 <HAL_DCMI_MspInit>
 8001b8e:	2302      	movs	r3, #2
 8001b90:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 8001b94:	6823      	ldr	r3, [r4, #0]
 8001b96:	4a25      	ldr	r2, [pc, #148]	; (8001c2c <HAL_DCMI_Init+0xb0>)
 8001b98:	6819      	ldr	r1, [r3, #0]
 8001b9a:	6860      	ldr	r0, [r4, #4]
 8001b9c:	400a      	ands	r2, r1
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	6819      	ldr	r1, [r3, #0]
 8001ba2:	6962      	ldr	r2, [r4, #20]
 8001ba4:	4301      	orrs	r1, r0
 8001ba6:	4311      	orrs	r1, r2
 8001ba8:	68e2      	ldr	r2, [r4, #12]
 8001baa:	4311      	orrs	r1, r2
 8001bac:	6922      	ldr	r2, [r4, #16]
 8001bae:	4311      	orrs	r1, r2
 8001bb0:	68a2      	ldr	r2, [r4, #8]
 8001bb2:	4311      	orrs	r1, r2
 8001bb4:	69a2      	ldr	r2, [r4, #24]
 8001bb6:	4311      	orrs	r1, r2
 8001bb8:	6a22      	ldr	r2, [r4, #32]
 8001bba:	4311      	orrs	r1, r2
 8001bbc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001bbe:	4311      	orrs	r1, r2
 8001bc0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001bc2:	4311      	orrs	r1, r2
 8001bc4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001bc6:	4311      	orrs	r1, r2
 8001bc8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001bca:	2810      	cmp	r0, #16
 8001bcc:	ea42 0201 	orr.w	r2, r2, r1
 8001bd0:	601a      	str	r2, [r3, #0]
 8001bd2:	d10b      	bne.n	8001bec <HAL_DCMI_Init+0x70>
 8001bd4:	7fa2      	ldrb	r2, [r4, #30]
 8001bd6:	7f61      	ldrb	r1, [r4, #29]
 8001bd8:	0412      	lsls	r2, r2, #16
 8001bda:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001bde:	7f21      	ldrb	r1, [r4, #28]
 8001be0:	430a      	orrs	r2, r1
 8001be2:	7fe1      	ldrb	r1, [r4, #31]
 8001be4:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001be8:	4911      	ldr	r1, [pc, #68]	; (8001c30 <HAL_DCMI_Init+0xb4>)
 8001bea:	618a      	str	r2, [r1, #24]
 8001bec:	68da      	ldr	r2, [r3, #12]
 8001bee:	f042 0210 	orr.w	r2, r2, #16
 8001bf2:	60da      	str	r2, [r3, #12]
 8001bf4:	68da      	ldr	r2, [r3, #12]
 8001bf6:	f042 0208 	orr.w	r2, r2, #8
 8001bfa:	60da      	str	r2, [r3, #12]
 8001bfc:	68da      	ldr	r2, [r3, #12]
 8001bfe:	f042 0201 	orr.w	r2, r2, #1
 8001c02:	60da      	str	r2, [r3, #12]
 8001c04:	68da      	ldr	r2, [r3, #12]
 8001c06:	f042 0204 	orr.w	r2, r2, #4
 8001c0a:	60da      	str	r2, [r3, #12]
 8001c0c:	68da      	ldr	r2, [r3, #12]
 8001c0e:	f042 0202 	orr.w	r2, r2, #2
 8001c12:	60da      	str	r2, [r3, #12]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001c1a:	601a      	str	r2, [r3, #0]
 8001c1c:	2000      	movs	r0, #0
 8001c1e:	2301      	movs	r3, #1
 8001c20:	64e0      	str	r0, [r4, #76]	; 0x4c
 8001c22:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 8001c26:	bd10      	pop	{r4, pc}
 8001c28:	2001      	movs	r0, #1
 8001c2a:	bd10      	pop	{r4, pc}
 8001c2c:	ffe0f007 			; <UNDEFINED> instruction: 0xffe0f007
 8001c30:	50050000 	andpl	r0, r5, r0

08001c34 <HAL_RCC_OscConfig>:
 8001c34:	6803      	ldr	r3, [r0, #0]
 8001c36:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001c38:	07de      	lsls	r6, r3, #31
 8001c3a:	4604      	mov	r4, r0
 8001c3c:	d403      	bmi.n	8001c46 <HAL_RCC_OscConfig+0x12>
 8001c3e:	6823      	ldr	r3, [r4, #0]
 8001c40:	079d      	lsls	r5, r3, #30
 8001c42:	d470      	bmi.n	8001d26 <HAL_RCC_OscConfig+0xf2>
 8001c44:	e0c2      	b.n	8001dcc <HAL_RCC_OscConfig+0x198>
 8001c46:	4ba4      	ldr	r3, [pc, #656]	; (8001ed8 <HAL_RCC_OscConfig+0x2a4>)
 8001c48:	689a      	ldr	r2, [r3, #8]
 8001c4a:	f002 020c 	and.w	r2, r2, #12
 8001c4e:	2a04      	cmp	r2, #4
 8001c50:	d007      	beq.n	8001c62 <HAL_RCC_OscConfig+0x2e>
 8001c52:	689a      	ldr	r2, [r3, #8]
 8001c54:	f002 020c 	and.w	r2, r2, #12
 8001c58:	2a08      	cmp	r2, #8
 8001c5a:	d10b      	bne.n	8001c74 <HAL_RCC_OscConfig+0x40>
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	0258      	lsls	r0, r3, #9
 8001c60:	d508      	bpl.n	8001c74 <HAL_RCC_OscConfig+0x40>
 8001c62:	4b9d      	ldr	r3, [pc, #628]	; (8001ed8 <HAL_RCC_OscConfig+0x2a4>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	0399      	lsls	r1, r3, #14
 8001c68:	d5e9      	bpl.n	8001c3e <HAL_RCC_OscConfig+0xa>
 8001c6a:	6863      	ldr	r3, [r4, #4]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d1e6      	bne.n	8001c3e <HAL_RCC_OscConfig+0xa>
 8001c70:	2001      	movs	r0, #1
 8001c72:	e1b3      	b.n	8001fdc <HAL_RCC_OscConfig+0x3a8>
 8001c74:	4b98      	ldr	r3, [pc, #608]	; (8001ed8 <HAL_RCC_OscConfig+0x2a4>)
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	f7fe fcb3 	bl	80005f8 <HAL_GetTick>
 8001c92:	4605      	mov	r5, r0
 8001c94:	4b90      	ldr	r3, [pc, #576]	; (8001ed8 <HAL_RCC_OscConfig+0x2a4>)
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	0392      	lsls	r2, r2, #14
 8001c9a:	d507      	bpl.n	8001cac <HAL_RCC_OscConfig+0x78>
 8001c9c:	f7fe fcac 	bl	80005f8 <HAL_GetTick>
 8001ca0:	1b40      	subs	r0, r0, r5
 8001ca2:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8001ca6:	d9f5      	bls.n	8001c94 <HAL_RCC_OscConfig+0x60>
 8001ca8:	2003      	movs	r0, #3
 8001caa:	e197      	b.n	8001fdc <HAL_RCC_OscConfig+0x3a8>
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	6862      	ldr	r2, [r4, #4]
 8001cb6:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001cba:	d103      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x90>
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001cc2:	e005      	b.n	8001cd0 <HAL_RCC_OscConfig+0x9c>
 8001cc4:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8001cc8:	d108      	bne.n	8001cdc <HAL_RCC_OscConfig+0xa8>
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001cd8:	601a      	str	r2, [r3, #0]
 8001cda:	e008      	b.n	8001cee <HAL_RCC_OscConfig+0xba>
 8001cdc:	6819      	ldr	r1, [r3, #0]
 8001cde:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8001ce2:	6019      	str	r1, [r3, #0]
 8001ce4:	6819      	ldr	r1, [r3, #0]
 8001ce6:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8001cea:	6019      	str	r1, [r3, #0]
 8001cec:	b16a      	cbz	r2, 8001d0a <HAL_RCC_OscConfig+0xd6>
 8001cee:	f7fe fc83 	bl	80005f8 <HAL_GetTick>
 8001cf2:	4605      	mov	r5, r0
 8001cf4:	4b78      	ldr	r3, [pc, #480]	; (8001ed8 <HAL_RCC_OscConfig+0x2a4>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	039e      	lsls	r6, r3, #14
 8001cfa:	d4a0      	bmi.n	8001c3e <HAL_RCC_OscConfig+0xa>
 8001cfc:	f7fe fc7c 	bl	80005f8 <HAL_GetTick>
 8001d00:	1b40      	subs	r0, r0, r5
 8001d02:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8001d06:	d9f5      	bls.n	8001cf4 <HAL_RCC_OscConfig+0xc0>
 8001d08:	e7ce      	b.n	8001ca8 <HAL_RCC_OscConfig+0x74>
 8001d0a:	f7fe fc75 	bl	80005f8 <HAL_GetTick>
 8001d0e:	4605      	mov	r5, r0
 8001d10:	4b71      	ldr	r3, [pc, #452]	; (8001ed8 <HAL_RCC_OscConfig+0x2a4>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	0398      	lsls	r0, r3, #14
 8001d16:	d592      	bpl.n	8001c3e <HAL_RCC_OscConfig+0xa>
 8001d18:	f7fe fc6e 	bl	80005f8 <HAL_GetTick>
 8001d1c:	1b40      	subs	r0, r0, r5
 8001d1e:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8001d22:	d9f5      	bls.n	8001d10 <HAL_RCC_OscConfig+0xdc>
 8001d24:	e7c0      	b.n	8001ca8 <HAL_RCC_OscConfig+0x74>
 8001d26:	4b6c      	ldr	r3, [pc, #432]	; (8001ed8 <HAL_RCC_OscConfig+0x2a4>)
 8001d28:	689a      	ldr	r2, [r3, #8]
 8001d2a:	f012 0f0c 	tst.w	r2, #12
 8001d2e:	d007      	beq.n	8001d40 <HAL_RCC_OscConfig+0x10c>
 8001d30:	689a      	ldr	r2, [r3, #8]
 8001d32:	f002 020c 	and.w	r2, r2, #12
 8001d36:	2a08      	cmp	r2, #8
 8001d38:	d116      	bne.n	8001d68 <HAL_RCC_OscConfig+0x134>
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	0259      	lsls	r1, r3, #9
 8001d3e:	d413      	bmi.n	8001d68 <HAL_RCC_OscConfig+0x134>
 8001d40:	4b65      	ldr	r3, [pc, #404]	; (8001ed8 <HAL_RCC_OscConfig+0x2a4>)
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	0792      	lsls	r2, r2, #30
 8001d46:	d502      	bpl.n	8001d4e <HAL_RCC_OscConfig+0x11a>
 8001d48:	68e2      	ldr	r2, [r4, #12]
 8001d4a:	2a01      	cmp	r2, #1
 8001d4c:	d190      	bne.n	8001c70 <HAL_RCC_OscConfig+0x3c>
 8001d4e:	6819      	ldr	r1, [r3, #0]
 8001d50:	20f8      	movs	r0, #248	; 0xf8
 8001d52:	fa90 f0a0 	rbit	r0, r0
 8001d56:	6922      	ldr	r2, [r4, #16]
 8001d58:	fab0 f080 	clz	r0, r0
 8001d5c:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 8001d60:	4082      	lsls	r2, r0
 8001d62:	430a      	orrs	r2, r1
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	e031      	b.n	8001dcc <HAL_RCC_OscConfig+0x198>
 8001d68:	68e2      	ldr	r2, [r4, #12]
 8001d6a:	4b5b      	ldr	r3, [pc, #364]	; (8001ed8 <HAL_RCC_OscConfig+0x2a4>)
 8001d6c:	b1ea      	cbz	r2, 8001daa <HAL_RCC_OscConfig+0x176>
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	f042 0201 	orr.w	r2, r2, #1
 8001d74:	601a      	str	r2, [r3, #0]
 8001d76:	f7fe fc3f 	bl	80005f8 <HAL_GetTick>
 8001d7a:	4605      	mov	r5, r0
 8001d7c:	4856      	ldr	r0, [pc, #344]	; (8001ed8 <HAL_RCC_OscConfig+0x2a4>)
 8001d7e:	6803      	ldr	r3, [r0, #0]
 8001d80:	079e      	lsls	r6, r3, #30
 8001d82:	d405      	bmi.n	8001d90 <HAL_RCC_OscConfig+0x15c>
 8001d84:	f7fe fc38 	bl	80005f8 <HAL_GetTick>
 8001d88:	1b40      	subs	r0, r0, r5
 8001d8a:	2864      	cmp	r0, #100	; 0x64
 8001d8c:	d9f6      	bls.n	8001d7c <HAL_RCC_OscConfig+0x148>
 8001d8e:	e78b      	b.n	8001ca8 <HAL_RCC_OscConfig+0x74>
 8001d90:	6802      	ldr	r2, [r0, #0]
 8001d92:	21f8      	movs	r1, #248	; 0xf8
 8001d94:	fa91 f1a1 	rbit	r1, r1
 8001d98:	6923      	ldr	r3, [r4, #16]
 8001d9a:	fab1 f181 	clz	r1, r1
 8001d9e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001da2:	408b      	lsls	r3, r1
 8001da4:	4313      	orrs	r3, r2
 8001da6:	6003      	str	r3, [r0, #0]
 8001da8:	e010      	b.n	8001dcc <HAL_RCC_OscConfig+0x198>
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	f022 0201 	bic.w	r2, r2, #1
 8001db0:	601a      	str	r2, [r3, #0]
 8001db2:	f7fe fc21 	bl	80005f8 <HAL_GetTick>
 8001db6:	4605      	mov	r5, r0
 8001db8:	4b47      	ldr	r3, [pc, #284]	; (8001ed8 <HAL_RCC_OscConfig+0x2a4>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	0799      	lsls	r1, r3, #30
 8001dbe:	d505      	bpl.n	8001dcc <HAL_RCC_OscConfig+0x198>
 8001dc0:	f7fe fc1a 	bl	80005f8 <HAL_GetTick>
 8001dc4:	1b40      	subs	r0, r0, r5
 8001dc6:	2864      	cmp	r0, #100	; 0x64
 8001dc8:	d9f6      	bls.n	8001db8 <HAL_RCC_OscConfig+0x184>
 8001dca:	e76d      	b.n	8001ca8 <HAL_RCC_OscConfig+0x74>
 8001dcc:	6823      	ldr	r3, [r4, #0]
 8001dce:	071a      	lsls	r2, r3, #28
 8001dd0:	d403      	bmi.n	8001dda <HAL_RCC_OscConfig+0x1a6>
 8001dd2:	6823      	ldr	r3, [r4, #0]
 8001dd4:	075b      	lsls	r3, r3, #29
 8001dd6:	d567      	bpl.n	8001ea8 <HAL_RCC_OscConfig+0x274>
 8001dd8:	e024      	b.n	8001e24 <HAL_RCC_OscConfig+0x1f0>
 8001dda:	6962      	ldr	r2, [r4, #20]
 8001ddc:	4b3e      	ldr	r3, [pc, #248]	; (8001ed8 <HAL_RCC_OscConfig+0x2a4>)
 8001dde:	b182      	cbz	r2, 8001e02 <HAL_RCC_OscConfig+0x1ce>
 8001de0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001de2:	f042 0201 	orr.w	r2, r2, #1
 8001de6:	675a      	str	r2, [r3, #116]	; 0x74
 8001de8:	f7fe fc06 	bl	80005f8 <HAL_GetTick>
 8001dec:	4605      	mov	r5, r0
 8001dee:	4b3a      	ldr	r3, [pc, #232]	; (8001ed8 <HAL_RCC_OscConfig+0x2a4>)
 8001df0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001df2:	079e      	lsls	r6, r3, #30
 8001df4:	d4ed      	bmi.n	8001dd2 <HAL_RCC_OscConfig+0x19e>
 8001df6:	f7fe fbff 	bl	80005f8 <HAL_GetTick>
 8001dfa:	1b40      	subs	r0, r0, r5
 8001dfc:	2864      	cmp	r0, #100	; 0x64
 8001dfe:	d9f6      	bls.n	8001dee <HAL_RCC_OscConfig+0x1ba>
 8001e00:	e752      	b.n	8001ca8 <HAL_RCC_OscConfig+0x74>
 8001e02:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001e04:	f022 0201 	bic.w	r2, r2, #1
 8001e08:	675a      	str	r2, [r3, #116]	; 0x74
 8001e0a:	f7fe fbf5 	bl	80005f8 <HAL_GetTick>
 8001e0e:	4605      	mov	r5, r0
 8001e10:	4b31      	ldr	r3, [pc, #196]	; (8001ed8 <HAL_RCC_OscConfig+0x2a4>)
 8001e12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e14:	0798      	lsls	r0, r3, #30
 8001e16:	d5dc      	bpl.n	8001dd2 <HAL_RCC_OscConfig+0x19e>
 8001e18:	f7fe fbee 	bl	80005f8 <HAL_GetTick>
 8001e1c:	1b40      	subs	r0, r0, r5
 8001e1e:	2864      	cmp	r0, #100	; 0x64
 8001e20:	d9f6      	bls.n	8001e10 <HAL_RCC_OscConfig+0x1dc>
 8001e22:	e741      	b.n	8001ca8 <HAL_RCC_OscConfig+0x74>
 8001e24:	2300      	movs	r3, #0
 8001e26:	9301      	str	r3, [sp, #4]
 8001e28:	4b2b      	ldr	r3, [pc, #172]	; (8001ed8 <HAL_RCC_OscConfig+0x2a4>)
 8001e2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e2c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001e30:	641a      	str	r2, [r3, #64]	; 0x40
 8001e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e34:	4a29      	ldr	r2, [pc, #164]	; (8001edc <HAL_RCC_OscConfig+0x2a8>)
 8001e36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e3a:	9301      	str	r3, [sp, #4]
 8001e3c:	9b01      	ldr	r3, [sp, #4]
 8001e3e:	6813      	ldr	r3, [r2, #0]
 8001e40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e44:	6013      	str	r3, [r2, #0]
 8001e46:	f7fe fbd7 	bl	80005f8 <HAL_GetTick>
 8001e4a:	4605      	mov	r5, r0
 8001e4c:	4b23      	ldr	r3, [pc, #140]	; (8001edc <HAL_RCC_OscConfig+0x2a8>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	05d9      	lsls	r1, r3, #23
 8001e52:	d52d      	bpl.n	8001eb0 <HAL_RCC_OscConfig+0x27c>
 8001e54:	4b20      	ldr	r3, [pc, #128]	; (8001ed8 <HAL_RCC_OscConfig+0x2a4>)
 8001e56:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001e58:	f022 0201 	bic.w	r2, r2, #1
 8001e5c:	671a      	str	r2, [r3, #112]	; 0x70
 8001e5e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001e60:	f022 0204 	bic.w	r2, r2, #4
 8001e64:	671a      	str	r2, [r3, #112]	; 0x70
 8001e66:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001e68:	f022 0201 	bic.w	r2, r2, #1
 8001e6c:	671a      	str	r2, [r3, #112]	; 0x70
 8001e6e:	f7fe fbc3 	bl	80005f8 <HAL_GetTick>
 8001e72:	4605      	mov	r5, r0
 8001e74:	4b18      	ldr	r3, [pc, #96]	; (8001ed8 <HAL_RCC_OscConfig+0x2a4>)
 8001e76:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001e78:	0792      	lsls	r2, r2, #30
 8001e7a:	d41f      	bmi.n	8001ebc <HAL_RCC_OscConfig+0x288>
 8001e7c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001e7e:	f022 0201 	bic.w	r2, r2, #1
 8001e82:	671a      	str	r2, [r3, #112]	; 0x70
 8001e84:	68a2      	ldr	r2, [r4, #8]
 8001e86:	2a01      	cmp	r2, #1
 8001e88:	d120      	bne.n	8001ecc <HAL_RCC_OscConfig+0x298>
 8001e8a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001e8c:	f022 0204 	bic.w	r2, r2, #4
 8001e90:	671a      	str	r2, [r3, #112]	; 0x70
 8001e92:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001e94:	f042 0201 	orr.w	r2, r2, #1
 8001e98:	671a      	str	r2, [r3, #112]	; 0x70
 8001e9a:	f7fe fbad 	bl	80005f8 <HAL_GetTick>
 8001e9e:	4605      	mov	r5, r0
 8001ea0:	4b0d      	ldr	r3, [pc, #52]	; (8001ed8 <HAL_RCC_OscConfig+0x2a4>)
 8001ea2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ea4:	079e      	lsls	r6, r3, #30
 8001ea6:	d525      	bpl.n	8001ef4 <HAL_RCC_OscConfig+0x2c0>
 8001ea8:	69a1      	ldr	r1, [r4, #24]
 8001eaa:	2900      	cmp	r1, #0
 8001eac:	d139      	bne.n	8001f22 <HAL_RCC_OscConfig+0x2ee>
 8001eae:	e07a      	b.n	8001fa6 <HAL_RCC_OscConfig+0x372>
 8001eb0:	f7fe fba2 	bl	80005f8 <HAL_GetTick>
 8001eb4:	1b40      	subs	r0, r0, r5
 8001eb6:	2864      	cmp	r0, #100	; 0x64
 8001eb8:	d9c8      	bls.n	8001e4c <HAL_RCC_OscConfig+0x218>
 8001eba:	e6f5      	b.n	8001ca8 <HAL_RCC_OscConfig+0x74>
 8001ebc:	f7fe fb9c 	bl	80005f8 <HAL_GetTick>
 8001ec0:	f241 3388 	movw	r3, #5000	; 0x1388
 8001ec4:	1b40      	subs	r0, r0, r5
 8001ec6:	4298      	cmp	r0, r3
 8001ec8:	d9d4      	bls.n	8001e74 <HAL_RCC_OscConfig+0x240>
 8001eca:	e6ed      	b.n	8001ca8 <HAL_RCC_OscConfig+0x74>
 8001ecc:	2a05      	cmp	r2, #5
 8001ece:	d107      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x2ac>
 8001ed0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001ed2:	f042 0204 	orr.w	r2, r2, #4
 8001ed6:	e7db      	b.n	8001e90 <HAL_RCC_OscConfig+0x25c>
 8001ed8:	40023800 	andmi	r3, r2, r0, lsl #16
 8001edc:	40007000 	andmi	r7, r0, r0
 8001ee0:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8001ee2:	f021 0104 	bic.w	r1, r1, #4
 8001ee6:	6719      	str	r1, [r3, #112]	; 0x70
 8001ee8:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8001eea:	f021 0101 	bic.w	r1, r1, #1
 8001eee:	6719      	str	r1, [r3, #112]	; 0x70
 8001ef0:	b142      	cbz	r2, 8001f04 <HAL_RCC_OscConfig+0x2d0>
 8001ef2:	e7d2      	b.n	8001e9a <HAL_RCC_OscConfig+0x266>
 8001ef4:	f7fe fb80 	bl	80005f8 <HAL_GetTick>
 8001ef8:	f241 3388 	movw	r3, #5000	; 0x1388
 8001efc:	1b40      	subs	r0, r0, r5
 8001efe:	4298      	cmp	r0, r3
 8001f00:	d9ce      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x26c>
 8001f02:	e6d1      	b.n	8001ca8 <HAL_RCC_OscConfig+0x74>
 8001f04:	f7fe fb78 	bl	80005f8 <HAL_GetTick>
 8001f08:	4605      	mov	r5, r0
 8001f0a:	4b35      	ldr	r3, [pc, #212]	; (8001fe0 <HAL_RCC_OscConfig+0x3ac>)
 8001f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f0e:	0798      	lsls	r0, r3, #30
 8001f10:	d5ca      	bpl.n	8001ea8 <HAL_RCC_OscConfig+0x274>
 8001f12:	f7fe fb71 	bl	80005f8 <HAL_GetTick>
 8001f16:	f241 3388 	movw	r3, #5000	; 0x1388
 8001f1a:	1b40      	subs	r0, r0, r5
 8001f1c:	4298      	cmp	r0, r3
 8001f1e:	d9f4      	bls.n	8001f0a <HAL_RCC_OscConfig+0x2d6>
 8001f20:	e6c2      	b.n	8001ca8 <HAL_RCC_OscConfig+0x74>
 8001f22:	4b2f      	ldr	r3, [pc, #188]	; (8001fe0 <HAL_RCC_OscConfig+0x3ac>)
 8001f24:	689a      	ldr	r2, [r3, #8]
 8001f26:	f002 020c 	and.w	r2, r2, #12
 8001f2a:	2a08      	cmp	r2, #8
 8001f2c:	f43f aea0 	beq.w	8001c70 <HAL_RCC_OscConfig+0x3c>
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	2902      	cmp	r1, #2
 8001f34:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	d142      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x38e>
 8001f3c:	f7fe fb5c 	bl	80005f8 <HAL_GetTick>
 8001f40:	4605      	mov	r5, r0
 8001f42:	4827      	ldr	r0, [pc, #156]	; (8001fe0 <HAL_RCC_OscConfig+0x3ac>)
 8001f44:	6803      	ldr	r3, [r0, #0]
 8001f46:	0199      	lsls	r1, r3, #6
 8001f48:	d42f      	bmi.n	8001faa <HAL_RCC_OscConfig+0x376>
 8001f4a:	f647 76c0 	movw	r6, #32704	; 0x7fc0
 8001f4e:	fa96 f6a6 	rbit	r6, r6
 8001f52:	f44f 3540 	mov.w	r5, #196608	; 0x30000
 8001f56:	fab6 f686 	clz	r6, r6
 8001f5a:	fa95 f5a5 	rbit	r5, r5
 8001f5e:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8001f62:	fab5 f585 	clz	r5, r5
 8001f66:	fa91 f1a1 	rbit	r1, r1
 8001f6a:	69e3      	ldr	r3, [r4, #28]
 8001f6c:	6a22      	ldr	r2, [r4, #32]
 8001f6e:	fab1 f181 	clz	r1, r1
 8001f72:	431a      	orrs	r2, r3
 8001f74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001f76:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001f7a:	40b3      	lsls	r3, r6
 8001f7c:	431a      	orrs	r2, r3
 8001f7e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001f80:	085b      	lsrs	r3, r3, #1
 8001f82:	3b01      	subs	r3, #1
 8001f84:	40ab      	lsls	r3, r5
 8001f86:	4313      	orrs	r3, r2
 8001f88:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001f8a:	408a      	lsls	r2, r1
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	6043      	str	r3, [r0, #4]
 8001f90:	6803      	ldr	r3, [r0, #0]
 8001f92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f96:	6003      	str	r3, [r0, #0]
 8001f98:	f7fe fb2e 	bl	80005f8 <HAL_GetTick>
 8001f9c:	4604      	mov	r4, r0
 8001f9e:	4b10      	ldr	r3, [pc, #64]	; (8001fe0 <HAL_RCC_OscConfig+0x3ac>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	019a      	lsls	r2, r3, #6
 8001fa4:	d507      	bpl.n	8001fb6 <HAL_RCC_OscConfig+0x382>
 8001fa6:	2000      	movs	r0, #0
 8001fa8:	e018      	b.n	8001fdc <HAL_RCC_OscConfig+0x3a8>
 8001faa:	f7fe fb25 	bl	80005f8 <HAL_GetTick>
 8001fae:	1b40      	subs	r0, r0, r5
 8001fb0:	2864      	cmp	r0, #100	; 0x64
 8001fb2:	d9c6      	bls.n	8001f42 <HAL_RCC_OscConfig+0x30e>
 8001fb4:	e678      	b.n	8001ca8 <HAL_RCC_OscConfig+0x74>
 8001fb6:	f7fe fb1f 	bl	80005f8 <HAL_GetTick>
 8001fba:	1b00      	subs	r0, r0, r4
 8001fbc:	2864      	cmp	r0, #100	; 0x64
 8001fbe:	d9ee      	bls.n	8001f9e <HAL_RCC_OscConfig+0x36a>
 8001fc0:	e672      	b.n	8001ca8 <HAL_RCC_OscConfig+0x74>
 8001fc2:	f7fe fb19 	bl	80005f8 <HAL_GetTick>
 8001fc6:	4604      	mov	r4, r0
 8001fc8:	4b05      	ldr	r3, [pc, #20]	; (8001fe0 <HAL_RCC_OscConfig+0x3ac>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	019b      	lsls	r3, r3, #6
 8001fce:	d5ea      	bpl.n	8001fa6 <HAL_RCC_OscConfig+0x372>
 8001fd0:	f7fe fb12 	bl	80005f8 <HAL_GetTick>
 8001fd4:	1b00      	subs	r0, r0, r4
 8001fd6:	2864      	cmp	r0, #100	; 0x64
 8001fd8:	d9f6      	bls.n	8001fc8 <HAL_RCC_OscConfig+0x394>
 8001fda:	e665      	b.n	8001ca8 <HAL_RCC_OscConfig+0x74>
 8001fdc:	b002      	add	sp, #8
 8001fde:	bd70      	pop	{r4, r5, r6, pc}
 8001fe0:	40023800 	andmi	r3, r2, r0, lsl #16

08001fe4 <HAL_RCC_ClockConfig>:
 8001fe4:	4a72      	ldr	r2, [pc, #456]	; (80021b0 <HAL_RCC_ClockConfig+0x1cc>)
 8001fe6:	6813      	ldr	r3, [r2, #0]
 8001fe8:	f003 030f 	and.w	r3, r3, #15
 8001fec:	4299      	cmp	r1, r3
 8001fee:	b570      	push	{r4, r5, r6, lr}
 8001ff0:	4604      	mov	r4, r0
 8001ff2:	460d      	mov	r5, r1
 8001ff4:	d96b      	bls.n	80020ce <HAL_RCC_ClockConfig+0xea>
 8001ff6:	6813      	ldr	r3, [r2, #0]
 8001ff8:	f023 030f 	bic.w	r3, r3, #15
 8001ffc:	430b      	orrs	r3, r1
 8001ffe:	6013      	str	r3, [r2, #0]
 8002000:	6813      	ldr	r3, [r2, #0]
 8002002:	f003 030f 	and.w	r3, r3, #15
 8002006:	428b      	cmp	r3, r1
 8002008:	d001      	beq.n	800200e <HAL_RCC_ClockConfig+0x2a>
 800200a:	2001      	movs	r0, #1
 800200c:	bd70      	pop	{r4, r5, r6, pc}
 800200e:	6801      	ldr	r1, [r0, #0]
 8002010:	078b      	lsls	r3, r1, #30
 8002012:	bf41      	itttt	mi
 8002014:	4867      	ldrmi	r0, [pc, #412]	; (80021b4 <HAL_RCC_ClockConfig+0x1d0>)
 8002016:	6883      	ldrmi	r3, [r0, #8]
 8002018:	f023 02f0 	bicmi.w	r2, r3, #240	; 0xf0
 800201c:	68a3      	ldrmi	r3, [r4, #8]
 800201e:	bf44      	itt	mi
 8002020:	4313      	orrmi	r3, r2
 8002022:	6083      	strmi	r3, [r0, #8]
 8002024:	07ce      	lsls	r6, r1, #31
 8002026:	d40b      	bmi.n	8002040 <HAL_RCC_ClockConfig+0x5c>
 8002028:	6821      	ldr	r1, [r4, #0]
 800202a:	074d      	lsls	r5, r1, #29
 800202c:	f140 80af 	bpl.w	800218e <HAL_RCC_ClockConfig+0x1aa>
 8002030:	4860      	ldr	r0, [pc, #384]	; (80021b4 <HAL_RCC_ClockConfig+0x1d0>)
 8002032:	6883      	ldr	r3, [r0, #8]
 8002034:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002038:	68e3      	ldr	r3, [r4, #12]
 800203a:	4313      	orrs	r3, r2
 800203c:	6083      	str	r3, [r0, #8]
 800203e:	e0a6      	b.n	800218e <HAL_RCC_ClockConfig+0x1aa>
 8002040:	6862      	ldr	r2, [r4, #4]
 8002042:	4b5c      	ldr	r3, [pc, #368]	; (80021b4 <HAL_RCC_ClockConfig+0x1d0>)
 8002044:	2a01      	cmp	r2, #1
 8002046:	6819      	ldr	r1, [r3, #0]
 8002048:	d102      	bne.n	8002050 <HAL_RCC_ClockConfig+0x6c>
 800204a:	f411 3f00 	tst.w	r1, #131072	; 0x20000
 800204e:	e006      	b.n	800205e <HAL_RCC_ClockConfig+0x7a>
 8002050:	2a02      	cmp	r2, #2
 8002052:	d102      	bne.n	800205a <HAL_RCC_ClockConfig+0x76>
 8002054:	f011 7f00 	tst.w	r1, #33554432	; 0x2000000
 8002058:	e001      	b.n	800205e <HAL_RCC_ClockConfig+0x7a>
 800205a:	f011 0f02 	tst.w	r1, #2
 800205e:	d0d4      	beq.n	800200a <HAL_RCC_ClockConfig+0x26>
 8002060:	6899      	ldr	r1, [r3, #8]
 8002062:	f021 0103 	bic.w	r1, r1, #3
 8002066:	430a      	orrs	r2, r1
 8002068:	609a      	str	r2, [r3, #8]
 800206a:	f7fe fac5 	bl	80005f8 <HAL_GetTick>
 800206e:	6863      	ldr	r3, [r4, #4]
 8002070:	2b01      	cmp	r3, #1
 8002072:	4605      	mov	r5, r0
 8002074:	d10e      	bne.n	8002094 <HAL_RCC_ClockConfig+0xb0>
 8002076:	4b4f      	ldr	r3, [pc, #316]	; (80021b4 <HAL_RCC_ClockConfig+0x1d0>)
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	f003 030c 	and.w	r3, r3, #12
 800207e:	2b04      	cmp	r3, #4
 8002080:	d0d2      	beq.n	8002028 <HAL_RCC_ClockConfig+0x44>
 8002082:	f7fe fab9 	bl	80005f8 <HAL_GetTick>
 8002086:	f241 3388 	movw	r3, #5000	; 0x1388
 800208a:	1b40      	subs	r0, r0, r5
 800208c:	4298      	cmp	r0, r3
 800208e:	d9f2      	bls.n	8002076 <HAL_RCC_ClockConfig+0x92>
 8002090:	2003      	movs	r0, #3
 8002092:	bd70      	pop	{r4, r5, r6, pc}
 8002094:	2b02      	cmp	r3, #2
 8002096:	d114      	bne.n	80020c2 <HAL_RCC_ClockConfig+0xde>
 8002098:	4b46      	ldr	r3, [pc, #280]	; (80021b4 <HAL_RCC_ClockConfig+0x1d0>)
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f003 030c 	and.w	r3, r3, #12
 80020a0:	2b08      	cmp	r3, #8
 80020a2:	d0c1      	beq.n	8002028 <HAL_RCC_ClockConfig+0x44>
 80020a4:	f7fe faa8 	bl	80005f8 <HAL_GetTick>
 80020a8:	f241 3388 	movw	r3, #5000	; 0x1388
 80020ac:	1b40      	subs	r0, r0, r5
 80020ae:	4298      	cmp	r0, r3
 80020b0:	d9f2      	bls.n	8002098 <HAL_RCC_ClockConfig+0xb4>
 80020b2:	e7ed      	b.n	8002090 <HAL_RCC_ClockConfig+0xac>
 80020b4:	f7fe faa0 	bl	80005f8 <HAL_GetTick>
 80020b8:	f241 3388 	movw	r3, #5000	; 0x1388
 80020bc:	1b40      	subs	r0, r0, r5
 80020be:	4298      	cmp	r0, r3
 80020c0:	d8e6      	bhi.n	8002090 <HAL_RCC_ClockConfig+0xac>
 80020c2:	4b3c      	ldr	r3, [pc, #240]	; (80021b4 <HAL_RCC_ClockConfig+0x1d0>)
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	f013 0f0c 	tst.w	r3, #12
 80020ca:	d1f3      	bne.n	80020b4 <HAL_RCC_ClockConfig+0xd0>
 80020cc:	e7ac      	b.n	8002028 <HAL_RCC_ClockConfig+0x44>
 80020ce:	6801      	ldr	r1, [r0, #0]
 80020d0:	0788      	lsls	r0, r1, #30
 80020d2:	bf41      	itttt	mi
 80020d4:	4837      	ldrmi	r0, [pc, #220]	; (80021b4 <HAL_RCC_ClockConfig+0x1d0>)
 80020d6:	6883      	ldrmi	r3, [r0, #8]
 80020d8:	f023 02f0 	bicmi.w	r2, r3, #240	; 0xf0
 80020dc:	68a3      	ldrmi	r3, [r4, #8]
 80020de:	bf44      	itt	mi
 80020e0:	4313      	orrmi	r3, r2
 80020e2:	6083      	strmi	r3, [r0, #8]
 80020e4:	07ca      	lsls	r2, r1, #31
 80020e6:	d40b      	bmi.n	8002100 <HAL_RCC_ClockConfig+0x11c>
 80020e8:	4a31      	ldr	r2, [pc, #196]	; (80021b0 <HAL_RCC_ClockConfig+0x1cc>)
 80020ea:	6813      	ldr	r3, [r2, #0]
 80020ec:	f023 030f 	bic.w	r3, r3, #15
 80020f0:	432b      	orrs	r3, r5
 80020f2:	6013      	str	r3, [r2, #0]
 80020f4:	6813      	ldr	r3, [r2, #0]
 80020f6:	f003 030f 	and.w	r3, r3, #15
 80020fa:	42ab      	cmp	r3, r5
 80020fc:	d185      	bne.n	800200a <HAL_RCC_ClockConfig+0x26>
 80020fe:	e793      	b.n	8002028 <HAL_RCC_ClockConfig+0x44>
 8002100:	6862      	ldr	r2, [r4, #4]
 8002102:	4b2c      	ldr	r3, [pc, #176]	; (80021b4 <HAL_RCC_ClockConfig+0x1d0>)
 8002104:	2a01      	cmp	r2, #1
 8002106:	6819      	ldr	r1, [r3, #0]
 8002108:	d102      	bne.n	8002110 <HAL_RCC_ClockConfig+0x12c>
 800210a:	f411 3f00 	tst.w	r1, #131072	; 0x20000
 800210e:	e006      	b.n	800211e <HAL_RCC_ClockConfig+0x13a>
 8002110:	2a02      	cmp	r2, #2
 8002112:	d102      	bne.n	800211a <HAL_RCC_ClockConfig+0x136>
 8002114:	f011 7f00 	tst.w	r1, #33554432	; 0x2000000
 8002118:	e001      	b.n	800211e <HAL_RCC_ClockConfig+0x13a>
 800211a:	f011 0f02 	tst.w	r1, #2
 800211e:	f43f af74 	beq.w	800200a <HAL_RCC_ClockConfig+0x26>
 8002122:	6899      	ldr	r1, [r3, #8]
 8002124:	f021 0103 	bic.w	r1, r1, #3
 8002128:	430a      	orrs	r2, r1
 800212a:	609a      	str	r2, [r3, #8]
 800212c:	f7fe fa64 	bl	80005f8 <HAL_GetTick>
 8002130:	6863      	ldr	r3, [r4, #4]
 8002132:	2b01      	cmp	r3, #1
 8002134:	4606      	mov	r6, r0
 8002136:	d10d      	bne.n	8002154 <HAL_RCC_ClockConfig+0x170>
 8002138:	4b1e      	ldr	r3, [pc, #120]	; (80021b4 <HAL_RCC_ClockConfig+0x1d0>)
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	f003 030c 	and.w	r3, r3, #12
 8002140:	2b04      	cmp	r3, #4
 8002142:	d0d1      	beq.n	80020e8 <HAL_RCC_ClockConfig+0x104>
 8002144:	f7fe fa58 	bl	80005f8 <HAL_GetTick>
 8002148:	f241 3388 	movw	r3, #5000	; 0x1388
 800214c:	1b80      	subs	r0, r0, r6
 800214e:	4298      	cmp	r0, r3
 8002150:	d9f2      	bls.n	8002138 <HAL_RCC_ClockConfig+0x154>
 8002152:	e79d      	b.n	8002090 <HAL_RCC_ClockConfig+0xac>
 8002154:	2b02      	cmp	r3, #2
 8002156:	d114      	bne.n	8002182 <HAL_RCC_ClockConfig+0x19e>
 8002158:	4b16      	ldr	r3, [pc, #88]	; (80021b4 <HAL_RCC_ClockConfig+0x1d0>)
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	f003 030c 	and.w	r3, r3, #12
 8002160:	2b08      	cmp	r3, #8
 8002162:	d0c1      	beq.n	80020e8 <HAL_RCC_ClockConfig+0x104>
 8002164:	f7fe fa48 	bl	80005f8 <HAL_GetTick>
 8002168:	f241 3388 	movw	r3, #5000	; 0x1388
 800216c:	1b80      	subs	r0, r0, r6
 800216e:	4298      	cmp	r0, r3
 8002170:	d9f2      	bls.n	8002158 <HAL_RCC_ClockConfig+0x174>
 8002172:	e78d      	b.n	8002090 <HAL_RCC_ClockConfig+0xac>
 8002174:	f7fe fa40 	bl	80005f8 <HAL_GetTick>
 8002178:	f241 3388 	movw	r3, #5000	; 0x1388
 800217c:	1b80      	subs	r0, r0, r6
 800217e:	4298      	cmp	r0, r3
 8002180:	d886      	bhi.n	8002090 <HAL_RCC_ClockConfig+0xac>
 8002182:	4b0c      	ldr	r3, [pc, #48]	; (80021b4 <HAL_RCC_ClockConfig+0x1d0>)
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	f013 0f0c 	tst.w	r3, #12
 800218a:	d1f3      	bne.n	8002174 <HAL_RCC_ClockConfig+0x190>
 800218c:	e7ac      	b.n	80020e8 <HAL_RCC_ClockConfig+0x104>
 800218e:	070b      	lsls	r3, r1, #28
 8002190:	bf41      	itttt	mi
 8002192:	4a08      	ldrmi	r2, [pc, #32]	; (80021b4 <HAL_RCC_ClockConfig+0x1d0>)
 8002194:	6921      	ldrmi	r1, [r4, #16]
 8002196:	6893      	ldrmi	r3, [r2, #8]
 8002198:	f423 4360 	bicmi.w	r3, r3, #57344	; 0xe000
 800219c:	bf44      	itt	mi
 800219e:	ea43 03c1 	orrmi.w	r3, r3, r1, lsl #3
 80021a2:	6093      	strmi	r3, [r2, #8]
 80021a4:	200f      	movs	r0, #15
 80021a6:	f7fe fa03 	bl	80005b0 <HAL_InitTick>
 80021aa:	2000      	movs	r0, #0
 80021ac:	bd70      	pop	{r4, r5, r6, pc}
 80021ae:	bf00      	nop
 80021b0:	40023c00 	andmi	r3, r2, r0, lsl #24
 80021b4:	40023800 	andmi	r3, r2, r0, lsl #16

080021b8 <HAL_RCC_GetSysClockFreq>:
 80021b8:	b510      	push	{r4, lr}
 80021ba:	4c1c      	ldr	r4, [pc, #112]	; (800222c <HAL_RCC_GetSysClockFreq+0x74>)
 80021bc:	68a3      	ldr	r3, [r4, #8]
 80021be:	f003 030c 	and.w	r3, r3, #12
 80021c2:	2b04      	cmp	r3, #4
 80021c4:	d02e      	beq.n	8002224 <HAL_RCC_GetSysClockFreq+0x6c>
 80021c6:	2b08      	cmp	r3, #8
 80021c8:	d12e      	bne.n	8002228 <HAL_RCC_GetSysClockFreq+0x70>
 80021ca:	6862      	ldr	r2, [r4, #4]
 80021cc:	f002 033f 	and.w	r3, r2, #63	; 0x3f
 80021d0:	6862      	ldr	r2, [r4, #4]
 80021d2:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80021d6:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 80021da:	6862      	ldr	r2, [r4, #4]
 80021dc:	fa91 f1a1 	rbit	r1, r1
 80021e0:	f647 70c0 	movw	r0, #32704	; 0x7fc0
 80021e4:	ea00 0002 	and.w	r0, r0, r2
 80021e8:	bf08      	it	eq
 80021ea:	4a11      	ldreq	r2, [pc, #68]	; (8002230 <HAL_RCC_GetSysClockFreq+0x78>)
 80021ec:	fab1 f181 	clz	r1, r1
 80021f0:	fa20 f001 	lsr.w	r0, r0, r1
 80021f4:	bf0e      	itee	eq
 80021f6:	fbb2 f2f3 	udiveq	r2, r2, r3
 80021fa:	490e      	ldrne	r1, [pc, #56]	; (8002234 <HAL_RCC_GetSysClockFreq+0x7c>)
 80021fc:	fbb1 f2f3 	udivne	r2, r1, r3
 8002200:	fb02 f300 	mul.w	r3, r2, r0
 8002204:	4a09      	ldr	r2, [pc, #36]	; (800222c <HAL_RCC_GetSysClockFreq+0x74>)
 8002206:	6850      	ldr	r0, [r2, #4]
 8002208:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800220c:	fa92 f2a2 	rbit	r2, r2
 8002210:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 8002214:	fab2 f282 	clz	r2, r2
 8002218:	40d0      	lsrs	r0, r2
 800221a:	3001      	adds	r0, #1
 800221c:	0040      	lsls	r0, r0, #1
 800221e:	fbb3 f0f0 	udiv	r0, r3, r0
 8002222:	bd10      	pop	{r4, pc}
 8002224:	4803      	ldr	r0, [pc, #12]	; (8002234 <HAL_RCC_GetSysClockFreq+0x7c>)
 8002226:	bd10      	pop	{r4, pc}
 8002228:	4801      	ldr	r0, [pc, #4]	; (8002230 <HAL_RCC_GetSysClockFreq+0x78>)
 800222a:	bd10      	pop	{r4, pc}
 800222c:	40023800 	andmi	r3, r2, r0, lsl #16
 8002230:	00f42400 	rscseq	r2, r4, r0, lsl #8
 8002234:	017d7840 	cmneq	sp, r0, asr #16

08002238 <HAL_RCC_GetHCLKFreq>:
 8002238:	b508      	push	{r3, lr}
 800223a:	f7ff ffbd 	bl	80021b8 <HAL_RCC_GetSysClockFreq>
 800223e:	4b08      	ldr	r3, [pc, #32]	; (8002260 <HAL_RCC_GetHCLKFreq+0x28>)
 8002240:	22f0      	movs	r2, #240	; 0xf0
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	fa92 f2a2 	rbit	r2, r2
 8002248:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800224c:	fab2 f282 	clz	r2, r2
 8002250:	40d3      	lsrs	r3, r2
 8002252:	4a04      	ldr	r2, [pc, #16]	; (8002264 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002254:	5cd3      	ldrb	r3, [r2, r3]
 8002256:	40d8      	lsrs	r0, r3
 8002258:	4b03      	ldr	r3, [pc, #12]	; (8002268 <HAL_RCC_GetHCLKFreq+0x30>)
 800225a:	6018      	str	r0, [r3, #0]
 800225c:	bd08      	pop	{r3, pc}
 800225e:	bf00      	nop
 8002260:	40023800 	andmi	r3, r2, r0, lsl #16
 8002264:	08005151 	stmdaeq	r0, {r0, r4, r6, r8, ip, lr}
 8002268:	20000004 	andcs	r0, r0, r4

0800226c <HAL_RCC_GetPCLK1Freq>:
 800226c:	b508      	push	{r3, lr}
 800226e:	f7ff ffe3 	bl	8002238 <HAL_RCC_GetHCLKFreq>
 8002272:	4b07      	ldr	r3, [pc, #28]	; (8002290 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002274:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	fa92 f2a2 	rbit	r2, r2
 800227e:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8002282:	fab2 f282 	clz	r2, r2
 8002286:	40d3      	lsrs	r3, r2
 8002288:	4a02      	ldr	r2, [pc, #8]	; (8002294 <HAL_RCC_GetPCLK1Freq+0x28>)
 800228a:	5cd3      	ldrb	r3, [r2, r3]
 800228c:	40d8      	lsrs	r0, r3
 800228e:	bd08      	pop	{r3, pc}
 8002290:	40023800 	andmi	r3, r2, r0, lsl #16
 8002294:	08005151 	stmdaeq	r0, {r0, r4, r6, r8, ip, lr}

08002298 <HAL_RCC_GetPCLK2Freq>:
 8002298:	b508      	push	{r3, lr}
 800229a:	f7ff ffcd 	bl	8002238 <HAL_RCC_GetHCLKFreq>
 800229e:	4b07      	ldr	r3, [pc, #28]	; (80022bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80022a0:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	fa92 f2a2 	rbit	r2, r2
 80022aa:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80022ae:	fab2 f282 	clz	r2, r2
 80022b2:	40d3      	lsrs	r3, r2
 80022b4:	4a02      	ldr	r2, [pc, #8]	; (80022c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80022b6:	5cd3      	ldrb	r3, [r2, r3]
 80022b8:	40d8      	lsrs	r0, r3
 80022ba:	bd08      	pop	{r3, pc}
 80022bc:	40023800 	andmi	r3, r2, r0, lsl #16
 80022c0:	08005151 	stmdaeq	r0, {r0, r4, r6, r8, ip, lr}

080022c4 <HAL_SDRAM_MspInit>:
 80022c4:	4770      	bx	lr

080022c6 <HAL_SDRAM_Init>:
 80022c6:	b538      	push	{r3, r4, r5, lr}
 80022c8:	460d      	mov	r5, r1
 80022ca:	4604      	mov	r4, r0
 80022cc:	b1c8      	cbz	r0, 8002302 <HAL_SDRAM_Init+0x3c>
 80022ce:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 80022d2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80022d6:	b91b      	cbnz	r3, 80022e0 <HAL_SDRAM_Init+0x1a>
 80022d8:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d
 80022dc:	f7ff fff2 	bl	80022c4 <HAL_SDRAM_MspInit>
 80022e0:	2302      	movs	r3, #2
 80022e2:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 80022e6:	1d21      	adds	r1, r4, #4
 80022e8:	6820      	ldr	r0, [r4, #0]
 80022ea:	f7fe fb62 	bl	80009b2 <FMC_SDRAM_Init>
 80022ee:	6820      	ldr	r0, [r4, #0]
 80022f0:	6862      	ldr	r2, [r4, #4]
 80022f2:	4629      	mov	r1, r5
 80022f4:	f7fe fba0 	bl	8000a38 <FMC_SDRAM_Timing_Init>
 80022f8:	2301      	movs	r3, #1
 80022fa:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 80022fe:	2000      	movs	r0, #0
 8002300:	bd38      	pop	{r3, r4, r5, pc}
 8002302:	2001      	movs	r0, #1
 8002304:	bd38      	pop	{r3, r4, r5, pc}

08002306 <HAL_SDRAM_SendCommand>:
 8002306:	b538      	push	{r3, r4, r5, lr}
 8002308:	4604      	mov	r4, r0
 800230a:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
 800230e:	b2c0      	uxtb	r0, r0
 8002310:	2802      	cmp	r0, #2
 8002312:	460d      	mov	r5, r1
 8002314:	d00d      	beq.n	8002332 <HAL_SDRAM_SendCommand+0x2c>
 8002316:	2302      	movs	r3, #2
 8002318:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 800231c:	6820      	ldr	r0, [r4, #0]
 800231e:	f7fe fbd6 	bl	8000ace <FMC_SDRAM_SendCommand>
 8002322:	682b      	ldr	r3, [r5, #0]
 8002324:	2b02      	cmp	r3, #2
 8002326:	bf0c      	ite	eq
 8002328:	2305      	moveq	r3, #5
 800232a:	2301      	movne	r3, #1
 800232c:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 8002330:	2000      	movs	r0, #0
 8002332:	bd38      	pop	{r3, r4, r5, pc}

08002334 <HAL_SDRAM_ProgramRefreshRate>:
 8002334:	b510      	push	{r4, lr}
 8002336:	4604      	mov	r4, r0
 8002338:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
 800233c:	b2c0      	uxtb	r0, r0
 800233e:	2802      	cmp	r0, #2
 8002340:	d009      	beq.n	8002356 <HAL_SDRAM_ProgramRefreshRate+0x22>
 8002342:	2302      	movs	r3, #2
 8002344:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 8002348:	6820      	ldr	r0, [r4, #0]
 800234a:	f7fe fbe6 	bl	8000b1a <FMC_SDRAM_ProgramRefreshRate>
 800234e:	2301      	movs	r3, #1
 8002350:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 8002354:	2000      	movs	r0, #0
 8002356:	bd10      	pop	{r4, pc}

08002358 <HAL_GPIO_Init>:
 8002358:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800235c:	680f      	ldr	r7, [r1, #0]
 800235e:	2200      	movs	r2, #0
 8002360:	2301      	movs	r3, #1
 8002362:	4093      	lsls	r3, r2
 8002364:	ea03 0507 	and.w	r5, r3, r7
 8002368:	429d      	cmp	r5, r3
 800236a:	f040 80d8 	bne.w	800251e <HAL_GPIO_Init+0x1c6>
 800236e:	684c      	ldr	r4, [r1, #4]
 8002370:	f024 0c10 	bic.w	ip, r4, #16
 8002374:	f1bc 0f02 	cmp.w	ip, #2
 8002378:	d114      	bne.n	80023a4 <HAL_GPIO_Init+0x4c>
 800237a:	ea4f 0ed2 	mov.w	lr, r2, lsr #3
 800237e:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8002382:	f002 0607 	and.w	r6, r2, #7
 8002386:	f8de 3020 	ldr.w	r3, [lr, #32]
 800238a:	00b6      	lsls	r6, r6, #2
 800238c:	f04f 080f 	mov.w	r8, #15
 8002390:	fa08 f806 	lsl.w	r8, r8, r6
 8002394:	ea23 0808 	bic.w	r8, r3, r8
 8002398:	690b      	ldr	r3, [r1, #16]
 800239a:	40b3      	lsls	r3, r6
 800239c:	ea48 0303 	orr.w	r3, r8, r3
 80023a0:	f8ce 3020 	str.w	r3, [lr, #32]
 80023a4:	ea4f 0e42 	mov.w	lr, r2, lsl #1
 80023a8:	2303      	movs	r3, #3
 80023aa:	6806      	ldr	r6, [r0, #0]
 80023ac:	fa03 f30e 	lsl.w	r3, r3, lr
 80023b0:	43db      	mvns	r3, r3
 80023b2:	ea03 0806 	and.w	r8, r3, r6
 80023b6:	f004 0603 	and.w	r6, r4, #3
 80023ba:	fa06 f60e 	lsl.w	r6, r6, lr
 80023be:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80023c2:	ea48 0606 	orr.w	r6, r8, r6
 80023c6:	f1bc 0f01 	cmp.w	ip, #1
 80023ca:	6006      	str	r6, [r0, #0]
 80023cc:	d811      	bhi.n	80023f2 <HAL_GPIO_Init+0x9a>
 80023ce:	6886      	ldr	r6, [r0, #8]
 80023d0:	ea03 0c06 	and.w	ip, r3, r6
 80023d4:	68ce      	ldr	r6, [r1, #12]
 80023d6:	fa06 f60e 	lsl.w	r6, r6, lr
 80023da:	ea4c 0606 	orr.w	r6, ip, r6
 80023de:	6086      	str	r6, [r0, #8]
 80023e0:	6846      	ldr	r6, [r0, #4]
 80023e2:	ea26 0c05 	bic.w	ip, r6, r5
 80023e6:	f3c4 1600 	ubfx	r6, r4, #4, #1
 80023ea:	4096      	lsls	r6, r2
 80023ec:	ea4c 0606 	orr.w	r6, ip, r6
 80023f0:	6046      	str	r6, [r0, #4]
 80023f2:	68c6      	ldr	r6, [r0, #12]
 80023f4:	ea03 0c06 	and.w	ip, r3, r6
 80023f8:	688b      	ldr	r3, [r1, #8]
 80023fa:	fa03 f60e 	lsl.w	r6, r3, lr
 80023fe:	ea4c 0306 	orr.w	r3, ip, r6
 8002402:	60c3      	str	r3, [r0, #12]
 8002404:	00e3      	lsls	r3, r4, #3
 8002406:	f140 808a 	bpl.w	800251e <HAL_GPIO_Init+0x1c6>
 800240a:	4e48      	ldr	r6, [pc, #288]	; (800252c <HAL_GPIO_Init+0x1d4>)
 800240c:	2300      	movs	r3, #0
 800240e:	9301      	str	r3, [sp, #4]
 8002410:	f8d6 e044 	ldr.w	lr, [r6, #68]	; 0x44
 8002414:	f44e 4e80 	orr.w	lr, lr, #16384	; 0x4000
 8002418:	f8c6 e044 	str.w	lr, [r6, #68]	; 0x44
 800241c:	6c76      	ldr	r6, [r6, #68]	; 0x44
 800241e:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8002422:	9601      	str	r6, [sp, #4]
 8002424:	9e01      	ldr	r6, [sp, #4]
 8002426:	f022 0603 	bic.w	r6, r2, #3
 800242a:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 800242e:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
 8002432:	f002 0c03 	and.w	ip, r2, #3
 8002436:	f8d6 8008 	ldr.w	r8, [r6, #8]
 800243a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800243e:	f04f 0e0f 	mov.w	lr, #15
 8002442:	fa0e fe0c 	lsl.w	lr, lr, ip
 8002446:	ea28 0e0e 	bic.w	lr, r8, lr
 800244a:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 8002534 <HAL_GPIO_Init+0x1dc>
 800244e:	4540      	cmp	r0, r8
 8002450:	d037      	beq.n	80024c2 <HAL_GPIO_Init+0x16a>
 8002452:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002456:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
 800245a:	4298      	cmp	r0, r3
 800245c:	d022      	beq.n	80024a4 <HAL_GPIO_Init+0x14c>
 800245e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002462:	4298      	cmp	r0, r3
 8002464:	d020      	beq.n	80024a8 <HAL_GPIO_Init+0x150>
 8002466:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800246a:	4298      	cmp	r0, r3
 800246c:	d01e      	beq.n	80024ac <HAL_GPIO_Init+0x154>
 800246e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002472:	4298      	cmp	r0, r3
 8002474:	d01c      	beq.n	80024b0 <HAL_GPIO_Init+0x158>
 8002476:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800247a:	4298      	cmp	r0, r3
 800247c:	d01a      	beq.n	80024b4 <HAL_GPIO_Init+0x15c>
 800247e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002482:	4298      	cmp	r0, r3
 8002484:	d018      	beq.n	80024b8 <HAL_GPIO_Init+0x160>
 8002486:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800248a:	4298      	cmp	r0, r3
 800248c:	d016      	beq.n	80024bc <HAL_GPIO_Init+0x164>
 800248e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002492:	4298      	cmp	r0, r3
 8002494:	d014      	beq.n	80024c0 <HAL_GPIO_Init+0x168>
 8002496:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800249a:	4298      	cmp	r0, r3
 800249c:	bf0c      	ite	eq
 800249e:	2309      	moveq	r3, #9
 80024a0:	230a      	movne	r3, #10
 80024a2:	e00e      	b.n	80024c2 <HAL_GPIO_Init+0x16a>
 80024a4:	2301      	movs	r3, #1
 80024a6:	e00c      	b.n	80024c2 <HAL_GPIO_Init+0x16a>
 80024a8:	2302      	movs	r3, #2
 80024aa:	e00a      	b.n	80024c2 <HAL_GPIO_Init+0x16a>
 80024ac:	2303      	movs	r3, #3
 80024ae:	e008      	b.n	80024c2 <HAL_GPIO_Init+0x16a>
 80024b0:	2304      	movs	r3, #4
 80024b2:	e006      	b.n	80024c2 <HAL_GPIO_Init+0x16a>
 80024b4:	2305      	movs	r3, #5
 80024b6:	e004      	b.n	80024c2 <HAL_GPIO_Init+0x16a>
 80024b8:	2306      	movs	r3, #6
 80024ba:	e002      	b.n	80024c2 <HAL_GPIO_Init+0x16a>
 80024bc:	2307      	movs	r3, #7
 80024be:	e000      	b.n	80024c2 <HAL_GPIO_Init+0x16a>
 80024c0:	2308      	movs	r3, #8
 80024c2:	fa03 f30c 	lsl.w	r3, r3, ip
 80024c6:	ea43 030e 	orr.w	r3, r3, lr
 80024ca:	f8df e064 	ldr.w	lr, [pc, #100]	; 8002530 <HAL_GPIO_Init+0x1d8>
 80024ce:	60b3      	str	r3, [r6, #8]
 80024d0:	f8de 3000 	ldr.w	r3, [lr]
 80024d4:	43ee      	mvns	r6, r5
 80024d6:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 80024da:	bf14      	ite	ne
 80024dc:	432b      	orrne	r3, r5
 80024de:	4033      	andeq	r3, r6
 80024e0:	f8ce 3000 	str.w	r3, [lr]
 80024e4:	f8de 3004 	ldr.w	r3, [lr, #4]
 80024e8:	f8df e044 	ldr.w	lr, [pc, #68]	; 8002530 <HAL_GPIO_Init+0x1d8>
 80024ec:	f414 3f00 	tst.w	r4, #131072	; 0x20000
 80024f0:	bf14      	ite	ne
 80024f2:	432b      	orrne	r3, r5
 80024f4:	4033      	andeq	r3, r6
 80024f6:	f8ce 3004 	str.w	r3, [lr, #4]
 80024fa:	f8de 3008 	ldr.w	r3, [lr, #8]
 80024fe:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
 8002502:	bf14      	ite	ne
 8002504:	432b      	orrne	r3, r5
 8002506:	4033      	andeq	r3, r6
 8002508:	f8ce 3008 	str.w	r3, [lr, #8]
 800250c:	f8de 300c 	ldr.w	r3, [lr, #12]
 8002510:	02a4      	lsls	r4, r4, #10
 8002512:	bf54      	ite	pl
 8002514:	ea06 0503 	andpl.w	r5, r6, r3
 8002518:	431d      	orrmi	r5, r3
 800251a:	4b05      	ldr	r3, [pc, #20]	; (8002530 <HAL_GPIO_Init+0x1d8>)
 800251c:	60dd      	str	r5, [r3, #12]
 800251e:	3201      	adds	r2, #1
 8002520:	2a10      	cmp	r2, #16
 8002522:	f47f af1d 	bne.w	8002360 <HAL_GPIO_Init+0x8>
 8002526:	b002      	add	sp, #8
 8002528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800252c:	40023800 	andmi	r3, r2, r0, lsl #16
 8002530:	40013c00 	andmi	r3, r1, r0, lsl #24
 8002534:	40020000 	andmi	r0, r2, r0

08002538 <HAL_GPIO_WritePin>:
 8002538:	b902      	cbnz	r2, 800253c <HAL_GPIO_WritePin+0x4>
 800253a:	0409      	lsls	r1, r1, #16
 800253c:	6181      	str	r1, [r0, #24]
 800253e:	4770      	bx	lr

08002540 <HAL_DCMI_MspInit>:
 8002540:	4770      	bx	lr
 8002542:	0000      	movs	r0, r0

08002544 <HAL_DCMI_Start_DMA>:
 8002544:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002546:	4604      	mov	r4, r0
 8002548:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 800254c:	2801      	cmp	r0, #1
 800254e:	4616      	mov	r6, r2
 8002550:	f04f 0002 	mov.w	r0, #2
 8002554:	d041      	beq.n	80025da <HAL_DCMI_Start_DMA+0x96>
 8002556:	6825      	ldr	r5, [r4, #0]
 8002558:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 800255c:	6828      	ldr	r0, [r5, #0]
 800255e:	f8df c088 	ldr.w	ip, [pc, #136]	; 80025e8 <HAL_DCMI_Start_DMA+0xa4>
 8002562:	f020 0002 	bic.w	r0, r0, #2
 8002566:	f04f 0e01 	mov.w	lr, #1
 800256a:	f884 e034 	strb.w	lr, [r4, #52]	; 0x34
 800256e:	6028      	str	r0, [r5, #0]
 8002570:	6828      	ldr	r0, [r5, #0]
 8002572:	4301      	orrs	r1, r0
 8002574:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002576:	6029      	str	r1, [r5, #0]
 8002578:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800257c:	4918      	ldr	r1, [pc, #96]	; (80025e0 <HAL_DCMI_Start_DMA+0x9c>)
 800257e:	63c1      	str	r1, [r0, #60]	; 0x3c
 8002580:	f8c0 c048 	str.w	ip, [r0, #72]	; 0x48
 8002584:	d204      	bcs.n	8002590 <HAL_DCMI_Start_DMA+0x4c>
 8002586:	f105 0128 	add.w	r1, r5, #40	; 0x28
 800258a:	f7fe f88b 	bl	80006a4 <HAL_DMA_Start_IT>
 800258e:	e01e      	b.n	80025ce <HAL_DCMI_Start_DMA+0x8a>
 8002590:	6441      	str	r1, [r0, #68]	; 0x44
 8002592:	f8c4 e038 	str.w	lr, [r4, #56]	; 0x38
 8002596:	6462      	str	r2, [r4, #68]	; 0x44
 8002598:	63e3      	str	r3, [r4, #60]	; 0x3c
 800259a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800259c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025a0:	d306      	bcc.n	80025b0 <HAL_DCMI_Start_DMA+0x6c>
 80025a2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80025a4:	085b      	lsrs	r3, r3, #1
 80025a6:	63e3      	str	r3, [r4, #60]	; 0x3c
 80025a8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	63a3      	str	r3, [r4, #56]	; 0x38
 80025ae:	e7f4      	b.n	800259a <HAL_DCMI_Start_DMA+0x56>
 80025b0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80025b2:	3b02      	subs	r3, #2
 80025b4:	63a3      	str	r3, [r4, #56]	; 0x38
 80025b6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80025b8:	6423      	str	r3, [r4, #64]	; 0x40
 80025ba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80025bc:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80025be:	9200      	str	r2, [sp, #0]
 80025c0:	f105 0128 	add.w	r1, r5, #40	; 0x28
 80025c4:	4632      	mov	r2, r6
 80025c6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80025ca:	f7fe f9a9 	bl	8000920 <HAL_DMAEx_MultiBufferStart_IT>
 80025ce:	4a05      	ldr	r2, [pc, #20]	; (80025e4 <HAL_DCMI_Start_DMA+0xa0>)
 80025d0:	6813      	ldr	r3, [r2, #0]
 80025d2:	f043 0301 	orr.w	r3, r3, #1
 80025d6:	6013      	str	r3, [r2, #0]
 80025d8:	2000      	movs	r0, #0
 80025da:	b003      	add	sp, #12
 80025dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025de:	bf00      	nop
 80025e0:	08002603 	stmdaeq	r0, {r0, r1, r9, sl, sp}
 80025e4:	50050000 	andpl	r0, r5, r0
 80025e8:	080025ef 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r7, r8, sl, sp}

080025ec <HAL_DCMI_ErrorCallback>:
 80025ec:	4770      	bx	lr

080025ee <DCMI_DMAError>:
 80025ee:	b508      	push	{r3, lr}
 80025f0:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80025f2:	2301      	movs	r3, #1
 80025f4:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
 80025f8:	f7ff fff8 	bl	80025ec <HAL_DCMI_ErrorCallback>
 80025fc:	bd08      	pop	{r3, pc}

080025fe <HAL_DCMI_LineEventCallback>:
 80025fe:	4770      	bx	lr

08002600 <HAL_DCMI_VsyncEventCallback>:
 8002600:	4770      	bx	lr

08002602 <DCMI_DMAConvCplt>:
 8002602:	b510      	push	{r4, lr}
 8002604:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002606:	2301      	movs	r3, #1
 8002608:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 800260c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800260e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002610:	b1cb      	cbz	r3, 8002646 <DCMI_DMAConvCplt+0x44>
 8002612:	6803      	ldr	r3, [r0, #0]
 8002614:	6819      	ldr	r1, [r3, #0]
 8002616:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002618:	f012 0201 	ands.w	r2, r2, #1
 800261c:	d106      	bne.n	800262c <DCMI_DMAConvCplt+0x2a>
 800261e:	0309      	lsls	r1, r1, #12
 8002620:	d504      	bpl.n	800262c <DCMI_DMAConvCplt+0x2a>
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002626:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800262a:	e007      	b.n	800263c <DCMI_DMAConvCplt+0x3a>
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	0312      	lsls	r2, r2, #12
 8002630:	d41a      	bmi.n	8002668 <DCMI_DMAConvCplt+0x66>
 8002632:	691b      	ldr	r3, [r3, #16]
 8002634:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002636:	2201      	movs	r2, #1
 8002638:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800263c:	f7fe f9b2 	bl	80009a4 <HAL_DMAEx_ChangeMemory>
 8002640:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002642:	3b01      	subs	r3, #1
 8002644:	e00f      	b.n	8002666 <DCMI_DMAConvCplt+0x64>
 8002646:	6803      	ldr	r3, [r0, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	0311      	lsls	r1, r2, #12
 800264c:	d502      	bpl.n	8002654 <DCMI_DMAConvCplt+0x52>
 800264e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002650:	60da      	str	r2, [r3, #12]
 8002652:	e009      	b.n	8002668 <DCMI_DMAConvCplt+0x66>
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	0312      	lsls	r2, r2, #12
 8002658:	d406      	bmi.n	8002668 <DCMI_DMAConvCplt+0x66>
 800265a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800265c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800265e:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8002662:	611a      	str	r2, [r3, #16]
 8002664:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002666:	63a3      	str	r3, [r4, #56]	; 0x38
 8002668:	6823      	ldr	r3, [r4, #0]
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	07db      	lsls	r3, r3, #31
 800266e:	d505      	bpl.n	800267c <DCMI_DMAConvCplt+0x7a>
 8002670:	2300      	movs	r3, #0
 8002672:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8002676:	4620      	mov	r0, r4
 8002678:	f000 fdf4 	bl	8003264 <HAL_DCMI_FrameEventCallback>
 800267c:	bd10      	pop	{r4, pc}

0800267e <HAL_DCMI_IRQHandler>:
 800267e:	6803      	ldr	r3, [r0, #0]
 8002680:	689a      	ldr	r2, [r3, #8]
 8002682:	0752      	lsls	r2, r2, #29
 8002684:	b510      	push	{r4, lr}
 8002686:	4604      	mov	r4, r0
 8002688:	d517      	bpl.n	80026ba <HAL_DCMI_IRQHandler+0x3c>
 800268a:	691a      	ldr	r2, [r3, #16]
 800268c:	0750      	lsls	r0, r2, #29
 800268e:	d514      	bpl.n	80026ba <HAL_DCMI_IRQHandler+0x3c>
 8002690:	68da      	ldr	r2, [r3, #12]
 8002692:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002694:	f022 0204 	bic.w	r2, r2, #4
 8002698:	60da      	str	r2, [r3, #12]
 800269a:	2204      	movs	r2, #4
 800269c:	615a      	str	r2, [r3, #20]
 800269e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80026a0:	f043 0302 	orr.w	r3, r3, #2
 80026a4:	64e3      	str	r3, [r4, #76]	; 0x4c
 80026a6:	2300      	movs	r3, #0
 80026a8:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
 80026ac:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 80026b0:	f7fe f825 	bl	80006fe <HAL_DMA_Abort>
 80026b4:	4620      	mov	r0, r4
 80026b6:	f7ff ff99 	bl	80025ec <HAL_DCMI_ErrorCallback>
 80026ba:	6823      	ldr	r3, [r4, #0]
 80026bc:	689a      	ldr	r2, [r3, #8]
 80026be:	0791      	lsls	r1, r2, #30
 80026c0:	d518      	bpl.n	80026f4 <HAL_DCMI_IRQHandler+0x76>
 80026c2:	691a      	ldr	r2, [r3, #16]
 80026c4:	0792      	lsls	r2, r2, #30
 80026c6:	d515      	bpl.n	80026f4 <HAL_DCMI_IRQHandler+0x76>
 80026c8:	68da      	ldr	r2, [r3, #12]
 80026ca:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80026cc:	f022 0202 	bic.w	r2, r2, #2
 80026d0:	60da      	str	r2, [r3, #12]
 80026d2:	2202      	movs	r2, #2
 80026d4:	615a      	str	r2, [r3, #20]
 80026d6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80026d8:	f043 0301 	orr.w	r3, r3, #1
 80026dc:	64e3      	str	r3, [r4, #76]	; 0x4c
 80026de:	2304      	movs	r3, #4
 80026e0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 80026e4:	2300      	movs	r3, #0
 80026e6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 80026ea:	f7fe f808 	bl	80006fe <HAL_DMA_Abort>
 80026ee:	4620      	mov	r0, r4
 80026f0:	f7ff ff7c 	bl	80025ec <HAL_DCMI_ErrorCallback>
 80026f4:	6823      	ldr	r3, [r4, #0]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	06d0      	lsls	r0, r2, #27
 80026fa:	d50a      	bpl.n	8002712 <HAL_DCMI_IRQHandler+0x94>
 80026fc:	691a      	ldr	r2, [r3, #16]
 80026fe:	06d1      	lsls	r1, r2, #27
 8002700:	d507      	bpl.n	8002712 <HAL_DCMI_IRQHandler+0x94>
 8002702:	2210      	movs	r2, #16
 8002704:	615a      	str	r2, [r3, #20]
 8002706:	2300      	movs	r3, #0
 8002708:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800270c:	4620      	mov	r0, r4
 800270e:	f7ff ff76 	bl	80025fe <HAL_DCMI_LineEventCallback>
 8002712:	6823      	ldr	r3, [r4, #0]
 8002714:	689a      	ldr	r2, [r3, #8]
 8002716:	0712      	lsls	r2, r2, #28
 8002718:	d50e      	bpl.n	8002738 <HAL_DCMI_IRQHandler+0xba>
 800271a:	691a      	ldr	r2, [r3, #16]
 800271c:	0710      	lsls	r0, r2, #28
 800271e:	d50b      	bpl.n	8002738 <HAL_DCMI_IRQHandler+0xba>
 8002720:	68da      	ldr	r2, [r3, #12]
 8002722:	f022 0208 	bic.w	r2, r2, #8
 8002726:	60da      	str	r2, [r3, #12]
 8002728:	2208      	movs	r2, #8
 800272a:	615a      	str	r2, [r3, #20]
 800272c:	2300      	movs	r3, #0
 800272e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8002732:	4620      	mov	r0, r4
 8002734:	f7ff ff64 	bl	8002600 <HAL_DCMI_VsyncEventCallback>
 8002738:	6823      	ldr	r3, [r4, #0]
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	07d1      	lsls	r1, r2, #31
 800273e:	d50e      	bpl.n	800275e <HAL_DCMI_IRQHandler+0xe0>
 8002740:	691a      	ldr	r2, [r3, #16]
 8002742:	07d2      	lsls	r2, r2, #31
 8002744:	d50b      	bpl.n	800275e <HAL_DCMI_IRQHandler+0xe0>
 8002746:	68da      	ldr	r2, [r3, #12]
 8002748:	f022 0201 	bic.w	r2, r2, #1
 800274c:	60da      	str	r2, [r3, #12]
 800274e:	2201      	movs	r2, #1
 8002750:	615a      	str	r2, [r3, #20]
 8002752:	2300      	movs	r3, #0
 8002754:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8002758:	4620      	mov	r0, r4
 800275a:	f000 fd83 	bl	8003264 <HAL_DCMI_FrameEventCallback>
 800275e:	bd10      	pop	{r4, pc}

08002760 <HAL_DCMI_DisableCROP>:
 8002760:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8002764:	2b01      	cmp	r3, #1
 8002766:	f04f 0302 	mov.w	r3, #2
 800276a:	d00c      	beq.n	8002786 <HAL_DCMI_DisableCROP+0x26>
 800276c:	4a07      	ldr	r2, [pc, #28]	; (800278c <HAL_DCMI_DisableCROP+0x2c>)
 800276e:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
 8002772:	6813      	ldr	r3, [r2, #0]
 8002774:	f023 0304 	bic.w	r3, r3, #4
 8002778:	6013      	str	r3, [r2, #0]
 800277a:	2301      	movs	r3, #1
 800277c:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
 8002780:	2300      	movs	r3, #0
 8002782:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
 8002786:	4618      	mov	r0, r3
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	50050000 	andpl	r0, r5, r0

08002790 <HAL_MspInit>:
 8002790:	4770      	bx	lr

08002792 <_ZN14CConvolution2DC1Ev>:
 8002792:	4770      	bx	lr

08002794 <_ZN14CConvolution2DD1Ev>:
 8002794:	4770      	bx	lr

08002796 <_ZN14CConvolution2D7prepareEPmjjjjj>:
 8002796:	62c3      	str	r3, [r0, #44]	; 0x2c
 8002798:	9b00      	ldr	r3, [sp, #0]
 800279a:	6303      	str	r3, [r0, #48]	; 0x30
 800279c:	9b01      	ldr	r3, [sp, #4]
 800279e:	6343      	str	r3, [r0, #52]	; 0x34
 80027a0:	9b02      	ldr	r3, [sp, #8]
 80027a2:	6241      	str	r1, [r0, #36]	; 0x24
 80027a4:	6282      	str	r2, [r0, #40]	; 0x28
 80027a6:	6383      	str	r3, [r0, #56]	; 0x38
 80027a8:	4770      	bx	lr

080027aa <_ZN14CConvolution2D14convert_to_rgbEt>:
 80027aa:	12ca      	asrs	r2, r1, #11
 80027ac:	08cb      	lsrs	r3, r1, #3
 80027ae:	00d2      	lsls	r2, r2, #3
 80027b0:	2000      	movs	r0, #0
 80027b2:	f362 0007 	bfi	r0, r2, #0, #8
 80027b6:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 80027ba:	00c9      	lsls	r1, r1, #3
 80027bc:	f363 200f 	bfi	r0, r3, #8, #8
 80027c0:	b2c9      	uxtb	r1, r1
 80027c2:	f361 4017 	bfi	r0, r1, #16, #8
 80027c6:	b082      	sub	sp, #8
 80027c8:	b002      	add	sp, #8
 80027ca:	4770      	bx	lr

080027cc <_ZN14CConvolution2D15get_pixel_valueEjj>:
 80027cc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80027ce:	441a      	add	r2, r3
 80027d0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80027d2:	b513      	push	{r0, r1, r4, lr}
 80027d4:	4419      	add	r1, r3
 80027d6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80027d8:	fb03 2101 	mla	r1, r3, r1, r2
 80027dc:	0849      	lsrs	r1, r1, #1
 80027de:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80027e0:	f833 1021 	ldrh.w	r1, [r3, r1, lsl #2]
 80027e4:	f7ff ffe1 	bl	80027aa <_ZN14CConvolution2D14convert_to_rgbEt>
 80027e8:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80027ec:	fa53 f380 	uxtab	r3, r3, r0
 80027f0:	f3c0 4007 	ubfx	r0, r0, #16, #8
 80027f4:	4418      	add	r0, r3
 80027f6:	2303      	movs	r3, #3
 80027f8:	fb90 f0f3 	sdiv	r0, r0, r3
 80027fc:	b002      	add	sp, #8
 80027fe:	bd10      	pop	{r4, pc}

08002800 <_ZN14CConvolution2D15get_pixel_valueEj>:
 8002800:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002802:	460a      	mov	r2, r1
 8002804:	fbb1 f1f3 	udiv	r1, r1, r3
 8002808:	fb03 2211 	mls	r2, r3, r1, r2
 800280c:	f7ff bfde 	b.w	80027cc <_ZN14CConvolution2D15get_pixel_valueEjj>

08002810 <_ZN14CConvolution2D7processEPi>:
 8002810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002814:	2500      	movs	r5, #0
 8002816:	4606      	mov	r6, r0
 8002818:	460f      	mov	r7, r1
 800281a:	462c      	mov	r4, r5
 800281c:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 800281e:	435b      	muls	r3, r3
 8002820:	429d      	cmp	r5, r3
 8002822:	d209      	bcs.n	8002838 <_ZN14CConvolution2D7processEPi+0x28>
 8002824:	4629      	mov	r1, r5
 8002826:	4630      	mov	r0, r6
 8002828:	f857 8025 	ldr.w	r8, [r7, r5, lsl #2]
 800282c:	f7ff ffe8 	bl	8002800 <_ZN14CConvolution2D15get_pixel_valueEj>
 8002830:	3501      	adds	r5, #1
 8002832:	fb00 4408 	mla	r4, r0, r8, r4
 8002836:	e7f1      	b.n	800281c <_ZN14CConvolution2D7processEPi+0xc>
 8002838:	2cff      	cmp	r4, #255	; 0xff
 800283a:	bfd4      	ite	le
 800283c:	ea24 74e4 	bicle.w	r4, r4, r4, asr #31
 8002840:	24ff      	movgt	r4, #255	; 0xff
 8002842:	4620      	mov	r0, r4
 8002844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002848 <_ZN4CLCDD1Ev>:
 8002848:	4770      	bx	lr

0800284a <_ZN4CLCD9get_widthEv>:
 800284a:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 800284e:	4770      	bx	lr

08002850 <_ZN4CLCD10get_heightEv>:
 8002850:	f44f 7088 	mov.w	r0, #272	; 0x110
 8002854:	4770      	bx	lr

08002856 <_ZN4CLCD20LayerInit_FullscreenEv>:
 8002856:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800285a:	b091      	sub	sp, #68	; 0x44
 800285c:	2400      	movs	r4, #0
 800285e:	f8d0 20c0 	ldr.w	r2, [r0, #192]	; 0xc0
 8002862:	920c      	str	r2, [sp, #48]	; 0x30
 8002864:	f100 0818 	add.w	r8, r0, #24
 8002868:	f44f 76f0 	mov.w	r6, #480	; 0x1e0
 800286c:	f44f 7588 	mov.w	r5, #272	; 0x110
 8002870:	2302      	movs	r3, #2
 8002872:	4607      	mov	r7, r0
 8002874:	f04f 0bff 	mov.w	fp, #255	; 0xff
 8002878:	f44f 6ac0 	mov.w	sl, #1536	; 0x600
 800287c:	f04f 0907 	mov.w	r9, #7
 8002880:	a903      	add	r1, sp, #12
 8002882:	4622      	mov	r2, r4
 8002884:	4640      	mov	r0, r8
 8002886:	9307      	str	r3, [sp, #28]
 8002888:	9301      	str	r3, [sp, #4]
 800288a:	9403      	str	r4, [sp, #12]
 800288c:	9604      	str	r6, [sp, #16]
 800288e:	9405      	str	r4, [sp, #20]
 8002890:	9506      	str	r5, [sp, #24]
 8002892:	f8cd b020 	str.w	fp, [sp, #32]
 8002896:	9409      	str	r4, [sp, #36]	; 0x24
 8002898:	f88d 403c 	strb.w	r4, [sp, #60]	; 0x3c
 800289c:	f88d 403d 	strb.w	r4, [sp, #61]	; 0x3d
 80028a0:	f88d 403e 	strb.w	r4, [sp, #62]	; 0x3e
 80028a4:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80028a8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 80028ac:	960d      	str	r6, [sp, #52]	; 0x34
 80028ae:	950e      	str	r5, [sp, #56]	; 0x38
 80028b0:	f7fe fc5e 	bl	8001170 <HAL_LTDC_ConfigLayer>
 80028b4:	9b01      	ldr	r3, [sp, #4]
 80028b6:	9307      	str	r3, [sp, #28]
 80028b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80028bc:	9403      	str	r4, [sp, #12]
 80028be:	f503 337f 	add.w	r3, r3, #261120	; 0x3fc00
 80028c2:	4640      	mov	r0, r8
 80028c4:	a903      	add	r1, sp, #12
 80028c6:	2201      	movs	r2, #1
 80028c8:	9604      	str	r6, [sp, #16]
 80028ca:	9405      	str	r4, [sp, #20]
 80028cc:	9506      	str	r5, [sp, #24]
 80028ce:	930c      	str	r3, [sp, #48]	; 0x30
 80028d0:	f8cd b020 	str.w	fp, [sp, #32]
 80028d4:	9409      	str	r4, [sp, #36]	; 0x24
 80028d6:	f88d 403c 	strb.w	r4, [sp, #60]	; 0x3c
 80028da:	f88d 403d 	strb.w	r4, [sp, #61]	; 0x3d
 80028de:	f88d 403e 	strb.w	r4, [sp, #62]	; 0x3e
 80028e2:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80028e6:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 80028ea:	960d      	str	r6, [sp, #52]	; 0x34
 80028ec:	950e      	str	r5, [sp, #56]	; 0x38
 80028ee:	f7fe fc3f 	bl	8001170 <HAL_LTDC_ConfigLayer>
 80028f2:	b011      	add	sp, #68	; 0x44
 80028f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080028f8 <_ZN4CLCD10SetLayer_2Ev>:
 80028f8:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
 80028fc:	f503 337f 	add.w	r3, r3, #261120	; 0x3fc00
 8002900:	6003      	str	r3, [r0, #0]
 8002902:	2301      	movs	r3, #1
 8002904:	6043      	str	r3, [r0, #4]
 8002906:	4770      	bx	lr

08002908 <_ZN4CLCD9FillLayerEt>:
 8002908:	6802      	ldr	r2, [r0, #0]
 800290a:	2300      	movs	r3, #0
 800290c:	5299      	strh	r1, [r3, r2]
 800290e:	3302      	adds	r3, #2
 8002910:	f5b3 3f7f 	cmp.w	r3, #261120	; 0x3fc00
 8002914:	d1fa      	bne.n	800290c <_ZN4CLCD9FillLayerEt+0x4>
 8002916:	4770      	bx	lr

08002918 <_ZN4CLCD15SetTransparencyEh>:
 8002918:	6842      	ldr	r2, [r0, #4]
 800291a:	3018      	adds	r0, #24
 800291c:	b102      	cbz	r2, 8002920 <_ZN4CLCD15SetTransparencyEh+0x8>
 800291e:	2201      	movs	r2, #1
 8002920:	f7fe bc4f 	b.w	80011c2 <HAL_LTDC_SetAlpha>

08002924 <_ZN4CLCD14SetCursor2DrawEtt>:
 8002924:	f240 13df 	movw	r3, #479	; 0x1df
 8002928:	4299      	cmp	r1, r3
 800292a:	bf28      	it	cs
 800292c:	4619      	movcs	r1, r3
 800292e:	f240 130f 	movw	r3, #271	; 0x10f
 8002932:	429a      	cmp	r2, r3
 8002934:	bf28      	it	cs
 8002936:	461a      	movcs	r2, r3
 8002938:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 800293c:	81c1      	strh	r1, [r0, #14]
 800293e:	8202      	strh	r2, [r0, #16]
 8002940:	fb03 1202 	mla	r2, r3, r2, r1
 8002944:	6801      	ldr	r1, [r0, #0]
 8002946:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800294a:	6142      	str	r2, [r0, #20]
 800294c:	4770      	bx	lr

0800294e <_ZN4CLCD9DrawPixelEt>:
 800294e:	6943      	ldr	r3, [r0, #20]
 8002950:	8019      	strh	r1, [r3, #0]
 8002952:	7b03      	ldrb	r3, [r0, #12]
 8002954:	2b01      	cmp	r3, #1
 8002956:	d10f      	bne.n	8002978 <_ZN4CLCD9DrawPixelEt+0x2a>
 8002958:	89c3      	ldrh	r3, [r0, #14]
 800295a:	3301      	adds	r3, #1
 800295c:	b29b      	uxth	r3, r3
 800295e:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8002962:	d319      	bcc.n	8002998 <_ZN4CLCD9DrawPixelEt+0x4a>
 8002964:	8a03      	ldrh	r3, [r0, #16]
 8002966:	3301      	adds	r3, #1
 8002968:	b29b      	uxth	r3, r3
 800296a:	2200      	movs	r2, #0
 800296c:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8002970:	81c2      	strh	r2, [r0, #14]
 8002972:	d307      	bcc.n	8002984 <_ZN4CLCD9DrawPixelEt+0x36>
 8002974:	8202      	strh	r2, [r0, #16]
 8002976:	e012      	b.n	800299e <_ZN4CLCD9DrawPixelEt+0x50>
 8002978:	8a03      	ldrh	r3, [r0, #16]
 800297a:	3301      	adds	r3, #1
 800297c:	b29b      	uxth	r3, r3
 800297e:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8002982:	d201      	bcs.n	8002988 <_ZN4CLCD9DrawPixelEt+0x3a>
 8002984:	8203      	strh	r3, [r0, #16]
 8002986:	e00a      	b.n	800299e <_ZN4CLCD9DrawPixelEt+0x50>
 8002988:	89c3      	ldrh	r3, [r0, #14]
 800298a:	3301      	adds	r3, #1
 800298c:	b29b      	uxth	r3, r3
 800298e:	2200      	movs	r2, #0
 8002990:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8002994:	8202      	strh	r2, [r0, #16]
 8002996:	d201      	bcs.n	800299c <_ZN4CLCD9DrawPixelEt+0x4e>
 8002998:	81c3      	strh	r3, [r0, #14]
 800299a:	e000      	b.n	800299e <_ZN4CLCD9DrawPixelEt+0x50>
 800299c:	81c2      	strh	r2, [r0, #14]
 800299e:	89c3      	ldrh	r3, [r0, #14]
 80029a0:	8a01      	ldrh	r1, [r0, #16]
 80029a2:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80029a6:	fb02 3201 	mla	r2, r2, r1, r3
 80029aa:	6803      	ldr	r3, [r0, #0]
 80029ac:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 80029b0:	6143      	str	r3, [r0, #20]
 80029b2:	4770      	bx	lr

080029b4 <_ZN4CLCD9DrawPixelEiihhh>:
 80029b4:	b570      	push	{r4, r5, r6, lr}
 80029b6:	f89d 4010 	ldrb.w	r4, [sp, #16]
 80029ba:	f89d 6014 	ldrb.w	r6, [sp, #20]
 80029be:	10a4      	asrs	r4, r4, #2
 80029c0:	0164      	lsls	r4, r4, #5
 80029c2:	ea44 04d6 	orr.w	r4, r4, r6, lsr #3
 80029c6:	08db      	lsrs	r3, r3, #3
 80029c8:	4605      	mov	r5, r0
 80029ca:	ea44 24c3 	orr.w	r4, r4, r3, lsl #11
 80029ce:	b289      	uxth	r1, r1
 80029d0:	b292      	uxth	r2, r2
 80029d2:	f7ff ffa7 	bl	8002924 <_ZN4CLCD14SetCursor2DrawEtt>
 80029d6:	4628      	mov	r0, r5
 80029d8:	4621      	mov	r1, r4
 80029da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80029de:	f7ff bfb6 	b.w	800294e <_ZN4CLCD9DrawPixelEt>

080029e2 <_ZN4CLCD7RefreshEv>:
 80029e2:	b538      	push	{r3, r4, r5, lr}
 80029e4:	6845      	ldr	r5, [r0, #4]
 80029e6:	4604      	mov	r4, r0
 80029e8:	b93d      	cbnz	r5, 80029fa <_ZN4CLCD7RefreshEv+0x18>
 80029ea:	f7ff ff85 	bl	80028f8 <_ZN4CLCD10SetLayer_2Ev>
 80029ee:	4620      	mov	r0, r4
 80029f0:	4629      	mov	r1, r5
 80029f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80029f6:	f7ff bf8f 	b.w	8002918 <_ZN4CLCD15SetTransparencyEh>
 80029fa:	21ff      	movs	r1, #255	; 0xff
 80029fc:	f7ff ff8c 	bl	8002918 <_ZN4CLCD15SetTransparencyEh>
 8002a00:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8002a04:	6023      	str	r3, [r4, #0]
 8002a06:	2300      	movs	r3, #0
 8002a08:	6063      	str	r3, [r4, #4]
 8002a0a:	bd38      	pop	{r3, r4, r5, pc}

08002a0c <_ZN4CLCD23lcd_480x272_ClockConfigEv>:
 8002a0c:	4805      	ldr	r0, [pc, #20]	; (8002a24 <_ZN4CLCD23lcd_480x272_ClockConfigEv+0x18>)
 8002a0e:	2308      	movs	r3, #8
 8002a10:	6003      	str	r3, [r0, #0]
 8002a12:	23c0      	movs	r3, #192	; 0xc0
 8002a14:	6143      	str	r3, [r0, #20]
 8002a16:	2305      	movs	r3, #5
 8002a18:	61c3      	str	r3, [r0, #28]
 8002a1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a1e:	62c3      	str	r3, [r0, #44]	; 0x2c
 8002a20:	f7fe bc7c 	b.w	800131c <HAL_RCCEx_PeriphCLKConfig>
 8002a24:	20000530 	andcs	r0, r0, r0, lsr r5

08002a28 <_ZN4CLCD19lcd_480x272_MspInitEv>:
 8002a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a2a:	b08f      	sub	sp, #60	; 0x3c
 8002a2c:	4b4e      	ldr	r3, [pc, #312]	; (8002b68 <_ZN4CLCD19lcd_480x272_MspInitEv+0x140>)
 8002a2e:	4e4f      	ldr	r6, [pc, #316]	; (8002b6c <_ZN4CLCD19lcd_480x272_MspInitEv+0x144>)
 8002a30:	484f      	ldr	r0, [pc, #316]	; (8002b70 <_ZN4CLCD19lcd_480x272_MspInitEv+0x148>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	9200      	str	r2, [sp, #0]
 8002a36:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002a38:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
 8002a3c:	6459      	str	r1, [r3, #68]	; 0x44
 8002a3e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002a40:	f001 6180 	and.w	r1, r1, #67108864	; 0x4000000
 8002a44:	9100      	str	r1, [sp, #0]
 8002a46:	9900      	ldr	r1, [sp, #0]
 8002a48:	9201      	str	r2, [sp, #4]
 8002a4a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a4c:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8002a50:	6319      	str	r1, [r3, #48]	; 0x30
 8002a52:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a54:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
 8002a58:	9101      	str	r1, [sp, #4]
 8002a5a:	9901      	ldr	r1, [sp, #4]
 8002a5c:	9202      	str	r2, [sp, #8]
 8002a5e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a60:	f041 0110 	orr.w	r1, r1, #16
 8002a64:	6319      	str	r1, [r3, #48]	; 0x30
 8002a66:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a68:	f001 0110 	and.w	r1, r1, #16
 8002a6c:	9102      	str	r1, [sp, #8]
 8002a6e:	9902      	ldr	r1, [sp, #8]
 8002a70:	9203      	str	r2, [sp, #12]
 8002a72:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a74:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8002a78:	6319      	str	r1, [r3, #48]	; 0x30
 8002a7a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a7c:	f001 0140 	and.w	r1, r1, #64	; 0x40
 8002a80:	9103      	str	r1, [sp, #12]
 8002a82:	9903      	ldr	r1, [sp, #12]
 8002a84:	9204      	str	r2, [sp, #16]
 8002a86:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a88:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8002a8c:	6319      	str	r1, [r3, #48]	; 0x30
 8002a8e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a90:	f401 7180 	and.w	r1, r1, #256	; 0x100
 8002a94:	9104      	str	r1, [sp, #16]
 8002a96:	9904      	ldr	r1, [sp, #16]
 8002a98:	9205      	str	r2, [sp, #20]
 8002a9a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a9c:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8002aa0:	6319      	str	r1, [r3, #48]	; 0x30
 8002aa2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002aa4:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8002aa8:	9105      	str	r1, [sp, #20]
 8002aaa:	9905      	ldr	r1, [sp, #20]
 8002aac:	9206      	str	r2, [sp, #24]
 8002aae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ab0:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8002ab4:	6319      	str	r1, [r3, #48]	; 0x30
 8002ab6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ab8:	f401 6180 	and.w	r1, r1, #1024	; 0x400
 8002abc:	9106      	str	r1, [sp, #24]
 8002abe:	9906      	ldr	r1, [sp, #24]
 8002ac0:	9207      	str	r2, [sp, #28]
 8002ac2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ac4:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8002ac8:	6319      	str	r1, [r3, #48]	; 0x30
 8002aca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002acc:	f401 7180 	and.w	r1, r1, #256	; 0x100
 8002ad0:	9107      	str	r1, [sp, #28]
 8002ad2:	9907      	ldr	r1, [sp, #28]
 8002ad4:	9208      	str	r2, [sp, #32]
 8002ad6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ad8:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8002adc:	6319      	str	r1, [r3, #48]	; 0x30
 8002ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae0:	920b      	str	r2, [sp, #44]	; 0x2c
 8002ae2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ae6:	9308      	str	r3, [sp, #32]
 8002ae8:	2402      	movs	r4, #2
 8002aea:	250e      	movs	r5, #14
 8002aec:	9b08      	ldr	r3, [sp, #32]
 8002aee:	940a      	str	r4, [sp, #40]	; 0x28
 8002af0:	2310      	movs	r3, #16
 8002af2:	a909      	add	r1, sp, #36	; 0x24
 8002af4:	9309      	str	r3, [sp, #36]	; 0x24
 8002af6:	940c      	str	r4, [sp, #48]	; 0x30
 8002af8:	950d      	str	r5, [sp, #52]	; 0x34
 8002afa:	f44f 5780 	mov.w	r7, #4096	; 0x1000
 8002afe:	f7ff fc2b 	bl	8002358 <HAL_GPIO_Init>
 8002b02:	2309      	movs	r3, #9
 8002b04:	a909      	add	r1, sp, #36	; 0x24
 8002b06:	481b      	ldr	r0, [pc, #108]	; (8002b74 <_ZN4CLCD19lcd_480x272_MspInitEv+0x14c>)
 8002b08:	940a      	str	r4, [sp, #40]	; 0x28
 8002b0a:	930d      	str	r3, [sp, #52]	; 0x34
 8002b0c:	9709      	str	r7, [sp, #36]	; 0x24
 8002b0e:	f7ff fc23 	bl	8002358 <HAL_GPIO_Init>
 8002b12:	f44f 4367 	mov.w	r3, #59136	; 0xe700
 8002b16:	4630      	mov	r0, r6
 8002b18:	a909      	add	r1, sp, #36	; 0x24
 8002b1a:	9309      	str	r3, [sp, #36]	; 0x24
 8002b1c:	940a      	str	r4, [sp, #40]	; 0x28
 8002b1e:	950d      	str	r5, [sp, #52]	; 0x34
 8002b20:	f7ff fc1a 	bl	8002358 <HAL_GPIO_Init>
 8002b24:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8002b28:	a909      	add	r1, sp, #36	; 0x24
 8002b2a:	4813      	ldr	r0, [pc, #76]	; (8002b78 <_ZN4CLCD19lcd_480x272_MspInitEv+0x150>)
 8002b2c:	9309      	str	r3, [sp, #36]	; 0x24
 8002b2e:	940a      	str	r4, [sp, #40]	; 0x28
 8002b30:	950d      	str	r5, [sp, #52]	; 0x34
 8002b32:	f7ff fc11 	bl	8002358 <HAL_GPIO_Init>
 8002b36:	940a      	str	r4, [sp, #40]	; 0x28
 8002b38:	4c10      	ldr	r4, [pc, #64]	; (8002b7c <_ZN4CLCD19lcd_480x272_MspInitEv+0x154>)
 8002b3a:	950d      	str	r5, [sp, #52]	; 0x34
 8002b3c:	23f7      	movs	r3, #247	; 0xf7
 8002b3e:	4620      	mov	r0, r4
 8002b40:	a909      	add	r1, sp, #36	; 0x24
 8002b42:	9309      	str	r3, [sp, #36]	; 0x24
 8002b44:	2501      	movs	r5, #1
 8002b46:	f7ff fc07 	bl	8002358 <HAL_GPIO_Init>
 8002b4a:	4630      	mov	r0, r6
 8002b4c:	a909      	add	r1, sp, #36	; 0x24
 8002b4e:	9709      	str	r7, [sp, #36]	; 0x24
 8002b50:	950a      	str	r5, [sp, #40]	; 0x28
 8002b52:	f7ff fc01 	bl	8002358 <HAL_GPIO_Init>
 8002b56:	2308      	movs	r3, #8
 8002b58:	4620      	mov	r0, r4
 8002b5a:	a909      	add	r1, sp, #36	; 0x24
 8002b5c:	9309      	str	r3, [sp, #36]	; 0x24
 8002b5e:	950a      	str	r5, [sp, #40]	; 0x28
 8002b60:	f7ff fbfa 	bl	8002358 <HAL_GPIO_Init>
 8002b64:	b00f      	add	sp, #60	; 0x3c
 8002b66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b68:	40023800 	andmi	r3, r2, r0, lsl #16
 8002b6c:	40022000 	andmi	r2, r2, r0
 8002b70:	40021000 	andmi	r1, r2, r0
 8002b74:	40021800 	andmi	r1, r2, r0, lsl #16
 8002b78:	40022400 	andmi	r2, r2, r0, lsl #8
 8002b7c:	40022800 	andmi	r2, r2, r0, lsl #16

08002b80 <_ZN4CLCD16lcd_480x272_initEv>:
 8002b80:	b538      	push	{r3, r4, r5, lr}
 8002b82:	2328      	movs	r3, #40	; 0x28
 8002b84:	62c3      	str	r3, [r0, #44]	; 0x2c
 8002b86:	2309      	movs	r3, #9
 8002b88:	6303      	str	r3, [r0, #48]	; 0x30
 8002b8a:	2335      	movs	r3, #53	; 0x35
 8002b8c:	6343      	str	r3, [r0, #52]	; 0x34
 8002b8e:	230b      	movs	r3, #11
 8002b90:	6383      	str	r3, [r0, #56]	; 0x38
 8002b92:	f240 131b 	movw	r3, #283	; 0x11b
 8002b96:	6403      	str	r3, [r0, #64]	; 0x40
 8002b98:	f240 2315 	movw	r3, #533	; 0x215
 8002b9c:	63c3      	str	r3, [r0, #60]	; 0x3c
 8002b9e:	f240 131d 	movw	r3, #285	; 0x11d
 8002ba2:	6483      	str	r3, [r0, #72]	; 0x48
 8002ba4:	f240 2335 	movw	r3, #565	; 0x235
 8002ba8:	4604      	mov	r4, r0
 8002baa:	6443      	str	r3, [r0, #68]	; 0x44
 8002bac:	f7ff ff2e 	bl	8002a0c <_ZN4CLCD23lcd_480x272_ClockConfigEv>
 8002bb0:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8002bb4:	67a3      	str	r3, [r4, #120]	; 0x78
 8002bb6:	f44f 7388 	mov.w	r3, #272	; 0x110
 8002bba:	67e3      	str	r3, [r4, #124]	; 0x7c
 8002bbc:	4625      	mov	r5, r4
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
 8002bc4:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
 8002bc8:	f884 304e 	strb.w	r3, [r4, #78]	; 0x4e
 8002bcc:	61e3      	str	r3, [r4, #28]
 8002bce:	6223      	str	r3, [r4, #32]
 8002bd0:	6263      	str	r3, [r4, #36]	; 0x24
 8002bd2:	62a3      	str	r3, [r4, #40]	; 0x28
 8002bd4:	4b0c      	ldr	r3, [pc, #48]	; (8002c08 <_ZN4CLCD16lcd_480x272_initEv+0x88>)
 8002bd6:	f845 3f18 	str.w	r3, [r5, #24]!
 8002bda:	4628      	mov	r0, r5
 8002bdc:	f7fe fb11 	bl	8001202 <HAL_LTDC_GetState>
 8002be0:	b910      	cbnz	r0, 8002be8 <_ZN4CLCD16lcd_480x272_initEv+0x68>
 8002be2:	4620      	mov	r0, r4
 8002be4:	f7ff ff20 	bl	8002a28 <_ZN4CLCD19lcd_480x272_MspInitEv>
 8002be8:	4628      	mov	r0, r5
 8002bea:	f7fe fa4d 	bl	8001088 <HAL_LTDC_Init>
 8002bee:	4807      	ldr	r0, [pc, #28]	; (8002c0c <_ZN4CLCD16lcd_480x272_initEv+0x8c>)
 8002bf0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	f7ff fc9f 	bl	8002538 <HAL_GPIO_WritePin>
 8002bfa:	4805      	ldr	r0, [pc, #20]	; (8002c10 <_ZN4CLCD16lcd_480x272_initEv+0x90>)
 8002bfc:	2108      	movs	r1, #8
 8002bfe:	2201      	movs	r2, #1
 8002c00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002c04:	f7ff bc98 	b.w	8002538 <HAL_GPIO_WritePin>
 8002c08:	40016800 	andmi	r6, r1, r0, lsl #16
 8002c0c:	40022000 	andmi	r2, r2, r0
 8002c10:	40022800 	andmi	r2, r2, r0, lsl #16

08002c14 <_ZN4CLCD4initEPm>:
 8002c14:	b538      	push	{r3, r4, r5, lr}
 8002c16:	4604      	mov	r4, r0
 8002c18:	2301      	movs	r3, #1
 8002c1a:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
 8002c1e:	7303      	strb	r3, [r0, #12]
 8002c20:	f7ff ffae 	bl	8002b80 <_ZN4CLCD16lcd_480x272_initEv>
 8002c24:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8002c28:	2500      	movs	r5, #0
 8002c2a:	e884 0028 	stmia.w	r4, {r3, r5}
 8002c2e:	4620      	mov	r0, r4
 8002c30:	81e5      	strh	r5, [r4, #14]
 8002c32:	8225      	strh	r5, [r4, #16]
 8002c34:	6165      	str	r5, [r4, #20]
 8002c36:	60a5      	str	r5, [r4, #8]
 8002c38:	f7ff fe0d 	bl	8002856 <_ZN4CLCD20LayerInit_FullscreenEv>
 8002c3c:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8002c40:	4629      	mov	r1, r5
 8002c42:	e884 0028 	stmia.w	r4, {r3, r5}
 8002c46:	4620      	mov	r0, r4
 8002c48:	f7ff fe5e 	bl	8002908 <_ZN4CLCD9FillLayerEt>
 8002c4c:	4620      	mov	r0, r4
 8002c4e:	f7ff fe53 	bl	80028f8 <_ZN4CLCD10SetLayer_2Ev>
 8002c52:	4620      	mov	r0, r4
 8002c54:	4629      	mov	r1, r5
 8002c56:	f7ff fe57 	bl	8002908 <_ZN4CLCD9FillLayerEt>
 8002c5a:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8002c5e:	e884 0028 	stmia.w	r4, {r3, r5}
 8002c62:	bd38      	pop	{r3, r4, r5, pc}

08002c64 <_GLOBAL__sub_I_lcd>:
 8002c64:	4802      	ldr	r0, [pc, #8]	; (8002c70 <_GLOBAL__sub_I_lcd+0xc>)
 8002c66:	4903      	ldr	r1, [pc, #12]	; (8002c74 <_GLOBAL__sub_I_lcd+0x10>)
 8002c68:	4a03      	ldr	r2, [pc, #12]	; (8002c78 <_GLOBAL__sub_I_lcd+0x14>)
 8002c6a:	f002 b9d1 	b.w	8005010 <__aeabi_atexit>
 8002c6e:	bf00      	nop
 8002c70:	200005b4 			; <UNDEFINED> instruction: 0x200005b4
 8002c74:	08002849 	stmdaeq	r0, {r0, r3, r6, fp, sp}
 8002c78:	20000000 	andcs	r0, r0, r0

08002c7c <_ZN6CSDRamD1Ev>:
 8002c7c:	4770      	bx	lr

08002c7e <_ZN6CSDRam8allocateEj>:
 8002c7e:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002c80:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8002c84:	6601      	str	r1, [r0, #96]	; 0x60
 8002c86:	4618      	mov	r0, r3
 8002c88:	4770      	bx	lr
 8002c8a:	0000      	movs	r0, r0

08002c8c <_ZN6CSDRam27ram_initialization_sequenceEm>:
 8002c8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002c90:	2300      	movs	r3, #0
 8002c92:	2201      	movs	r2, #1
 8002c94:	f100 0650 	add.w	r6, r0, #80	; 0x50
 8002c98:	4689      	mov	r9, r1
 8002c9a:	2110      	movs	r1, #16
 8002c9c:	6502      	str	r2, [r0, #80]	; 0x50
 8002c9e:	6541      	str	r1, [r0, #84]	; 0x54
 8002ca0:	6582      	str	r2, [r0, #88]	; 0x58
 8002ca2:	65c3      	str	r3, [r0, #92]	; 0x5c
 8002ca4:	4631      	mov	r1, r6
 8002ca6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002caa:	4604      	mov	r4, r0
 8002cac:	9301      	str	r3, [sp, #4]
 8002cae:	f7ff fb2a 	bl	8002306 <HAL_SDRAM_SendCommand>
 8002cb2:	4d1b      	ldr	r5, [pc, #108]	; (8002d20 <_ZN6CSDRam27ram_initialization_sequenceEm+0x94>)
 8002cb4:	3d01      	subs	r5, #1
 8002cb6:	d001      	beq.n	8002cbc <_ZN6CSDRam27ram_initialization_sequenceEm+0x30>
 8002cb8:	bf00      	nop
 8002cba:	e7fb      	b.n	8002cb4 <_ZN6CSDRam27ram_initialization_sequenceEm+0x28>
 8002cbc:	2710      	movs	r7, #16
 8002cbe:	2302      	movs	r3, #2
 8002cc0:	f04f 0801 	mov.w	r8, #1
 8002cc4:	6523      	str	r3, [r4, #80]	; 0x50
 8002cc6:	4631      	mov	r1, r6
 8002cc8:	6567      	str	r7, [r4, #84]	; 0x54
 8002cca:	f8c4 8058 	str.w	r8, [r4, #88]	; 0x58
 8002cce:	65e5      	str	r5, [r4, #92]	; 0x5c
 8002cd0:	4620      	mov	r0, r4
 8002cd2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002cd6:	f7ff fb16 	bl	8002306 <HAL_SDRAM_SendCommand>
 8002cda:	2303      	movs	r3, #3
 8002cdc:	6523      	str	r3, [r4, #80]	; 0x50
 8002cde:	2308      	movs	r3, #8
 8002ce0:	65a3      	str	r3, [r4, #88]	; 0x58
 8002ce2:	4631      	mov	r1, r6
 8002ce4:	6567      	str	r7, [r4, #84]	; 0x54
 8002ce6:	65e5      	str	r5, [r4, #92]	; 0x5c
 8002ce8:	4620      	mov	r0, r4
 8002cea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002cee:	f7ff fb0a 	bl	8002306 <HAL_SDRAM_SendCommand>
 8002cf2:	f44f 7308 	mov.w	r3, #544	; 0x220
 8002cf6:	9301      	str	r3, [sp, #4]
 8002cf8:	2304      	movs	r3, #4
 8002cfa:	6523      	str	r3, [r4, #80]	; 0x50
 8002cfc:	9b01      	ldr	r3, [sp, #4]
 8002cfe:	65e3      	str	r3, [r4, #92]	; 0x5c
 8002d00:	4631      	mov	r1, r6
 8002d02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d06:	6567      	str	r7, [r4, #84]	; 0x54
 8002d08:	f8c4 8058 	str.w	r8, [r4, #88]	; 0x58
 8002d0c:	4620      	mov	r0, r4
 8002d0e:	f7ff fafa 	bl	8002306 <HAL_SDRAM_SendCommand>
 8002d12:	4620      	mov	r0, r4
 8002d14:	4649      	mov	r1, r9
 8002d16:	f7ff fb0d 	bl	8002334 <HAL_SDRAM_ProgramRefreshRate>
 8002d1a:	b003      	add	sp, #12
 8002d1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002d20:	00034bc1 	andeq	r4, r3, r1, asr #23

08002d24 <_ZN6CSDRam8msp_initEv>:
 8002d24:	b510      	push	{r4, lr}
 8002d26:	b08c      	sub	sp, #48	; 0x30
 8002d28:	4b3d      	ldr	r3, [pc, #244]	; (8002e20 <_ZN6CSDRam8msp_initEv+0xfc>)
 8002d2a:	483e      	ldr	r0, [pc, #248]	; (8002e24 <_ZN6CSDRam8msp_initEv+0x100>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	9200      	str	r2, [sp, #0]
 8002d30:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002d32:	f041 0101 	orr.w	r1, r1, #1
 8002d36:	6399      	str	r1, [r3, #56]	; 0x38
 8002d38:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002d3a:	f001 0101 	and.w	r1, r1, #1
 8002d3e:	9100      	str	r1, [sp, #0]
 8002d40:	9900      	ldr	r1, [sp, #0]
 8002d42:	9201      	str	r2, [sp, #4]
 8002d44:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d46:	f041 0104 	orr.w	r1, r1, #4
 8002d4a:	6319      	str	r1, [r3, #48]	; 0x30
 8002d4c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d4e:	f001 0104 	and.w	r1, r1, #4
 8002d52:	9101      	str	r1, [sp, #4]
 8002d54:	9901      	ldr	r1, [sp, #4]
 8002d56:	9202      	str	r2, [sp, #8]
 8002d58:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d5a:	f041 0108 	orr.w	r1, r1, #8
 8002d5e:	6319      	str	r1, [r3, #48]	; 0x30
 8002d60:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d62:	f001 0108 	and.w	r1, r1, #8
 8002d66:	9102      	str	r1, [sp, #8]
 8002d68:	9902      	ldr	r1, [sp, #8]
 8002d6a:	9203      	str	r2, [sp, #12]
 8002d6c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d6e:	f041 0110 	orr.w	r1, r1, #16
 8002d72:	6319      	str	r1, [r3, #48]	; 0x30
 8002d74:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d76:	f001 0110 	and.w	r1, r1, #16
 8002d7a:	9103      	str	r1, [sp, #12]
 8002d7c:	9903      	ldr	r1, [sp, #12]
 8002d7e:	9204      	str	r2, [sp, #16]
 8002d80:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d82:	f041 0120 	orr.w	r1, r1, #32
 8002d86:	6319      	str	r1, [r3, #48]	; 0x30
 8002d88:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d8a:	f001 0120 	and.w	r1, r1, #32
 8002d8e:	9104      	str	r1, [sp, #16]
 8002d90:	9904      	ldr	r1, [sp, #16]
 8002d92:	9205      	str	r2, [sp, #20]
 8002d94:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d96:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8002d9a:	6319      	str	r1, [r3, #48]	; 0x30
 8002d9c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d9e:	f001 0140 	and.w	r1, r1, #64	; 0x40
 8002da2:	9105      	str	r1, [sp, #20]
 8002da4:	9905      	ldr	r1, [sp, #20]
 8002da6:	9206      	str	r2, [sp, #24]
 8002da8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002daa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002dae:	631a      	str	r2, [r3, #48]	; 0x30
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002db6:	9306      	str	r3, [sp, #24]
 8002db8:	9b06      	ldr	r3, [sp, #24]
 8002dba:	2302      	movs	r3, #2
 8002dbc:	ac0c      	add	r4, sp, #48	; 0x30
 8002dbe:	9308      	str	r3, [sp, #32]
 8002dc0:	930a      	str	r3, [sp, #40]	; 0x28
 8002dc2:	230c      	movs	r3, #12
 8002dc4:	930b      	str	r3, [sp, #44]	; 0x2c
 8002dc6:	2308      	movs	r3, #8
 8002dc8:	f844 3d14 	str.w	r3, [r4, #-20]!
 8002dcc:	2201      	movs	r2, #1
 8002dce:	4621      	mov	r1, r4
 8002dd0:	9209      	str	r2, [sp, #36]	; 0x24
 8002dd2:	f7ff fac1 	bl	8002358 <HAL_GPIO_Init>
 8002dd6:	f24c 730b 	movw	r3, #50955	; 0xc70b
 8002dda:	4621      	mov	r1, r4
 8002ddc:	4812      	ldr	r0, [pc, #72]	; (8002e28 <_ZN6CSDRam8msp_initEv+0x104>)
 8002dde:	9307      	str	r3, [sp, #28]
 8002de0:	f7ff faba 	bl	8002358 <HAL_GPIO_Init>
 8002de4:	f64f 7383 	movw	r3, #65411	; 0xff83
 8002de8:	4621      	mov	r1, r4
 8002dea:	4810      	ldr	r0, [pc, #64]	; (8002e2c <_ZN6CSDRam8msp_initEv+0x108>)
 8002dec:	9307      	str	r3, [sp, #28]
 8002dee:	f7ff fab3 	bl	8002358 <HAL_GPIO_Init>
 8002df2:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8002df6:	4621      	mov	r1, r4
 8002df8:	480d      	ldr	r0, [pc, #52]	; (8002e30 <_ZN6CSDRam8msp_initEv+0x10c>)
 8002dfa:	9307      	str	r3, [sp, #28]
 8002dfc:	f7ff faac 	bl	8002358 <HAL_GPIO_Init>
 8002e00:	f248 1333 	movw	r3, #33075	; 0x8133
 8002e04:	4621      	mov	r1, r4
 8002e06:	480b      	ldr	r0, [pc, #44]	; (8002e34 <_ZN6CSDRam8msp_initEv+0x110>)
 8002e08:	9307      	str	r3, [sp, #28]
 8002e0a:	f7ff faa5 	bl	8002358 <HAL_GPIO_Init>
 8002e0e:	2328      	movs	r3, #40	; 0x28
 8002e10:	4809      	ldr	r0, [pc, #36]	; (8002e38 <_ZN6CSDRam8msp_initEv+0x114>)
 8002e12:	9307      	str	r3, [sp, #28]
 8002e14:	4621      	mov	r1, r4
 8002e16:	f7ff fa9f 	bl	8002358 <HAL_GPIO_Init>
 8002e1a:	b00c      	add	sp, #48	; 0x30
 8002e1c:	bd10      	pop	{r4, pc}
 8002e1e:	bf00      	nop
 8002e20:	40023800 	andmi	r3, r2, r0, lsl #16
 8002e24:	40020800 	andmi	r0, r2, r0, lsl #16
 8002e28:	40020c00 	andmi	r0, r2, r0, lsl #24
 8002e2c:	40021000 	andmi	r1, r2, r0
 8002e30:	40021400 	andmi	r1, r2, r0, lsl #8
 8002e34:	40021800 	andmi	r1, r2, r0, lsl #16
 8002e38:	40021c00 	andmi	r1, r2, r0, lsl #24

08002e3c <_ZN6CSDRam8ram_initEv>:
 8002e3c:	2204      	movs	r2, #4
 8002e3e:	b510      	push	{r4, lr}
 8002e40:	63c2      	str	r2, [r0, #60]	; 0x3c
 8002e42:	60c2      	str	r2, [r0, #12]
 8002e44:	2210      	movs	r2, #16
 8002e46:	6102      	str	r2, [r0, #16]
 8002e48:	2240      	movs	r2, #64	; 0x40
 8002e4a:	6142      	str	r2, [r0, #20]
 8002e4c:	4b13      	ldr	r3, [pc, #76]	; (8002e9c <_ZN6CSDRam8ram_initEv+0x60>)
 8002e4e:	6003      	str	r3, [r0, #0]
 8002e50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e54:	2302      	movs	r3, #2
 8002e56:	6182      	str	r2, [r0, #24]
 8002e58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e5c:	2107      	movs	r1, #7
 8002e5e:	6343      	str	r3, [r0, #52]	; 0x34
 8002e60:	6443      	str	r3, [r0, #68]	; 0x44
 8002e62:	6483      	str	r3, [r0, #72]	; 0x48
 8002e64:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002e66:	6202      	str	r2, [r0, #32]
 8002e68:	2300      	movs	r3, #0
 8002e6a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002e6e:	4604      	mov	r4, r0
 8002e70:	6381      	str	r1, [r0, #56]	; 0x38
 8002e72:	6401      	str	r1, [r0, #64]	; 0x40
 8002e74:	6043      	str	r3, [r0, #4]
 8002e76:	6083      	str	r3, [r0, #8]
 8002e78:	61c3      	str	r3, [r0, #28]
 8002e7a:	6242      	str	r2, [r0, #36]	; 0x24
 8002e7c:	6283      	str	r3, [r0, #40]	; 0x28
 8002e7e:	f7ff ff51 	bl	8002d24 <_ZN6CSDRam8msp_initEv>
 8002e82:	f104 0134 	add.w	r1, r4, #52	; 0x34
 8002e86:	4620      	mov	r0, r4
 8002e88:	f7ff fa1d 	bl	80022c6 <HAL_SDRAM_Init>
 8002e8c:	4620      	mov	r0, r4
 8002e8e:	f240 6103 	movw	r1, #1539	; 0x603
 8002e92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e96:	f7ff bef9 	b.w	8002c8c <_ZN6CSDRam27ram_initialization_sequenceEm>
 8002e9a:	bf00      	nop
 8002e9c:	a0000140 	andge	r0, r0, r0, asr #2

08002ea0 <_ZN6CSDRam4initEb>:
 8002ea0:	b538      	push	{r3, r4, r5, lr}
 8002ea2:	460d      	mov	r5, r1
 8002ea4:	4604      	mov	r4, r0
 8002ea6:	f7ff ffc9 	bl	8002e3c <_ZN6CSDRam8ram_initEv>
 8002eaa:	4816      	ldr	r0, [pc, #88]	; (8002f04 <_ZN6CSDRam4initEb+0x64>)
 8002eac:	b1c5      	cbz	r5, 8002ee0 <_ZN6CSDRam4initEb+0x40>
 8002eae:	4b16      	ldr	r3, [pc, #88]	; (8002f08 <_ZN6CSDRam4initEb+0x68>)
 8002eb0:	221b      	movs	r2, #27
 8002eb2:	4350      	muls	r0, r2
 8002eb4:	3037      	adds	r0, #55	; 0x37
 8002eb6:	f843 0f04 	str.w	r0, [r3, #4]!
 8002eba:	4a14      	ldr	r2, [pc, #80]	; (8002f0c <_ZN6CSDRam4initEb+0x6c>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d1f7      	bne.n	8002eb0 <_ZN6CSDRam4initEb+0x10>
 8002ec0:	4b10      	ldr	r3, [pc, #64]	; (8002f04 <_ZN6CSDRam4initEb+0x64>)
 8002ec2:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
 8002ec6:	2001      	movs	r0, #1
 8002ec8:	211b      	movs	r1, #27
 8002eca:	434b      	muls	r3, r1
 8002ecc:	f852 1b04 	ldr.w	r1, [r2], #4
 8002ed0:	3337      	adds	r3, #55	; 0x37
 8002ed2:	428b      	cmp	r3, r1
 8002ed4:	bf18      	it	ne
 8002ed6:	2000      	movne	r0, #0
 8002ed8:	f112 5f7e 	cmn.w	r2, #1065353216	; 0x3f800000
 8002edc:	d1f4      	bne.n	8002ec8 <_ZN6CSDRam4initEb+0x28>
 8002ede:	e006      	b.n	8002eee <_ZN6CSDRam4initEb+0x4e>
 8002ee0:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8002ee4:	6018      	str	r0, [r3, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	1a1b      	subs	r3, r3, r0
 8002eea:	4258      	negs	r0, r3
 8002eec:	4158      	adcs	r0, r3
 8002eee:	4b06      	ldr	r3, [pc, #24]	; (8002f08 <_ZN6CSDRam4initEb+0x68>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f843 2f04 	str.w	r2, [r3, #4]!
 8002ef6:	4a05      	ldr	r2, [pc, #20]	; (8002f0c <_ZN6CSDRam4initEb+0x6c>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d1f9      	bne.n	8002ef0 <_ZN6CSDRam4initEb+0x50>
 8002efc:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8002f00:	6623      	str	r3, [r4, #96]	; 0x60
 8002f02:	bd38      	pop	{r3, r4, r5, pc}
 8002f04:	cafe1234 	bgt	7f877dc <_Min_Stack_Size+0x7f873dc>
 8002f08:	bffffffc 	svclt	0x00fffffc
 8002f0c:	c07ffffc 	ldrshtgt	pc, [pc], #-252	; <UNPREDICTABLE>

08002f10 <_GLOBAL__sub_I_sdram>:
 8002f10:	4802      	ldr	r0, [pc, #8]	; (8002f1c <_GLOBAL__sub_I_sdram+0xc>)
 8002f12:	4903      	ldr	r1, [pc, #12]	; (8002f20 <_GLOBAL__sub_I_sdram+0x10>)
 8002f14:	4a03      	ldr	r2, [pc, #12]	; (8002f24 <_GLOBAL__sub_I_sdram+0x14>)
 8002f16:	f002 b87b 	b.w	8005010 <__aeabi_atexit>
 8002f1a:	bf00      	nop
 8002f1c:	20000678 	andcs	r0, r0, r8, ror r6
 8002f20:	08002c7d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, sl, fp, sp}
 8002f24:	20000000 	andcs	r0, r0, r0

08002f28 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5delayEv.isra.2>:
 8002f28:	2314      	movs	r3, #20
 8002f2a:	bf00      	nop
 8002f2c:	3b01      	subs	r3, #1
 8002f2e:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8002f32:	d1fa      	bne.n	8002f2a <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5delayEv.isra.2+0x2>
 8002f34:	4770      	bx	lr

08002f36 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh>:
 8002f36:	b9b1      	cbnz	r1, 8002f66 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh+0x30>
 8002f38:	6803      	ldr	r3, [r0, #0]
 8002f3a:	689a      	ldr	r2, [r3, #8]
 8002f3c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002f40:	609a      	str	r2, [r3, #8]
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8002f48:	609a      	str	r2, [r3, #8]
 8002f4a:	685a      	ldr	r2, [r3, #4]
 8002f4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f50:	605a      	str	r2, [r3, #4]
 8002f52:	685a      	ldr	r2, [r3, #4]
 8002f54:	605a      	str	r2, [r3, #4]
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002f5c:	601a      	str	r2, [r3, #0]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002f64:	e043      	b.n	8002fee <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh+0xb8>
 8002f66:	2901      	cmp	r1, #1
 8002f68:	d10e      	bne.n	8002f88 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh+0x52>
 8002f6a:	6803      	ldr	r3, [r0, #0]
 8002f6c:	689a      	ldr	r2, [r3, #8]
 8002f6e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002f72:	609a      	str	r2, [r3, #8]
 8002f74:	689a      	ldr	r2, [r3, #8]
 8002f76:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8002f7a:	609a      	str	r2, [r3, #8]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002f82:	601a      	str	r2, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	e032      	b.n	8002fee <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh+0xb8>
 8002f88:	2902      	cmp	r1, #2
 8002f8a:	d113      	bne.n	8002fb4 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh+0x7e>
 8002f8c:	6803      	ldr	r3, [r0, #0]
 8002f8e:	689a      	ldr	r2, [r3, #8]
 8002f90:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002f94:	609a      	str	r2, [r3, #8]
 8002f96:	689a      	ldr	r2, [r3, #8]
 8002f98:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8002f9c:	609a      	str	r2, [r3, #8]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002fa4:	601a      	str	r2, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	601a      	str	r2, [r3, #0]
 8002faa:	68da      	ldr	r2, [r3, #12]
 8002fac:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002fb0:	60da      	str	r2, [r3, #12]
 8002fb2:	4770      	bx	lr
 8002fb4:	2903      	cmp	r1, #3
 8002fb6:	d110      	bne.n	8002fda <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh+0xa4>
 8002fb8:	6803      	ldr	r3, [r0, #0]
 8002fba:	689a      	ldr	r2, [r3, #8]
 8002fbc:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002fc0:	609a      	str	r2, [r3, #8]
 8002fc2:	689a      	ldr	r2, [r3, #8]
 8002fc4:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8002fc8:	609a      	str	r2, [r3, #8]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002fd0:	601a      	str	r2, [r3, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002fd8:	e009      	b.n	8002fee <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh+0xb8>
 8002fda:	2904      	cmp	r1, #4
 8002fdc:	d108      	bne.n	8002ff0 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh+0xba>
 8002fde:	6803      	ldr	r3, [r0, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002fe6:	601a      	str	r2, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8002fee:	601a      	str	r2, [r3, #0]
 8002ff0:	4770      	bx	lr

08002ff2 <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh>:
 8002ff2:	b9b1      	cbnz	r1, 8003022 <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh+0x30>
 8002ff4:	6803      	ldr	r3, [r0, #0]
 8002ff6:	689a      	ldr	r2, [r3, #8]
 8002ff8:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002ffc:	609a      	str	r2, [r3, #8]
 8002ffe:	689a      	ldr	r2, [r3, #8]
 8003000:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003004:	609a      	str	r2, [r3, #8]
 8003006:	685a      	ldr	r2, [r3, #4]
 8003008:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800300c:	605a      	str	r2, [r3, #4]
 800300e:	685a      	ldr	r2, [r3, #4]
 8003010:	605a      	str	r2, [r3, #4]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8003018:	601a      	str	r2, [r3, #0]
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003020:	e043      	b.n	80030aa <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh+0xb8>
 8003022:	2901      	cmp	r1, #1
 8003024:	d10e      	bne.n	8003044 <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh+0x52>
 8003026:	6803      	ldr	r3, [r0, #0]
 8003028:	689a      	ldr	r2, [r3, #8]
 800302a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800302e:	609a      	str	r2, [r3, #8]
 8003030:	689a      	ldr	r2, [r3, #8]
 8003032:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003036:	609a      	str	r2, [r3, #8]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	e032      	b.n	80030aa <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh+0xb8>
 8003044:	2902      	cmp	r1, #2
 8003046:	d113      	bne.n	8003070 <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh+0x7e>
 8003048:	6803      	ldr	r3, [r0, #0]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8003050:	609a      	str	r2, [r3, #8]
 8003052:	689a      	ldr	r2, [r3, #8]
 8003054:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003058:	609a      	str	r2, [r3, #8]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8003060:	601a      	str	r2, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	601a      	str	r2, [r3, #0]
 8003066:	68da      	ldr	r2, [r3, #12]
 8003068:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800306c:	60da      	str	r2, [r3, #12]
 800306e:	4770      	bx	lr
 8003070:	2903      	cmp	r1, #3
 8003072:	d110      	bne.n	8003096 <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh+0xa4>
 8003074:	6803      	ldr	r3, [r0, #0]
 8003076:	689a      	ldr	r2, [r3, #8]
 8003078:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800307c:	609a      	str	r2, [r3, #8]
 800307e:	689a      	ldr	r2, [r3, #8]
 8003080:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003084:	609a      	str	r2, [r3, #8]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800308c:	601a      	str	r2, [r3, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003094:	e009      	b.n	80030aa <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh+0xb8>
 8003096:	2904      	cmp	r1, #4
 8003098:	d108      	bne.n	80030ac <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh+0xba>
 800309a:	6803      	ldr	r3, [r0, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80030a2:	601a      	str	r2, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80030aa:	601a      	str	r2, [r3, #0]
 80030ac:	4770      	bx	lr

080030ae <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5startEv>:
 80030ae:	b538      	push	{r3, r4, r5, lr}
 80030b0:	1d05      	adds	r5, r0, #4
 80030b2:	4604      	mov	r4, r0
 80030b4:	2101      	movs	r1, #1
 80030b6:	4628      	mov	r0, r5
 80030b8:	f7ff ff3d 	bl	8002f36 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh>
 80030bc:	4620      	mov	r0, r4
 80030be:	2101      	movs	r1, #1
 80030c0:	f7ff ff97 	bl	8002ff2 <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh>
 80030c4:	4628      	mov	r0, r5
 80030c6:	2101      	movs	r1, #1
 80030c8:	f7ff ff35 	bl	8002f36 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh>
 80030cc:	4620      	mov	r0, r4
 80030ce:	2100      	movs	r1, #0
 80030d0:	f7ff ff8f 	bl	8002ff2 <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh>
 80030d4:	4628      	mov	r0, r5
 80030d6:	2100      	movs	r1, #0
 80030d8:	f7ff ff2d 	bl	8002f36 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh>
 80030dc:	4620      	mov	r0, r4
 80030de:	2101      	movs	r1, #1
 80030e0:	f7ff ff87 	bl	8002ff2 <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh>
 80030e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80030e8:	f7ff bf1e 	b.w	8002f28 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5delayEv.isra.2>

080030ec <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE4stopEv>:
 80030ec:	b538      	push	{r3, r4, r5, lr}
 80030ee:	1d05      	adds	r5, r0, #4
 80030f0:	4604      	mov	r4, r0
 80030f2:	2100      	movs	r1, #0
 80030f4:	4628      	mov	r0, r5
 80030f6:	f7ff ff1e 	bl	8002f36 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh>
 80030fa:	4620      	mov	r0, r4
 80030fc:	2100      	movs	r1, #0
 80030fe:	f7ff ff78 	bl	8002ff2 <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh>
 8003102:	4628      	mov	r0, r5
 8003104:	2101      	movs	r1, #1
 8003106:	f7ff ff16 	bl	8002f36 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh>
 800310a:	4620      	mov	r0, r4
 800310c:	2100      	movs	r1, #0
 800310e:	f7ff ff70 	bl	8002ff2 <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh>
 8003112:	4628      	mov	r0, r5
 8003114:	2101      	movs	r1, #1
 8003116:	f7ff ff0e 	bl	8002f36 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh>
 800311a:	4620      	mov	r0, r4
 800311c:	2101      	movs	r1, #1
 800311e:	f7ff ff68 	bl	8002ff2 <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh>
 8003122:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003126:	f7ff beff 	b.w	8002f28 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5delayEv.isra.2>

0800312a <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5writeEh>:
 800312a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800312c:	4606      	mov	r6, r0
 800312e:	460f      	mov	r7, r1
 8003130:	2408      	movs	r4, #8
 8003132:	1d35      	adds	r5, r6, #4
 8003134:	2100      	movs	r1, #0
 8003136:	4628      	mov	r0, r5
 8003138:	f7ff fefd 	bl	8002f36 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh>
 800313c:	f7ff fef4 	bl	8002f28 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5delayEv.isra.2>
 8003140:	063b      	lsls	r3, r7, #24
 8003142:	bf4c      	ite	mi
 8003144:	2101      	movmi	r1, #1
 8003146:	2100      	movpl	r1, #0
 8003148:	4630      	mov	r0, r6
 800314a:	f7ff ff52 	bl	8002ff2 <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh>
 800314e:	3c01      	subs	r4, #1
 8003150:	f7ff feea 	bl	8002f28 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5delayEv.isra.2>
 8003154:	4628      	mov	r0, r5
 8003156:	2101      	movs	r1, #1
 8003158:	f7ff feed 	bl	8002f36 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh>
 800315c:	007f      	lsls	r7, r7, #1
 800315e:	f7ff fee3 	bl	8002f28 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5delayEv.isra.2>
 8003162:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8003166:	b2ff      	uxtb	r7, r7
 8003168:	d1e3      	bne.n	8003132 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5writeEh+0x8>
 800316a:	4628      	mov	r0, r5
 800316c:	4621      	mov	r1, r4
 800316e:	f7ff fee2 	bl	8002f36 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh>
 8003172:	f7ff fed9 	bl	8002f28 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5delayEv.isra.2>
 8003176:	4630      	mov	r0, r6
 8003178:	2101      	movs	r1, #1
 800317a:	f7ff ff3a 	bl	8002ff2 <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh>
 800317e:	f7ff fed3 	bl	8002f28 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5delayEv.isra.2>
 8003182:	4628      	mov	r0, r5
 8003184:	2101      	movs	r1, #1
 8003186:	f7ff fed6 	bl	8002f36 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh>
 800318a:	f7ff fecd 	bl	8002f28 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5delayEv.isra.2>
 800318e:	6833      	ldr	r3, [r6, #0]
 8003190:	691e      	ldr	r6, [r3, #16]
 8003192:	4628      	mov	r0, r5
 8003194:	4621      	mov	r1, r4
 8003196:	f7ff fece 	bl	8002f36 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh>
 800319a:	f7ff fec5 	bl	8002f28 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5delayEv.isra.2>
 800319e:	f086 0080 	eor.w	r0, r6, #128	; 0x80
 80031a2:	f3c0 10c0 	ubfx	r0, r0, #7, #1
 80031a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080031a8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE4readEh>:
 80031a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031ac:	4606      	mov	r6, r0
 80031ae:	4688      	mov	r8, r1
 80031b0:	1d37      	adds	r7, r6, #4
 80031b2:	2101      	movs	r1, #1
 80031b4:	f7ff ff1d 	bl	8002ff2 <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh>
 80031b8:	4638      	mov	r0, r7
 80031ba:	2100      	movs	r1, #0
 80031bc:	f7ff febb 	bl	8002f36 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh>
 80031c0:	f7ff feb2 	bl	8002f28 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5delayEv.isra.2>
 80031c4:	2508      	movs	r5, #8
 80031c6:	2400      	movs	r4, #0
 80031c8:	4638      	mov	r0, r7
 80031ca:	2101      	movs	r1, #1
 80031cc:	f7ff feb3 	bl	8002f36 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh>
 80031d0:	f7ff feaa 	bl	8002f28 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5delayEv.isra.2>
 80031d4:	6833      	ldr	r3, [r6, #0]
 80031d6:	691b      	ldr	r3, [r3, #16]
 80031d8:	0064      	lsls	r4, r4, #1
 80031da:	061b      	lsls	r3, r3, #24
 80031dc:	4638      	mov	r0, r7
 80031de:	f04f 0100 	mov.w	r1, #0
 80031e2:	b2e4      	uxtb	r4, r4
 80031e4:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 80031e8:	bf48      	it	mi
 80031ea:	f044 0401 	orrmi.w	r4, r4, #1
 80031ee:	f7ff fea2 	bl	8002f36 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh>
 80031f2:	f7ff fe99 	bl	8002f28 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5delayEv.isra.2>
 80031f6:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
 80031fa:	d1e5      	bne.n	80031c8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE4readEh+0x20>
 80031fc:	4630      	mov	r0, r6
 80031fe:	f1b8 0f00 	cmp.w	r8, #0
 8003202:	d001      	beq.n	8003208 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE4readEh+0x60>
 8003204:	4629      	mov	r1, r5
 8003206:	e000      	b.n	800320a <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE4readEh+0x62>
 8003208:	2101      	movs	r1, #1
 800320a:	f7ff fef2 	bl	8002ff2 <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh>
 800320e:	f7ff fe8b 	bl	8002f28 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5delayEv.isra.2>
 8003212:	4638      	mov	r0, r7
 8003214:	2101      	movs	r1, #1
 8003216:	f7ff fe8e 	bl	8002f36 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh>
 800321a:	f7ff fe85 	bl	8002f28 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5delayEv.isra.2>
 800321e:	4638      	mov	r0, r7
 8003220:	2100      	movs	r1, #0
 8003222:	f7ff fe88 	bl	8002f36 <_ZN5TGpioILh5ELh6ELh1EE8set_modeEh>
 8003226:	f7ff fe7f 	bl	8002f28 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5delayEv.isra.2>
 800322a:	4630      	mov	r0, r6
 800322c:	2101      	movs	r1, #1
 800322e:	f7ff fee0 	bl	8002ff2 <_ZN5TGpioILh5ELh7ELh1EE8set_modeEh>
 8003232:	f7ff fe79 	bl	8002f28 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5delayEv.isra.2>
 8003236:	4620      	mov	r0, r4
 8003238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800323c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5delayEv.isra.6>:
 800323c:	2364      	movs	r3, #100	; 0x64
 800323e:	bf00      	nop
 8003240:	3b01      	subs	r3, #1
 8003242:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8003246:	d1fa      	bne.n	800323e <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5delayEv.isra.6+0x2>
 8003248:	4770      	bx	lr
 800324a:	0000      	movs	r0, r0

0800324c <DMA2_Stream1_IRQHandler>:
 800324c:	4801      	ldr	r0, [pc, #4]	; (8003254 <DMA2_Stream1_IRQHandler+0x8>)
 800324e:	f7fd ba7d 	b.w	800074c <HAL_DMA_IRQHandler>
 8003252:	bf00      	nop
 8003254:	200006e0 	andcs	r0, r0, r0, ror #13

08003258 <DCMI_IRQHandler>:
 8003258:	4801      	ldr	r0, [pc, #4]	; (8003260 <DCMI_IRQHandler+0x8>)
 800325a:	f7ff ba10 	b.w	800267e <HAL_DCMI_IRQHandler>
 800325e:	bf00      	nop
 8003260:	20000738 	andcs	r0, r0, r8, lsr r7

08003264 <HAL_DCMI_FrameEventCallback>:
 8003264:	4b01      	ldr	r3, [pc, #4]	; (800326c <HAL_DCMI_FrameEventCallback+0x8>)
 8003266:	2201      	movs	r2, #1
 8003268:	601a      	str	r2, [r3, #0]
 800326a:	4770      	bx	lr
 800326c:	200006dc 	ldrdcs	r0, [r0], -ip

08003270 <_ZN7CCameraD1Ev>:
 8003270:	4770      	bx	lr

08003272 <_ZN7CCamera11delay_loopsEj>:
 8003272:	f111 31ff 	adds.w	r1, r1, #4294967295	; 0xffffffff
 8003276:	d301      	bcc.n	800327c <_ZN7CCamera11delay_loopsEj+0xa>
 8003278:	bf00      	nop
 800327a:	e7fa      	b.n	8003272 <_ZN7CCamera11delay_loopsEj>
 800327c:	4770      	bx	lr
 800327e:	0000      	movs	r0, r0

08003280 <_ZN7CCamera7MspInitEv>:
 8003280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003284:	b08c      	sub	sp, #48	; 0x30
 8003286:	4b5d      	ldr	r3, [pc, #372]	; (80033fc <_ZN7CCamera7MspInitEv+0x17c>)
 8003288:	485d      	ldr	r0, [pc, #372]	; (8003400 <_ZN7CCamera7MspInitEv+0x180>)
 800328a:	2400      	movs	r4, #0
 800328c:	9400      	str	r4, [sp, #0]
 800328e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003290:	f042 0201 	orr.w	r2, r2, #1
 8003294:	635a      	str	r2, [r3, #52]	; 0x34
 8003296:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003298:	f002 0201 	and.w	r2, r2, #1
 800329c:	9200      	str	r2, [sp, #0]
 800329e:	9a00      	ldr	r2, [sp, #0]
 80032a0:	9401      	str	r4, [sp, #4]
 80032a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032a4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80032a8:	631a      	str	r2, [r3, #48]	; 0x30
 80032aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032ac:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80032b0:	9201      	str	r2, [sp, #4]
 80032b2:	9a01      	ldr	r2, [sp, #4]
 80032b4:	9402      	str	r4, [sp, #8]
 80032b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032b8:	f042 0201 	orr.w	r2, r2, #1
 80032bc:	631a      	str	r2, [r3, #48]	; 0x30
 80032be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032c0:	f002 0201 	and.w	r2, r2, #1
 80032c4:	9202      	str	r2, [sp, #8]
 80032c6:	9a02      	ldr	r2, [sp, #8]
 80032c8:	9403      	str	r4, [sp, #12]
 80032ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032cc:	f042 0208 	orr.w	r2, r2, #8
 80032d0:	631a      	str	r2, [r3, #48]	; 0x30
 80032d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032d4:	f002 0208 	and.w	r2, r2, #8
 80032d8:	9203      	str	r2, [sp, #12]
 80032da:	9a03      	ldr	r2, [sp, #12]
 80032dc:	9404      	str	r4, [sp, #16]
 80032de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032e0:	f042 0210 	orr.w	r2, r2, #16
 80032e4:	631a      	str	r2, [r3, #48]	; 0x30
 80032e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032e8:	f002 0210 	and.w	r2, r2, #16
 80032ec:	9204      	str	r2, [sp, #16]
 80032ee:	9a04      	ldr	r2, [sp, #16]
 80032f0:	9405      	str	r4, [sp, #20]
 80032f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032f8:	631a      	str	r2, [r3, #48]	; 0x30
 80032fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032fc:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8003300:	9205      	str	r2, [sp, #20]
 8003302:	9a05      	ldr	r2, [sp, #20]
 8003304:	9406      	str	r4, [sp, #24]
 8003306:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003308:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800330c:	631a      	str	r2, [r3, #48]	; 0x30
 800330e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003310:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003314:	9306      	str	r3, [sp, #24]
 8003316:	2503      	movs	r5, #3
 8003318:	f04f 0802 	mov.w	r8, #2
 800331c:	2701      	movs	r7, #1
 800331e:	260d      	movs	r6, #13
 8003320:	9b06      	ldr	r3, [sp, #24]
 8003322:	950a      	str	r5, [sp, #40]	; 0x28
 8003324:	2350      	movs	r3, #80	; 0x50
 8003326:	a907      	add	r1, sp, #28
 8003328:	9307      	str	r3, [sp, #28]
 800332a:	f8cd 8020 	str.w	r8, [sp, #32]
 800332e:	9709      	str	r7, [sp, #36]	; 0x24
 8003330:	960b      	str	r6, [sp, #44]	; 0x2c
 8003332:	f7ff f811 	bl	8002358 <HAL_GPIO_Init>
 8003336:	2308      	movs	r3, #8
 8003338:	a907      	add	r1, sp, #28
 800333a:	4832      	ldr	r0, [pc, #200]	; (8003404 <_ZN7CCamera7MspInitEv+0x184>)
 800333c:	9307      	str	r3, [sp, #28]
 800333e:	950a      	str	r5, [sp, #40]	; 0x28
 8003340:	f8cd 8020 	str.w	r8, [sp, #32]
 8003344:	9709      	str	r7, [sp, #36]	; 0x24
 8003346:	960b      	str	r6, [sp, #44]	; 0x2c
 8003348:	f7ff f806 	bl	8002358 <HAL_GPIO_Init>
 800334c:	2360      	movs	r3, #96	; 0x60
 800334e:	a907      	add	r1, sp, #28
 8003350:	482d      	ldr	r0, [pc, #180]	; (8003408 <_ZN7CCamera7MspInitEv+0x188>)
 8003352:	9307      	str	r3, [sp, #28]
 8003354:	950a      	str	r5, [sp, #40]	; 0x28
 8003356:	f8cd 8020 	str.w	r8, [sp, #32]
 800335a:	9709      	str	r7, [sp, #36]	; 0x24
 800335c:	960b      	str	r6, [sp, #44]	; 0x2c
 800335e:	f7fe fffb 	bl	8002358 <HAL_GPIO_Init>
 8003362:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003366:	a907      	add	r1, sp, #28
 8003368:	4828      	ldr	r0, [pc, #160]	; (800340c <_ZN7CCamera7MspInitEv+0x18c>)
 800336a:	9307      	str	r3, [sp, #28]
 800336c:	950a      	str	r5, [sp, #40]	; 0x28
 800336e:	f8cd 8020 	str.w	r8, [sp, #32]
 8003372:	9709      	str	r7, [sp, #36]	; 0x24
 8003374:	960b      	str	r6, [sp, #44]	; 0x2c
 8003376:	f7fe ffef 	bl	8002358 <HAL_GPIO_Init>
 800337a:	f44f 43bc 	mov.w	r3, #24064	; 0x5e00
 800337e:	a907      	add	r1, sp, #28
 8003380:	4823      	ldr	r0, [pc, #140]	; (8003410 <_ZN7CCamera7MspInitEv+0x190>)
 8003382:	9307      	str	r3, [sp, #28]
 8003384:	950a      	str	r5, [sp, #40]	; 0x28
 8003386:	f8cd 8020 	str.w	r8, [sp, #32]
 800338a:	9709      	str	r7, [sp, #36]	; 0x24
 800338c:	960b      	str	r6, [sp, #44]	; 0x2c
 800338e:	f7fe ffe3 	bl	8002358 <HAL_GPIO_Init>
 8003392:	4b20      	ldr	r3, [pc, #128]	; (8003414 <_ZN7CCamera7MspInitEv+0x194>)
 8003394:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003398:	605a      	str	r2, [r3, #4]
 800339a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800339e:	611a      	str	r2, [r3, #16]
 80033a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80033a4:	615a      	str	r2, [r3, #20]
 80033a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80033aa:	619a      	str	r2, [r3, #24]
 80033ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033b0:	61da      	str	r2, [r3, #28]
 80033b2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80033b6:	621a      	str	r2, [r3, #32]
 80033b8:	629d      	str	r5, [r3, #40]	; 0x28
 80033ba:	4a17      	ldr	r2, [pc, #92]	; (8003418 <_ZN7CCamera7MspInitEv+0x198>)
 80033bc:	4d17      	ldr	r5, [pc, #92]	; (800341c <_ZN7CCamera7MspInitEv+0x19c>)
 80033be:	601a      	str	r2, [r3, #0]
 80033c0:	2105      	movs	r1, #5
 80033c2:	4622      	mov	r2, r4
 80033c4:	204e      	movs	r0, #78	; 0x4e
 80033c6:	609c      	str	r4, [r3, #8]
 80033c8:	60dc      	str	r4, [r3, #12]
 80033ca:	625c      	str	r4, [r3, #36]	; 0x24
 80033cc:	62dc      	str	r4, [r3, #44]	; 0x2c
 80033ce:	631c      	str	r4, [r3, #48]	; 0x30
 80033d0:	64ab      	str	r3, [r5, #72]	; 0x48
 80033d2:	639d      	str	r5, [r3, #56]	; 0x38
 80033d4:	f7fd ff2a 	bl	800122c <HAL_NVIC_SetPriority>
 80033d8:	204e      	movs	r0, #78	; 0x4e
 80033da:	f7fd ff57 	bl	800128c <HAL_NVIC_EnableIRQ>
 80033de:	2105      	movs	r1, #5
 80033e0:	4622      	mov	r2, r4
 80033e2:	2039      	movs	r0, #57	; 0x39
 80033e4:	f7fd ff22 	bl	800122c <HAL_NVIC_SetPriority>
 80033e8:	2039      	movs	r0, #57	; 0x39
 80033ea:	f7fd ff4f 	bl	800128c <HAL_NVIC_EnableIRQ>
 80033ee:	6ca8      	ldr	r0, [r5, #72]	; 0x48
 80033f0:	f7fd f91e 	bl	8000630 <HAL_DMA_Init>
 80033f4:	b00c      	add	sp, #48	; 0x30
 80033f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80033fa:	bf00      	nop
 80033fc:	40023800 	andmi	r3, r2, r0, lsl #16
 8003400:	40020000 	andmi	r0, r2, r0
 8003404:	40020c00 	andmi	r0, r2, r0, lsl #24
 8003408:	40021000 	andmi	r1, r2, r0
 800340c:	40021800 	andmi	r1, r2, r0, lsl #16
 8003410:	40021c00 	andmi	r1, r2, r0, lsl #24
 8003414:	200006e0 	andcs	r0, r0, r0, ror #13
 8003418:	40026428 	andmi	r6, r2, r8, lsr #8
 800341c:	20000738 	andcs	r0, r0, r8, lsr r7

08003420 <_ZN7CCamera12stream_startEPm>:
 8003420:	b510      	push	{r4, lr}
 8003422:	6903      	ldr	r3, [r0, #16]
 8003424:	68c4      	ldr	r4, [r0, #12]
 8003426:	4804      	ldr	r0, [pc, #16]	; (8003438 <_ZN7CCamera12stream_startEPm+0x18>)
 8003428:	460a      	mov	r2, r1
 800342a:	4363      	muls	r3, r4
 800342c:	2100      	movs	r1, #0
 800342e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003432:	f7ff b887 	b.w	8002544 <HAL_DCMI_Start_DMA>
 8003436:	bf00      	nop
 8003438:	20000738 	andcs	r0, r0, r8, lsr r7

0800343c <_ZN7CCamera9get_res_xEv>:
 800343c:	68c0      	ldr	r0, [r0, #12]
 800343e:	4770      	bx	lr

08003440 <_ZN7CCamera9get_res_yEv>:
 8003440:	6900      	ldr	r0, [r0, #16]
 8003442:	4770      	bx	lr

08003444 <_ZN5TGpioILh7ELh13ELh0EEC1Ev>:
 8003444:	b08c      	sub	sp, #48	; 0x30
 8003446:	4b45      	ldr	r3, [pc, #276]	; (800355c <_ZN5TGpioILh7ELh13ELh0EEC1Ev+0x118>)
 8003448:	2200      	movs	r2, #0
 800344a:	9201      	str	r2, [sp, #4]
 800344c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800344e:	f041 0101 	orr.w	r1, r1, #1
 8003452:	6319      	str	r1, [r3, #48]	; 0x30
 8003454:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003456:	f001 0101 	and.w	r1, r1, #1
 800345a:	9101      	str	r1, [sp, #4]
 800345c:	9901      	ldr	r1, [sp, #4]
 800345e:	9202      	str	r2, [sp, #8]
 8003460:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003462:	f041 0102 	orr.w	r1, r1, #2
 8003466:	6319      	str	r1, [r3, #48]	; 0x30
 8003468:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800346a:	f001 0102 	and.w	r1, r1, #2
 800346e:	9102      	str	r1, [sp, #8]
 8003470:	9902      	ldr	r1, [sp, #8]
 8003472:	9203      	str	r2, [sp, #12]
 8003474:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003476:	f041 0104 	orr.w	r1, r1, #4
 800347a:	6319      	str	r1, [r3, #48]	; 0x30
 800347c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800347e:	f001 0104 	and.w	r1, r1, #4
 8003482:	9103      	str	r1, [sp, #12]
 8003484:	9903      	ldr	r1, [sp, #12]
 8003486:	9204      	str	r2, [sp, #16]
 8003488:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800348a:	f041 0108 	orr.w	r1, r1, #8
 800348e:	6319      	str	r1, [r3, #48]	; 0x30
 8003490:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003492:	f001 0108 	and.w	r1, r1, #8
 8003496:	9104      	str	r1, [sp, #16]
 8003498:	9904      	ldr	r1, [sp, #16]
 800349a:	9205      	str	r2, [sp, #20]
 800349c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800349e:	f041 0110 	orr.w	r1, r1, #16
 80034a2:	6319      	str	r1, [r3, #48]	; 0x30
 80034a4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034a6:	f001 0110 	and.w	r1, r1, #16
 80034aa:	9105      	str	r1, [sp, #20]
 80034ac:	9905      	ldr	r1, [sp, #20]
 80034ae:	9206      	str	r2, [sp, #24]
 80034b0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034b2:	f041 0120 	orr.w	r1, r1, #32
 80034b6:	6319      	str	r1, [r3, #48]	; 0x30
 80034b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034ba:	f001 0120 	and.w	r1, r1, #32
 80034be:	9106      	str	r1, [sp, #24]
 80034c0:	9906      	ldr	r1, [sp, #24]
 80034c2:	9207      	str	r2, [sp, #28]
 80034c4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034c6:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80034ca:	6319      	str	r1, [r3, #48]	; 0x30
 80034cc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034ce:	f001 0140 	and.w	r1, r1, #64	; 0x40
 80034d2:	9107      	str	r1, [sp, #28]
 80034d4:	9907      	ldr	r1, [sp, #28]
 80034d6:	9208      	str	r2, [sp, #32]
 80034d8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034da:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 80034de:	6319      	str	r1, [r3, #48]	; 0x30
 80034e0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034e2:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80034e6:	9108      	str	r1, [sp, #32]
 80034e8:	9908      	ldr	r1, [sp, #32]
 80034ea:	9209      	str	r2, [sp, #36]	; 0x24
 80034ec:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034ee:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80034f2:	6319      	str	r1, [r3, #48]	; 0x30
 80034f4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034f6:	f401 7180 	and.w	r1, r1, #256	; 0x100
 80034fa:	9109      	str	r1, [sp, #36]	; 0x24
 80034fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80034fe:	920a      	str	r2, [sp, #40]	; 0x28
 8003500:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003502:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8003506:	6319      	str	r1, [r3, #48]	; 0x30
 8003508:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800350a:	f401 7100 	and.w	r1, r1, #512	; 0x200
 800350e:	910a      	str	r1, [sp, #40]	; 0x28
 8003510:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003512:	920b      	str	r2, [sp, #44]	; 0x2c
 8003514:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003516:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800351a:	631a      	str	r2, [r3, #48]	; 0x30
 800351c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003522:	930b      	str	r3, [sp, #44]	; 0x2c
 8003524:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003526:	4b0e      	ldr	r3, [pc, #56]	; (8003560 <_ZN5TGpioILh7ELh13ELh0EEC1Ev+0x11c>)
 8003528:	6003      	str	r3, [r0, #0]
 800352a:	689a      	ldr	r2, [r3, #8]
 800352c:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8003530:	609a      	str	r2, [r3, #8]
 8003532:	689a      	ldr	r2, [r3, #8]
 8003534:	f042 6240 	orr.w	r2, r2, #201326592	; 0xc000000
 8003538:	609a      	str	r2, [r3, #8]
 800353a:	685a      	ldr	r2, [r3, #4]
 800353c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003540:	605a      	str	r2, [r3, #4]
 8003542:	685a      	ldr	r2, [r3, #4]
 8003544:	605a      	str	r2, [r3, #4]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800354c:	601a      	str	r2, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003554:	601a      	str	r2, [r3, #0]
 8003556:	b00c      	add	sp, #48	; 0x30
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	40023800 	andmi	r3, r2, r0, lsl #16
 8003560:	40021c00 	andmi	r1, r2, r0, lsl #24

08003564 <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh>:
 8003564:	b9b1      	cbnz	r1, 8003594 <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh+0x30>
 8003566:	6803      	ldr	r3, [r0, #0]
 8003568:	689a      	ldr	r2, [r3, #8]
 800356a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800356e:	609a      	str	r2, [r3, #8]
 8003570:	689a      	ldr	r2, [r3, #8]
 8003572:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
 8003576:	609a      	str	r2, [r3, #8]
 8003578:	685a      	ldr	r2, [r3, #4]
 800357a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800357e:	605a      	str	r2, [r3, #4]
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	605a      	str	r2, [r3, #4]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800358a:	601a      	str	r2, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003592:	e043      	b.n	800361c <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh+0xb8>
 8003594:	2901      	cmp	r1, #1
 8003596:	d10e      	bne.n	80035b6 <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh+0x52>
 8003598:	6803      	ldr	r3, [r0, #0]
 800359a:	689a      	ldr	r2, [r3, #8]
 800359c:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80035a0:	609a      	str	r2, [r3, #8]
 80035a2:	689a      	ldr	r2, [r3, #8]
 80035a4:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
 80035a8:	609a      	str	r2, [r3, #8]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80035b0:	601a      	str	r2, [r3, #0]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	e032      	b.n	800361c <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh+0xb8>
 80035b6:	2902      	cmp	r1, #2
 80035b8:	d113      	bne.n	80035e2 <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh+0x7e>
 80035ba:	6803      	ldr	r3, [r0, #0]
 80035bc:	689a      	ldr	r2, [r3, #8]
 80035be:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80035c2:	609a      	str	r2, [r3, #8]
 80035c4:	689a      	ldr	r2, [r3, #8]
 80035c6:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
 80035ca:	609a      	str	r2, [r3, #8]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80035d2:	601a      	str	r2, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	601a      	str	r2, [r3, #0]
 80035d8:	68da      	ldr	r2, [r3, #12]
 80035da:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80035de:	60da      	str	r2, [r3, #12]
 80035e0:	4770      	bx	lr
 80035e2:	2903      	cmp	r1, #3
 80035e4:	d110      	bne.n	8003608 <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh+0xa4>
 80035e6:	6803      	ldr	r3, [r0, #0]
 80035e8:	689a      	ldr	r2, [r3, #8]
 80035ea:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80035ee:	609a      	str	r2, [r3, #8]
 80035f0:	689a      	ldr	r2, [r3, #8]
 80035f2:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
 80035f6:	609a      	str	r2, [r3, #8]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80035fe:	601a      	str	r2, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003606:	e009      	b.n	800361c <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh+0xb8>
 8003608:	2904      	cmp	r1, #4
 800360a:	d108      	bne.n	800361e <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh+0xba>
 800360c:	6803      	ldr	r3, [r0, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8003614:	601a      	str	r2, [r3, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
 800361c:	601a      	str	r2, [r3, #0]
 800361e:	4770      	bx	lr

08003620 <_ZN5TGpioILh1ELh9ELh1EEC1Ev>:
 8003620:	b510      	push	{r4, lr}
 8003622:	b08c      	sub	sp, #48	; 0x30
 8003624:	4b3c      	ldr	r3, [pc, #240]	; (8003718 <_ZN5TGpioILh1ELh9ELh1EEC1Ev+0xf8>)
 8003626:	2200      	movs	r2, #0
 8003628:	9201      	str	r2, [sp, #4]
 800362a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800362c:	f041 0101 	orr.w	r1, r1, #1
 8003630:	6319      	str	r1, [r3, #48]	; 0x30
 8003632:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003634:	f001 0101 	and.w	r1, r1, #1
 8003638:	9101      	str	r1, [sp, #4]
 800363a:	9901      	ldr	r1, [sp, #4]
 800363c:	9202      	str	r2, [sp, #8]
 800363e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003640:	f041 0102 	orr.w	r1, r1, #2
 8003644:	6319      	str	r1, [r3, #48]	; 0x30
 8003646:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003648:	f001 0102 	and.w	r1, r1, #2
 800364c:	9102      	str	r1, [sp, #8]
 800364e:	9902      	ldr	r1, [sp, #8]
 8003650:	9203      	str	r2, [sp, #12]
 8003652:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003654:	f041 0104 	orr.w	r1, r1, #4
 8003658:	6319      	str	r1, [r3, #48]	; 0x30
 800365a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800365c:	f001 0104 	and.w	r1, r1, #4
 8003660:	9103      	str	r1, [sp, #12]
 8003662:	9903      	ldr	r1, [sp, #12]
 8003664:	9204      	str	r2, [sp, #16]
 8003666:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003668:	f041 0108 	orr.w	r1, r1, #8
 800366c:	6319      	str	r1, [r3, #48]	; 0x30
 800366e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003670:	f001 0108 	and.w	r1, r1, #8
 8003674:	9104      	str	r1, [sp, #16]
 8003676:	9904      	ldr	r1, [sp, #16]
 8003678:	9205      	str	r2, [sp, #20]
 800367a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800367c:	f041 0110 	orr.w	r1, r1, #16
 8003680:	6319      	str	r1, [r3, #48]	; 0x30
 8003682:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003684:	f001 0110 	and.w	r1, r1, #16
 8003688:	9105      	str	r1, [sp, #20]
 800368a:	9905      	ldr	r1, [sp, #20]
 800368c:	9206      	str	r2, [sp, #24]
 800368e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003690:	f041 0120 	orr.w	r1, r1, #32
 8003694:	6319      	str	r1, [r3, #48]	; 0x30
 8003696:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003698:	f001 0120 	and.w	r1, r1, #32
 800369c:	9106      	str	r1, [sp, #24]
 800369e:	9906      	ldr	r1, [sp, #24]
 80036a0:	9207      	str	r2, [sp, #28]
 80036a2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80036a4:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80036a8:	6319      	str	r1, [r3, #48]	; 0x30
 80036aa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80036ac:	f001 0140 	and.w	r1, r1, #64	; 0x40
 80036b0:	9107      	str	r1, [sp, #28]
 80036b2:	9907      	ldr	r1, [sp, #28]
 80036b4:	9208      	str	r2, [sp, #32]
 80036b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80036b8:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 80036bc:	6319      	str	r1, [r3, #48]	; 0x30
 80036be:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80036c0:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80036c4:	9108      	str	r1, [sp, #32]
 80036c6:	9908      	ldr	r1, [sp, #32]
 80036c8:	9209      	str	r2, [sp, #36]	; 0x24
 80036ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80036cc:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80036d0:	6319      	str	r1, [r3, #48]	; 0x30
 80036d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80036d4:	f401 7180 	and.w	r1, r1, #256	; 0x100
 80036d8:	9109      	str	r1, [sp, #36]	; 0x24
 80036da:	9909      	ldr	r1, [sp, #36]	; 0x24
 80036dc:	920a      	str	r2, [sp, #40]	; 0x28
 80036de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80036e0:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80036e4:	6319      	str	r1, [r3, #48]	; 0x30
 80036e6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80036e8:	f401 7100 	and.w	r1, r1, #512	; 0x200
 80036ec:	910a      	str	r1, [sp, #40]	; 0x28
 80036ee:	990a      	ldr	r1, [sp, #40]	; 0x28
 80036f0:	920b      	str	r2, [sp, #44]	; 0x2c
 80036f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036f4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80036f8:	631a      	str	r2, [r3, #48]	; 0x30
 80036fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003700:	930b      	str	r3, [sp, #44]	; 0x2c
 8003702:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003704:	4b05      	ldr	r3, [pc, #20]	; (800371c <_ZN5TGpioILh1ELh9ELh1EEC1Ev+0xfc>)
 8003706:	6003      	str	r3, [r0, #0]
 8003708:	2101      	movs	r1, #1
 800370a:	4604      	mov	r4, r0
 800370c:	f7ff ff2a 	bl	8003564 <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh>
 8003710:	4620      	mov	r0, r4
 8003712:	b00c      	add	sp, #48	; 0x30
 8003714:	bd10      	pop	{r4, pc}
 8003716:	bf00      	nop
 8003718:	40023800 	andmi	r3, r2, r0, lsl #16
 800371c:	40020400 	andmi	r0, r2, r0, lsl #8

08003720 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh>:
 8003720:	b9b1      	cbnz	r1, 8003750 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh+0x30>
 8003722:	6803      	ldr	r3, [r0, #0]
 8003724:	689a      	ldr	r2, [r3, #8]
 8003726:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800372a:	609a      	str	r2, [r3, #8]
 800372c:	689a      	ldr	r2, [r3, #8]
 800372e:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8003732:	609a      	str	r2, [r3, #8]
 8003734:	685a      	ldr	r2, [r3, #4]
 8003736:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800373a:	605a      	str	r2, [r3, #4]
 800373c:	685a      	ldr	r2, [r3, #4]
 800373e:	605a      	str	r2, [r3, #4]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8003746:	601a      	str	r2, [r3, #0]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800374e:	e043      	b.n	80037d8 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh+0xb8>
 8003750:	2901      	cmp	r1, #1
 8003752:	d10e      	bne.n	8003772 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh+0x52>
 8003754:	6803      	ldr	r3, [r0, #0]
 8003756:	689a      	ldr	r2, [r3, #8]
 8003758:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800375c:	609a      	str	r2, [r3, #8]
 800375e:	689a      	ldr	r2, [r3, #8]
 8003760:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8003764:	609a      	str	r2, [r3, #8]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800376c:	601a      	str	r2, [r3, #0]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	e032      	b.n	80037d8 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh+0xb8>
 8003772:	2902      	cmp	r1, #2
 8003774:	d113      	bne.n	800379e <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh+0x7e>
 8003776:	6803      	ldr	r3, [r0, #0]
 8003778:	689a      	ldr	r2, [r3, #8]
 800377a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800377e:	609a      	str	r2, [r3, #8]
 8003780:	689a      	ldr	r2, [r3, #8]
 8003782:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8003786:	609a      	str	r2, [r3, #8]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800378e:	601a      	str	r2, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	601a      	str	r2, [r3, #0]
 8003794:	68da      	ldr	r2, [r3, #12]
 8003796:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800379a:	60da      	str	r2, [r3, #12]
 800379c:	4770      	bx	lr
 800379e:	2903      	cmp	r1, #3
 80037a0:	d110      	bne.n	80037c4 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh+0xa4>
 80037a2:	6803      	ldr	r3, [r0, #0]
 80037a4:	689a      	ldr	r2, [r3, #8]
 80037a6:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80037aa:	609a      	str	r2, [r3, #8]
 80037ac:	689a      	ldr	r2, [r3, #8]
 80037ae:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 80037b2:	609a      	str	r2, [r3, #8]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80037c2:	e009      	b.n	80037d8 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh+0xb8>
 80037c4:	2904      	cmp	r1, #4
 80037c6:	d108      	bne.n	80037da <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh+0xba>
 80037c8:	6803      	ldr	r3, [r0, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80037d0:	601a      	str	r2, [r3, #0]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 80037d8:	601a      	str	r2, [r3, #0]
 80037da:	4770      	bx	lr

080037dc <_ZN5TGpioILh1ELh8ELh1EEC1Ev>:
 80037dc:	b510      	push	{r4, lr}
 80037de:	b08c      	sub	sp, #48	; 0x30
 80037e0:	4b3c      	ldr	r3, [pc, #240]	; (80038d4 <_ZN5TGpioILh1ELh8ELh1EEC1Ev+0xf8>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	9201      	str	r2, [sp, #4]
 80037e6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80037e8:	f041 0101 	orr.w	r1, r1, #1
 80037ec:	6319      	str	r1, [r3, #48]	; 0x30
 80037ee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80037f0:	f001 0101 	and.w	r1, r1, #1
 80037f4:	9101      	str	r1, [sp, #4]
 80037f6:	9901      	ldr	r1, [sp, #4]
 80037f8:	9202      	str	r2, [sp, #8]
 80037fa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80037fc:	f041 0102 	orr.w	r1, r1, #2
 8003800:	6319      	str	r1, [r3, #48]	; 0x30
 8003802:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003804:	f001 0102 	and.w	r1, r1, #2
 8003808:	9102      	str	r1, [sp, #8]
 800380a:	9902      	ldr	r1, [sp, #8]
 800380c:	9203      	str	r2, [sp, #12]
 800380e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003810:	f041 0104 	orr.w	r1, r1, #4
 8003814:	6319      	str	r1, [r3, #48]	; 0x30
 8003816:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003818:	f001 0104 	and.w	r1, r1, #4
 800381c:	9103      	str	r1, [sp, #12]
 800381e:	9903      	ldr	r1, [sp, #12]
 8003820:	9204      	str	r2, [sp, #16]
 8003822:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003824:	f041 0108 	orr.w	r1, r1, #8
 8003828:	6319      	str	r1, [r3, #48]	; 0x30
 800382a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800382c:	f001 0108 	and.w	r1, r1, #8
 8003830:	9104      	str	r1, [sp, #16]
 8003832:	9904      	ldr	r1, [sp, #16]
 8003834:	9205      	str	r2, [sp, #20]
 8003836:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003838:	f041 0110 	orr.w	r1, r1, #16
 800383c:	6319      	str	r1, [r3, #48]	; 0x30
 800383e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003840:	f001 0110 	and.w	r1, r1, #16
 8003844:	9105      	str	r1, [sp, #20]
 8003846:	9905      	ldr	r1, [sp, #20]
 8003848:	9206      	str	r2, [sp, #24]
 800384a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800384c:	f041 0120 	orr.w	r1, r1, #32
 8003850:	6319      	str	r1, [r3, #48]	; 0x30
 8003852:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003854:	f001 0120 	and.w	r1, r1, #32
 8003858:	9106      	str	r1, [sp, #24]
 800385a:	9906      	ldr	r1, [sp, #24]
 800385c:	9207      	str	r2, [sp, #28]
 800385e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003860:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8003864:	6319      	str	r1, [r3, #48]	; 0x30
 8003866:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003868:	f001 0140 	and.w	r1, r1, #64	; 0x40
 800386c:	9107      	str	r1, [sp, #28]
 800386e:	9907      	ldr	r1, [sp, #28]
 8003870:	9208      	str	r2, [sp, #32]
 8003872:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003874:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8003878:	6319      	str	r1, [r3, #48]	; 0x30
 800387a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800387c:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8003880:	9108      	str	r1, [sp, #32]
 8003882:	9908      	ldr	r1, [sp, #32]
 8003884:	9209      	str	r2, [sp, #36]	; 0x24
 8003886:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003888:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800388c:	6319      	str	r1, [r3, #48]	; 0x30
 800388e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003890:	f401 7180 	and.w	r1, r1, #256	; 0x100
 8003894:	9109      	str	r1, [sp, #36]	; 0x24
 8003896:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003898:	920a      	str	r2, [sp, #40]	; 0x28
 800389a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800389c:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80038a0:	6319      	str	r1, [r3, #48]	; 0x30
 80038a2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038a4:	f401 7100 	and.w	r1, r1, #512	; 0x200
 80038a8:	910a      	str	r1, [sp, #40]	; 0x28
 80038aa:	990a      	ldr	r1, [sp, #40]	; 0x28
 80038ac:	920b      	str	r2, [sp, #44]	; 0x2c
 80038ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80038b4:	631a      	str	r2, [r3, #48]	; 0x30
 80038b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038bc:	930b      	str	r3, [sp, #44]	; 0x2c
 80038be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80038c0:	4b05      	ldr	r3, [pc, #20]	; (80038d8 <_ZN5TGpioILh1ELh8ELh1EEC1Ev+0xfc>)
 80038c2:	6003      	str	r3, [r0, #0]
 80038c4:	2101      	movs	r1, #1
 80038c6:	4604      	mov	r4, r0
 80038c8:	f7ff ff2a 	bl	8003720 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh>
 80038cc:	4620      	mov	r0, r4
 80038ce:	b00c      	add	sp, #48	; 0x30
 80038d0:	bd10      	pop	{r4, pc}
 80038d2:	bf00      	nop
 80038d4:	40023800 	andmi	r3, r2, r0, lsl #16
 80038d8:	40020400 	andmi	r0, r2, r0, lsl #8

080038dc <_ZN7CCameraC1Ev>:
 80038dc:	b538      	push	{r3, r4, r5, lr}
 80038de:	4604      	mov	r4, r0
 80038e0:	1d25      	adds	r5, r4, #4
 80038e2:	f7ff fdaf 	bl	8003444 <_ZN5TGpioILh7ELh13ELh0EEC1Ev>
 80038e6:	4628      	mov	r0, r5
 80038e8:	f7ff fe9a 	bl	8003620 <_ZN5TGpioILh1ELh9ELh1EEC1Ev>
 80038ec:	f104 0008 	add.w	r0, r4, #8
 80038f0:	f7ff ff74 	bl	80037dc <_ZN5TGpioILh1ELh8ELh1EEC1Ev>
 80038f4:	6862      	ldr	r2, [r4, #4]
 80038f6:	6953      	ldr	r3, [r2, #20]
 80038f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80038fc:	6153      	str	r3, [r2, #20]
 80038fe:	68a2      	ldr	r2, [r4, #8]
 8003900:	6953      	ldr	r3, [r2, #20]
 8003902:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003906:	6153      	str	r3, [r2, #20]
 8003908:	4620      	mov	r0, r4
 800390a:	bd38      	pop	{r3, r4, r5, pc}

0800390c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5startEv>:
 800390c:	b538      	push	{r3, r4, r5, lr}
 800390e:	1d05      	adds	r5, r0, #4
 8003910:	4604      	mov	r4, r0
 8003912:	2101      	movs	r1, #1
 8003914:	4628      	mov	r0, r5
 8003916:	f7ff ff03 	bl	8003720 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh>
 800391a:	4620      	mov	r0, r4
 800391c:	2101      	movs	r1, #1
 800391e:	f7ff fe21 	bl	8003564 <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh>
 8003922:	4628      	mov	r0, r5
 8003924:	2101      	movs	r1, #1
 8003926:	f7ff fefb 	bl	8003720 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh>
 800392a:	4620      	mov	r0, r4
 800392c:	2100      	movs	r1, #0
 800392e:	f7ff fe19 	bl	8003564 <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh>
 8003932:	4628      	mov	r0, r5
 8003934:	2100      	movs	r1, #0
 8003936:	f7ff fef3 	bl	8003720 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh>
 800393a:	4620      	mov	r0, r4
 800393c:	2101      	movs	r1, #1
 800393e:	f7ff fe11 	bl	8003564 <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh>
 8003942:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003946:	f7ff bc79 	b.w	800323c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5delayEv.isra.6>

0800394a <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE4stopEv>:
 800394a:	b538      	push	{r3, r4, r5, lr}
 800394c:	1d05      	adds	r5, r0, #4
 800394e:	4604      	mov	r4, r0
 8003950:	2100      	movs	r1, #0
 8003952:	4628      	mov	r0, r5
 8003954:	f7ff fee4 	bl	8003720 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh>
 8003958:	4620      	mov	r0, r4
 800395a:	2100      	movs	r1, #0
 800395c:	f7ff fe02 	bl	8003564 <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh>
 8003960:	4628      	mov	r0, r5
 8003962:	2101      	movs	r1, #1
 8003964:	f7ff fedc 	bl	8003720 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh>
 8003968:	4620      	mov	r0, r4
 800396a:	2100      	movs	r1, #0
 800396c:	f7ff fdfa 	bl	8003564 <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh>
 8003970:	4628      	mov	r0, r5
 8003972:	2101      	movs	r1, #1
 8003974:	f7ff fed4 	bl	8003720 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh>
 8003978:	4620      	mov	r0, r4
 800397a:	2101      	movs	r1, #1
 800397c:	f7ff fdf2 	bl	8003564 <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh>
 8003980:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003984:	f7ff bc5a 	b.w	800323c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5delayEv.isra.6>

08003988 <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5writeEh>:
 8003988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800398a:	4606      	mov	r6, r0
 800398c:	460f      	mov	r7, r1
 800398e:	2408      	movs	r4, #8
 8003990:	1d35      	adds	r5, r6, #4
 8003992:	2100      	movs	r1, #0
 8003994:	4628      	mov	r0, r5
 8003996:	f7ff fec3 	bl	8003720 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh>
 800399a:	f7ff fc4f 	bl	800323c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5delayEv.isra.6>
 800399e:	063b      	lsls	r3, r7, #24
 80039a0:	bf4c      	ite	mi
 80039a2:	2101      	movmi	r1, #1
 80039a4:	2100      	movpl	r1, #0
 80039a6:	4630      	mov	r0, r6
 80039a8:	f7ff fddc 	bl	8003564 <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh>
 80039ac:	3c01      	subs	r4, #1
 80039ae:	f7ff fc45 	bl	800323c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5delayEv.isra.6>
 80039b2:	4628      	mov	r0, r5
 80039b4:	2101      	movs	r1, #1
 80039b6:	f7ff feb3 	bl	8003720 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh>
 80039ba:	007f      	lsls	r7, r7, #1
 80039bc:	f7ff fc3e 	bl	800323c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5delayEv.isra.6>
 80039c0:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 80039c4:	b2ff      	uxtb	r7, r7
 80039c6:	d1e3      	bne.n	8003990 <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5writeEh+0x8>
 80039c8:	4628      	mov	r0, r5
 80039ca:	4621      	mov	r1, r4
 80039cc:	f7ff fea8 	bl	8003720 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh>
 80039d0:	f7ff fc34 	bl	800323c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5delayEv.isra.6>
 80039d4:	4630      	mov	r0, r6
 80039d6:	2101      	movs	r1, #1
 80039d8:	f7ff fdc4 	bl	8003564 <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh>
 80039dc:	f7ff fc2e 	bl	800323c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5delayEv.isra.6>
 80039e0:	4628      	mov	r0, r5
 80039e2:	2101      	movs	r1, #1
 80039e4:	f7ff fe9c 	bl	8003720 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh>
 80039e8:	f7ff fc28 	bl	800323c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5delayEv.isra.6>
 80039ec:	6833      	ldr	r3, [r6, #0]
 80039ee:	691e      	ldr	r6, [r3, #16]
 80039f0:	4628      	mov	r0, r5
 80039f2:	4621      	mov	r1, r4
 80039f4:	f7ff fe94 	bl	8003720 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh>
 80039f8:	f7ff fc20 	bl	800323c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5delayEv.isra.6>
 80039fc:	f486 7000 	eor.w	r0, r6, #512	; 0x200
 8003a00:	f3c0 2040 	ubfx	r0, r0, #9, #1
 8003a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003a06 <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE9write_regEhhh>:
 8003a06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a08:	4604      	mov	r4, r0
 8003a0a:	460f      	mov	r7, r1
 8003a0c:	4616      	mov	r6, r2
 8003a0e:	461d      	mov	r5, r3
 8003a10:	f7ff ff7c 	bl	800390c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5startEv>
 8003a14:	4639      	mov	r1, r7
 8003a16:	4620      	mov	r0, r4
 8003a18:	f7ff ffb6 	bl	8003988 <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5writeEh>
 8003a1c:	4631      	mov	r1, r6
 8003a1e:	4620      	mov	r0, r4
 8003a20:	f7ff ffb2 	bl	8003988 <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5writeEh>
 8003a24:	4620      	mov	r0, r4
 8003a26:	4629      	mov	r1, r5
 8003a28:	f7ff ffae 	bl	8003988 <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5writeEh>
 8003a2c:	4620      	mov	r0, r4
 8003a2e:	f7ff ff8c 	bl	800394a <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE4stopEv>
 8003a32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003a34 <_ZN7CCamera24send_init_sequence_qqvgaEv>:
 8003a34:	b570      	push	{r4, r5, r6, lr}
 8003a36:	1d05      	adds	r5, r0, #4
 8003a38:	4604      	mov	r4, r0
 8003a3a:	2160      	movs	r1, #96	; 0x60
 8003a3c:	4628      	mov	r0, r5
 8003a3e:	2212      	movs	r2, #18
 8003a40:	2380      	movs	r3, #128	; 0x80
 8003a42:	f7ff ffe0 	bl	8003a06 <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE9write_regEhhh>
 8003a46:	4620      	mov	r0, r4
 8003a48:	f644 6120 	movw	r1, #20000	; 0x4e20
 8003a4c:	f7ff fc11 	bl	8003272 <_ZN7CCamera11delay_loopsEj>
 8003a50:	2400      	movs	r4, #0
 8003a52:	4b06      	ldr	r3, [pc, #24]	; (8003a6c <_ZN7CCamera24send_init_sequence_qqvgaEv+0x38>)
 8003a54:	191e      	adds	r6, r3, r4
 8003a56:	5d1a      	ldrb	r2, [r3, r4]
 8003a58:	7873      	ldrb	r3, [r6, #1]
 8003a5a:	4628      	mov	r0, r5
 8003a5c:	2160      	movs	r1, #96	; 0x60
 8003a5e:	3402      	adds	r4, #2
 8003a60:	f7ff ffd1 	bl	8003a06 <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE9write_regEhhh>
 8003a64:	f5b4 7f96 	cmp.w	r4, #300	; 0x12c
 8003a68:	d1f3      	bne.n	8003a52 <_ZN7CCamera24send_init_sequence_qqvgaEv+0x1e>
 8003a6a:	bd70      	pop	{r4, r5, r6, pc}
 8003a6c:	08005161 	stmdaeq	r0, {r0, r5, r6, r8, ip, lr}

08003a70 <_ZN7CCamera4initEv>:
 8003a70:	4b4e      	ldr	r3, [pc, #312]	; (8003bac <_ZN7CCamera4initEv+0x13c>)
 8003a72:	6802      	ldr	r2, [r0, #0]
 8003a74:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003a78:	2500      	movs	r5, #0
 8003a7a:	601d      	str	r5, [r3, #0]
 8003a7c:	6953      	ldr	r3, [r2, #20]
 8003a7e:	60c5      	str	r5, [r0, #12]
 8003a80:	4606      	mov	r6, r0
 8003a82:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003a86:	6105      	str	r5, [r0, #16]
 8003a88:	4949      	ldr	r1, [pc, #292]	; (8003bb0 <_ZN7CCamera4initEv+0x140>)
 8003a8a:	6153      	str	r3, [r2, #20]
 8003a8c:	f7ff fbf1 	bl	8003272 <_ZN7CCamera11delay_loopsEj>
 8003a90:	6832      	ldr	r2, [r6, #0]
 8003a92:	4947      	ldr	r1, [pc, #284]	; (8003bb0 <_ZN7CCamera4initEv+0x140>)
 8003a94:	6953      	ldr	r3, [r2, #20]
 8003a96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a9a:	6153      	str	r3, [r2, #20]
 8003a9c:	1d37      	adds	r7, r6, #4
 8003a9e:	4630      	mov	r0, r6
 8003aa0:	f7ff fbe7 	bl	8003272 <_ZN7CCamera11delay_loopsEj>
 8003aa4:	4638      	mov	r0, r7
 8003aa6:	f7ff ff31 	bl	800390c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5startEv>
 8003aaa:	2160      	movs	r1, #96	; 0x60
 8003aac:	4638      	mov	r0, r7
 8003aae:	f7ff ff6b 	bl	8003988 <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5writeEh>
 8003ab2:	210a      	movs	r1, #10
 8003ab4:	4638      	mov	r0, r7
 8003ab6:	f7ff ff67 	bl	8003988 <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5writeEh>
 8003aba:	4638      	mov	r0, r7
 8003abc:	f7ff ff26 	bl	800390c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5startEv>
 8003ac0:	2161      	movs	r1, #97	; 0x61
 8003ac2:	4638      	mov	r0, r7
 8003ac4:	f7ff ff60 	bl	8003988 <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5writeEh>
 8003ac8:	f107 0804 	add.w	r8, r7, #4
 8003acc:	4638      	mov	r0, r7
 8003ace:	2101      	movs	r1, #1
 8003ad0:	f7ff fd48 	bl	8003564 <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh>
 8003ad4:	4640      	mov	r0, r8
 8003ad6:	4629      	mov	r1, r5
 8003ad8:	f7ff fe22 	bl	8003720 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh>
 8003adc:	f7ff fbae 	bl	800323c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5delayEv.isra.6>
 8003ae0:	2408      	movs	r4, #8
 8003ae2:	4640      	mov	r0, r8
 8003ae4:	2101      	movs	r1, #1
 8003ae6:	f7ff fe1b 	bl	8003720 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh>
 8003aea:	f7ff fba7 	bl	800323c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5delayEv.isra.6>
 8003aee:	6873      	ldr	r3, [r6, #4]
 8003af0:	691b      	ldr	r3, [r3, #16]
 8003af2:	006d      	lsls	r5, r5, #1
 8003af4:	059b      	lsls	r3, r3, #22
 8003af6:	4640      	mov	r0, r8
 8003af8:	f04f 0100 	mov.w	r1, #0
 8003afc:	b2ed      	uxtb	r5, r5
 8003afe:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8003b02:	bf48      	it	mi
 8003b04:	f045 0501 	orrmi.w	r5, r5, #1
 8003b08:	f7ff fe0a 	bl	8003720 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh>
 8003b0c:	f7ff fb96 	bl	800323c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5delayEv.isra.6>
 8003b10:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8003b14:	d1e5      	bne.n	8003ae2 <_ZN7CCamera4initEv+0x72>
 8003b16:	4638      	mov	r0, r7
 8003b18:	2101      	movs	r1, #1
 8003b1a:	f7ff fd23 	bl	8003564 <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh>
 8003b1e:	f7ff fb8d 	bl	800323c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5delayEv.isra.6>
 8003b22:	4640      	mov	r0, r8
 8003b24:	2101      	movs	r1, #1
 8003b26:	f7ff fdfb 	bl	8003720 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh>
 8003b2a:	f7ff fb87 	bl	800323c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5delayEv.isra.6>
 8003b2e:	4640      	mov	r0, r8
 8003b30:	4621      	mov	r1, r4
 8003b32:	f7ff fdf5 	bl	8003720 <_ZN5TGpioILh1ELh8ELh1EE8set_modeEh>
 8003b36:	f7ff fb81 	bl	800323c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5delayEv.isra.6>
 8003b3a:	4638      	mov	r0, r7
 8003b3c:	2101      	movs	r1, #1
 8003b3e:	f7ff fd11 	bl	8003564 <_ZN5TGpioILh1ELh9ELh1EE8set_modeEh>
 8003b42:	f7ff fb7b 	bl	800323c <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE5delayEv.isra.6>
 8003b46:	4638      	mov	r0, r7
 8003b48:	f7ff feff 	bl	800394a <_ZN4TI2CILh1ELh9ELh8ELj100ELh1EE4stopEv>
 8003b4c:	2d96      	cmp	r5, #150	; 0x96
 8003b4e:	d127      	bne.n	8003ba0 <_ZN7CCamera4initEv+0x130>
 8003b50:	4d18      	ldr	r5, [pc, #96]	; (8003bb4 <_ZN7CCamera4initEv+0x144>)
 8003b52:	9401      	str	r4, [sp, #4]
 8003b54:	2380      	movs	r3, #128	; 0x80
 8003b56:	60eb      	str	r3, [r5, #12]
 8003b58:	2320      	movs	r3, #32
 8003b5a:	60ab      	str	r3, [r5, #8]
 8003b5c:	4b16      	ldr	r3, [pc, #88]	; (8003bb8 <_ZN7CCamera4initEv+0x148>)
 8003b5e:	602b      	str	r3, [r5, #0]
 8003b60:	4b16      	ldr	r3, [pc, #88]	; (8003bbc <_ZN7CCamera4initEv+0x14c>)
 8003b62:	616c      	str	r4, [r5, #20]
 8003b64:	612c      	str	r4, [r5, #16]
 8003b66:	606c      	str	r4, [r5, #4]
 8003b68:	61ac      	str	r4, [r5, #24]
 8003b6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b6c:	f042 0201 	orr.w	r2, r2, #1
 8003b70:	635a      	str	r2, [r3, #52]	; 0x34
 8003b72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b74:	f003 0301 	and.w	r3, r3, #1
 8003b78:	9301      	str	r3, [sp, #4]
 8003b7a:	4630      	mov	r0, r6
 8003b7c:	9b01      	ldr	r3, [sp, #4]
 8003b7e:	f7ff fb7f 	bl	8003280 <_ZN7CCamera7MspInitEv>
 8003b82:	4628      	mov	r0, r5
 8003b84:	f7fd fffa 	bl	8001b7c <HAL_DCMI_Init>
 8003b88:	23a0      	movs	r3, #160	; 0xa0
 8003b8a:	60f3      	str	r3, [r6, #12]
 8003b8c:	2378      	movs	r3, #120	; 0x78
 8003b8e:	6133      	str	r3, [r6, #16]
 8003b90:	4630      	mov	r0, r6
 8003b92:	f7ff ff4f 	bl	8003a34 <_ZN7CCamera24send_init_sequence_qqvgaEv>
 8003b96:	4628      	mov	r0, r5
 8003b98:	f7fe fde2 	bl	8002760 <HAL_DCMI_DisableCROP>
 8003b9c:	4620      	mov	r0, r4
 8003b9e:	e001      	b.n	8003ba4 <_ZN7CCamera4initEv+0x134>
 8003ba0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ba4:	b002      	add	sp, #8
 8003ba6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003baa:	bf00      	nop
 8003bac:	200006dc 	ldrdcs	r0, [r0], -ip
 8003bb0:	00989680 	addseq	r9, r8, r0, lsl #13
 8003bb4:	20000738 	andcs	r0, r0, r8, lsr r7
 8003bb8:	50050000 	andpl	r0, r5, r0
 8003bbc:	40023800 	andmi	r3, r2, r0, lsl #16

08003bc0 <_ZN8CVL53L0XC1Ev>:
 8003bc0:	4770      	bx	lr

08003bc2 <_ZN8CVL53L0XD1Ev>:
 8003bc2:	4770      	bx	lr

08003bc4 <_ZN8CVL53L0X9laser_getEv>:
 8003bc4:	6800      	ldr	r0, [r0, #0]
 8003bc6:	4770      	bx	lr

08003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>:
 8003bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bca:	4604      	mov	r4, r0
 8003bcc:	460f      	mov	r7, r1
 8003bce:	4616      	mov	r6, r2
 8003bd0:	461d      	mov	r5, r3
 8003bd2:	f7ff fa6c 	bl	80030ae <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5startEv>
 8003bd6:	4639      	mov	r1, r7
 8003bd8:	4620      	mov	r0, r4
 8003bda:	f7ff faa6 	bl	800312a <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5writeEh>
 8003bde:	4631      	mov	r1, r6
 8003be0:	4620      	mov	r0, r4
 8003be2:	f7ff faa2 	bl	800312a <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5writeEh>
 8003be6:	4620      	mov	r0, r4
 8003be8:	4629      	mov	r1, r5
 8003bea:	f7ff fa9e 	bl	800312a <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5writeEh>
 8003bee:	4620      	mov	r0, r4
 8003bf0:	f7ff fa7c 	bl	80030ec <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE4stopEv>
 8003bf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003bf6 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE14read_reg_multiEhhPhj>:
 8003bf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bf8:	4604      	mov	r4, r0
 8003bfa:	460e      	mov	r6, r1
 8003bfc:	461d      	mov	r5, r3
 8003bfe:	4617      	mov	r7, r2
 8003c00:	f7ff fa55 	bl	80030ae <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5startEv>
 8003c04:	4631      	mov	r1, r6
 8003c06:	4620      	mov	r0, r4
 8003c08:	f7ff fa8f 	bl	800312a <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5writeEh>
 8003c0c:	4639      	mov	r1, r7
 8003c0e:	4620      	mov	r0, r4
 8003c10:	f7ff fa8b 	bl	800312a <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5writeEh>
 8003c14:	4620      	mov	r0, r4
 8003c16:	f7ff fa4a 	bl	80030ae <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5startEv>
 8003c1a:	f046 0101 	orr.w	r1, r6, #1
 8003c1e:	4620      	mov	r0, r4
 8003c20:	f7ff fa83 	bl	800312a <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5writeEh>
 8003c24:	9b06      	ldr	r3, [sp, #24]
 8003c26:	18ee      	adds	r6, r5, r3
 8003c28:	42b5      	cmp	r5, r6
 8003c2a:	4620      	mov	r0, r4
 8003c2c:	d005      	beq.n	8003c3a <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE14read_reg_multiEhhPhj+0x44>
 8003c2e:	2101      	movs	r1, #1
 8003c30:	f7ff faba 	bl	80031a8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE4readEh>
 8003c34:	f805 0b01 	strb.w	r0, [r5], #1
 8003c38:	e7f6      	b.n	8003c28 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE14read_reg_multiEhhPhj+0x32>
 8003c3a:	f7ff fa57 	bl	80030ec <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE4stopEv>
 8003c3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003c40 <_ZN8CVL53L0X10laser_readEv>:
 8003c40:	b513      	push	{r0, r1, r4, lr}
 8003c42:	220b      	movs	r2, #11
 8003c44:	4604      	mov	r4, r0
 8003c46:	2152      	movs	r1, #82	; 0x52
 8003c48:	4813      	ldr	r0, [pc, #76]	; (8003c98 <_ZN8CVL53L0X10laser_readEv+0x58>)
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	f7ff ffbc 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003c50:	230e      	movs	r3, #14
 8003c52:	9300      	str	r3, [sp, #0]
 8003c54:	2152      	movs	r1, #82	; 0x52
 8003c56:	2214      	movs	r2, #20
 8003c58:	1d23      	adds	r3, r4, #4
 8003c5a:	480f      	ldr	r0, [pc, #60]	; (8003c98 <_ZN8CVL53L0X10laser_readEv+0x58>)
 8003c5c:	f7ff ffcb 	bl	8003bf6 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE14read_reg_multiEhhPhj>
 8003c60:	7be3      	ldrb	r3, [r4, #15]
 8003c62:	7ba2      	ldrb	r2, [r4, #14]
 8003c64:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
 8003c68:	f1a2 0115 	sub.w	r1, r2, #21
 8003c6c:	f641 73ea 	movw	r3, #8170	; 0x1fea
 8003c70:	4299      	cmp	r1, r3
 8003c72:	d80e      	bhi.n	8003c92 <_ZN8CVL53L0X10laser_readEv+0x52>
 8003c74:	6823      	ldr	r3, [r4, #0]
 8003c76:	216a      	movs	r1, #106	; 0x6a
 8003c78:	434a      	muls	r2, r1
 8003c7a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003c7e:	f5a2 6262 	sub.w	r2, r2, #3616	; 0xe20
 8003c82:	2164      	movs	r1, #100	; 0x64
 8003c84:	fb92 f2f1 	sdiv	r2, r2, r1
 8003c88:	4413      	add	r3, r2
 8003c8a:	2204      	movs	r2, #4
 8003c8c:	fb93 f3f2 	sdiv	r3, r3, r2
 8003c90:	6023      	str	r3, [r4, #0]
 8003c92:	6820      	ldr	r0, [r4, #0]
 8003c94:	b002      	add	sp, #8
 8003c96:	bd10      	pop	{r4, pc}
 8003c98:	200020f4 	strdcs	r2, [r0], -r4

08003c9c <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE8read_regEhh>:
 8003c9c:	b570      	push	{r4, r5, r6, lr}
 8003c9e:	4604      	mov	r4, r0
 8003ca0:	460d      	mov	r5, r1
 8003ca2:	4616      	mov	r6, r2
 8003ca4:	f7ff fa03 	bl	80030ae <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5startEv>
 8003ca8:	4629      	mov	r1, r5
 8003caa:	4620      	mov	r0, r4
 8003cac:	f7ff fa3d 	bl	800312a <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5writeEh>
 8003cb0:	4631      	mov	r1, r6
 8003cb2:	4620      	mov	r0, r4
 8003cb4:	f7ff fa39 	bl	800312a <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5writeEh>
 8003cb8:	4620      	mov	r0, r4
 8003cba:	f7ff f9f8 	bl	80030ae <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5startEv>
 8003cbe:	f045 0101 	orr.w	r1, r5, #1
 8003cc2:	4620      	mov	r0, r4
 8003cc4:	f7ff fa31 	bl	800312a <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5writeEh>
 8003cc8:	2100      	movs	r1, #0
 8003cca:	4620      	mov	r0, r4
 8003ccc:	f7ff fa6c 	bl	80031a8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE4readEh>
 8003cd0:	4605      	mov	r5, r0
 8003cd2:	4620      	mov	r0, r4
 8003cd4:	f7ff fa0a 	bl	80030ec <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE4stopEv>
 8003cd8:	4628      	mov	r0, r5
 8003cda:	bd70      	pop	{r4, r5, r6, pc}

08003cdc <_ZN8CVL53L0X11getSPADinfoEPhPb>:
 8003cdc:	b570      	push	{r4, r5, r6, lr}
 8003cde:	2400      	movs	r4, #0
 8003ce0:	700c      	strb	r4, [r1, #0]
 8003ce2:	4849      	ldr	r0, [pc, #292]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	460d      	mov	r5, r1
 8003ce8:	4616      	mov	r6, r2
 8003cea:	2152      	movs	r1, #82	; 0x52
 8003cec:	2280      	movs	r2, #128	; 0x80
 8003cee:	f7ff ff6b 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003cf2:	4845      	ldr	r0, [pc, #276]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003cf4:	2152      	movs	r1, #82	; 0x52
 8003cf6:	22ff      	movs	r2, #255	; 0xff
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	f7ff ff65 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003cfe:	4622      	mov	r2, r4
 8003d00:	4623      	mov	r3, r4
 8003d02:	4841      	ldr	r0, [pc, #260]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003d04:	2152      	movs	r1, #82	; 0x52
 8003d06:	f7ff ff5f 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003d0a:	2306      	movs	r3, #6
 8003d0c:	483e      	ldr	r0, [pc, #248]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003d0e:	2152      	movs	r1, #82	; 0x52
 8003d10:	22ff      	movs	r2, #255	; 0xff
 8003d12:	f7ff ff59 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003d16:	2152      	movs	r1, #82	; 0x52
 8003d18:	2283      	movs	r2, #131	; 0x83
 8003d1a:	483b      	ldr	r0, [pc, #236]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003d1c:	f7ff ffbe 	bl	8003c9c <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE8read_regEhh>
 8003d20:	f040 0304 	orr.w	r3, r0, #4
 8003d24:	2152      	movs	r1, #82	; 0x52
 8003d26:	4838      	ldr	r0, [pc, #224]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003d28:	2283      	movs	r2, #131	; 0x83
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	f7ff ff4c 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003d30:	4835      	ldr	r0, [pc, #212]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003d32:	2152      	movs	r1, #82	; 0x52
 8003d34:	22ff      	movs	r2, #255	; 0xff
 8003d36:	2307      	movs	r3, #7
 8003d38:	f7ff ff46 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003d3c:	4832      	ldr	r0, [pc, #200]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003d3e:	2152      	movs	r1, #82	; 0x52
 8003d40:	2281      	movs	r2, #129	; 0x81
 8003d42:	2301      	movs	r3, #1
 8003d44:	f7ff ff40 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003d48:	482f      	ldr	r0, [pc, #188]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003d4a:	2152      	movs	r1, #82	; 0x52
 8003d4c:	2280      	movs	r2, #128	; 0x80
 8003d4e:	2301      	movs	r3, #1
 8003d50:	f7ff ff3a 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003d54:	482c      	ldr	r0, [pc, #176]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003d56:	2152      	movs	r1, #82	; 0x52
 8003d58:	2294      	movs	r2, #148	; 0x94
 8003d5a:	236b      	movs	r3, #107	; 0x6b
 8003d5c:	f7ff ff34 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003d60:	4623      	mov	r3, r4
 8003d62:	4829      	ldr	r0, [pc, #164]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003d64:	4c29      	ldr	r4, [pc, #164]	; (8003e0c <_ZN8CVL53L0X11getSPADinfoEPhPb+0x130>)
 8003d66:	2152      	movs	r1, #82	; 0x52
 8003d68:	2283      	movs	r2, #131	; 0x83
 8003d6a:	f7ff ff2d 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003d6e:	4826      	ldr	r0, [pc, #152]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003d70:	2152      	movs	r1, #82	; 0x52
 8003d72:	2283      	movs	r2, #131	; 0x83
 8003d74:	f7ff ff92 	bl	8003c9c <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE8read_regEhh>
 8003d78:	b918      	cbnz	r0, 8003d82 <_ZN8CVL53L0X11getSPADinfoEPhPb+0xa6>
 8003d7a:	3c01      	subs	r4, #1
 8003d7c:	d1f7      	bne.n	8003d6e <_ZN8CVL53L0X11getSPADinfoEPhPb+0x92>
 8003d7e:	4620      	mov	r0, r4
 8003d80:	bd70      	pop	{r4, r5, r6, pc}
 8003d82:	2301      	movs	r3, #1
 8003d84:	4820      	ldr	r0, [pc, #128]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003d86:	2152      	movs	r1, #82	; 0x52
 8003d88:	2283      	movs	r2, #131	; 0x83
 8003d8a:	f7ff ff1d 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003d8e:	2152      	movs	r1, #82	; 0x52
 8003d90:	2292      	movs	r2, #146	; 0x92
 8003d92:	481d      	ldr	r0, [pc, #116]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003d94:	f7ff ff82 	bl	8003c9c <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE8read_regEhh>
 8003d98:	f000 037f 	and.w	r3, r0, #127	; 0x7f
 8003d9c:	f3c0 10c0 	ubfx	r0, r0, #7, #1
 8003da0:	702b      	strb	r3, [r5, #0]
 8003da2:	2152      	movs	r1, #82	; 0x52
 8003da4:	7030      	strb	r0, [r6, #0]
 8003da6:	2281      	movs	r2, #129	; 0x81
 8003da8:	4817      	ldr	r0, [pc, #92]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003daa:	2300      	movs	r3, #0
 8003dac:	f7ff ff0c 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003db0:	2306      	movs	r3, #6
 8003db2:	4815      	ldr	r0, [pc, #84]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003db4:	2152      	movs	r1, #82	; 0x52
 8003db6:	22ff      	movs	r2, #255	; 0xff
 8003db8:	f7ff ff06 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003dbc:	2152      	movs	r1, #82	; 0x52
 8003dbe:	2283      	movs	r2, #131	; 0x83
 8003dc0:	4811      	ldr	r0, [pc, #68]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003dc2:	f7ff ff6b 	bl	8003c9c <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE8read_regEhh>
 8003dc6:	2152      	movs	r1, #82	; 0x52
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2283      	movs	r2, #131	; 0x83
 8003dcc:	480e      	ldr	r0, [pc, #56]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003dce:	f7ff fefb 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003dd2:	480d      	ldr	r0, [pc, #52]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003dd4:	2152      	movs	r1, #82	; 0x52
 8003dd6:	22ff      	movs	r2, #255	; 0xff
 8003dd8:	2301      	movs	r3, #1
 8003dda:	f7ff fef5 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003dde:	480a      	ldr	r0, [pc, #40]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003de0:	2152      	movs	r1, #82	; 0x52
 8003de2:	2200      	movs	r2, #0
 8003de4:	2301      	movs	r3, #1
 8003de6:	f7ff feef 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003dea:	4807      	ldr	r0, [pc, #28]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003dec:	2152      	movs	r1, #82	; 0x52
 8003dee:	22ff      	movs	r2, #255	; 0xff
 8003df0:	2300      	movs	r3, #0
 8003df2:	f7ff fee9 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003df6:	4804      	ldr	r0, [pc, #16]	; (8003e08 <_ZN8CVL53L0X11getSPADinfoEPhPb+0x12c>)
 8003df8:	2152      	movs	r1, #82	; 0x52
 8003dfa:	2280      	movs	r2, #128	; 0x80
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	f7ff fee3 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003e02:	2001      	movs	r0, #1
 8003e04:	bd70      	pop	{r4, r5, r6, pc}
 8003e06:	bf00      	nop
 8003e08:	200020f4 	strdcs	r2, [r0], -r4
 8003e0c:	000f4241 	andeq	r4, pc, r1, asr #4

08003e10 <_ZN8CVL53L0X10laser_initEv>:
 8003e10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e12:	2152      	movs	r1, #82	; 0x52
 8003e14:	b087      	sub	sp, #28
 8003e16:	2289      	movs	r2, #137	; 0x89
 8003e18:	4605      	mov	r5, r0
 8003e1a:	486f      	ldr	r0, [pc, #444]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003e1c:	f7ff ff3e 	bl	8003c9c <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE8read_regEhh>
 8003e20:	f040 0301 	orr.w	r3, r0, #1
 8003e24:	2152      	movs	r1, #82	; 0x52
 8003e26:	486c      	ldr	r0, [pc, #432]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003e28:	2289      	movs	r2, #137	; 0x89
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	f7ff fecc 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003e30:	4869      	ldr	r0, [pc, #420]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003e32:	2152      	movs	r1, #82	; 0x52
 8003e34:	22c0      	movs	r2, #192	; 0xc0
 8003e36:	f7ff ff31 	bl	8003c9c <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE8read_regEhh>
 8003e3a:	28ee      	cmp	r0, #238	; 0xee
 8003e3c:	f040 80c7 	bne.w	8003fce <_ZN8CVL53L0X10laser_initEv+0x1be>
 8003e40:	4865      	ldr	r0, [pc, #404]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003e42:	4c66      	ldr	r4, [pc, #408]	; (8003fdc <_ZN8CVL53L0X10laser_initEv+0x1cc>)
 8003e44:	2152      	movs	r1, #82	; 0x52
 8003e46:	22bf      	movs	r2, #191	; 0xbf
 8003e48:	2301      	movs	r3, #1
 8003e4a:	f7ff febd 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003e4e:	3c01      	subs	r4, #1
 8003e50:	d001      	beq.n	8003e56 <_ZN8CVL53L0X10laser_initEv+0x46>
 8003e52:	bf00      	nop
 8003e54:	e7fb      	b.n	8003e4e <_ZN8CVL53L0X10laser_initEv+0x3e>
 8003e56:	4860      	ldr	r0, [pc, #384]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003e58:	2152      	movs	r1, #82	; 0x52
 8003e5a:	2288      	movs	r2, #136	; 0x88
 8003e5c:	4623      	mov	r3, r4
 8003e5e:	f7ff feb3 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003e62:	485d      	ldr	r0, [pc, #372]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003e64:	2152      	movs	r1, #82	; 0x52
 8003e66:	2280      	movs	r2, #128	; 0x80
 8003e68:	2301      	movs	r3, #1
 8003e6a:	f7ff fead 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003e6e:	485a      	ldr	r0, [pc, #360]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003e70:	2152      	movs	r1, #82	; 0x52
 8003e72:	22ff      	movs	r2, #255	; 0xff
 8003e74:	2301      	movs	r3, #1
 8003e76:	f7ff fea7 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003e7a:	4623      	mov	r3, r4
 8003e7c:	4856      	ldr	r0, [pc, #344]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003e7e:	2152      	movs	r1, #82	; 0x52
 8003e80:	4622      	mov	r2, r4
 8003e82:	f7ff fea1 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003e86:	2152      	movs	r1, #82	; 0x52
 8003e88:	2291      	movs	r2, #145	; 0x91
 8003e8a:	4853      	ldr	r0, [pc, #332]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003e8c:	f7ff ff06 	bl	8003c9c <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE8read_regEhh>
 8003e90:	4851      	ldr	r0, [pc, #324]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003e92:	2152      	movs	r1, #82	; 0x52
 8003e94:	4622      	mov	r2, r4
 8003e96:	2301      	movs	r3, #1
 8003e98:	f7ff fe96 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003e9c:	484e      	ldr	r0, [pc, #312]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003e9e:	2152      	movs	r1, #82	; 0x52
 8003ea0:	22ff      	movs	r2, #255	; 0xff
 8003ea2:	4623      	mov	r3, r4
 8003ea4:	f7ff fe90 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003ea8:	4623      	mov	r3, r4
 8003eaa:	484b      	ldr	r0, [pc, #300]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003eac:	2152      	movs	r1, #82	; 0x52
 8003eae:	2280      	movs	r2, #128	; 0x80
 8003eb0:	f7ff fe8a 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003eb4:	a906      	add	r1, sp, #24
 8003eb6:	4628      	mov	r0, r5
 8003eb8:	f801 4d0a 	strb.w	r4, [r1, #-10]!
 8003ebc:	f10d 020f 	add.w	r2, sp, #15
 8003ec0:	f7ff ff0c 	bl	8003cdc <_ZN8CVL53L0X11getSPADinfoEPhPb>
 8003ec4:	ad04      	add	r5, sp, #16
 8003ec6:	2306      	movs	r3, #6
 8003ec8:	9300      	str	r3, [sp, #0]
 8003eca:	4843      	ldr	r0, [pc, #268]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003ecc:	2152      	movs	r1, #82	; 0x52
 8003ece:	22b0      	movs	r2, #176	; 0xb0
 8003ed0:	462b      	mov	r3, r5
 8003ed2:	f7ff fe90 	bl	8003bf6 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE14read_reg_multiEhhPhj>
 8003ed6:	4840      	ldr	r0, [pc, #256]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003ed8:	2152      	movs	r1, #82	; 0x52
 8003eda:	22ff      	movs	r2, #255	; 0xff
 8003edc:	2301      	movs	r3, #1
 8003ede:	f7ff fe73 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003ee2:	483d      	ldr	r0, [pc, #244]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003ee4:	2152      	movs	r1, #82	; 0x52
 8003ee6:	224f      	movs	r2, #79	; 0x4f
 8003ee8:	4623      	mov	r3, r4
 8003eea:	f7ff fe6d 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003eee:	483a      	ldr	r0, [pc, #232]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003ef0:	2152      	movs	r1, #82	; 0x52
 8003ef2:	224e      	movs	r2, #78	; 0x4e
 8003ef4:	232c      	movs	r3, #44	; 0x2c
 8003ef6:	f7ff fe67 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003efa:	4837      	ldr	r0, [pc, #220]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003efc:	2152      	movs	r1, #82	; 0x52
 8003efe:	22ff      	movs	r2, #255	; 0xff
 8003f00:	4623      	mov	r3, r4
 8003f02:	f7ff fe61 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003f06:	4834      	ldr	r0, [pc, #208]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003f08:	2152      	movs	r1, #82	; 0x52
 8003f0a:	23b4      	movs	r3, #180	; 0xb4
 8003f0c:	22b6      	movs	r2, #182	; 0xb6
 8003f0e:	f7ff fe5b 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003f12:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8003f16:	f89d 600e 	ldrb.w	r6, [sp, #14]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	bf14      	ite	ne
 8003f1e:	200c      	movne	r0, #12
 8003f20:	2000      	moveq	r0, #0
 8003f22:	4621      	mov	r1, r4
 8003f24:	b2e2      	uxtb	r2, r4
 8003f26:	08d3      	lsrs	r3, r2, #3
 8003f28:	4282      	cmp	r2, r0
 8003f2a:	af06      	add	r7, sp, #24
 8003f2c:	f002 0207 	and.w	r2, r2, #7
 8003f30:	443b      	add	r3, r7
 8003f32:	d301      	bcc.n	8003f38 <_ZN8CVL53L0X10laser_initEv+0x128>
 8003f34:	42b1      	cmp	r1, r6
 8003f36:	d109      	bne.n	8003f4c <_ZN8CVL53L0X10laser_initEv+0x13c>
 8003f38:	2701      	movs	r7, #1
 8003f3a:	fa07 f202 	lsl.w	r2, r7, r2
 8003f3e:	f813 7c08 	ldrb.w	r7, [r3, #-8]
 8003f42:	ea27 0202 	bic.w	r2, r7, r2
 8003f46:	f803 2c08 	strb.w	r2, [r3, #-8]
 8003f4a:	e006      	b.n	8003f5a <_ZN8CVL53L0X10laser_initEv+0x14a>
 8003f4c:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8003f50:	4113      	asrs	r3, r2
 8003f52:	07db      	lsls	r3, r3, #31
 8003f54:	bf44      	itt	mi
 8003f56:	3101      	addmi	r1, #1
 8003f58:	b2c9      	uxtbmi	r1, r1
 8003f5a:	3401      	adds	r4, #1
 8003f5c:	2c30      	cmp	r4, #48	; 0x30
 8003f5e:	d1e1      	bne.n	8003f24 <_ZN8CVL53L0X10laser_initEv+0x114>
 8003f60:	481d      	ldr	r0, [pc, #116]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003f62:	f7ff f8a4 	bl	80030ae <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5startEv>
 8003f66:	2152      	movs	r1, #82	; 0x52
 8003f68:	481b      	ldr	r0, [pc, #108]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003f6a:	f7ff f8de 	bl	800312a <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5writeEh>
 8003f6e:	481a      	ldr	r0, [pc, #104]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003f70:	21b0      	movs	r1, #176	; 0xb0
 8003f72:	f7ff f8da 	bl	800312a <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5writeEh>
 8003f76:	2400      	movs	r4, #0
 8003f78:	5d29      	ldrb	r1, [r5, r4]
 8003f7a:	4817      	ldr	r0, [pc, #92]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003f7c:	3401      	adds	r4, #1
 8003f7e:	f7ff f8d4 	bl	800312a <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE5writeEh>
 8003f82:	2c06      	cmp	r4, #6
 8003f84:	d1f8      	bne.n	8003f78 <_ZN8CVL53L0X10laser_initEv+0x168>
 8003f86:	4814      	ldr	r0, [pc, #80]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003f88:	f7ff f8b0 	bl	80030ec <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE4stopEv>
 8003f8c:	2152      	movs	r1, #82	; 0x52
 8003f8e:	2284      	movs	r2, #132	; 0x84
 8003f90:	4811      	ldr	r0, [pc, #68]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003f92:	f7ff fe83 	bl	8003c9c <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE8read_regEhh>
 8003f96:	2152      	movs	r1, #82	; 0x52
 8003f98:	4604      	mov	r4, r0
 8003f9a:	220a      	movs	r2, #10
 8003f9c:	480e      	ldr	r0, [pc, #56]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003f9e:	2304      	movs	r3, #4
 8003fa0:	f7ff fe12 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003fa4:	480c      	ldr	r0, [pc, #48]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003fa6:	2152      	movs	r1, #82	; 0x52
 8003fa8:	2284      	movs	r2, #132	; 0x84
 8003faa:	f004 03ef 	and.w	r3, r4, #239	; 0xef
 8003fae:	f7ff fe0b 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003fb2:	4809      	ldr	r0, [pc, #36]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003fb4:	2152      	movs	r1, #82	; 0x52
 8003fb6:	220b      	movs	r2, #11
 8003fb8:	2301      	movs	r3, #1
 8003fba:	f7ff fe05 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003fbe:	4806      	ldr	r0, [pc, #24]	; (8003fd8 <_ZN8CVL53L0X10laser_initEv+0x1c8>)
 8003fc0:	2152      	movs	r1, #82	; 0x52
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	2302      	movs	r3, #2
 8003fc6:	f7ff fdff 	bl	8003bc8 <_ZN4TI2CILh5ELh7ELh6ELj20ELh5EE9write_regEhhh>
 8003fca:	2000      	movs	r0, #0
 8003fcc:	e001      	b.n	8003fd2 <_ZN8CVL53L0X10laser_initEv+0x1c2>
 8003fce:	f06f 0001 	mvn.w	r0, #1
 8003fd2:	b007      	add	sp, #28
 8003fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fd6:	bf00      	nop
 8003fd8:	200020f4 	strdcs	r2, [r0], -r4
 8003fdc:	000186a1 	andeq	r8, r1, r1, lsr #13

08003fe0 <_ZN8CLCDDemoD1Ev>:
 8003fe0:	b510      	push	{r4, lr}
 8003fe2:	4b06      	ldr	r3, [pc, #24]	; (8003ffc <_ZN8CLCDDemoD1Ev+0x1c>)
 8003fe4:	4604      	mov	r4, r0
 8003fe6:	f840 3b2c 	str.w	r3, [r0], #44
 8003fea:	f7fe fbd3 	bl	8002794 <_ZN14CConvolution2DD1Ev>
 8003fee:	f104 0018 	add.w	r0, r4, #24
 8003ff2:	f7ff f93d 	bl	8003270 <_ZN7CCameraD1Ev>
 8003ff6:	4620      	mov	r0, r4
 8003ff8:	bd10      	pop	{r4, pc}
 8003ffa:	bf00      	nop
 8003ffc:	08005298 	stmdaeq	r0, {r3, r4, r7, r9, ip, lr}

08004000 <_ZN8CLCDDemoD0Ev>:
 8004000:	b510      	push	{r4, lr}
 8004002:	4604      	mov	r4, r0
 8004004:	f7ff ffec 	bl	8003fe0 <_ZN8CLCDDemoD1Ev>
 8004008:	4620      	mov	r0, r4
 800400a:	f000 fcda 	bl	80049c2 <_ZdlPv>
 800400e:	4620      	mov	r0, r4
 8004010:	bd10      	pop	{r4, pc}
 8004012:	0000      	movs	r0, r0

08004014 <_Z3rndv>:
 8004014:	4a03      	ldr	r2, [pc, #12]	; (8004024 <_Z3rndv+0x10>)
 8004016:	6810      	ldr	r0, [r2, #0]
 8004018:	231b      	movs	r3, #27
 800401a:	4358      	muls	r0, r3
 800401c:	3037      	adds	r0, #55	; 0x37
 800401e:	6010      	str	r0, [r2, #0]
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	200000e0 	andcs	r0, r0, r0, ror #1

08004028 <_ZN8CLCDDemo14process_filterEPijj>:
 8004028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800402c:	4680      	mov	r8, r0
 800402e:	b087      	sub	sp, #28
 8004030:	4689      	mov	r9, r1
 8004032:	4692      	mov	sl, r2
 8004034:	469b      	mov	fp, r3
 8004036:	2400      	movs	r4, #0
 8004038:	f108 0618 	add.w	r6, r8, #24
 800403c:	4630      	mov	r0, r6
 800403e:	f7ff f9ff 	bl	8003440 <_ZN7CCamera9get_res_yEv>
 8004042:	3803      	subs	r0, #3
 8004044:	4284      	cmp	r4, r0
 8004046:	d22f      	bcs.n	80040a8 <_ZN8CLCDDemo14process_filterEPijj+0x80>
 8004048:	2500      	movs	r5, #0
 800404a:	4630      	mov	r0, r6
 800404c:	f7ff f9f6 	bl	800343c <_ZN7CCamera9get_res_xEv>
 8004050:	3803      	subs	r0, #3
 8004052:	4285      	cmp	r5, r0
 8004054:	d226      	bcs.n	80040a4 <_ZN8CLCDDemo14process_filterEPijj+0x7c>
 8004056:	f8d8 1068 	ldr.w	r1, [r8, #104]	; 0x68
 800405a:	9105      	str	r1, [sp, #20]
 800405c:	4630      	mov	r0, r6
 800405e:	f7ff f9ef 	bl	8003440 <_ZN7CCamera9get_res_yEv>
 8004062:	9004      	str	r0, [sp, #16]
 8004064:	4630      	mov	r0, r6
 8004066:	f7ff f9e9 	bl	800343c <_ZN7CCamera9get_res_xEv>
 800406a:	9b04      	ldr	r3, [sp, #16]
 800406c:	9300      	str	r3, [sp, #0]
 800406e:	f108 072c 	add.w	r7, r8, #44	; 0x2c
 8004072:	2303      	movs	r3, #3
 8004074:	4622      	mov	r2, r4
 8004076:	9001      	str	r0, [sp, #4]
 8004078:	9302      	str	r3, [sp, #8]
 800407a:	4638      	mov	r0, r7
 800407c:	462b      	mov	r3, r5
 800407e:	9905      	ldr	r1, [sp, #20]
 8004080:	f7fe fb89 	bl	8002796 <_ZN14CConvolution2D7prepareEPmjjjjj>
 8004084:	4649      	mov	r1, r9
 8004086:	4638      	mov	r0, r7
 8004088:	f7fe fbc2 	bl	8002810 <_ZN14CConvolution2D7processEPi>
 800408c:	b2c3      	uxtb	r3, r0
 800408e:	eb05 010b 	add.w	r1, r5, fp
 8004092:	9300      	str	r3, [sp, #0]
 8004094:	9301      	str	r3, [sp, #4]
 8004096:	4806      	ldr	r0, [pc, #24]	; (80040b0 <_ZN8CLCDDemo14process_filterEPijj+0x88>)
 8004098:	eb04 020a 	add.w	r2, r4, sl
 800409c:	f7fe fc8a 	bl	80029b4 <_ZN4CLCD9DrawPixelEiihhh>
 80040a0:	3501      	adds	r5, #1
 80040a2:	e7d2      	b.n	800404a <_ZN8CLCDDemo14process_filterEPijj+0x22>
 80040a4:	3401      	adds	r4, #1
 80040a6:	e7c7      	b.n	8004038 <_ZN8CLCDDemo14process_filterEPijj+0x10>
 80040a8:	b007      	add	sp, #28
 80040aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040ae:	bf00      	nop
 80040b0:	200005b4 			; <UNDEFINED> instruction: 0x200005b4

080040b4 <_ZN8CLCDDemoclEv>:
 80040b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040b8:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8004174 <_ZN8CLCDDemoclEv+0xc0>
 80040bc:	4604      	mov	r4, r0
 80040be:	4640      	mov	r0, r8
 80040c0:	f000 fa5e 	bl	8004580 <_ZN6CTimer8get_timeEv>
 80040c4:	f104 0718 	add.w	r7, r4, #24
 80040c8:	4605      	mov	r5, r0
 80040ca:	4821      	ldr	r0, [pc, #132]	; (8004150 <_ZN8CLCDDemoclEv+0x9c>)
 80040cc:	f7fe fc89 	bl	80029e2 <_ZN4CLCD7RefreshEv>
 80040d0:	4638      	mov	r0, r7
 80040d2:	f7ff f9b5 	bl	8003440 <_ZN7CCamera9get_res_yEv>
 80040d6:	4606      	mov	r6, r0
 80040d8:	4638      	mov	r0, r7
 80040da:	f7ff f9af 	bl	800343c <_ZN7CCamera9get_res_xEv>
 80040de:	2200      	movs	r2, #0
 80040e0:	4607      	mov	r7, r0
 80040e2:	4613      	mov	r3, r2
 80040e4:	4620      	mov	r0, r4
 80040e6:	491b      	ldr	r1, [pc, #108]	; (8004154 <_ZN8CLCDDemoclEv+0xa0>)
 80040e8:	f7ff ff9e 	bl	8004028 <_ZN8CLCDDemo14process_filterEPijj>
 80040ec:	ea4f 0947 	mov.w	r9, r7, lsl #1
 80040f0:	4620      	mov	r0, r4
 80040f2:	4919      	ldr	r1, [pc, #100]	; (8004158 <_ZN8CLCDDemoclEv+0xa4>)
 80040f4:	2200      	movs	r2, #0
 80040f6:	463b      	mov	r3, r7
 80040f8:	f7ff ff96 	bl	8004028 <_ZN8CLCDDemo14process_filterEPijj>
 80040fc:	4620      	mov	r0, r4
 80040fe:	4917      	ldr	r1, [pc, #92]	; (800415c <_ZN8CLCDDemoclEv+0xa8>)
 8004100:	2200      	movs	r2, #0
 8004102:	464b      	mov	r3, r9
 8004104:	f7ff ff90 	bl	8004028 <_ZN8CLCDDemo14process_filterEPijj>
 8004108:	4620      	mov	r0, r4
 800410a:	4915      	ldr	r1, [pc, #84]	; (8004160 <_ZN8CLCDDemoclEv+0xac>)
 800410c:	4632      	mov	r2, r6
 800410e:	2300      	movs	r3, #0
 8004110:	f7ff ff8a 	bl	8004028 <_ZN8CLCDDemo14process_filterEPijj>
 8004114:	4620      	mov	r0, r4
 8004116:	4913      	ldr	r1, [pc, #76]	; (8004164 <_ZN8CLCDDemoclEv+0xb0>)
 8004118:	4632      	mov	r2, r6
 800411a:	463b      	mov	r3, r7
 800411c:	f7ff ff84 	bl	8004028 <_ZN8CLCDDemo14process_filterEPijj>
 8004120:	464b      	mov	r3, r9
 8004122:	4911      	ldr	r1, [pc, #68]	; (8004168 <_ZN8CLCDDemoclEv+0xb4>)
 8004124:	4632      	mov	r2, r6
 8004126:	4620      	mov	r0, r4
 8004128:	f7ff ff7e 	bl	8004028 <_ZN8CLCDDemo14process_filterEPijj>
 800412c:	4640      	mov	r0, r8
 800412e:	f000 fa27 	bl	8004580 <_ZN6CTimer8get_timeEv>
 8004132:	490e      	ldr	r1, [pc, #56]	; (800416c <_ZN8CLCDDemoclEv+0xb8>)
 8004134:	1b45      	subs	r5, r0, r5
 8004136:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800413a:	480d      	ldr	r0, [pc, #52]	; (8004170 <_ZN8CLCDDemoclEv+0xbc>)
 800413c:	fbb2 f2f5 	udiv	r2, r2, r5
 8004140:	f000 fd29 	bl	8004b96 <_ZN9CTerminal6printfEPKcz>
 8004144:	6923      	ldr	r3, [r4, #16]
 8004146:	3301      	adds	r3, #1
 8004148:	6123      	str	r3, [r4, #16]
 800414a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800414e:	bf00      	nop
 8004150:	200005b4 			; <UNDEFINED> instruction: 0x200005b4
 8004154:	20000008 	andcs	r0, r0, r8
 8004158:	200000bc 	strhcs	r0, [r0], -ip
 800415c:	2000002c 	andcs	r0, r0, ip, lsr #32
 8004160:	20000074 	andcs	r0, r0, r4, ror r0
 8004164:	20000050 	andcs	r0, r0, r0, asr r0
 8004168:	20000098 	mulcs	r0, r8, r0
 800416c:	080052a4 	stmdaeq	r0, {r2, r5, r7, r9, ip, lr}
 8004170:	20002101 	andcs	r2, r0, r1, lsl #2
 8004174:	20001fec 	andcs	r1, r0, ip, ror #31

08004178 <_ZN5TGpioILh8ELh11ELh1EEC1Ev>:
 8004178:	b08c      	sub	sp, #48	; 0x30
 800417a:	4b41      	ldr	r3, [pc, #260]	; (8004280 <_ZN5TGpioILh8ELh11ELh1EEC1Ev+0x108>)
 800417c:	2200      	movs	r2, #0
 800417e:	9201      	str	r2, [sp, #4]
 8004180:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004182:	f041 0101 	orr.w	r1, r1, #1
 8004186:	6319      	str	r1, [r3, #48]	; 0x30
 8004188:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800418a:	f001 0101 	and.w	r1, r1, #1
 800418e:	9101      	str	r1, [sp, #4]
 8004190:	9901      	ldr	r1, [sp, #4]
 8004192:	9202      	str	r2, [sp, #8]
 8004194:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004196:	f041 0102 	orr.w	r1, r1, #2
 800419a:	6319      	str	r1, [r3, #48]	; 0x30
 800419c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800419e:	f001 0102 	and.w	r1, r1, #2
 80041a2:	9102      	str	r1, [sp, #8]
 80041a4:	9902      	ldr	r1, [sp, #8]
 80041a6:	9203      	str	r2, [sp, #12]
 80041a8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80041aa:	f041 0104 	orr.w	r1, r1, #4
 80041ae:	6319      	str	r1, [r3, #48]	; 0x30
 80041b0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80041b2:	f001 0104 	and.w	r1, r1, #4
 80041b6:	9103      	str	r1, [sp, #12]
 80041b8:	9903      	ldr	r1, [sp, #12]
 80041ba:	9204      	str	r2, [sp, #16]
 80041bc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80041be:	f041 0108 	orr.w	r1, r1, #8
 80041c2:	6319      	str	r1, [r3, #48]	; 0x30
 80041c4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80041c6:	f001 0108 	and.w	r1, r1, #8
 80041ca:	9104      	str	r1, [sp, #16]
 80041cc:	9904      	ldr	r1, [sp, #16]
 80041ce:	9205      	str	r2, [sp, #20]
 80041d0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80041d2:	f041 0110 	orr.w	r1, r1, #16
 80041d6:	6319      	str	r1, [r3, #48]	; 0x30
 80041d8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80041da:	f001 0110 	and.w	r1, r1, #16
 80041de:	9105      	str	r1, [sp, #20]
 80041e0:	9905      	ldr	r1, [sp, #20]
 80041e2:	9206      	str	r2, [sp, #24]
 80041e4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80041e6:	f041 0120 	orr.w	r1, r1, #32
 80041ea:	6319      	str	r1, [r3, #48]	; 0x30
 80041ec:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80041ee:	f001 0120 	and.w	r1, r1, #32
 80041f2:	9106      	str	r1, [sp, #24]
 80041f4:	9906      	ldr	r1, [sp, #24]
 80041f6:	9207      	str	r2, [sp, #28]
 80041f8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80041fa:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80041fe:	6319      	str	r1, [r3, #48]	; 0x30
 8004200:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004202:	f001 0140 	and.w	r1, r1, #64	; 0x40
 8004206:	9107      	str	r1, [sp, #28]
 8004208:	9907      	ldr	r1, [sp, #28]
 800420a:	9208      	str	r2, [sp, #32]
 800420c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800420e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8004212:	6319      	str	r1, [r3, #48]	; 0x30
 8004214:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004216:	f001 0180 	and.w	r1, r1, #128	; 0x80
 800421a:	9108      	str	r1, [sp, #32]
 800421c:	9908      	ldr	r1, [sp, #32]
 800421e:	9209      	str	r2, [sp, #36]	; 0x24
 8004220:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004222:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8004226:	6319      	str	r1, [r3, #48]	; 0x30
 8004228:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800422a:	f401 7180 	and.w	r1, r1, #256	; 0x100
 800422e:	9109      	str	r1, [sp, #36]	; 0x24
 8004230:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004232:	920a      	str	r2, [sp, #40]	; 0x28
 8004234:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004236:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800423a:	6319      	str	r1, [r3, #48]	; 0x30
 800423c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800423e:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8004242:	910a      	str	r1, [sp, #40]	; 0x28
 8004244:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004246:	920b      	str	r2, [sp, #44]	; 0x2c
 8004248:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800424a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800424e:	631a      	str	r2, [r3, #48]	; 0x30
 8004250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004252:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004256:	930b      	str	r3, [sp, #44]	; 0x2c
 8004258:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800425a:	4b0a      	ldr	r3, [pc, #40]	; (8004284 <_ZN5TGpioILh8ELh11ELh1EEC1Ev+0x10c>)
 800425c:	6003      	str	r3, [r0, #0]
 800425e:	689a      	ldr	r2, [r3, #8]
 8004260:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8004264:	609a      	str	r2, [r3, #8]
 8004266:	689a      	ldr	r2, [r3, #8]
 8004268:	f442 0240 	orr.w	r2, r2, #12582912	; 0xc00000
 800426c:	609a      	str	r2, [r3, #8]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8004274:	601a      	str	r2, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	601a      	str	r2, [r3, #0]
 800427a:	b00c      	add	sp, #48	; 0x30
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	40023800 	andmi	r3, r2, r0, lsl #16
 8004284:	40022000 	andmi	r2, r2, r0

08004288 <_ZN5TGpioILh10ELh3ELh0EEC1Ev>:
 8004288:	b08c      	sub	sp, #48	; 0x30
 800428a:	4b45      	ldr	r3, [pc, #276]	; (80043a0 <_ZN5TGpioILh10ELh3ELh0EEC1Ev+0x118>)
 800428c:	2200      	movs	r2, #0
 800428e:	9201      	str	r2, [sp, #4]
 8004290:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004292:	f041 0101 	orr.w	r1, r1, #1
 8004296:	6319      	str	r1, [r3, #48]	; 0x30
 8004298:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800429a:	f001 0101 	and.w	r1, r1, #1
 800429e:	9101      	str	r1, [sp, #4]
 80042a0:	9901      	ldr	r1, [sp, #4]
 80042a2:	9202      	str	r2, [sp, #8]
 80042a4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80042a6:	f041 0102 	orr.w	r1, r1, #2
 80042aa:	6319      	str	r1, [r3, #48]	; 0x30
 80042ac:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80042ae:	f001 0102 	and.w	r1, r1, #2
 80042b2:	9102      	str	r1, [sp, #8]
 80042b4:	9902      	ldr	r1, [sp, #8]
 80042b6:	9203      	str	r2, [sp, #12]
 80042b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80042ba:	f041 0104 	orr.w	r1, r1, #4
 80042be:	6319      	str	r1, [r3, #48]	; 0x30
 80042c0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80042c2:	f001 0104 	and.w	r1, r1, #4
 80042c6:	9103      	str	r1, [sp, #12]
 80042c8:	9903      	ldr	r1, [sp, #12]
 80042ca:	9204      	str	r2, [sp, #16]
 80042cc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80042ce:	f041 0108 	orr.w	r1, r1, #8
 80042d2:	6319      	str	r1, [r3, #48]	; 0x30
 80042d4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80042d6:	f001 0108 	and.w	r1, r1, #8
 80042da:	9104      	str	r1, [sp, #16]
 80042dc:	9904      	ldr	r1, [sp, #16]
 80042de:	9205      	str	r2, [sp, #20]
 80042e0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80042e2:	f041 0110 	orr.w	r1, r1, #16
 80042e6:	6319      	str	r1, [r3, #48]	; 0x30
 80042e8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80042ea:	f001 0110 	and.w	r1, r1, #16
 80042ee:	9105      	str	r1, [sp, #20]
 80042f0:	9905      	ldr	r1, [sp, #20]
 80042f2:	9206      	str	r2, [sp, #24]
 80042f4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80042f6:	f041 0120 	orr.w	r1, r1, #32
 80042fa:	6319      	str	r1, [r3, #48]	; 0x30
 80042fc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80042fe:	f001 0120 	and.w	r1, r1, #32
 8004302:	9106      	str	r1, [sp, #24]
 8004304:	9906      	ldr	r1, [sp, #24]
 8004306:	9207      	str	r2, [sp, #28]
 8004308:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800430a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800430e:	6319      	str	r1, [r3, #48]	; 0x30
 8004310:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004312:	f001 0140 	and.w	r1, r1, #64	; 0x40
 8004316:	9107      	str	r1, [sp, #28]
 8004318:	9907      	ldr	r1, [sp, #28]
 800431a:	9208      	str	r2, [sp, #32]
 800431c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800431e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8004322:	6319      	str	r1, [r3, #48]	; 0x30
 8004324:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004326:	f001 0180 	and.w	r1, r1, #128	; 0x80
 800432a:	9108      	str	r1, [sp, #32]
 800432c:	9908      	ldr	r1, [sp, #32]
 800432e:	9209      	str	r2, [sp, #36]	; 0x24
 8004330:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004332:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8004336:	6319      	str	r1, [r3, #48]	; 0x30
 8004338:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800433a:	f401 7180 	and.w	r1, r1, #256	; 0x100
 800433e:	9109      	str	r1, [sp, #36]	; 0x24
 8004340:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004342:	920a      	str	r2, [sp, #40]	; 0x28
 8004344:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004346:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800434a:	6319      	str	r1, [r3, #48]	; 0x30
 800434c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800434e:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8004352:	910a      	str	r1, [sp, #40]	; 0x28
 8004354:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004356:	920b      	str	r2, [sp, #44]	; 0x2c
 8004358:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800435a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800435e:	631a      	str	r2, [r3, #48]	; 0x30
 8004360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004362:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004366:	930b      	str	r3, [sp, #44]	; 0x2c
 8004368:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800436a:	4b0e      	ldr	r3, [pc, #56]	; (80043a4 <_ZN5TGpioILh10ELh3ELh0EEC1Ev+0x11c>)
 800436c:	6003      	str	r3, [r0, #0]
 800436e:	689a      	ldr	r2, [r3, #8]
 8004370:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004374:	609a      	str	r2, [r3, #8]
 8004376:	689a      	ldr	r2, [r3, #8]
 8004378:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800437c:	609a      	str	r2, [r3, #8]
 800437e:	685a      	ldr	r2, [r3, #4]
 8004380:	f022 0208 	bic.w	r2, r2, #8
 8004384:	605a      	str	r2, [r3, #4]
 8004386:	685a      	ldr	r2, [r3, #4]
 8004388:	605a      	str	r2, [r3, #4]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004390:	601a      	str	r2, [r3, #0]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004398:	601a      	str	r2, [r3, #0]
 800439a:	b00c      	add	sp, #48	; 0x30
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	40023800 	andmi	r3, r2, r0, lsl #16
 80043a4:	40022800 	andmi	r2, r2, r0, lsl #16

080043a8 <_ZN8CLCDDemoC1Ev>:
 80043a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043ac:	4606      	mov	r6, r0
 80043ae:	4b3f      	ldr	r3, [pc, #252]	; (80044ac <_ZN8CLCDDemoC1Ev+0x104>)
 80043b0:	f846 3b18 	str.w	r3, [r6], #24
 80043b4:	4604      	mov	r4, r0
 80043b6:	4630      	mov	r0, r6
 80043b8:	f7ff fa90 	bl	80038dc <_ZN7CCameraC1Ev>
 80043bc:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 80043c0:	f7fe f9e7 	bl	8002792 <_ZN14CConvolution2DC1Ev>
 80043c4:	f104 006c 	add.w	r0, r4, #108	; 0x6c
 80043c8:	f7ff fed6 	bl	8004178 <_ZN5TGpioILh8ELh11ELh1EEC1Ev>
 80043cc:	f104 0070 	add.w	r0, r4, #112	; 0x70
 80043d0:	f7ff ff5a 	bl	8004288 <_ZN5TGpioILh10ELh3ELh0EEC1Ev>
 80043d4:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80043d6:	4d36      	ldr	r5, [pc, #216]	; (80044b0 <_ZN8CLCDDemoC1Ev+0x108>)
 80043d8:	2200      	movs	r2, #0
 80043da:	60e2      	str	r2, [r4, #12]
 80043dc:	694a      	ldr	r2, [r1, #20]
 80043de:	2300      	movs	r3, #0
 80043e0:	f042 0208 	orr.w	r2, r2, #8
 80043e4:	6063      	str	r3, [r4, #4]
 80043e6:	60a3      	str	r3, [r4, #8]
 80043e8:	614a      	str	r2, [r1, #20]
 80043ea:	6123      	str	r3, [r4, #16]
 80043ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80043f0:	6163      	str	r3, [r4, #20]
 80043f2:	f505 57af 	add.w	r7, r5, #5600	; 0x15e0
 80043f6:	f7ff fe0d 	bl	8004014 <_Z3rndv>
 80043fa:	4680      	mov	r8, r0
 80043fc:	482d      	ldr	r0, [pc, #180]	; (80044b4 <_ZN8CLCDDemoC1Ev+0x10c>)
 80043fe:	f7fe fa24 	bl	800284a <_ZN4CLCD9get_widthEv>
 8004402:	fbb8 f3f0 	udiv	r3, r8, r0
 8004406:	fb03 8010 	mls	r0, r3, r0, r8
 800440a:	f845 0c04 	str.w	r0, [r5, #-4]
 800440e:	f7ff fe01 	bl	8004014 <_Z3rndv>
 8004412:	4680      	mov	r8, r0
 8004414:	4827      	ldr	r0, [pc, #156]	; (80044b4 <_ZN8CLCDDemoC1Ev+0x10c>)
 8004416:	f7fe fa1b 	bl	8002850 <_ZN4CLCD10get_heightEv>
 800441a:	fbb8 f3f0 	udiv	r3, r8, r0
 800441e:	fb03 8010 	mls	r0, r3, r0, r8
 8004422:	6028      	str	r0, [r5, #0]
 8004424:	f7ff fdf6 	bl	8004014 <_Z3rndv>
 8004428:	07c2      	lsls	r2, r0, #31
 800442a:	bf4c      	ite	mi
 800442c:	2302      	movmi	r3, #2
 800442e:	f06f 0301 	mvnpl.w	r3, #1
 8004432:	606b      	str	r3, [r5, #4]
 8004434:	f7ff fdee 	bl	8004014 <_Z3rndv>
 8004438:	07c3      	lsls	r3, r0, #31
 800443a:	bf4c      	ite	mi
 800443c:	2302      	movmi	r3, #2
 800443e:	f06f 0301 	mvnpl.w	r3, #1
 8004442:	60ab      	str	r3, [r5, #8]
 8004444:	f7ff fde6 	bl	8004014 <_Z3rndv>
 8004448:	b2c0      	uxtb	r0, r0
 800444a:	60e8      	str	r0, [r5, #12]
 800444c:	f7ff fde2 	bl	8004014 <_Z3rndv>
 8004450:	b2c0      	uxtb	r0, r0
 8004452:	6128      	str	r0, [r5, #16]
 8004454:	f7ff fdde 	bl	8004014 <_Z3rndv>
 8004458:	b2c0      	uxtb	r0, r0
 800445a:	6168      	str	r0, [r5, #20]
 800445c:	351c      	adds	r5, #28
 800445e:	42bd      	cmp	r5, r7
 8004460:	d1c9      	bne.n	80043f6 <_ZN8CLCDDemoC1Ev+0x4e>
 8004462:	4630      	mov	r0, r6
 8004464:	f7ff fb04 	bl	8003a70 <_ZN7CCamera4initEv>
 8004468:	4601      	mov	r1, r0
 800446a:	b108      	cbz	r0, 8004470 <_ZN8CLCDDemoC1Ev+0xc8>
 800446c:	bf00      	nop
 800446e:	e7fd      	b.n	800446c <_ZN8CLCDDemoC1Ev+0xc4>
 8004470:	4810      	ldr	r0, [pc, #64]	; (80044b4 <_ZN8CLCDDemoC1Ev+0x10c>)
 8004472:	f7fe fa49 	bl	8002908 <_ZN4CLCD9FillLayerEt>
 8004476:	4630      	mov	r0, r6
 8004478:	f7fe ffe2 	bl	8003440 <_ZN7CCamera9get_res_yEv>
 800447c:	4605      	mov	r5, r0
 800447e:	4630      	mov	r0, r6
 8004480:	f7fe ffdc 	bl	800343c <_ZN7CCamera9get_res_xEv>
 8004484:	fb00 f105 	mul.w	r1, r0, r5
 8004488:	f3c1 015d 	ubfx	r1, r1, #1, #30
 800448c:	480a      	ldr	r0, [pc, #40]	; (80044b8 <_ZN8CLCDDemoC1Ev+0x110>)
 800448e:	f7fe fbf6 	bl	8002c7e <_ZN6CSDRam8allocateEj>
 8004492:	490a      	ldr	r1, [pc, #40]	; (80044bc <_ZN8CLCDDemoC1Ev+0x114>)
 8004494:	66a0      	str	r0, [r4, #104]	; 0x68
 8004496:	4602      	mov	r2, r0
 8004498:	4809      	ldr	r0, [pc, #36]	; (80044c0 <_ZN8CLCDDemoC1Ev+0x118>)
 800449a:	f000 fb7c 	bl	8004b96 <_ZN9CTerminal6printfEPKcz>
 800449e:	4630      	mov	r0, r6
 80044a0:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80044a2:	f7fe ffbd 	bl	8003420 <_ZN7CCamera12stream_startEPm>
 80044a6:	4620      	mov	r0, r4
 80044a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80044ac:	08005298 	stmdaeq	r0, {r3, r4, r7, r9, ip, lr}
 80044b0:	2000078c 	andcs	r0, r0, ip, lsl #15
 80044b4:	200005b4 			; <UNDEFINED> instruction: 0x200005b4
 80044b8:	20000678 	andcs	r0, r0, r8, ror r6
 80044bc:	080052ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, ip, lr}
 80044c0:	20002101 	andcs	r2, r0, r1, lsl #2

080044c4 <_ZN6CTimerD1Ev>:
 80044c4:	4770      	bx	lr
 80044c6:	0000      	movs	r0, r0

080044c8 <_ZN6CTimer8add_taskEP7CThreadjb>:
 80044c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044ca:	b672      	cpsid	i
 80044cc:	2500      	movs	r5, #0
 80044ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80044d2:	2614      	movs	r6, #20
 80044d4:	4c0d      	ldr	r4, [pc, #52]	; (800450c <_ZN6CTimer8add_taskEP7CThreadjb+0x44>)
 80044d6:	436e      	muls	r6, r5
 80044d8:	19a7      	adds	r7, r4, r6
 80044da:	59a6      	ldr	r6, [r4, r6]
 80044dc:	b91e      	cbnz	r6, 80044e6 <_ZN6CTimer8add_taskEP7CThreadjb+0x1e>
 80044de:	687e      	ldr	r6, [r7, #4]
 80044e0:	2e00      	cmp	r6, #0
 80044e2:	bf08      	it	eq
 80044e4:	4628      	moveq	r0, r5
 80044e6:	3501      	adds	r5, #1
 80044e8:	2d20      	cmp	r5, #32
 80044ea:	d1f2      	bne.n	80044d2 <_ZN6CTimer8add_taskEP7CThreadjb+0xa>
 80044ec:	1c45      	adds	r5, r0, #1
 80044ee:	d00a      	beq.n	8004506 <_ZN6CTimer8add_taskEP7CThreadjb+0x3e>
 80044f0:	2514      	movs	r5, #20
 80044f2:	b2c6      	uxtb	r6, r0
 80044f4:	436e      	muls	r6, r5
 80044f6:	19a5      	adds	r5, r4, r6
 80044f8:	2700      	movs	r7, #0
 80044fa:	51a7      	str	r7, [r4, r6]
 80044fc:	6069      	str	r1, [r5, #4]
 80044fe:	60aa      	str	r2, [r5, #8]
 8004500:	60ea      	str	r2, [r5, #12]
 8004502:	742f      	strb	r7, [r5, #16]
 8004504:	746b      	strb	r3, [r5, #17]
 8004506:	b662      	cpsie	i
 8004508:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800450a:	bf00      	nop
 800450c:	20001d6c 	andcs	r1, r0, ip, ror #26

08004510 <_ZN6CTimer14test_and_clearEh>:
 8004510:	b672      	cpsid	i
 8004512:	4b07      	ldr	r3, [pc, #28]	; (8004530 <_ZN6CTimer14test_and_clearEh+0x20>)
 8004514:	2214      	movs	r2, #20
 8004516:	fb02 3101 	mla	r1, r2, r1, r3
 800451a:	7c0b      	ldrb	r3, [r1, #16]
 800451c:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8004520:	b11b      	cbz	r3, 800452a <_ZN6CTimer14test_and_clearEh+0x1a>
 8004522:	7c08      	ldrb	r0, [r1, #16]
 8004524:	2300      	movs	r3, #0
 8004526:	b2c0      	uxtb	r0, r0
 8004528:	740b      	strb	r3, [r1, #16]
 800452a:	b662      	cpsie	i
 800452c:	4770      	bx	lr
 800452e:	bf00      	nop
 8004530:	20001d6c 	andcs	r1, r0, ip, ror #26

08004534 <_ZN6CTimer4mainEv>:
 8004534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004538:	4607      	mov	r7, r0
 800453a:	2400      	movs	r4, #0
 800453c:	4e0f      	ldr	r6, [pc, #60]	; (800457c <_ZN6CTimer4mainEv+0x48>)
 800453e:	2514      	movs	r5, #20
 8004540:	4365      	muls	r5, r4
 8004542:	1973      	adds	r3, r6, r5
 8004544:	3310      	adds	r3, #16
 8004546:	46b0      	mov	r8, r6
 8004548:	785b      	ldrb	r3, [r3, #1]
 800454a:	b18b      	cbz	r3, 8004570 <_ZN6CTimer4mainEv+0x3c>
 800454c:	4638      	mov	r0, r7
 800454e:	4621      	mov	r1, r4
 8004550:	f7ff ffde 	bl	8004510 <_ZN6CTimer14test_and_clearEh>
 8004554:	b160      	cbz	r0, 8004570 <_ZN6CTimer4mainEv+0x3c>
 8004556:	5973      	ldr	r3, [r6, r5]
 8004558:	b10b      	cbz	r3, 800455e <_ZN6CTimer4mainEv+0x2a>
 800455a:	5973      	ldr	r3, [r6, r5]
 800455c:	4798      	blx	r3
 800455e:	2314      	movs	r3, #20
 8004560:	fb03 8304 	mla	r3, r3, r4, r8
 8004564:	685a      	ldr	r2, [r3, #4]
 8004566:	b11a      	cbz	r2, 8004570 <_ZN6CTimer4mainEv+0x3c>
 8004568:	6858      	ldr	r0, [r3, #4]
 800456a:	6803      	ldr	r3, [r0, #0]
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	4798      	blx	r3
 8004570:	3401      	adds	r4, #1
 8004572:	b2e4      	uxtb	r4, r4
 8004574:	2c20      	cmp	r4, #32
 8004576:	bf28      	it	cs
 8004578:	2400      	movcs	r4, #0
 800457a:	e7df      	b.n	800453c <_ZN6CTimer4mainEv+0x8>
 800457c:	20001d6c 	andcs	r1, r0, ip, ror #26

08004580 <_ZN6CTimer8get_timeEv>:
 8004580:	b082      	sub	sp, #8
 8004582:	b672      	cpsid	i
 8004584:	4b03      	ldr	r3, [pc, #12]	; (8004594 <_ZN6CTimer8get_timeEv+0x14>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	9301      	str	r3, [sp, #4]
 800458a:	b662      	cpsie	i
 800458c:	9801      	ldr	r0, [sp, #4]
 800458e:	b002      	add	sp, #8
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	20001d68 	andcs	r1, r0, r8, ror #26

08004598 <TIM2_IRQHandler>:
 8004598:	b538      	push	{r3, r4, r5, lr}
 800459a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800459e:	691a      	ldr	r2, [r3, #16]
 80045a0:	07d2      	lsls	r2, r2, #31
 80045a2:	d533      	bpl.n	800460c <TIM2_IRQHandler+0x74>
 80045a4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80045a8:	611a      	str	r2, [r3, #16]
 80045aa:	2400      	movs	r4, #0
 80045ac:	4918      	ldr	r1, [pc, #96]	; (8004610 <TIM2_IRQHandler+0x78>)
 80045ae:	2314      	movs	r3, #20
 80045b0:	fb03 1304 	mla	r3, r3, r4, r1
 80045b4:	f103 0208 	add.w	r2, r3, #8
 80045b8:	6850      	ldr	r0, [r2, #4]
 80045ba:	460d      	mov	r5, r1
 80045bc:	b118      	cbz	r0, 80045c6 <TIM2_IRQHandler+0x2e>
 80045be:	6853      	ldr	r3, [r2, #4]
 80045c0:	3b01      	subs	r3, #1
 80045c2:	6053      	str	r3, [r2, #4]
 80045c4:	e01b      	b.n	80045fe <TIM2_IRQHandler+0x66>
 80045c6:	6898      	ldr	r0, [r3, #8]
 80045c8:	6050      	str	r0, [r2, #4]
 80045ca:	7c1a      	ldrb	r2, [r3, #16]
 80045cc:	2aff      	cmp	r2, #255	; 0xff
 80045ce:	bf1f      	itttt	ne
 80045d0:	7c1a      	ldrbne	r2, [r3, #16]
 80045d2:	3201      	addne	r2, #1
 80045d4:	b2d2      	uxtbne	r2, r2
 80045d6:	741a      	strbne	r2, [r3, #16]
 80045d8:	2314      	movs	r3, #20
 80045da:	4363      	muls	r3, r4
 80045dc:	18ca      	adds	r2, r1, r3
 80045de:	3210      	adds	r2, #16
 80045e0:	7852      	ldrb	r2, [r2, #1]
 80045e2:	b962      	cbnz	r2, 80045fe <TIM2_IRQHandler+0x66>
 80045e4:	58ca      	ldr	r2, [r1, r3]
 80045e6:	b10a      	cbz	r2, 80045ec <TIM2_IRQHandler+0x54>
 80045e8:	58cb      	ldr	r3, [r1, r3]
 80045ea:	4798      	blx	r3
 80045ec:	2314      	movs	r3, #20
 80045ee:	fb03 5304 	mla	r3, r3, r4, r5
 80045f2:	685a      	ldr	r2, [r3, #4]
 80045f4:	b11a      	cbz	r2, 80045fe <TIM2_IRQHandler+0x66>
 80045f6:	6858      	ldr	r0, [r3, #4]
 80045f8:	6803      	ldr	r3, [r0, #0]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	4798      	blx	r3
 80045fe:	3401      	adds	r4, #1
 8004600:	2c20      	cmp	r4, #32
 8004602:	d1d3      	bne.n	80045ac <TIM2_IRQHandler+0x14>
 8004604:	4a03      	ldr	r2, [pc, #12]	; (8004614 <TIM2_IRQHandler+0x7c>)
 8004606:	6813      	ldr	r3, [r2, #0]
 8004608:	3301      	adds	r3, #1
 800460a:	6013      	str	r3, [r2, #0]
 800460c:	bd38      	pop	{r3, r4, r5, pc}
 800460e:	bf00      	nop
 8004610:	20001d6c 	andcs	r1, r0, ip, ror #26
 8004614:	20001d68 	andcs	r1, r0, r8, ror #26

08004618 <_ZN6CTimer12timer_2_initEm>:
 8004618:	b510      	push	{r4, lr}
 800461a:	b092      	sub	sp, #72	; 0x48
 800461c:	460c      	mov	r4, r1
 800461e:	f7fd fe25 	bl	800226c <HAL_RCC_GetPCLK1Freq>
 8004622:	2c00      	cmp	r4, #0
 8004624:	ea4f 0340 	mov.w	r3, r0, lsl #1
 8004628:	bf08      	it	eq
 800462a:	2401      	moveq	r4, #1
 800462c:	42a0      	cmp	r0, r4
 800462e:	ee07 3a90 	vmov	s15, r3
 8004632:	bf28      	it	cs
 8004634:	4620      	movcs	r0, r4
 8004636:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800463a:	ee07 0a90 	vmov	s15, r0
 800463e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004642:	2400      	movs	r4, #0
 8004644:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8004648:	4b1c      	ldr	r3, [pc, #112]	; (80046bc <_ZN6CTimer12timer_2_initEm+0xa4>)
 800464a:	9402      	str	r4, [sp, #8]
 800464c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800464e:	f041 0101 	orr.w	r1, r1, #1
 8004652:	6419      	str	r1, [r3, #64]	; 0x40
 8004654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004656:	9407      	str	r4, [sp, #28]
 8004658:	f003 0301 	and.w	r3, r3, #1
 800465c:	9302      	str	r3, [sp, #8]
 800465e:	9b02      	ldr	r3, [sp, #8]
 8004660:	9405      	str	r4, [sp, #20]
 8004662:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004666:	9303      	str	r3, [sp, #12]
 8004668:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 800466c:	a803      	add	r0, sp, #12
 800466e:	ee17 2a10 	vmov	r2, s14
 8004672:	0c12      	lsrs	r2, r2, #16
 8004674:	1c53      	adds	r3, r2, #1
 8004676:	ee07 3a10 	vmov	s14, r3
 800467a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800467e:	9204      	str	r2, [sp, #16]
 8004680:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8004684:	9408      	str	r4, [sp, #32]
 8004686:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800468a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800468e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004692:	edcd 7a01 	vstr	s15, [sp, #4]
 8004696:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800469a:	9306      	str	r3, [sp, #24]
 800469c:	f7fd fa58 	bl	8001b50 <HAL_TIM_Base_Init>
 80046a0:	2103      	movs	r1, #3
 80046a2:	4622      	mov	r2, r4
 80046a4:	201c      	movs	r0, #28
 80046a6:	f7fc fdc1 	bl	800122c <HAL_NVIC_SetPriority>
 80046aa:	201c      	movs	r0, #28
 80046ac:	f7fc fdee 	bl	800128c <HAL_NVIC_EnableIRQ>
 80046b0:	a803      	add	r0, sp, #12
 80046b2:	f7fd f9de 	bl	8001a72 <HAL_TIM_Base_Start_IT>
 80046b6:	b012      	add	sp, #72	; 0x48
 80046b8:	bd10      	pop	{r4, pc}
 80046ba:	bf00      	nop
 80046bc:	40023800 	andmi	r3, r2, r0, lsl #16

080046c0 <_ZN6CTimer4initEv>:
 80046c0:	b538      	push	{r3, r4, r5, lr}
 80046c2:	2400      	movs	r4, #0
 80046c4:	4d0d      	ldr	r5, [pc, #52]	; (80046fc <_ZN6CTimer4initEv+0x3c>)
 80046c6:	2114      	movs	r1, #20
 80046c8:	4361      	muls	r1, r4
 80046ca:	186a      	adds	r2, r5, r1
 80046cc:	2300      	movs	r3, #0
 80046ce:	3401      	adds	r4, #1
 80046d0:	506b      	str	r3, [r5, r1]
 80046d2:	2c20      	cmp	r4, #32
 80046d4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80046d8:	6053      	str	r3, [r2, #4]
 80046da:	6091      	str	r1, [r2, #8]
 80046dc:	60d3      	str	r3, [r2, #12]
 80046de:	7413      	strb	r3, [r2, #16]
 80046e0:	7453      	strb	r3, [r2, #17]
 80046e2:	d1ef      	bne.n	80046c4 <_ZN6CTimer4initEv+0x4>
 80046e4:	4a06      	ldr	r2, [pc, #24]	; (8004700 <_ZN6CTimer4initEv+0x40>)
 80046e6:	6013      	str	r3, [r2, #0]
 80046e8:	4a06      	ldr	r2, [pc, #24]	; (8004704 <_ZN6CTimer4initEv+0x44>)
 80046ea:	6003      	str	r3, [r0, #0]
 80046ec:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80046ee:	f043 0301 	orr.w	r3, r3, #1
 80046f2:	6413      	str	r3, [r2, #64]	; 0x40
 80046f4:	f7ff ff90 	bl	8004618 <_ZN6CTimer12timer_2_initEm>
 80046f8:	b662      	cpsie	i
 80046fa:	bd38      	pop	{r3, r4, r5, pc}
 80046fc:	20001d6c 	andcs	r1, r0, ip, ror #26
 8004700:	20001d68 	andcs	r1, r0, r8, ror #26
 8004704:	40023800 	andmi	r3, r2, r0, lsl #16

08004708 <_GLOBAL__sub_I_timer>:
 8004708:	4802      	ldr	r0, [pc, #8]	; (8004714 <_GLOBAL__sub_I_timer+0xc>)
 800470a:	4903      	ldr	r1, [pc, #12]	; (8004718 <_GLOBAL__sub_I_timer+0x10>)
 800470c:	4a03      	ldr	r2, [pc, #12]	; (800471c <_GLOBAL__sub_I_timer+0x14>)
 800470e:	f000 bc7f 	b.w	8005010 <__aeabi_atexit>
 8004712:	bf00      	nop
 8004714:	20001fec 	andcs	r1, r0, ip, ror #31
 8004718:	080044c5 	stmdaeq	r0, {r0, r2, r6, r7, sl, lr}
 800471c:	20000000 	andcs	r0, r0, r0

08004720 <scheduler>:
 8004720:	4a02      	ldr	r2, [pc, #8]	; (800472c <scheduler+0xc>)
 8004722:	6813      	ldr	r3, [r2, #0]
 8004724:	3301      	adds	r3, #1
 8004726:	6013      	str	r3, [r2, #0]
 8004728:	4770      	bx	lr
 800472a:	bf00      	nop
 800472c:	20001ff0 	strdcs	r1, [r0], -r0

08004730 <SysTick_Handler>:
 8004730:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004734:	f3ef 8208 	mrs	r2, MSP
 8004738:	4c0c      	ldr	r4, [pc, #48]	; (800476c <SysTick_Handler+0x3c>)
 800473a:	4d0d      	ldr	r5, [pc, #52]	; (8004770 <SysTick_Handler+0x40>)
 800473c:	6823      	ldr	r3, [r4, #0]
 800473e:	3301      	adds	r3, #1
 8004740:	bf1b      	ittet	ne
 8004742:	6823      	ldrne	r3, [r4, #0]
 8004744:	eb05 03c3 	addne.w	r3, r5, r3, lsl #3
 8004748:	2300      	moveq	r3, #0
 800474a:	605a      	strne	r2, [r3, #4]
 800474c:	bf08      	it	eq
 800474e:	6023      	streq	r3, [r4, #0]
 8004750:	f7ff ffe6 	bl	8004720 <scheduler>
 8004754:	6823      	ldr	r3, [r4, #0]
 8004756:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800475a:	f06f 0306 	mvn.w	r3, #6
 800475e:	686a      	ldr	r2, [r5, #4]
 8004760:	469e      	mov	lr, r3
 8004762:	f382 8808 	msr	MSP, r2
 8004766:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800476a:	4770      	bx	lr
 800476c:	20001ff0 	strdcs	r1, [r0], -r0
 8004770:	20001ff4 	strdcs	r1, [r0], -r4

08004774 <_ZN5TGpioILh5ELh7ELh1EEC1Ev>:
 8004774:	b08c      	sub	sp, #48	; 0x30
 8004776:	4b41      	ldr	r3, [pc, #260]	; (800487c <_ZN5TGpioILh5ELh7ELh1EEC1Ev+0x108>)
 8004778:	2200      	movs	r2, #0
 800477a:	9201      	str	r2, [sp, #4]
 800477c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800477e:	f041 0101 	orr.w	r1, r1, #1
 8004782:	6319      	str	r1, [r3, #48]	; 0x30
 8004784:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004786:	f001 0101 	and.w	r1, r1, #1
 800478a:	9101      	str	r1, [sp, #4]
 800478c:	9901      	ldr	r1, [sp, #4]
 800478e:	9202      	str	r2, [sp, #8]
 8004790:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004792:	f041 0102 	orr.w	r1, r1, #2
 8004796:	6319      	str	r1, [r3, #48]	; 0x30
 8004798:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800479a:	f001 0102 	and.w	r1, r1, #2
 800479e:	9102      	str	r1, [sp, #8]
 80047a0:	9902      	ldr	r1, [sp, #8]
 80047a2:	9203      	str	r2, [sp, #12]
 80047a4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80047a6:	f041 0104 	orr.w	r1, r1, #4
 80047aa:	6319      	str	r1, [r3, #48]	; 0x30
 80047ac:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80047ae:	f001 0104 	and.w	r1, r1, #4
 80047b2:	9103      	str	r1, [sp, #12]
 80047b4:	9903      	ldr	r1, [sp, #12]
 80047b6:	9204      	str	r2, [sp, #16]
 80047b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80047ba:	f041 0108 	orr.w	r1, r1, #8
 80047be:	6319      	str	r1, [r3, #48]	; 0x30
 80047c0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80047c2:	f001 0108 	and.w	r1, r1, #8
 80047c6:	9104      	str	r1, [sp, #16]
 80047c8:	9904      	ldr	r1, [sp, #16]
 80047ca:	9205      	str	r2, [sp, #20]
 80047cc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80047ce:	f041 0110 	orr.w	r1, r1, #16
 80047d2:	6319      	str	r1, [r3, #48]	; 0x30
 80047d4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80047d6:	f001 0110 	and.w	r1, r1, #16
 80047da:	9105      	str	r1, [sp, #20]
 80047dc:	9905      	ldr	r1, [sp, #20]
 80047de:	9206      	str	r2, [sp, #24]
 80047e0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80047e2:	f041 0120 	orr.w	r1, r1, #32
 80047e6:	6319      	str	r1, [r3, #48]	; 0x30
 80047e8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80047ea:	f001 0120 	and.w	r1, r1, #32
 80047ee:	9106      	str	r1, [sp, #24]
 80047f0:	9906      	ldr	r1, [sp, #24]
 80047f2:	9207      	str	r2, [sp, #28]
 80047f4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80047f6:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80047fa:	6319      	str	r1, [r3, #48]	; 0x30
 80047fc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80047fe:	f001 0140 	and.w	r1, r1, #64	; 0x40
 8004802:	9107      	str	r1, [sp, #28]
 8004804:	9907      	ldr	r1, [sp, #28]
 8004806:	9208      	str	r2, [sp, #32]
 8004808:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800480a:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 800480e:	6319      	str	r1, [r3, #48]	; 0x30
 8004810:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004812:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8004816:	9108      	str	r1, [sp, #32]
 8004818:	9908      	ldr	r1, [sp, #32]
 800481a:	9209      	str	r2, [sp, #36]	; 0x24
 800481c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800481e:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8004822:	6319      	str	r1, [r3, #48]	; 0x30
 8004824:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004826:	f401 7180 	and.w	r1, r1, #256	; 0x100
 800482a:	9109      	str	r1, [sp, #36]	; 0x24
 800482c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800482e:	920a      	str	r2, [sp, #40]	; 0x28
 8004830:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004832:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8004836:	6319      	str	r1, [r3, #48]	; 0x30
 8004838:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800483a:	f401 7100 	and.w	r1, r1, #512	; 0x200
 800483e:	910a      	str	r1, [sp, #40]	; 0x28
 8004840:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004842:	920b      	str	r2, [sp, #44]	; 0x2c
 8004844:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004846:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800484a:	631a      	str	r2, [r3, #48]	; 0x30
 800484c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800484e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004852:	930b      	str	r3, [sp, #44]	; 0x2c
 8004854:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004856:	4b0a      	ldr	r3, [pc, #40]	; (8004880 <_ZN5TGpioILh5ELh7ELh1EEC1Ev+0x10c>)
 8004858:	6003      	str	r3, [r0, #0]
 800485a:	689a      	ldr	r2, [r3, #8]
 800485c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8004860:	609a      	str	r2, [r3, #8]
 8004862:	689a      	ldr	r2, [r3, #8]
 8004864:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8004868:	609a      	str	r2, [r3, #8]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8004870:	601a      	str	r2, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	601a      	str	r2, [r3, #0]
 8004876:	b00c      	add	sp, #48	; 0x30
 8004878:	4770      	bx	lr
 800487a:	bf00      	nop
 800487c:	40023800 	andmi	r3, r2, r0, lsl #16
 8004880:	40021400 	andmi	r1, r2, r0, lsl #8

08004884 <_ZN5TGpioILh5ELh6ELh1EEC1Ev>:
 8004884:	b08c      	sub	sp, #48	; 0x30
 8004886:	4b41      	ldr	r3, [pc, #260]	; (800498c <_ZN5TGpioILh5ELh6ELh1EEC1Ev+0x108>)
 8004888:	2200      	movs	r2, #0
 800488a:	9201      	str	r2, [sp, #4]
 800488c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800488e:	f041 0101 	orr.w	r1, r1, #1
 8004892:	6319      	str	r1, [r3, #48]	; 0x30
 8004894:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004896:	f001 0101 	and.w	r1, r1, #1
 800489a:	9101      	str	r1, [sp, #4]
 800489c:	9901      	ldr	r1, [sp, #4]
 800489e:	9202      	str	r2, [sp, #8]
 80048a0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80048a2:	f041 0102 	orr.w	r1, r1, #2
 80048a6:	6319      	str	r1, [r3, #48]	; 0x30
 80048a8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80048aa:	f001 0102 	and.w	r1, r1, #2
 80048ae:	9102      	str	r1, [sp, #8]
 80048b0:	9902      	ldr	r1, [sp, #8]
 80048b2:	9203      	str	r2, [sp, #12]
 80048b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80048b6:	f041 0104 	orr.w	r1, r1, #4
 80048ba:	6319      	str	r1, [r3, #48]	; 0x30
 80048bc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80048be:	f001 0104 	and.w	r1, r1, #4
 80048c2:	9103      	str	r1, [sp, #12]
 80048c4:	9903      	ldr	r1, [sp, #12]
 80048c6:	9204      	str	r2, [sp, #16]
 80048c8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80048ca:	f041 0108 	orr.w	r1, r1, #8
 80048ce:	6319      	str	r1, [r3, #48]	; 0x30
 80048d0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80048d2:	f001 0108 	and.w	r1, r1, #8
 80048d6:	9104      	str	r1, [sp, #16]
 80048d8:	9904      	ldr	r1, [sp, #16]
 80048da:	9205      	str	r2, [sp, #20]
 80048dc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80048de:	f041 0110 	orr.w	r1, r1, #16
 80048e2:	6319      	str	r1, [r3, #48]	; 0x30
 80048e4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80048e6:	f001 0110 	and.w	r1, r1, #16
 80048ea:	9105      	str	r1, [sp, #20]
 80048ec:	9905      	ldr	r1, [sp, #20]
 80048ee:	9206      	str	r2, [sp, #24]
 80048f0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80048f2:	f041 0120 	orr.w	r1, r1, #32
 80048f6:	6319      	str	r1, [r3, #48]	; 0x30
 80048f8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80048fa:	f001 0120 	and.w	r1, r1, #32
 80048fe:	9106      	str	r1, [sp, #24]
 8004900:	9906      	ldr	r1, [sp, #24]
 8004902:	9207      	str	r2, [sp, #28]
 8004904:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004906:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800490a:	6319      	str	r1, [r3, #48]	; 0x30
 800490c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800490e:	f001 0140 	and.w	r1, r1, #64	; 0x40
 8004912:	9107      	str	r1, [sp, #28]
 8004914:	9907      	ldr	r1, [sp, #28]
 8004916:	9208      	str	r2, [sp, #32]
 8004918:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800491a:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 800491e:	6319      	str	r1, [r3, #48]	; 0x30
 8004920:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004922:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8004926:	9108      	str	r1, [sp, #32]
 8004928:	9908      	ldr	r1, [sp, #32]
 800492a:	9209      	str	r2, [sp, #36]	; 0x24
 800492c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800492e:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8004932:	6319      	str	r1, [r3, #48]	; 0x30
 8004934:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004936:	f401 7180 	and.w	r1, r1, #256	; 0x100
 800493a:	9109      	str	r1, [sp, #36]	; 0x24
 800493c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800493e:	920a      	str	r2, [sp, #40]	; 0x28
 8004940:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004942:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8004946:	6319      	str	r1, [r3, #48]	; 0x30
 8004948:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800494a:	f401 7100 	and.w	r1, r1, #512	; 0x200
 800494e:	910a      	str	r1, [sp, #40]	; 0x28
 8004950:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004952:	920b      	str	r2, [sp, #44]	; 0x2c
 8004954:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004956:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800495a:	631a      	str	r2, [r3, #48]	; 0x30
 800495c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800495e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004962:	930b      	str	r3, [sp, #44]	; 0x2c
 8004964:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004966:	4b0a      	ldr	r3, [pc, #40]	; (8004990 <_ZN5TGpioILh5ELh6ELh1EEC1Ev+0x10c>)
 8004968:	6003      	str	r3, [r0, #0]
 800496a:	689a      	ldr	r2, [r3, #8]
 800496c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8004970:	609a      	str	r2, [r3, #8]
 8004972:	689a      	ldr	r2, [r3, #8]
 8004974:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8004978:	609a      	str	r2, [r3, #8]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8004980:	601a      	str	r2, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	601a      	str	r2, [r3, #0]
 8004986:	b00c      	add	sp, #48	; 0x30
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	40023800 	andmi	r3, r2, r0, lsl #16
 8004990:	40021400 	andmi	r1, r2, r0, lsl #8

08004994 <_GLOBAL__sub_I_i2c>:
 8004994:	b510      	push	{r4, lr}
 8004996:	4c09      	ldr	r4, [pc, #36]	; (80049bc <_GLOBAL__sub_I_i2c+0x28>)
 8004998:	4620      	mov	r0, r4
 800499a:	f7ff feeb 	bl	8004774 <_ZN5TGpioILh5ELh7ELh1EEC1Ev>
 800499e:	1d20      	adds	r0, r4, #4
 80049a0:	f7ff ff70 	bl	8004884 <_ZN5TGpioILh5ELh6ELh1EEC1Ev>
 80049a4:	6822      	ldr	r2, [r4, #0]
 80049a6:	6953      	ldr	r3, [r2, #20]
 80049a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049ac:	6153      	str	r3, [r2, #20]
 80049ae:	6862      	ldr	r2, [r4, #4]
 80049b0:	6953      	ldr	r3, [r2, #20]
 80049b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049b6:	6153      	str	r3, [r2, #20]
 80049b8:	bd10      	pop	{r4, pc}
 80049ba:	bf00      	nop
 80049bc:	200020f4 	strdcs	r2, [r0], -r4

080049c0 <_ZN4CMemD1Ev>:
 80049c0:	4770      	bx	lr

080049c2 <_ZdlPv>:
 80049c2:	4770      	bx	lr

080049c4 <_GLOBAL__sub_I_mem>:
 80049c4:	4803      	ldr	r0, [pc, #12]	; (80049d4 <_GLOBAL__sub_I_mem+0x10>)
 80049c6:	4b04      	ldr	r3, [pc, #16]	; (80049d8 <_GLOBAL__sub_I_mem+0x14>)
 80049c8:	4904      	ldr	r1, [pc, #16]	; (80049dc <_GLOBAL__sub_I_mem+0x18>)
 80049ca:	4a05      	ldr	r2, [pc, #20]	; (80049e0 <_GLOBAL__sub_I_mem+0x1c>)
 80049cc:	6003      	str	r3, [r0, #0]
 80049ce:	f000 bb1f 	b.w	8005010 <__aeabi_atexit>
 80049d2:	bf00      	nop
 80049d4:	200020fc 	strdcs	r2, [r0], -ip
 80049d8:	20002104 	andcs	r2, r0, r4, lsl #2
 80049dc:	080049c1 	stmdaeq	r0, {r0, r6, r7, r8, fp, lr}
 80049e0:	20000000 	andcs	r0, r0, r0

080049e4 <_ZN3CFMD1Ev>:
 80049e4:	4770      	bx	lr
 80049e6:	0000      	movs	r0, r0

080049e8 <_GLOBAL__sub_I_fm>:
 80049e8:	4802      	ldr	r0, [pc, #8]	; (80049f4 <_GLOBAL__sub_I_fm+0xc>)
 80049ea:	4903      	ldr	r1, [pc, #12]	; (80049f8 <_GLOBAL__sub_I_fm+0x10>)
 80049ec:	4a03      	ldr	r2, [pc, #12]	; (80049fc <_GLOBAL__sub_I_fm+0x14>)
 80049ee:	f000 bb0f 	b.w	8005010 <__aeabi_atexit>
 80049f2:	bf00      	nop
 80049f4:	20002100 	andcs	r2, r0, r0, lsl #2
 80049f8:	080049e5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r8, fp, lr}
 80049fc:	20000000 	andcs	r0, r0, r0

08004a00 <_ZN9CTerminalD1Ev>:
 8004a00:	b510      	push	{r4, lr}
 8004a02:	4604      	mov	r4, r0
 8004a04:	f000 faa3 	bl	8004f4e <_ZN6CUSARTD1Ev>
 8004a08:	4620      	mov	r0, r4
 8004a0a:	bd10      	pop	{r4, pc}

08004a0c <_ZN9CTerminal4putsEPKc>:
 8004a0c:	b538      	push	{r3, r4, r5, lr}
 8004a0e:	4605      	mov	r5, r0
 8004a10:	1e4c      	subs	r4, r1, #1
 8004a12:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8004a16:	b119      	cbz	r1, 8004a20 <_ZN9CTerminal4putsEPKc+0x14>
 8004a18:	4628      	mov	r0, r5
 8004a1a:	f000 faef 	bl	8004ffc <_ZN6CUSART8put_charEc>
 8004a1e:	e7f8      	b.n	8004a12 <_ZN9CTerminal4putsEPKc+0x6>
 8004a20:	bd38      	pop	{r3, r4, r5, pc}

08004a22 <_ZN9CTerminal4putsEPc>:
 8004a22:	b538      	push	{r3, r4, r5, lr}
 8004a24:	4605      	mov	r5, r0
 8004a26:	1e4c      	subs	r4, r1, #1
 8004a28:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8004a2c:	b119      	cbz	r1, 8004a36 <_ZN9CTerminal4putsEPc+0x14>
 8004a2e:	4628      	mov	r0, r5
 8004a30:	f000 fae4 	bl	8004ffc <_ZN6CUSART8put_charEc>
 8004a34:	e7f8      	b.n	8004a28 <_ZN9CTerminal4putsEPc+0x6>
 8004a36:	bd38      	pop	{r3, r4, r5, pc}

08004a38 <_ZN9CTerminal4putiEl>:
 8004a38:	b530      	push	{r4, r5, lr}
 8004a3a:	b085      	sub	sp, #20
 8004a3c:	1e0b      	subs	r3, r1, #0
 8004a3e:	f04f 0200 	mov.w	r2, #0
 8004a42:	bfba      	itte	lt
 8004a44:	425b      	neglt	r3, r3
 8004a46:	2401      	movlt	r4, #1
 8004a48:	4614      	movge	r4, r2
 8004a4a:	f88d 200f 	strb.w	r2, [sp, #15]
 8004a4e:	210a      	movs	r1, #10
 8004a50:	220a      	movs	r2, #10
 8004a52:	fb93 f5f2 	sdiv	r5, r3, r2
 8004a56:	fb02 3315 	mls	r3, r2, r5, r3
 8004a5a:	aa04      	add	r2, sp, #16
 8004a5c:	440a      	add	r2, r1
 8004a5e:	3330      	adds	r3, #48	; 0x30
 8004a60:	f802 3c0c 	strb.w	r3, [r2, #-12]
 8004a64:	1e4a      	subs	r2, r1, #1
 8004a66:	b2d2      	uxtb	r2, r2
 8004a68:	462b      	mov	r3, r5
 8004a6a:	b10d      	cbz	r5, 8004a70 <_ZN9CTerminal4putiEl+0x38>
 8004a6c:	4611      	mov	r1, r2
 8004a6e:	e7ef      	b.n	8004a50 <_ZN9CTerminal4putiEl+0x18>
 8004a70:	b12c      	cbz	r4, 8004a7e <_ZN9CTerminal4putiEl+0x46>
 8004a72:	ab04      	add	r3, sp, #16
 8004a74:	4413      	add	r3, r2
 8004a76:	212d      	movs	r1, #45	; 0x2d
 8004a78:	f803 1c0c 	strb.w	r1, [r3, #-12]
 8004a7c:	4611      	mov	r1, r2
 8004a7e:	ab01      	add	r3, sp, #4
 8004a80:	4419      	add	r1, r3
 8004a82:	f7ff ffce 	bl	8004a22 <_ZN9CTerminal4putsEPc>
 8004a86:	b005      	add	sp, #20
 8004a88:	bd30      	pop	{r4, r5, pc}

08004a8a <_ZN9CTerminal5putuiEm>:
 8004a8a:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	f88d 300f 	strb.w	r3, [sp, #15]
 8004a92:	220a      	movs	r2, #10
 8004a94:	230a      	movs	r3, #10
 8004a96:	fbb1 f4f3 	udiv	r4, r1, r3
 8004a9a:	fb03 1314 	mls	r3, r3, r4, r1
 8004a9e:	a904      	add	r1, sp, #16
 8004aa0:	4411      	add	r1, r2
 8004aa2:	3330      	adds	r3, #48	; 0x30
 8004aa4:	f801 3c0c 	strb.w	r3, [r1, #-12]
 8004aa8:	1e53      	subs	r3, r2, #1
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	4621      	mov	r1, r4
 8004aae:	b10c      	cbz	r4, 8004ab4 <_ZN9CTerminal5putuiEm+0x2a>
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	e7ef      	b.n	8004a94 <_ZN9CTerminal5putuiEm+0xa>
 8004ab4:	ab01      	add	r3, sp, #4
 8004ab6:	1899      	adds	r1, r3, r2
 8004ab8:	f7ff ffb3 	bl	8004a22 <_ZN9CTerminal4putsEPc>
 8004abc:	b004      	add	sp, #16
 8004abe:	bd10      	pop	{r4, pc}

08004ac0 <_ZN9CTerminal4putxEm>:
 8004ac0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	f88d 300f 	strb.w	r3, [sp, #15]
 8004ac8:	220a      	movs	r2, #10
 8004aca:	f001 030f 	and.w	r3, r1, #15
 8004ace:	ac04      	add	r4, sp, #16
 8004ad0:	2b09      	cmp	r3, #9
 8004ad2:	4414      	add	r4, r2
 8004ad4:	bf94      	ite	ls
 8004ad6:	3330      	addls	r3, #48	; 0x30
 8004ad8:	3357      	addhi	r3, #87	; 0x57
 8004ada:	f804 3c0c 	strb.w	r3, [r4, #-12]
 8004ade:	0909      	lsrs	r1, r1, #4
 8004ae0:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	d001      	beq.n	8004aec <_ZN9CTerminal4putxEm+0x2c>
 8004ae8:	461a      	mov	r2, r3
 8004aea:	e7ee      	b.n	8004aca <_ZN9CTerminal4putxEm+0xa>
 8004aec:	ab01      	add	r3, sp, #4
 8004aee:	1899      	adds	r1, r3, r2
 8004af0:	f7ff ff97 	bl	8004a22 <_ZN9CTerminal4putsEPc>
 8004af4:	b004      	add	sp, #16
 8004af6:	bd10      	pop	{r4, pc}

08004af8 <_ZN9CTerminal4putfEfh>:
 8004af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004afa:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004afe:	ed2d 8b02 	vpush	{d8}
 8004b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b06:	460d      	mov	r5, r1
 8004b08:	4606      	mov	r6, r0
 8004b0a:	bf46      	itte	mi
 8004b0c:	eeb1 0a40 	vnegmi.f32	s0, s0
 8004b10:	212d      	movmi	r1, #45	; 0x2d
 8004b12:	2120      	movpl	r1, #32
 8004b14:	2301      	movs	r3, #1
 8004b16:	2200      	movs	r2, #0
 8004b18:	42aa      	cmp	r2, r5
 8004b1a:	d203      	bcs.n	8004b24 <_ZN9CTerminal4putfEfh+0x2c>
 8004b1c:	200a      	movs	r0, #10
 8004b1e:	4343      	muls	r3, r0
 8004b20:	3201      	adds	r2, #1
 8004b22:	e7f9      	b.n	8004b18 <_ZN9CTerminal4putfEfh+0x20>
 8004b24:	eebd 8ac0 	vcvt.s32.f32	s16, s0
 8004b28:	4630      	mov	r0, r6
 8004b2a:	eef8 7ac8 	vcvt.f32.s32	s15, s16
 8004b2e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004b32:	ee07 3a90 	vmov	s15, r3
 8004b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b3a:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004b3e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8004b42:	ee10 4a10 	vmov	r4, s0
 8004b46:	2c00      	cmp	r4, #0
 8004b48:	bfb8      	it	lt
 8004b4a:	4264      	neglt	r4, r4
 8004b4c:	f000 fa56 	bl	8004ffc <_ZN6CUSART8put_charEc>
 8004b50:	4630      	mov	r0, r6
 8004b52:	ee18 1a10 	vmov	r1, s16
 8004b56:	f7ff ff6f 	bl	8004a38 <_ZN9CTerminal4putiEl>
 8004b5a:	4630      	mov	r0, r6
 8004b5c:	212e      	movs	r1, #46	; 0x2e
 8004b5e:	f000 fa4d 	bl	8004ffc <_ZN6CUSART8put_charEc>
 8004b62:	2300      	movs	r3, #0
 8004b64:	2201      	movs	r2, #1
 8004b66:	210a      	movs	r1, #10
 8004b68:	434a      	muls	r2, r1
 8004b6a:	3301      	adds	r3, #1
 8004b6c:	42a2      	cmp	r2, r4
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	dbf9      	blt.n	8004b66 <_ZN9CTerminal4putfEfh+0x6e>
 8004b72:	1aed      	subs	r5, r5, r3
 8004b74:	b2ed      	uxtb	r5, r5
 8004b76:	2700      	movs	r7, #0
 8004b78:	42af      	cmp	r7, r5
 8004b7a:	4630      	mov	r0, r6
 8004b7c:	d204      	bcs.n	8004b88 <_ZN9CTerminal4putfEfh+0x90>
 8004b7e:	2130      	movs	r1, #48	; 0x30
 8004b80:	f000 fa3c 	bl	8004ffc <_ZN6CUSART8put_charEc>
 8004b84:	3701      	adds	r7, #1
 8004b86:	e7f7      	b.n	8004b78 <_ZN9CTerminal4putfEfh+0x80>
 8004b88:	ecbd 8b02 	vpop	{d8}
 8004b8c:	4621      	mov	r1, r4
 8004b8e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004b92:	f7ff bf51 	b.w	8004a38 <_ZN9CTerminal4putiEl>

08004b96 <_ZN9CTerminal6printfEPKcz>:
 8004b96:	b40e      	push	{r1, r2, r3}
 8004b98:	b577      	push	{r0, r1, r2, r4, r5, r6, lr}
 8004b9a:	ab07      	add	r3, sp, #28
 8004b9c:	4604      	mov	r4, r0
 8004b9e:	f853 6b04 	ldr.w	r6, [r3], #4
 8004ba2:	9301      	str	r3, [sp, #4]
 8004ba4:	2500      	movs	r5, #0
 8004ba6:	5d71      	ldrb	r1, [r6, r5]
 8004ba8:	2900      	cmp	r1, #0
 8004baa:	d054      	beq.n	8004c56 <_ZN9CTerminal6printfEPKcz+0xc0>
 8004bac:	2925      	cmp	r1, #37	; 0x25
 8004bae:	d004      	beq.n	8004bba <_ZN9CTerminal6printfEPKcz+0x24>
 8004bb0:	4620      	mov	r0, r4
 8004bb2:	f000 fa23 	bl	8004ffc <_ZN6CUSART8put_charEc>
 8004bb6:	3501      	adds	r5, #1
 8004bb8:	e7f5      	b.n	8004ba6 <_ZN9CTerminal6printfEPKcz+0x10>
 8004bba:	1973      	adds	r3, r6, r5
 8004bbc:	7859      	ldrb	r1, [r3, #1]
 8004bbe:	2969      	cmp	r1, #105	; 0x69
 8004bc0:	d016      	beq.n	8004bf0 <_ZN9CTerminal6printfEPKcz+0x5a>
 8004bc2:	d807      	bhi.n	8004bd4 <_ZN9CTerminal6printfEPKcz+0x3e>
 8004bc4:	2963      	cmp	r1, #99	; 0x63
 8004bc6:	d02b      	beq.n	8004c20 <_ZN9CTerminal6printfEPKcz+0x8a>
 8004bc8:	2966      	cmp	r1, #102	; 0x66
 8004bca:	d031      	beq.n	8004c30 <_ZN9CTerminal6printfEPKcz+0x9a>
 8004bcc:	2925      	cmp	r1, #37	; 0x25
 8004bce:	d140      	bne.n	8004c52 <_ZN9CTerminal6printfEPKcz+0xbc>
 8004bd0:	4620      	mov	r0, r4
 8004bd2:	e02a      	b.n	8004c2a <_ZN9CTerminal6printfEPKcz+0x94>
 8004bd4:	2975      	cmp	r1, #117	; 0x75
 8004bd6:	d013      	beq.n	8004c00 <_ZN9CTerminal6printfEPKcz+0x6a>
 8004bd8:	2978      	cmp	r1, #120	; 0x78
 8004bda:	d019      	beq.n	8004c10 <_ZN9CTerminal6printfEPKcz+0x7a>
 8004bdc:	2973      	cmp	r1, #115	; 0x73
 8004bde:	d138      	bne.n	8004c52 <_ZN9CTerminal6printfEPKcz+0xbc>
 8004be0:	9b01      	ldr	r3, [sp, #4]
 8004be2:	4620      	mov	r0, r4
 8004be4:	1d1a      	adds	r2, r3, #4
 8004be6:	6819      	ldr	r1, [r3, #0]
 8004be8:	9201      	str	r2, [sp, #4]
 8004bea:	f7ff ff1a 	bl	8004a22 <_ZN9CTerminal4putsEPc>
 8004bee:	e030      	b.n	8004c52 <_ZN9CTerminal6printfEPKcz+0xbc>
 8004bf0:	9b01      	ldr	r3, [sp, #4]
 8004bf2:	4620      	mov	r0, r4
 8004bf4:	1d1a      	adds	r2, r3, #4
 8004bf6:	6819      	ldr	r1, [r3, #0]
 8004bf8:	9201      	str	r2, [sp, #4]
 8004bfa:	f7ff ff1d 	bl	8004a38 <_ZN9CTerminal4putiEl>
 8004bfe:	e028      	b.n	8004c52 <_ZN9CTerminal6printfEPKcz+0xbc>
 8004c00:	9b01      	ldr	r3, [sp, #4]
 8004c02:	4620      	mov	r0, r4
 8004c04:	1d1a      	adds	r2, r3, #4
 8004c06:	6819      	ldr	r1, [r3, #0]
 8004c08:	9201      	str	r2, [sp, #4]
 8004c0a:	f7ff ff3e 	bl	8004a8a <_ZN9CTerminal5putuiEm>
 8004c0e:	e020      	b.n	8004c52 <_ZN9CTerminal6printfEPKcz+0xbc>
 8004c10:	9b01      	ldr	r3, [sp, #4]
 8004c12:	4620      	mov	r0, r4
 8004c14:	1d1a      	adds	r2, r3, #4
 8004c16:	6819      	ldr	r1, [r3, #0]
 8004c18:	9201      	str	r2, [sp, #4]
 8004c1a:	f7ff ff51 	bl	8004ac0 <_ZN9CTerminal4putxEm>
 8004c1e:	e018      	b.n	8004c52 <_ZN9CTerminal6printfEPKcz+0xbc>
 8004c20:	9b01      	ldr	r3, [sp, #4]
 8004c22:	1d1a      	adds	r2, r3, #4
 8004c24:	7819      	ldrb	r1, [r3, #0]
 8004c26:	9201      	str	r2, [sp, #4]
 8004c28:	4620      	mov	r0, r4
 8004c2a:	f000 f9e7 	bl	8004ffc <_ZN6CUSART8put_charEc>
 8004c2e:	e010      	b.n	8004c52 <_ZN9CTerminal6printfEPKcz+0xbc>
 8004c30:	9b01      	ldr	r3, [sp, #4]
 8004c32:	3307      	adds	r3, #7
 8004c34:	f023 0307 	bic.w	r3, r3, #7
 8004c38:	f103 0208 	add.w	r2, r3, #8
 8004c3c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004c40:	9201      	str	r2, [sp, #4]
 8004c42:	f7fb fb13 	bl	800026c <__aeabi_d2f>
 8004c46:	2103      	movs	r1, #3
 8004c48:	ee00 0a10 	vmov	s0, r0
 8004c4c:	4620      	mov	r0, r4
 8004c4e:	f7ff ff53 	bl	8004af8 <_ZN9CTerminal4putfEfh>
 8004c52:	3502      	adds	r5, #2
 8004c54:	e7a7      	b.n	8004ba6 <_ZN9CTerminal6printfEPKcz+0x10>
 8004c56:	b003      	add	sp, #12
 8004c58:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004c5c:	b003      	add	sp, #12
 8004c5e:	4770      	bx	lr

08004c60 <_GLOBAL__sub_I_terminal>:
 8004c60:	b510      	push	{r4, lr}
 8004c62:	4c05      	ldr	r4, [pc, #20]	; (8004c78 <_GLOBAL__sub_I_terminal+0x18>)
 8004c64:	4620      	mov	r0, r4
 8004c66:	f000 f971 	bl	8004f4c <_ZN6CUSARTC1Ev>
 8004c6a:	4620      	mov	r0, r4
 8004c6c:	4903      	ldr	r1, [pc, #12]	; (8004c7c <_GLOBAL__sub_I_terminal+0x1c>)
 8004c6e:	4a04      	ldr	r2, [pc, #16]	; (8004c80 <_GLOBAL__sub_I_terminal+0x20>)
 8004c70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c74:	f000 b9cc 	b.w	8005010 <__aeabi_atexit>
 8004c78:	20002101 	andcs	r2, r0, r1, lsl #2
 8004c7c:	08004a01 	stmdaeq	r0, {r0, r9, fp, lr}
 8004c80:	20000000 	andcs	r0, r0, r0

08004c84 <_ZN9CInfoTaskD1Ev>:
 8004c84:	b510      	push	{r4, lr}
 8004c86:	4b04      	ldr	r3, [pc, #16]	; (8004c98 <_ZN9CInfoTaskD1Ev+0x14>)
 8004c88:	4604      	mov	r4, r0
 8004c8a:	f840 3b08 	str.w	r3, [r0], #8
 8004c8e:	f7fe ff98 	bl	8003bc2 <_ZN8CVL53L0XD1Ev>
 8004c92:	4620      	mov	r0, r4
 8004c94:	bd10      	pop	{r4, pc}
 8004c96:	bf00      	nop
 8004c98:	08005330 	stmdaeq	r0, {r4, r5, r8, r9, ip, lr}

08004c9c <_ZN9CInfoTaskD0Ev>:
 8004c9c:	b510      	push	{r4, lr}
 8004c9e:	4604      	mov	r4, r0
 8004ca0:	f7ff fff0 	bl	8004c84 <_ZN9CInfoTaskD1Ev>
 8004ca4:	4620      	mov	r0, r4
 8004ca6:	f7ff fe8c 	bl	80049c2 <_ZdlPv>
 8004caa:	4620      	mov	r0, r4
 8004cac:	bd10      	pop	{r4, pc}
 8004cae:	0000      	movs	r0, r0

08004cb0 <_ZN9CInfoTaskclEv>:
 8004cb0:	6842      	ldr	r2, [r0, #4]
 8004cb2:	6953      	ldr	r3, [r2, #20]
 8004cb4:	b570      	push	{r4, r5, r6, lr}
 8004cb6:	f043 0302 	orr.w	r3, r3, #2
 8004cba:	f100 0508 	add.w	r5, r0, #8
 8004cbe:	6153      	str	r3, [r2, #20]
 8004cc0:	4604      	mov	r4, r0
 8004cc2:	4628      	mov	r0, r5
 8004cc4:	f7fe ffbc 	bl	8003c40 <_ZN8CVL53L0X10laser_readEv>
 8004cc8:	4809      	ldr	r0, [pc, #36]	; (8004cf0 <_ZN9CInfoTaskclEv+0x40>)
 8004cca:	f7ff fc59 	bl	8004580 <_ZN6CTimer8get_timeEv>
 8004cce:	4606      	mov	r6, r0
 8004cd0:	4628      	mov	r0, r5
 8004cd2:	f7fe ff77 	bl	8003bc4 <_ZN8CVL53L0X9laser_getEv>
 8004cd6:	4632      	mov	r2, r6
 8004cd8:	4603      	mov	r3, r0
 8004cda:	4906      	ldr	r1, [pc, #24]	; (8004cf4 <_ZN9CInfoTaskclEv+0x44>)
 8004cdc:	4806      	ldr	r0, [pc, #24]	; (8004cf8 <_ZN9CInfoTaskclEv+0x48>)
 8004cde:	f7ff ff5a 	bl	8004b96 <_ZN9CTerminal6printfEPKcz>
 8004ce2:	6862      	ldr	r2, [r4, #4]
 8004ce4:	6953      	ldr	r3, [r2, #20]
 8004ce6:	f023 0302 	bic.w	r3, r3, #2
 8004cea:	6153      	str	r3, [r2, #20]
 8004cec:	bd70      	pop	{r4, r5, r6, pc}
 8004cee:	bf00      	nop
 8004cf0:	20001fec 	andcs	r1, r0, ip, ror #31
 8004cf4:	080052c5 	stmdaeq	r0, {r0, r2, r6, r7, r9, ip, lr}
 8004cf8:	20002101 	andcs	r2, r0, r1, lsl #2

08004cfc <_ZN5TGpioILh8ELh1ELh0EEC1Ev>:
 8004cfc:	b08c      	sub	sp, #48	; 0x30
 8004cfe:	4b45      	ldr	r3, [pc, #276]	; (8004e14 <_ZN5TGpioILh8ELh1ELh0EEC1Ev+0x118>)
 8004d00:	2200      	movs	r2, #0
 8004d02:	9201      	str	r2, [sp, #4]
 8004d04:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d06:	f041 0101 	orr.w	r1, r1, #1
 8004d0a:	6319      	str	r1, [r3, #48]	; 0x30
 8004d0c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d0e:	f001 0101 	and.w	r1, r1, #1
 8004d12:	9101      	str	r1, [sp, #4]
 8004d14:	9901      	ldr	r1, [sp, #4]
 8004d16:	9202      	str	r2, [sp, #8]
 8004d18:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d1a:	f041 0102 	orr.w	r1, r1, #2
 8004d1e:	6319      	str	r1, [r3, #48]	; 0x30
 8004d20:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d22:	f001 0102 	and.w	r1, r1, #2
 8004d26:	9102      	str	r1, [sp, #8]
 8004d28:	9902      	ldr	r1, [sp, #8]
 8004d2a:	9203      	str	r2, [sp, #12]
 8004d2c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d2e:	f041 0104 	orr.w	r1, r1, #4
 8004d32:	6319      	str	r1, [r3, #48]	; 0x30
 8004d34:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d36:	f001 0104 	and.w	r1, r1, #4
 8004d3a:	9103      	str	r1, [sp, #12]
 8004d3c:	9903      	ldr	r1, [sp, #12]
 8004d3e:	9204      	str	r2, [sp, #16]
 8004d40:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d42:	f041 0108 	orr.w	r1, r1, #8
 8004d46:	6319      	str	r1, [r3, #48]	; 0x30
 8004d48:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d4a:	f001 0108 	and.w	r1, r1, #8
 8004d4e:	9104      	str	r1, [sp, #16]
 8004d50:	9904      	ldr	r1, [sp, #16]
 8004d52:	9205      	str	r2, [sp, #20]
 8004d54:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d56:	f041 0110 	orr.w	r1, r1, #16
 8004d5a:	6319      	str	r1, [r3, #48]	; 0x30
 8004d5c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d5e:	f001 0110 	and.w	r1, r1, #16
 8004d62:	9105      	str	r1, [sp, #20]
 8004d64:	9905      	ldr	r1, [sp, #20]
 8004d66:	9206      	str	r2, [sp, #24]
 8004d68:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d6a:	f041 0120 	orr.w	r1, r1, #32
 8004d6e:	6319      	str	r1, [r3, #48]	; 0x30
 8004d70:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d72:	f001 0120 	and.w	r1, r1, #32
 8004d76:	9106      	str	r1, [sp, #24]
 8004d78:	9906      	ldr	r1, [sp, #24]
 8004d7a:	9207      	str	r2, [sp, #28]
 8004d7c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d7e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8004d82:	6319      	str	r1, [r3, #48]	; 0x30
 8004d84:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d86:	f001 0140 	and.w	r1, r1, #64	; 0x40
 8004d8a:	9107      	str	r1, [sp, #28]
 8004d8c:	9907      	ldr	r1, [sp, #28]
 8004d8e:	9208      	str	r2, [sp, #32]
 8004d90:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d92:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8004d96:	6319      	str	r1, [r3, #48]	; 0x30
 8004d98:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d9a:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8004d9e:	9108      	str	r1, [sp, #32]
 8004da0:	9908      	ldr	r1, [sp, #32]
 8004da2:	9209      	str	r2, [sp, #36]	; 0x24
 8004da4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004da6:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8004daa:	6319      	str	r1, [r3, #48]	; 0x30
 8004dac:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004dae:	f401 7180 	and.w	r1, r1, #256	; 0x100
 8004db2:	9109      	str	r1, [sp, #36]	; 0x24
 8004db4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004db6:	920a      	str	r2, [sp, #40]	; 0x28
 8004db8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004dba:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8004dbe:	6319      	str	r1, [r3, #48]	; 0x30
 8004dc0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004dc2:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8004dc6:	910a      	str	r1, [sp, #40]	; 0x28
 8004dc8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004dca:	920b      	str	r2, [sp, #44]	; 0x2c
 8004dcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004dce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004dd2:	631a      	str	r2, [r3, #48]	; 0x30
 8004dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dda:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ddc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004dde:	4b0e      	ldr	r3, [pc, #56]	; (8004e18 <_ZN5TGpioILh8ELh1ELh0EEC1Ev+0x11c>)
 8004de0:	6003      	str	r3, [r0, #0]
 8004de2:	689a      	ldr	r2, [r3, #8]
 8004de4:	f022 020c 	bic.w	r2, r2, #12
 8004de8:	609a      	str	r2, [r3, #8]
 8004dea:	689a      	ldr	r2, [r3, #8]
 8004dec:	f042 020c 	orr.w	r2, r2, #12
 8004df0:	609a      	str	r2, [r3, #8]
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	f022 0202 	bic.w	r2, r2, #2
 8004df8:	605a      	str	r2, [r3, #4]
 8004dfa:	685a      	ldr	r2, [r3, #4]
 8004dfc:	605a      	str	r2, [r3, #4]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	f022 020c 	bic.w	r2, r2, #12
 8004e04:	601a      	str	r2, [r3, #0]
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	f042 0204 	orr.w	r2, r2, #4
 8004e0c:	601a      	str	r2, [r3, #0]
 8004e0e:	b00c      	add	sp, #48	; 0x30
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop
 8004e14:	40023800 	andmi	r3, r2, r0, lsl #16
 8004e18:	40022000 	andmi	r2, r2, r0

08004e1c <_ZN9CInfoTaskC1Ev>:
 8004e1c:	b570      	push	{r4, r5, r6, lr}
 8004e1e:	4b0f      	ldr	r3, [pc, #60]	; (8004e5c <_ZN9CInfoTaskC1Ev+0x40>)
 8004e20:	4e0f      	ldr	r6, [pc, #60]	; (8004e60 <_ZN9CInfoTaskC1Ev+0x44>)
 8004e22:	4604      	mov	r4, r0
 8004e24:	f104 0508 	add.w	r5, r4, #8
 8004e28:	f840 3b04 	str.w	r3, [r0], #4
 8004e2c:	f7ff ff66 	bl	8004cfc <_ZN5TGpioILh8ELh1ELh0EEC1Ev>
 8004e30:	4628      	mov	r0, r5
 8004e32:	f7fe fec5 	bl	8003bc0 <_ZN8CVL53L0XC1Ev>
 8004e36:	4630      	mov	r0, r6
 8004e38:	490a      	ldr	r1, [pc, #40]	; (8004e64 <_ZN9CInfoTaskC1Ev+0x48>)
 8004e3a:	f7ff feac 	bl	8004b96 <_ZN9CTerminal6printfEPKcz>
 8004e3e:	4630      	mov	r0, r6
 8004e40:	4909      	ldr	r1, [pc, #36]	; (8004e68 <_ZN9CInfoTaskC1Ev+0x4c>)
 8004e42:	f7ff fea8 	bl	8004b96 <_ZN9CTerminal6printfEPKcz>
 8004e46:	4628      	mov	r0, r5
 8004e48:	f7fe ffe2 	bl	8003e10 <_ZN8CVL53L0X10laser_initEv>
 8004e4c:	6862      	ldr	r2, [r4, #4]
 8004e4e:	6953      	ldr	r3, [r2, #20]
 8004e50:	f043 0302 	orr.w	r3, r3, #2
 8004e54:	6153      	str	r3, [r2, #20]
 8004e56:	4620      	mov	r0, r4
 8004e58:	bd70      	pop	{r4, r5, r6, pc}
 8004e5a:	bf00      	nop
 8004e5c:	08005330 	stmdaeq	r0, {r4, r5, r8, r9, ip, lr}
 8004e60:	20002101 	andcs	r2, r0, r1, lsl #2
 8004e64:	080052ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r9, ip, lr}
 8004e68:	080052f1 	stmdaeq	r0, {r0, r4, r5, r6, r7, r9, ip, lr}

08004e6c <main>:
 8004e6c:	b510      	push	{r4, lr}
 8004e6e:	b0a4      	sub	sp, #144	; 0x90
 8004e70:	f7fb fb93 	bl	800059a <core_init>
 8004e74:	482b      	ldr	r0, [pc, #172]	; (8004f24 <main+0xb8>)
 8004e76:	f000 f86b 	bl	8004f50 <_ZN6CUSART4initEv>
 8004e7a:	482a      	ldr	r0, [pc, #168]	; (8004f24 <main+0xb8>)
 8004e7c:	492a      	ldr	r1, [pc, #168]	; (8004f28 <main+0xbc>)
 8004e7e:	f7ff fdc5 	bl	8004a0c <_ZN9CTerminal4putsEPKc>
 8004e82:	4828      	ldr	r0, [pc, #160]	; (8004f24 <main+0xb8>)
 8004e84:	4929      	ldr	r1, [pc, #164]	; (8004f2c <main+0xc0>)
 8004e86:	f7ff fdd7 	bl	8004a38 <_ZN9CTerminal4putiEl>
 8004e8a:	4826      	ldr	r0, [pc, #152]	; (8004f24 <main+0xb8>)
 8004e8c:	4928      	ldr	r1, [pc, #160]	; (8004f30 <main+0xc4>)
 8004e8e:	f7ff fdbd 	bl	8004a0c <_ZN9CTerminal4putsEPKc>
 8004e92:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8004f34 <main+0xc8>
 8004e96:	4823      	ldr	r0, [pc, #140]	; (8004f24 <main+0xb8>)
 8004e98:	2103      	movs	r1, #3
 8004e9a:	f7ff fe2d 	bl	8004af8 <_ZN9CTerminal4putfEfh>
 8004e9e:	4821      	ldr	r0, [pc, #132]	; (8004f24 <main+0xb8>)
 8004ea0:	2120      	movs	r1, #32
 8004ea2:	f000 f8ab 	bl	8004ffc <_ZN6CUSART8put_charEc>
 8004ea6:	481f      	ldr	r0, [pc, #124]	; (8004f24 <main+0xb8>)
 8004ea8:	f240 3115 	movw	r1, #789	; 0x315
 8004eac:	f7ff fdc4 	bl	8004a38 <_ZN9CTerminal4putiEl>
 8004eb0:	4921      	ldr	r1, [pc, #132]	; (8004f38 <main+0xcc>)
 8004eb2:	481c      	ldr	r0, [pc, #112]	; (8004f24 <main+0xb8>)
 8004eb4:	f7ff fdaa 	bl	8004a0c <_ZN9CTerminal4putsEPKc>
 8004eb8:	4820      	ldr	r0, [pc, #128]	; (8004f3c <main+0xd0>)
 8004eba:	f7ff fc01 	bl	80046c0 <_ZN6CTimer4initEv>
 8004ebe:	2101      	movs	r1, #1
 8004ec0:	481f      	ldr	r0, [pc, #124]	; (8004f40 <main+0xd4>)
 8004ec2:	f7fd ffed 	bl	8002ea0 <_ZN6CSDRam4initEb>
 8004ec6:	481f      	ldr	r0, [pc, #124]	; (8004f44 <main+0xd8>)
 8004ec8:	f7fd fcbf 	bl	800284a <_ZN4CLCD9get_widthEv>
 8004ecc:	4604      	mov	r4, r0
 8004ece:	481d      	ldr	r0, [pc, #116]	; (8004f44 <main+0xd8>)
 8004ed0:	f7fd fcbe 	bl	8002850 <_ZN4CLCD10get_heightEv>
 8004ed4:	fb00 f104 	mul.w	r1, r0, r4
 8004ed8:	f021 4140 	bic.w	r1, r1, #3221225472	; 0xc0000000
 8004edc:	4818      	ldr	r0, [pc, #96]	; (8004f40 <main+0xd4>)
 8004ede:	f7fd fece 	bl	8002c7e <_ZN6CSDRam8allocateEj>
 8004ee2:	4604      	mov	r4, r0
 8004ee4:	4621      	mov	r1, r4
 8004ee6:	4817      	ldr	r0, [pc, #92]	; (8004f44 <main+0xd8>)
 8004ee8:	f7fd fe94 	bl	8002c14 <_ZN4CLCD4initEPm>
 8004eec:	4916      	ldr	r1, [pc, #88]	; (8004f48 <main+0xdc>)
 8004eee:	480d      	ldr	r0, [pc, #52]	; (8004f24 <main+0xb8>)
 8004ef0:	4622      	mov	r2, r4
 8004ef2:	f7ff fe50 	bl	8004b96 <_ZN9CTerminal6printfEPKcz>
 8004ef6:	4668      	mov	r0, sp
 8004ef8:	f7ff ff90 	bl	8004e1c <_ZN9CInfoTaskC1Ev>
 8004efc:	4669      	mov	r1, sp
 8004efe:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004f02:	2301      	movs	r3, #1
 8004f04:	480d      	ldr	r0, [pc, #52]	; (8004f3c <main+0xd0>)
 8004f06:	f7ff fadf 	bl	80044c8 <_ZN6CTimer8add_taskEP7CThreadjb>
 8004f0a:	a807      	add	r0, sp, #28
 8004f0c:	f7ff fa4c 	bl	80043a8 <_ZN8CLCDDemoC1Ev>
 8004f10:	480a      	ldr	r0, [pc, #40]	; (8004f3c <main+0xd0>)
 8004f12:	a907      	add	r1, sp, #28
 8004f14:	2232      	movs	r2, #50	; 0x32
 8004f16:	2301      	movs	r3, #1
 8004f18:	f7ff fad6 	bl	80044c8 <_ZN6CTimer8add_taskEP7CThreadjb>
 8004f1c:	4807      	ldr	r0, [pc, #28]	; (8004f3c <main+0xd0>)
 8004f1e:	f7ff fb09 	bl	8004534 <_ZN6CTimer4mainEv>
 8004f22:	e7fb      	b.n	8004f1c <main+0xb0>
 8004f24:	20002101 	andcs	r2, r0, r1, lsl #2
 8004f28:	08005301 	stmdaeq	r0, {r0, r8, r9, ip, lr}
 8004f2c:	ffed2979 			; <UNDEFINED> instruction: 0xffed2979
 8004f30:	0800530c 	stmdaeq	r0, {r2, r3, r8, r9, ip, lr}
 8004f34:	40490fdb 	ldrdmi	r0, [r9], #-251	; 0xffffff05
 8004f38:	080052ef 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr}
 8004f3c:	20001fec 	andcs	r1, r0, ip, ror #31
 8004f40:	20000678 	andcs	r0, r0, r8, ror r6
 8004f44:	200005b4 			; <UNDEFINED> instruction: 0x200005b4
 8004f48:	0800530e 	stmdaeq	r0, {r1, r2, r3, r8, r9, ip, lr}

08004f4c <_ZN6CUSARTC1Ev>:
 8004f4c:	4770      	bx	lr

08004f4e <_ZN6CUSARTD1Ev>:
 8004f4e:	4770      	bx	lr

08004f50 <_ZN6CUSART4initEv>:
 8004f50:	b570      	push	{r4, r5, r6, lr}
 8004f52:	b0a4      	sub	sp, #144	; 0x90
 8004f54:	2400      	movs	r4, #0
 8004f56:	4b25      	ldr	r3, [pc, #148]	; (8004fec <_ZN6CUSART4initEv+0x9c>)
 8004f58:	9400      	str	r4, [sp, #0]
 8004f5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f5c:	4824      	ldr	r0, [pc, #144]	; (8004ff0 <_ZN6CUSART4initEv+0xa0>)
 8004f5e:	f042 0201 	orr.w	r2, r2, #1
 8004f62:	631a      	str	r2, [r3, #48]	; 0x30
 8004f64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f66:	f002 0201 	and.w	r2, r2, #1
 8004f6a:	9200      	str	r2, [sp, #0]
 8004f6c:	9a00      	ldr	r2, [sp, #0]
 8004f6e:	9401      	str	r4, [sp, #4]
 8004f70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f72:	f042 0202 	orr.w	r2, r2, #2
 8004f76:	631a      	str	r2, [r3, #48]	; 0x30
 8004f78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f7a:	f002 0202 	and.w	r2, r2, #2
 8004f7e:	9201      	str	r2, [sp, #4]
 8004f80:	9a01      	ldr	r2, [sp, #4]
 8004f82:	9402      	str	r4, [sp, #8]
 8004f84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f86:	f042 0210 	orr.w	r2, r2, #16
 8004f8a:	645a      	str	r2, [r3, #68]	; 0x44
 8004f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f8e:	f003 0310 	and.w	r3, r3, #16
 8004f92:	9302      	str	r3, [sp, #8]
 8004f94:	9b02      	ldr	r3, [sp, #8]
 8004f96:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f9a:	2502      	movs	r5, #2
 8004f9c:	9303      	str	r3, [sp, #12]
 8004f9e:	2607      	movs	r6, #7
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	a903      	add	r1, sp, #12
 8004fa4:	9305      	str	r3, [sp, #20]
 8004fa6:	9504      	str	r5, [sp, #16]
 8004fa8:	9506      	str	r5, [sp, #24]
 8004faa:	9607      	str	r6, [sp, #28]
 8004fac:	f7fd f9d4 	bl	8002358 <HAL_GPIO_Init>
 8004fb0:	2380      	movs	r3, #128	; 0x80
 8004fb2:	a903      	add	r1, sp, #12
 8004fb4:	480f      	ldr	r0, [pc, #60]	; (8004ff4 <_ZN6CUSART4initEv+0xa4>)
 8004fb6:	9303      	str	r3, [sp, #12]
 8004fb8:	9504      	str	r5, [sp, #16]
 8004fba:	9607      	str	r6, [sp, #28]
 8004fbc:	f7fd f9cc 	bl	8002358 <HAL_GPIO_Init>
 8004fc0:	4b0d      	ldr	r3, [pc, #52]	; (8004ff8 <_ZN6CUSART4initEv+0xa8>)
 8004fc2:	9308      	str	r3, [sp, #32]
 8004fc4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004fc8:	9309      	str	r3, [sp, #36]	; 0x24
 8004fca:	230c      	movs	r3, #12
 8004fcc:	930d      	str	r3, [sp, #52]	; 0x34
 8004fce:	a808      	add	r0, sp, #32
 8004fd0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fd4:	940a      	str	r4, [sp, #40]	; 0x28
 8004fd6:	940b      	str	r4, [sp, #44]	; 0x2c
 8004fd8:	940c      	str	r4, [sp, #48]	; 0x30
 8004fda:	940e      	str	r4, [sp, #56]	; 0x38
 8004fdc:	930f      	str	r3, [sp, #60]	; 0x3c
 8004fde:	9410      	str	r4, [sp, #64]	; 0x40
 8004fe0:	9411      	str	r4, [sp, #68]	; 0x44
 8004fe2:	f7fb ff95 	bl	8000f10 <HAL_UART_Init>
 8004fe6:	b024      	add	sp, #144	; 0x90
 8004fe8:	bd70      	pop	{r4, r5, r6, pc}
 8004fea:	bf00      	nop
 8004fec:	40023800 	andmi	r3, r2, r0, lsl #16
 8004ff0:	40020000 	andmi	r0, r2, r0
 8004ff4:	40020400 	andmi	r0, r2, r0, lsl #8
 8004ff8:	40011000 	andmi	r1, r1, r0

08004ffc <_ZN6CUSART8put_charEc>:
 8004ffc:	4b03      	ldr	r3, [pc, #12]	; (800500c <_ZN6CUSART8put_charEc+0x10>)
 8004ffe:	69da      	ldr	r2, [r3, #28]
 8005000:	0612      	lsls	r2, r2, #24
 8005002:	d401      	bmi.n	8005008 <_ZN6CUSART8put_charEc+0xc>
 8005004:	bf00      	nop
 8005006:	e7f9      	b.n	8004ffc <_ZN6CUSART8put_charEc>
 8005008:	6299      	str	r1, [r3, #40]	; 0x28
 800500a:	4770      	bx	lr
 800500c:	40011000 	andmi	r1, r1, r0

08005010 <__aeabi_atexit>:
 8005010:	4603      	mov	r3, r0
 8005012:	4608      	mov	r0, r1
 8005014:	4619      	mov	r1, r3
 8005016:	f000 b807 	b.w	8005028 <__cxa_atexit>
 800501a:	bf00      	nop

0800501c <atexit>:
 800501c:	4601      	mov	r1, r0
 800501e:	2000      	movs	r0, #0
 8005020:	4602      	mov	r2, r0
 8005022:	4603      	mov	r3, r0
 8005024:	f000 b820 	b.w	8005068 <__register_exitproc>

08005028 <__cxa_atexit>:
 8005028:	b410      	push	{r4}
 800502a:	460c      	mov	r4, r1
 800502c:	4613      	mov	r3, r2
 800502e:	4601      	mov	r1, r0
 8005030:	4622      	mov	r2, r4
 8005032:	2002      	movs	r0, #2
 8005034:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005038:	f000 b816 	b.w	8005068 <__register_exitproc>

0800503c <__libc_fini_array>:
 800503c:	b538      	push	{r3, r4, r5, lr}
 800503e:	4b08      	ldr	r3, [pc, #32]	; (8005060 <__libc_fini_array+0x24>)
 8005040:	4d08      	ldr	r5, [pc, #32]	; (8005064 <__libc_fini_array+0x28>)
 8005042:	1aed      	subs	r5, r5, r3
 8005044:	10ac      	asrs	r4, r5, #2
 8005046:	bf18      	it	ne
 8005048:	18ed      	addne	r5, r5, r3
 800504a:	d005      	beq.n	8005058 <__libc_fini_array+0x1c>
 800504c:	3c01      	subs	r4, #1
 800504e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005052:	4798      	blx	r3
 8005054:	2c00      	cmp	r4, #0
 8005056:	d1f9      	bne.n	800504c <__libc_fini_array+0x10>
 8005058:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800505c:	f000 b866 	b.w	800512c <_fini>
 8005060:	08005370 	stmdaeq	r0, {r4, r5, r6, r8, r9, ip, lr}
 8005064:	08005374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, ip, lr}

08005068 <__register_exitproc>:
 8005068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800506c:	4c25      	ldr	r4, [pc, #148]	; (8005104 <__register_exitproc+0x9c>)
 800506e:	6825      	ldr	r5, [r4, #0]
 8005070:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
 8005074:	4606      	mov	r6, r0
 8005076:	4688      	mov	r8, r1
 8005078:	4692      	mov	sl, r2
 800507a:	4699      	mov	r9, r3
 800507c:	b3cc      	cbz	r4, 80050f2 <__register_exitproc+0x8a>
 800507e:	6860      	ldr	r0, [r4, #4]
 8005080:	281f      	cmp	r0, #31
 8005082:	dc18      	bgt.n	80050b6 <__register_exitproc+0x4e>
 8005084:	1c43      	adds	r3, r0, #1
 8005086:	b17e      	cbz	r6, 80050a8 <__register_exitproc+0x40>
 8005088:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 800508c:	2101      	movs	r1, #1
 800508e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
 8005092:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
 8005096:	fa01 f200 	lsl.w	r2, r1, r0
 800509a:	4317      	orrs	r7, r2
 800509c:	2e02      	cmp	r6, #2
 800509e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 80050a2:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
 80050a6:	d01e      	beq.n	80050e6 <__register_exitproc+0x7e>
 80050a8:	3002      	adds	r0, #2
 80050aa:	6063      	str	r3, [r4, #4]
 80050ac:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
 80050b0:	2000      	movs	r0, #0
 80050b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050b6:	4b14      	ldr	r3, [pc, #80]	; (8005108 <__register_exitproc+0xa0>)
 80050b8:	b303      	cbz	r3, 80050fc <__register_exitproc+0x94>
 80050ba:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80050be:	f3af 8000 	nop.w
 80050c2:	4604      	mov	r4, r0
 80050c4:	b1d0      	cbz	r0, 80050fc <__register_exitproc+0x94>
 80050c6:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 80050ca:	2700      	movs	r7, #0
 80050cc:	e880 0088 	stmia.w	r0, {r3, r7}
 80050d0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 80050d4:	4638      	mov	r0, r7
 80050d6:	2301      	movs	r3, #1
 80050d8:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 80050dc:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
 80050e0:	2e00      	cmp	r6, #0
 80050e2:	d0e1      	beq.n	80050a8 <__register_exitproc+0x40>
 80050e4:	e7d0      	b.n	8005088 <__register_exitproc+0x20>
 80050e6:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
 80050ea:	430a      	orrs	r2, r1
 80050ec:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
 80050f0:	e7da      	b.n	80050a8 <__register_exitproc+0x40>
 80050f2:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
 80050f6:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 80050fa:	e7c0      	b.n	800507e <__register_exitproc+0x16>
 80050fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005100:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005104:	08005340 	stmdaeq	r0, {r6, r8, r9, ip, lr}
 8005108:	00000000 	andeq	r0, r0, r0

0800510c <register_fini>:
 800510c:	4b02      	ldr	r3, [pc, #8]	; (8005118 <register_fini+0xc>)
 800510e:	b113      	cbz	r3, 8005116 <register_fini+0xa>
 8005110:	4802      	ldr	r0, [pc, #8]	; (800511c <register_fini+0x10>)
 8005112:	f7ff bf83 	b.w	800501c <atexit>
 8005116:	4770      	bx	lr
 8005118:	00000000 	andeq	r0, r0, r0
 800511c:	0800503d 	stmdaeq	r0, {r0, r2, r3, r4, r5, ip, lr}

08005120 <_init>:
 8005120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005122:	bf00      	nop
 8005124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005126:	bc08      	pop	{r3}
 8005128:	469e      	mov	lr, r3
 800512a:	4770      	bx	lr

0800512c <_fini>:
 800512c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800512e:	bf00      	nop
 8005130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005132:	bc08      	pop	{r3}
 8005134:	469e      	mov	lr, r3
 8005136:	4770      	bx	lr

Disassembly of section .rodata:

08005138 <flagBitshiftOffset.11305>:
 8005138:	16100600 	ldrne	r0, [r0], -r0, lsl #12
 800513c:	16100600 	ldrne	r0, [r0], -r0, lsl #12

08005140 <CSWTCH.36>:
 8005140:	10101000 	andsne	r1, r0, r0
 8005144:	10101004 	andsne	r1, r0, r4
 8005148:	10101002 	andsne	r1, r0, r2
 800514c:	02040108 	andeq	r0, r4, #8, 2

0800514d <CSWTCH.35>:
 800514d:	08020401 	stmdaeq	r2, {r0, sl}

08005151 <APBAHBPrescTable>:
 8005151:	00000000 	andeq	r0, r0, r0
 8005155:	04030201 	streq	r0, [r3], #-513	; 0xfffffdff
 8005159:	04030201 	streq	r0, [r3], #-513	; 0xfffffdff
 800515d:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

08005161 <_ZL12OV9655_QQVGA>:
 8005161:	80010000 	andhi	r0, r1, r0
 8005165:	02038002 	andeq	r8, r3, #2
 8005169:	01090304 	tsteq	r9, r4, lsl #6
 800516d:	610e570b 	tstvs	lr, fp, lsl #14
 8005171:	0111400f 	tsteq	r1, pc
 8005175:	c7136212 			; <UNDEFINED> instruction: 0xc7136212
 8005179:	24163a14 	ldrcs	r3, [r6], #-2580	; 0xfffff5ec
 800517d:	04181817 	ldreq	r1, [r8], #-2071	; 0xfffff7e9
 8005181:	811a0119 	tsthi	sl, r9, lsl r1
 8005185:	3c24001e 	stccc	0, cr0, [r4], #-120	; 0xffffff88
 8005189:	72263625 	eorvc	r3, r6, #38797312	; 0x2500000
 800518d:	08280827 	stmdaeq	r8!, {r0, r1, r2, r5, fp}
 8005191:	002a1529 	eoreq	r1, sl, r9, lsr #10
 8005195:	082c002b 	stmdaeq	ip!, {r0, r1, r3, r5}
 8005199:	0033a432 	eorseq	sl, r3, r2, lsr r4
 800519d:	00353f34 	eorseq	r3, r5, r4, lsr pc
 80051a1:	72383a36 	eorsvc	r3, r8, #221184	; 0x36000
 80051a5:	cc3a5739 	ldcgt	7, cr5, [sl], #-228	; 0xffffff1c
 80051a9:	993d043b 	ldmdbls	sp!, {r0, r1, r3, r4, r5, sl}
 80051ad:	c13f0e3e 	teqgt	pc, lr, lsr lr	; <UNPREDICTABLE>
 80051b1:	4141c040 	cmpmi	r1, r0, asr #32
 80051b5:	0a43c042 	beq	90f52c5 <_sidata+0x10eff51>
 80051b9:	4645f044 	strbmi	pc, [r5], -r4, asr #32	; <UNPREDICTABLE>
 80051bd:	2a476246 	bcs	91ddadd <_sidata+0x11d8769>
 80051c1:	fc4a3c48 	mcrr2	12, 4, r3, sl, cr8
 80051c5:	7f4cfc4b 	svcvc	0x004cfc4b
 80051c9:	7f4e7f4d 	svcvc	0x004e7f4d
 80051cd:	9850984f 	ldmdals	r0, {r0, r1, r2, r3, r6, fp, ip, pc}^
 80051d1:	28520051 	ldmdacs	r2, {r0, r4, r6}^
 80051d5:	98547053 	ldmdals	r4, {r0, r1, r4, r6, ip, sp, lr}^
 80051d9:	85591a58 	ldrbhi	r1, [r9, #-2648]	; 0xfffff5a8
 80051dd:	645ba95a 	ldrbvs	sl, [fp], #-2394	; 0xfffff6a6
 80051e1:	535d845c 	cmppl	sp, #92, 8	; 0x5c000000
 80051e5:	f05f0e5e 			; <UNDEFINED> instruction: 0xf05f0e5e
 80051e9:	f061f060 			; <UNDEFINED> instruction: 0xf061f060
 80051ed:	00630062 	rsbeq	r0, r3, r2, rrx
 80051f1:	20650264 	rsbcs	r0, r5, r4, ror #4
 80051f5:	0a690066 	beq	9a45395 <_sidata+0x1a40021>
 80051f9:	046c5a6b 	strbteq	r5, [ip], #-2667	; 0xfffff595
 80051fd:	006e556d 	rsbeq	r5, lr, sp, ror #10
 8005201:	21709d6f 	cmncs	r0, pc, ror #26
 8005205:	22727871 	rsbscs	r7, r2, #7405568	; 0x710000
 8005209:	10740273 	rsbsne	r0, r4, r3, ror r2
 800520d:	01761075 	cmneq	r6, r5, ror r0
 8005211:	127a0277 	rsbsne	r0, sl, #1879048199	; 0x70000007
 8005215:	167c087b 			; <UNDEFINED> instruction: 0x167c087b
 8005219:	5e7e307d 	mrcpl	0, 3, r3, cr14, cr13, {3}
 800521d:	8280727f 	addhi	r7, r0, #-268435449	; 0xf0000007
 8005221:	9a828e81 	bls	60a8c2d <_Min_Stack_Size+0x60a882d>
 8005225:	ac84a483 	cfstrsge	mvf10, [r4], {131}	; 0x83
 8005229:	c386b885 	orrgt	fp, r6, #8716288	; 0x850000
 800522d:	e688d687 	str	sp, [r8], r7, lsl #13
 8005231:	248af289 	strcs	pc, [sl], #649	; 0x289
 8005235:	7d90808c 	ldcvc	0, cr8, [r0, #560]	; 0x230
 8005239:	029d7b91 	addseq	r7, sp, #148480	; 0x24400
 800523d:	7a9f029e 	bvc	67c5cbd <_Min_Stack_Size+0x67c58bd>
 8005241:	40a179a0 	adcmi	r7, r1, r0, lsr #19
 8005245:	68a550a4 	stmiavs	r5!, {r2, r5, r7, ip, lr}
 8005249:	c1a84aa6 			; <UNDEFINED> instruction: 0xc1a84aa6
 800524d:	92aaefa9 	adcls	lr, sl, #676	; 0x2a4
 8005251:	80ac04ab 	adchi	r0, ip, fp, lsr #9
 8005255:	80ae80ad 	adchi	r8, lr, sp, lsr #1
 8005259:	f2b280af 	vext.8	d8, d18, d31, #0
 800525d:	20b420b3 	ldrhtcs	r2, [r4], r3
 8005261:	afb600b5 	svcge	0x00b600b5
 8005265:	aebbafb6 	mrcge	15, 5, sl, cr11, cr6, {5}
 8005269:	7fbd7fbc 	svcvc	0x00bd7fbc
 800526d:	7fbf7fbe 	svcvc	0x00bf7fbe
 8005271:	aac07fbf 	bge	7025175 <_Min_Stack_Size+0x7024d75>
 8005275:	01c2c0c1 	biceq	ip, r2, r1, asr #1
 8005279:	05c64ec3 	strbeq	r4, [r6, #3779]	; 0xec3
 800527d:	e0c982c7 	sbc	r8, r9, r7, asr #5
 8005281:	f0cbe8ca 			; <UNDEFINED> instruction: 0xf0cbe8ca
 8005285:	93cdd8cc 	bicls	sp, sp, #204, 16	; 0xcc0000
 8005289:	10406312 	subne	r6, r0, r2, lsl r3
 800528d:	00000000 	andeq	r0, r0, r0

08005290 <_ZTV8CLCDDemo>:
 8005290:	00000000 	andeq	r0, r0, r0
 8005294:	00000000 	andeq	r0, r0, r0
 8005298:	08003fe1 	stmdaeq	r0, {r0, r5, r6, r7, r8, r9, sl, fp, ip, sp}
 800529c:	08004001 	stmdaeq	r0, {r0, lr}
 80052a0:	080040b5 	stmdaeq	r0, {r0, r2, r4, r5, r7, lr}
 80052a4:	20535046 	subscs	r5, r3, r6, asr #32
 80052a8:	000a7525 	andeq	r7, sl, r5, lsr #10
 80052ac:	656d6163 	strbvs	r6, [sp, #-355]!	; 0xfffffe9d
 80052b0:	62206172 	eorvs	r6, r0, #-2147483620	; 0x8000001c
 80052b4:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
 80052b8:	74732072 	ldrbtvc	r2, [r3], #-114	; 0xffffff8e
 80052bc:	20747261 	rsbscs	r7, r4, r1, ror #4
 80052c0:	0a207525 	beq	882275c <_sidata+0x81d3e8>
 80052c4:	74707500 	ldrbtvc	r7, [r0], #-1280	; 0xfffffb00
 80052c8:	20656d69 	rsbcs	r6, r5, r9, ror #26
 80052cc:	5b207525 	blpl	8822768 <_sidata+0x81d3f4>
 80052d0:	2c5d736d 	mrrccs	3, 6, r7, sp, cr13
 80052d4:	73616c20 	cmnvc	r1, #32, 24	; 0x2000
 80052d8:	64207265 	strtvs	r7, [r0], #-613	; 0xfffffd9b
 80052dc:	61747369 	cmnvs	r4, r9, ror #6
 80052e0:	2065636e 	rsbcs	r6, r5, lr, ror #6
 80052e4:	5b206925 	blpl	881f780 <_sidata+0x81a40c>
 80052e8:	0a5d6d6d 	beq	97608a4 <_sidata+0x175b530>
 80052ec:	0a0a0a00 	beq	8287af4 <_sidata+0x282780>
 80052f0:	666e6900 	strbtvs	r6, [lr], -r0, lsl #18
 80052f4:	6174206f 	cmnvs	r4, pc, rrx
 80052f8:	69206b73 	stmdbvs	r0!, {r0, r1, r4, r5, r6, r8, r9, fp, sp, lr}
 80052fc:	0a74696e 	beq	9d1f8bc <_sidata+0x1d1a548>
 8005300:	6d6f7300 	stclvs	3, cr7, [pc, #-0]	; 8005308 <_ZTV8CLCDDemo+0x78>
 8005304:	74732065 	ldrbtvc	r2, [r3], #-101	; 0xffffff9b
 8005308:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 800530c:	72660020 	rsbvc	r0, r6, #32
 8005310:	20656d61 	rsbcs	r6, r5, r1, ror #26
 8005314:	66667562 	strbtvs	r7, [r6], -r2, ror #10
 8005318:	73207265 			; <UNDEFINED> instruction: 0x73207265
 800531c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 8005320:	0a752520 	beq	9d4e7a8 <_sidata+0x1d49434>
 8005324:	00000000 	andeq	r0, r0, r0

08005328 <_ZTV9CInfoTask>:
 8005328:	00000000 	andeq	r0, r0, r0
 800532c:	00000000 	andeq	r0, r0, r0
 8005330:	08004c85 	stmdaeq	r0, {r0, r2, r7, sl, fp, lr}
 8005334:	08004c9d 	stmdaeq	r0, {r0, r2, r3, r4, r7, sl, fp, lr}
 8005338:	08004cb1 	stmdaeq	r0, {r0, r4, r5, r7, sl, fp, lr}
 800533c:	00000043 	andeq	r0, r0, r3, asr #32

08005340 <_global_impure_ptr>:
 8005340:	200000e8 	andcs	r0, r0, r8, ror #1

Disassembly of section .ARM:

08005344 <__exidx_start>:
 8005344:	7ffffccc 	svcvc	0x00fffccc
 8005348:	00000001 	andeq	r0, r0, r1

Disassembly of section .init_array:

0800534c <__init_array_start>:
 800534c:	0800510d 	stmdaeq	r0, {r0, r2, r3, r8, ip, lr}

08005350 <__frame_dummy_init_array_entry>:
 8005350:	08000235 	stmdaeq	r0, {r0, r2, r4, r5, r9}
 8005354:	08002c65 	stmdaeq	r0, {r0, r2, r5, r6, sl, fp, sp}
 8005358:	08002f11 	stmdaeq	r0, {r0, r4, r8, r9, sl, fp, sp}
 800535c:	08004709 	stmdaeq	r0, {r0, r3, r8, r9, sl, lr}
 8005360:	08004995 	stmdaeq	r0, {r0, r2, r4, r7, r8, fp, lr}
 8005364:	080049c5 	stmdaeq	r0, {r0, r2, r6, r7, r8, fp, lr}
 8005368:	080049e9 	stmdaeq	r0, {r0, r3, r5, r6, r7, r8, fp, lr}
 800536c:	08004c61 	stmdaeq	r0, {r0, r5, r6, sl, fp, lr}

Disassembly of section .fini_array:

08005370 <__do_global_dtors_aux_fini_array_entry>:
 8005370:	0800020d 	stmdaeq	r0, {r0, r2, r3, r9}

Disassembly of section .data:

20000000 <__dso_handle>:
20000000:	00000000 	andeq	r0, r0, r0

20000004 <SystemCoreClock>:
20000004:	00f42400 	rscseq	r2, r4, r0, lsl #8

20000008 <w_identity>:
20000008:	00000000 	andeq	r0, r0, r0
2000000c:	00000000 	andeq	r0, r0, r0
20000010:	00000000 	andeq	r0, r0, r0
20000014:	00000000 	andeq	r0, r0, r0
20000018:	00000001 	andeq	r0, r0, r1
2000001c:	00000000 	andeq	r0, r0, r0
20000020:	00000000 	andeq	r0, r0, r0
20000024:	00000000 	andeq	r0, r0, r0
20000028:	00000000 	andeq	r0, r0, r0

2000002c <w_sobel_h>:
2000002c:	00000001 	andeq	r0, r0, r1
20000030:	00000002 	andeq	r0, r0, r2
20000034:	00000001 	andeq	r0, r0, r1
20000038:	00000000 	andeq	r0, r0, r0
2000003c:	00000000 	andeq	r0, r0, r0
20000040:	00000000 	andeq	r0, r0, r0
20000044:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000048:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
2000004c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

20000050 <w_sharp>:
20000050:	00000000 	andeq	r0, r0, r0
20000054:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000058:	00000000 	andeq	r0, r0, r0
2000005c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000060:	00000005 	andeq	r0, r0, r5
20000064:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000068:	00000000 	andeq	r0, r0, r0
2000006c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000070:	00000000 	andeq	r0, r0, r0

20000074 <w_edges>:
20000074:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000078:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000007c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000080:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000084:	00000008 	andeq	r0, r0, r8
20000088:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000008c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000090:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000094:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

20000098 <w_cross>:
20000098:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000009c:	00000001 	andeq	r0, r0, r1
200000a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200000a4:	00000001 	andeq	r0, r0, r1
200000a8:	00000000 	andeq	r0, r0, r0
200000ac:	00000001 	andeq	r0, r0, r1
200000b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200000b4:	00000001 	andeq	r0, r0, r1
200000b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

200000bc <w_sobel_v>:
200000bc:	00000001 	andeq	r0, r0, r1
200000c0:	00000000 	andeq	r0, r0, r0
200000c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200000c8:	00000002 	andeq	r0, r0, r2
200000cc:	00000000 	andeq	r0, r0, r0
200000d0:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
200000d4:	00000001 	andeq	r0, r0, r1
200000d8:	00000000 	andeq	r0, r0, r0
200000dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

200000e0 <__rnd__>:
200000e0:	00000001 	andeq	r0, r0, r1
200000e4:	00000000 	andeq	r0, r0, r0

200000e8 <impure_data>:
200000e8:	00000000 	andeq	r0, r0, r0
200000ec:	200003d4 	ldrdcs	r0, [r0], -r4
200000f0:	2000043c 	andcs	r0, r0, ip, lsr r4
200000f4:	200004a4 	andcs	r0, r0, r4, lsr #9
200000f8:	00000000 	andeq	r0, r0, r0
200000fc:	00000000 	andeq	r0, r0, r0
20000100:	00000000 	andeq	r0, r0, r0
20000104:	00000000 	andeq	r0, r0, r0
20000108:	00000000 	andeq	r0, r0, r0
2000010c:	00000000 	andeq	r0, r0, r0
20000110:	00000000 	andeq	r0, r0, r0
20000114:	00000000 	andeq	r0, r0, r0
20000118:	00000000 	andeq	r0, r0, r0
2000011c:	0800533c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip, lr}
20000120:	00000000 	andeq	r0, r0, r0
20000124:	00000000 	andeq	r0, r0, r0
20000128:	00000000 	andeq	r0, r0, r0
2000012c:	00000000 	andeq	r0, r0, r0
20000130:	00000000 	andeq	r0, r0, r0
20000134:	00000000 	andeq	r0, r0, r0
20000138:	00000000 	andeq	r0, r0, r0
2000013c:	00000000 	andeq	r0, r0, r0
20000140:	00000000 	andeq	r0, r0, r0
20000144:	00000000 	andeq	r0, r0, r0
20000148:	00000000 	andeq	r0, r0, r0
2000014c:	00000000 	andeq	r0, r0, r0
20000150:	00000000 	andeq	r0, r0, r0
20000154:	00000000 	andeq	r0, r0, r0
20000158:	00000000 	andeq	r0, r0, r0
2000015c:	00000000 	andeq	r0, r0, r0
20000160:	00000000 	andeq	r0, r0, r0
20000164:	00000000 	andeq	r0, r0, r0
20000168:	00000000 	andeq	r0, r0, r0
2000016c:	00000000 	andeq	r0, r0, r0
20000170:	00000000 	andeq	r0, r0, r0
20000174:	00000000 	andeq	r0, r0, r0
20000178:	00000000 	andeq	r0, r0, r0
2000017c:	00000000 	andeq	r0, r0, r0
20000180:	00000000 	andeq	r0, r0, r0
20000184:	00000000 	andeq	r0, r0, r0
20000188:	00000000 	andeq	r0, r0, r0
2000018c:	00000000 	andeq	r0, r0, r0
20000190:	00000001 	andeq	r0, r0, r1
20000194:	00000000 	andeq	r0, r0, r0
20000198:	abcd330e 	blge	1f34cdd8 <_sidata+0x17347a64>
2000019c:	e66d1234 			; <UNDEFINED> instruction: 0xe66d1234
200001a0:	0005deec 	andeq	sp, r5, ip, ror #29
200001a4:	0000000b 	andeq	r0, r0, fp
200001a8:	00000000 	andeq	r0, r0, r0
200001ac:	00000000 	andeq	r0, r0, r0
200001b0:	00000000 	andeq	r0, r0, r0
200001b4:	00000000 	andeq	r0, r0, r0
200001b8:	00000000 	andeq	r0, r0, r0
200001bc:	00000000 	andeq	r0, r0, r0
200001c0:	00000000 	andeq	r0, r0, r0
200001c4:	00000000 	andeq	r0, r0, r0
200001c8:	00000000 	andeq	r0, r0, r0
200001cc:	00000000 	andeq	r0, r0, r0
200001d0:	00000000 	andeq	r0, r0, r0
200001d4:	00000000 	andeq	r0, r0, r0
200001d8:	00000000 	andeq	r0, r0, r0
200001dc:	00000000 	andeq	r0, r0, r0
200001e0:	00000000 	andeq	r0, r0, r0
200001e4:	00000000 	andeq	r0, r0, r0
200001e8:	00000000 	andeq	r0, r0, r0
200001ec:	00000000 	andeq	r0, r0, r0
200001f0:	00000000 	andeq	r0, r0, r0
200001f4:	00000000 	andeq	r0, r0, r0
200001f8:	00000000 	andeq	r0, r0, r0
200001fc:	00000000 	andeq	r0, r0, r0
20000200:	00000000 	andeq	r0, r0, r0
20000204:	00000000 	andeq	r0, r0, r0
20000208:	00000000 	andeq	r0, r0, r0
2000020c:	00000000 	andeq	r0, r0, r0
20000210:	00000000 	andeq	r0, r0, r0
20000214:	00000000 	andeq	r0, r0, r0
20000218:	00000000 	andeq	r0, r0, r0
2000021c:	00000000 	andeq	r0, r0, r0
20000220:	00000000 	andeq	r0, r0, r0
20000224:	00000000 	andeq	r0, r0, r0
20000228:	00000000 	andeq	r0, r0, r0
2000022c:	00000000 	andeq	r0, r0, r0
20000230:	00000000 	andeq	r0, r0, r0
20000234:	00000000 	andeq	r0, r0, r0
20000238:	00000000 	andeq	r0, r0, r0
2000023c:	00000000 	andeq	r0, r0, r0
20000240:	00000000 	andeq	r0, r0, r0
20000244:	00000000 	andeq	r0, r0, r0
20000248:	00000000 	andeq	r0, r0, r0
2000024c:	00000000 	andeq	r0, r0, r0
20000250:	00000000 	andeq	r0, r0, r0
20000254:	00000000 	andeq	r0, r0, r0
20000258:	00000000 	andeq	r0, r0, r0
2000025c:	00000000 	andeq	r0, r0, r0
20000260:	00000000 	andeq	r0, r0, r0
20000264:	00000000 	andeq	r0, r0, r0
20000268:	00000000 	andeq	r0, r0, r0
2000026c:	00000000 	andeq	r0, r0, r0
20000270:	00000000 	andeq	r0, r0, r0
20000274:	00000000 	andeq	r0, r0, r0
20000278:	00000000 	andeq	r0, r0, r0
2000027c:	00000000 	andeq	r0, r0, r0
20000280:	00000000 	andeq	r0, r0, r0
20000284:	00000000 	andeq	r0, r0, r0
20000288:	00000000 	andeq	r0, r0, r0
2000028c:	00000000 	andeq	r0, r0, r0
20000290:	00000000 	andeq	r0, r0, r0
20000294:	00000000 	andeq	r0, r0, r0
20000298:	00000000 	andeq	r0, r0, r0
2000029c:	00000000 	andeq	r0, r0, r0
200002a0:	00000000 	andeq	r0, r0, r0
200002a4:	00000000 	andeq	r0, r0, r0
200002a8:	00000000 	andeq	r0, r0, r0
200002ac:	00000000 	andeq	r0, r0, r0
200002b0:	00000000 	andeq	r0, r0, r0
200002b4:	00000000 	andeq	r0, r0, r0
200002b8:	00000000 	andeq	r0, r0, r0
200002bc:	00000000 	andeq	r0, r0, r0
200002c0:	00000000 	andeq	r0, r0, r0
200002c4:	00000000 	andeq	r0, r0, r0
200002c8:	00000000 	andeq	r0, r0, r0
200002cc:	00000000 	andeq	r0, r0, r0
200002d0:	00000000 	andeq	r0, r0, r0
200002d4:	00000000 	andeq	r0, r0, r0
200002d8:	00000000 	andeq	r0, r0, r0
200002dc:	00000000 	andeq	r0, r0, r0
200002e0:	00000000 	andeq	r0, r0, r0
200002e4:	00000000 	andeq	r0, r0, r0
200002e8:	00000000 	andeq	r0, r0, r0
200002ec:	00000000 	andeq	r0, r0, r0
200002f0:	00000000 	andeq	r0, r0, r0
200002f4:	00000000 	andeq	r0, r0, r0
200002f8:	00000000 	andeq	r0, r0, r0
200002fc:	00000000 	andeq	r0, r0, r0
20000300:	00000000 	andeq	r0, r0, r0
20000304:	00000000 	andeq	r0, r0, r0
20000308:	00000000 	andeq	r0, r0, r0
2000030c:	00000000 	andeq	r0, r0, r0
20000310:	00000000 	andeq	r0, r0, r0
20000314:	00000000 	andeq	r0, r0, r0
20000318:	00000000 	andeq	r0, r0, r0
2000031c:	00000000 	andeq	r0, r0, r0
20000320:	00000000 	andeq	r0, r0, r0
20000324:	00000000 	andeq	r0, r0, r0
20000328:	00000000 	andeq	r0, r0, r0
2000032c:	00000000 	andeq	r0, r0, r0
20000330:	00000000 	andeq	r0, r0, r0
20000334:	00000000 	andeq	r0, r0, r0
20000338:	00000000 	andeq	r0, r0, r0
2000033c:	00000000 	andeq	r0, r0, r0
20000340:	00000000 	andeq	r0, r0, r0
20000344:	00000000 	andeq	r0, r0, r0
20000348:	00000000 	andeq	r0, r0, r0
2000034c:	00000000 	andeq	r0, r0, r0
20000350:	00000000 	andeq	r0, r0, r0
20000354:	00000000 	andeq	r0, r0, r0
20000358:	00000000 	andeq	r0, r0, r0
2000035c:	00000000 	andeq	r0, r0, r0
20000360:	00000000 	andeq	r0, r0, r0
20000364:	00000000 	andeq	r0, r0, r0
20000368:	00000000 	andeq	r0, r0, r0
2000036c:	00000000 	andeq	r0, r0, r0
20000370:	00000000 	andeq	r0, r0, r0
20000374:	00000000 	andeq	r0, r0, r0
20000378:	00000000 	andeq	r0, r0, r0
2000037c:	00000000 	andeq	r0, r0, r0
20000380:	00000000 	andeq	r0, r0, r0
20000384:	00000000 	andeq	r0, r0, r0
20000388:	00000000 	andeq	r0, r0, r0
2000038c:	00000000 	andeq	r0, r0, r0
20000390:	00000000 	andeq	r0, r0, r0
20000394:	00000000 	andeq	r0, r0, r0
20000398:	00000000 	andeq	r0, r0, r0
2000039c:	00000000 	andeq	r0, r0, r0
200003a0:	00000000 	andeq	r0, r0, r0
200003a4:	00000000 	andeq	r0, r0, r0
200003a8:	00000000 	andeq	r0, r0, r0
200003ac:	00000000 	andeq	r0, r0, r0
200003b0:	00000000 	andeq	r0, r0, r0
200003b4:	00000000 	andeq	r0, r0, r0
200003b8:	00000000 	andeq	r0, r0, r0
200003bc:	00000000 	andeq	r0, r0, r0
200003c0:	00000000 	andeq	r0, r0, r0
200003c4:	00000000 	andeq	r0, r0, r0
200003c8:	00000000 	andeq	r0, r0, r0
200003cc:	00000000 	andeq	r0, r0, r0
200003d0:	00000000 	andeq	r0, r0, r0
200003d4:	00000000 	andeq	r0, r0, r0
200003d8:	00000000 	andeq	r0, r0, r0
200003dc:	00000000 	andeq	r0, r0, r0
200003e0:	00000000 	andeq	r0, r0, r0
200003e4:	00000000 	andeq	r0, r0, r0
200003e8:	00000000 	andeq	r0, r0, r0
200003ec:	00000000 	andeq	r0, r0, r0
200003f0:	00000000 	andeq	r0, r0, r0
200003f4:	00000000 	andeq	r0, r0, r0
200003f8:	00000000 	andeq	r0, r0, r0
200003fc:	00000000 	andeq	r0, r0, r0
20000400:	00000000 	andeq	r0, r0, r0
20000404:	00000000 	andeq	r0, r0, r0
20000408:	00000000 	andeq	r0, r0, r0
2000040c:	00000000 	andeq	r0, r0, r0
20000410:	00000000 	andeq	r0, r0, r0
20000414:	00000000 	andeq	r0, r0, r0
20000418:	00000000 	andeq	r0, r0, r0
2000041c:	00000000 	andeq	r0, r0, r0
20000420:	00000000 	andeq	r0, r0, r0
20000424:	00000000 	andeq	r0, r0, r0
20000428:	00000000 	andeq	r0, r0, r0
2000042c:	00000000 	andeq	r0, r0, r0
20000430:	00000000 	andeq	r0, r0, r0
20000434:	00000000 	andeq	r0, r0, r0
20000438:	00000000 	andeq	r0, r0, r0
2000043c:	00000000 	andeq	r0, r0, r0
20000440:	00000000 	andeq	r0, r0, r0
20000444:	00000000 	andeq	r0, r0, r0
20000448:	00000000 	andeq	r0, r0, r0
2000044c:	00000000 	andeq	r0, r0, r0
20000450:	00000000 	andeq	r0, r0, r0
20000454:	00000000 	andeq	r0, r0, r0
20000458:	00000000 	andeq	r0, r0, r0
2000045c:	00000000 	andeq	r0, r0, r0
20000460:	00000000 	andeq	r0, r0, r0
20000464:	00000000 	andeq	r0, r0, r0
20000468:	00000000 	andeq	r0, r0, r0
2000046c:	00000000 	andeq	r0, r0, r0
20000470:	00000000 	andeq	r0, r0, r0
20000474:	00000000 	andeq	r0, r0, r0
20000478:	00000000 	andeq	r0, r0, r0
2000047c:	00000000 	andeq	r0, r0, r0
20000480:	00000000 	andeq	r0, r0, r0
20000484:	00000000 	andeq	r0, r0, r0
20000488:	00000000 	andeq	r0, r0, r0
2000048c:	00000000 	andeq	r0, r0, r0
20000490:	00000000 	andeq	r0, r0, r0
20000494:	00000000 	andeq	r0, r0, r0
20000498:	00000000 	andeq	r0, r0, r0
2000049c:	00000000 	andeq	r0, r0, r0
200004a0:	00000000 	andeq	r0, r0, r0
200004a4:	00000000 	andeq	r0, r0, r0
200004a8:	00000000 	andeq	r0, r0, r0
200004ac:	00000000 	andeq	r0, r0, r0
200004b0:	00000000 	andeq	r0, r0, r0
200004b4:	00000000 	andeq	r0, r0, r0
200004b8:	00000000 	andeq	r0, r0, r0
200004bc:	00000000 	andeq	r0, r0, r0
200004c0:	00000000 	andeq	r0, r0, r0
200004c4:	00000000 	andeq	r0, r0, r0
200004c8:	00000000 	andeq	r0, r0, r0
200004cc:	00000000 	andeq	r0, r0, r0
200004d0:	00000000 	andeq	r0, r0, r0
200004d4:	00000000 	andeq	r0, r0, r0
200004d8:	00000000 	andeq	r0, r0, r0
200004dc:	00000000 	andeq	r0, r0, r0
200004e0:	00000000 	andeq	r0, r0, r0
200004e4:	00000000 	andeq	r0, r0, r0
200004e8:	00000000 	andeq	r0, r0, r0
200004ec:	00000000 	andeq	r0, r0, r0
200004f0:	00000000 	andeq	r0, r0, r0
200004f4:	00000000 	andeq	r0, r0, r0
200004f8:	00000000 	andeq	r0, r0, r0
200004fc:	00000000 	andeq	r0, r0, r0
20000500:	00000000 	andeq	r0, r0, r0
20000504:	00000000 	andeq	r0, r0, r0
20000508:	00000000 	andeq	r0, r0, r0
2000050c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss:

20000510 <_sbss>:
20000510:	00000000 	andeq	r0, r0, r0

20000514 <object.6271>:
20000514:	00000000 	andeq	r0, r0, r0
20000518:	00000000 	andeq	r0, r0, r0
2000051c:	00000000 	andeq	r0, r0, r0
20000520:	00000000 	andeq	r0, r0, r0
20000524:	00000000 	andeq	r0, r0, r0
20000528:	00000000 	andeq	r0, r0, r0

2000052c <uwTick>:
2000052c:	00000000 	andeq	r0, r0, r0

20000530 <_ZZN4CLCD23lcd_480x272_ClockConfigEvE22periph_clk_init_struct>:
20000530:	00000000 	andeq	r0, r0, r0
20000534:	00000000 	andeq	r0, r0, r0
20000538:	00000000 	andeq	r0, r0, r0
2000053c:	00000000 	andeq	r0, r0, r0
20000540:	00000000 	andeq	r0, r0, r0
20000544:	00000000 	andeq	r0, r0, r0
20000548:	00000000 	andeq	r0, r0, r0
2000054c:	00000000 	andeq	r0, r0, r0
20000550:	00000000 	andeq	r0, r0, r0
20000554:	00000000 	andeq	r0, r0, r0
20000558:	00000000 	andeq	r0, r0, r0
2000055c:	00000000 	andeq	r0, r0, r0
20000560:	00000000 	andeq	r0, r0, r0
20000564:	00000000 	andeq	r0, r0, r0
20000568:	00000000 	andeq	r0, r0, r0
2000056c:	00000000 	andeq	r0, r0, r0
20000570:	00000000 	andeq	r0, r0, r0
20000574:	00000000 	andeq	r0, r0, r0
20000578:	00000000 	andeq	r0, r0, r0
2000057c:	00000000 	andeq	r0, r0, r0
20000580:	00000000 	andeq	r0, r0, r0
20000584:	00000000 	andeq	r0, r0, r0
20000588:	00000000 	andeq	r0, r0, r0
2000058c:	00000000 	andeq	r0, r0, r0
20000590:	00000000 	andeq	r0, r0, r0
20000594:	00000000 	andeq	r0, r0, r0
20000598:	00000000 	andeq	r0, r0, r0
2000059c:	00000000 	andeq	r0, r0, r0
200005a0:	00000000 	andeq	r0, r0, r0
200005a4:	00000000 	andeq	r0, r0, r0
200005a8:	00000000 	andeq	r0, r0, r0
200005ac:	00000000 	andeq	r0, r0, r0
200005b0:	00000000 	andeq	r0, r0, r0

200005b4 <lcd>:
200005b4:	00000000 	andeq	r0, r0, r0
200005b8:	00000000 	andeq	r0, r0, r0
200005bc:	00000000 	andeq	r0, r0, r0
200005c0:	00000000 	andeq	r0, r0, r0
200005c4:	00000000 	andeq	r0, r0, r0
200005c8:	00000000 	andeq	r0, r0, r0
200005cc:	00000000 	andeq	r0, r0, r0
200005d0:	00000000 	andeq	r0, r0, r0
200005d4:	00000000 	andeq	r0, r0, r0
200005d8:	00000000 	andeq	r0, r0, r0
200005dc:	00000000 	andeq	r0, r0, r0
200005e0:	00000000 	andeq	r0, r0, r0
200005e4:	00000000 	andeq	r0, r0, r0
200005e8:	00000000 	andeq	r0, r0, r0
200005ec:	00000000 	andeq	r0, r0, r0
200005f0:	00000000 	andeq	r0, r0, r0
200005f4:	00000000 	andeq	r0, r0, r0
200005f8:	00000000 	andeq	r0, r0, r0
200005fc:	00000000 	andeq	r0, r0, r0
20000600:	00000000 	andeq	r0, r0, r0
20000604:	00000000 	andeq	r0, r0, r0
20000608:	00000000 	andeq	r0, r0, r0
2000060c:	00000000 	andeq	r0, r0, r0
20000610:	00000000 	andeq	r0, r0, r0
20000614:	00000000 	andeq	r0, r0, r0
20000618:	00000000 	andeq	r0, r0, r0
2000061c:	00000000 	andeq	r0, r0, r0
20000620:	00000000 	andeq	r0, r0, r0
20000624:	00000000 	andeq	r0, r0, r0
20000628:	00000000 	andeq	r0, r0, r0
2000062c:	00000000 	andeq	r0, r0, r0
20000630:	00000000 	andeq	r0, r0, r0
20000634:	00000000 	andeq	r0, r0, r0
20000638:	00000000 	andeq	r0, r0, r0
2000063c:	00000000 	andeq	r0, r0, r0
20000640:	00000000 	andeq	r0, r0, r0
20000644:	00000000 	andeq	r0, r0, r0
20000648:	00000000 	andeq	r0, r0, r0
2000064c:	00000000 	andeq	r0, r0, r0
20000650:	00000000 	andeq	r0, r0, r0
20000654:	00000000 	andeq	r0, r0, r0
20000658:	00000000 	andeq	r0, r0, r0
2000065c:	00000000 	andeq	r0, r0, r0
20000660:	00000000 	andeq	r0, r0, r0
20000664:	00000000 	andeq	r0, r0, r0
20000668:	00000000 	andeq	r0, r0, r0
2000066c:	00000000 	andeq	r0, r0, r0
20000670:	00000000 	andeq	r0, r0, r0
20000674:	00000000 	andeq	r0, r0, r0

20000678 <sdram>:
20000678:	00000000 	andeq	r0, r0, r0
2000067c:	00000000 	andeq	r0, r0, r0
20000680:	00000000 	andeq	r0, r0, r0
20000684:	00000000 	andeq	r0, r0, r0
20000688:	00000000 	andeq	r0, r0, r0
2000068c:	00000000 	andeq	r0, r0, r0
20000690:	00000000 	andeq	r0, r0, r0
20000694:	00000000 	andeq	r0, r0, r0
20000698:	00000000 	andeq	r0, r0, r0
2000069c:	00000000 	andeq	r0, r0, r0
200006a0:	00000000 	andeq	r0, r0, r0
200006a4:	00000000 	andeq	r0, r0, r0
200006a8:	00000000 	andeq	r0, r0, r0
200006ac:	00000000 	andeq	r0, r0, r0
200006b0:	00000000 	andeq	r0, r0, r0
200006b4:	00000000 	andeq	r0, r0, r0
200006b8:	00000000 	andeq	r0, r0, r0
200006bc:	00000000 	andeq	r0, r0, r0
200006c0:	00000000 	andeq	r0, r0, r0
200006c4:	00000000 	andeq	r0, r0, r0
200006c8:	00000000 	andeq	r0, r0, r0
200006cc:	00000000 	andeq	r0, r0, r0
200006d0:	00000000 	andeq	r0, r0, r0
200006d4:	00000000 	andeq	r0, r0, r0
200006d8:	00000000 	andeq	r0, r0, r0

200006dc <camera_refresh>:
200006dc:	00000000 	andeq	r0, r0, r0

200006e0 <camera_hdma_handler>:
200006e0:	00000000 	andeq	r0, r0, r0
200006e4:	00000000 	andeq	r0, r0, r0
200006e8:	00000000 	andeq	r0, r0, r0
200006ec:	00000000 	andeq	r0, r0, r0
200006f0:	00000000 	andeq	r0, r0, r0
200006f4:	00000000 	andeq	r0, r0, r0
200006f8:	00000000 	andeq	r0, r0, r0
200006fc:	00000000 	andeq	r0, r0, r0
20000700:	00000000 	andeq	r0, r0, r0
20000704:	00000000 	andeq	r0, r0, r0
20000708:	00000000 	andeq	r0, r0, r0
2000070c:	00000000 	andeq	r0, r0, r0
20000710:	00000000 	andeq	r0, r0, r0
20000714:	00000000 	andeq	r0, r0, r0
20000718:	00000000 	andeq	r0, r0, r0
2000071c:	00000000 	andeq	r0, r0, r0
20000720:	00000000 	andeq	r0, r0, r0
20000724:	00000000 	andeq	r0, r0, r0
20000728:	00000000 	andeq	r0, r0, r0
2000072c:	00000000 	andeq	r0, r0, r0
20000730:	00000000 	andeq	r0, r0, r0
20000734:	00000000 	andeq	r0, r0, r0

20000738 <camera_dcmi>:
20000738:	00000000 	andeq	r0, r0, r0
2000073c:	00000000 	andeq	r0, r0, r0
20000740:	00000000 	andeq	r0, r0, r0
20000744:	00000000 	andeq	r0, r0, r0
20000748:	00000000 	andeq	r0, r0, r0
2000074c:	00000000 	andeq	r0, r0, r0
20000750:	00000000 	andeq	r0, r0, r0
20000754:	00000000 	andeq	r0, r0, r0
20000758:	00000000 	andeq	r0, r0, r0
2000075c:	00000000 	andeq	r0, r0, r0
20000760:	00000000 	andeq	r0, r0, r0
20000764:	00000000 	andeq	r0, r0, r0
20000768:	00000000 	andeq	r0, r0, r0
2000076c:	00000000 	andeq	r0, r0, r0
20000770:	00000000 	andeq	r0, r0, r0
20000774:	00000000 	andeq	r0, r0, r0
20000778:	00000000 	andeq	r0, r0, r0
2000077c:	00000000 	andeq	r0, r0, r0
20000780:	00000000 	andeq	r0, r0, r0
20000784:	00000000 	andeq	r0, r0, r0

20000788 <squares>:
20000788:	00000000 	andeq	r0, r0, r0
2000078c:	00000000 	andeq	r0, r0, r0
20000790:	00000000 	andeq	r0, r0, r0
20000794:	00000000 	andeq	r0, r0, r0
20000798:	00000000 	andeq	r0, r0, r0
2000079c:	00000000 	andeq	r0, r0, r0
200007a0:	00000000 	andeq	r0, r0, r0
200007a4:	00000000 	andeq	r0, r0, r0
200007a8:	00000000 	andeq	r0, r0, r0
200007ac:	00000000 	andeq	r0, r0, r0
200007b0:	00000000 	andeq	r0, r0, r0
200007b4:	00000000 	andeq	r0, r0, r0
200007b8:	00000000 	andeq	r0, r0, r0
200007bc:	00000000 	andeq	r0, r0, r0
200007c0:	00000000 	andeq	r0, r0, r0
200007c4:	00000000 	andeq	r0, r0, r0
200007c8:	00000000 	andeq	r0, r0, r0
200007cc:	00000000 	andeq	r0, r0, r0
200007d0:	00000000 	andeq	r0, r0, r0
200007d4:	00000000 	andeq	r0, r0, r0
200007d8:	00000000 	andeq	r0, r0, r0
200007dc:	00000000 	andeq	r0, r0, r0
200007e0:	00000000 	andeq	r0, r0, r0
200007e4:	00000000 	andeq	r0, r0, r0
200007e8:	00000000 	andeq	r0, r0, r0
200007ec:	00000000 	andeq	r0, r0, r0
200007f0:	00000000 	andeq	r0, r0, r0
200007f4:	00000000 	andeq	r0, r0, r0
200007f8:	00000000 	andeq	r0, r0, r0
200007fc:	00000000 	andeq	r0, r0, r0
20000800:	00000000 	andeq	r0, r0, r0
20000804:	00000000 	andeq	r0, r0, r0
20000808:	00000000 	andeq	r0, r0, r0
2000080c:	00000000 	andeq	r0, r0, r0
20000810:	00000000 	andeq	r0, r0, r0
20000814:	00000000 	andeq	r0, r0, r0
20000818:	00000000 	andeq	r0, r0, r0
2000081c:	00000000 	andeq	r0, r0, r0
20000820:	00000000 	andeq	r0, r0, r0
20000824:	00000000 	andeq	r0, r0, r0
20000828:	00000000 	andeq	r0, r0, r0
2000082c:	00000000 	andeq	r0, r0, r0
20000830:	00000000 	andeq	r0, r0, r0
20000834:	00000000 	andeq	r0, r0, r0
20000838:	00000000 	andeq	r0, r0, r0
2000083c:	00000000 	andeq	r0, r0, r0
20000840:	00000000 	andeq	r0, r0, r0
20000844:	00000000 	andeq	r0, r0, r0
20000848:	00000000 	andeq	r0, r0, r0
2000084c:	00000000 	andeq	r0, r0, r0
20000850:	00000000 	andeq	r0, r0, r0
20000854:	00000000 	andeq	r0, r0, r0
20000858:	00000000 	andeq	r0, r0, r0
2000085c:	00000000 	andeq	r0, r0, r0
20000860:	00000000 	andeq	r0, r0, r0
20000864:	00000000 	andeq	r0, r0, r0
20000868:	00000000 	andeq	r0, r0, r0
2000086c:	00000000 	andeq	r0, r0, r0
20000870:	00000000 	andeq	r0, r0, r0
20000874:	00000000 	andeq	r0, r0, r0
20000878:	00000000 	andeq	r0, r0, r0
2000087c:	00000000 	andeq	r0, r0, r0
20000880:	00000000 	andeq	r0, r0, r0
20000884:	00000000 	andeq	r0, r0, r0
20000888:	00000000 	andeq	r0, r0, r0
2000088c:	00000000 	andeq	r0, r0, r0
20000890:	00000000 	andeq	r0, r0, r0
20000894:	00000000 	andeq	r0, r0, r0
20000898:	00000000 	andeq	r0, r0, r0
2000089c:	00000000 	andeq	r0, r0, r0
200008a0:	00000000 	andeq	r0, r0, r0
200008a4:	00000000 	andeq	r0, r0, r0
200008a8:	00000000 	andeq	r0, r0, r0
200008ac:	00000000 	andeq	r0, r0, r0
200008b0:	00000000 	andeq	r0, r0, r0
200008b4:	00000000 	andeq	r0, r0, r0
200008b8:	00000000 	andeq	r0, r0, r0
200008bc:	00000000 	andeq	r0, r0, r0
200008c0:	00000000 	andeq	r0, r0, r0
200008c4:	00000000 	andeq	r0, r0, r0
200008c8:	00000000 	andeq	r0, r0, r0
200008cc:	00000000 	andeq	r0, r0, r0
200008d0:	00000000 	andeq	r0, r0, r0
200008d4:	00000000 	andeq	r0, r0, r0
200008d8:	00000000 	andeq	r0, r0, r0
200008dc:	00000000 	andeq	r0, r0, r0
200008e0:	00000000 	andeq	r0, r0, r0
200008e4:	00000000 	andeq	r0, r0, r0
200008e8:	00000000 	andeq	r0, r0, r0
200008ec:	00000000 	andeq	r0, r0, r0
200008f0:	00000000 	andeq	r0, r0, r0
200008f4:	00000000 	andeq	r0, r0, r0
200008f8:	00000000 	andeq	r0, r0, r0
200008fc:	00000000 	andeq	r0, r0, r0
20000900:	00000000 	andeq	r0, r0, r0
20000904:	00000000 	andeq	r0, r0, r0
20000908:	00000000 	andeq	r0, r0, r0
2000090c:	00000000 	andeq	r0, r0, r0
20000910:	00000000 	andeq	r0, r0, r0
20000914:	00000000 	andeq	r0, r0, r0
20000918:	00000000 	andeq	r0, r0, r0
2000091c:	00000000 	andeq	r0, r0, r0
20000920:	00000000 	andeq	r0, r0, r0
20000924:	00000000 	andeq	r0, r0, r0
20000928:	00000000 	andeq	r0, r0, r0
2000092c:	00000000 	andeq	r0, r0, r0
20000930:	00000000 	andeq	r0, r0, r0
20000934:	00000000 	andeq	r0, r0, r0
20000938:	00000000 	andeq	r0, r0, r0
2000093c:	00000000 	andeq	r0, r0, r0
20000940:	00000000 	andeq	r0, r0, r0
20000944:	00000000 	andeq	r0, r0, r0
20000948:	00000000 	andeq	r0, r0, r0
2000094c:	00000000 	andeq	r0, r0, r0
20000950:	00000000 	andeq	r0, r0, r0
20000954:	00000000 	andeq	r0, r0, r0
20000958:	00000000 	andeq	r0, r0, r0
2000095c:	00000000 	andeq	r0, r0, r0
20000960:	00000000 	andeq	r0, r0, r0
20000964:	00000000 	andeq	r0, r0, r0
20000968:	00000000 	andeq	r0, r0, r0
2000096c:	00000000 	andeq	r0, r0, r0
20000970:	00000000 	andeq	r0, r0, r0
20000974:	00000000 	andeq	r0, r0, r0
20000978:	00000000 	andeq	r0, r0, r0
2000097c:	00000000 	andeq	r0, r0, r0
20000980:	00000000 	andeq	r0, r0, r0
20000984:	00000000 	andeq	r0, r0, r0
20000988:	00000000 	andeq	r0, r0, r0
2000098c:	00000000 	andeq	r0, r0, r0
20000990:	00000000 	andeq	r0, r0, r0
20000994:	00000000 	andeq	r0, r0, r0
20000998:	00000000 	andeq	r0, r0, r0
2000099c:	00000000 	andeq	r0, r0, r0
200009a0:	00000000 	andeq	r0, r0, r0
200009a4:	00000000 	andeq	r0, r0, r0
200009a8:	00000000 	andeq	r0, r0, r0
200009ac:	00000000 	andeq	r0, r0, r0
200009b0:	00000000 	andeq	r0, r0, r0
200009b4:	00000000 	andeq	r0, r0, r0
200009b8:	00000000 	andeq	r0, r0, r0
200009bc:	00000000 	andeq	r0, r0, r0
200009c0:	00000000 	andeq	r0, r0, r0
200009c4:	00000000 	andeq	r0, r0, r0
200009c8:	00000000 	andeq	r0, r0, r0
200009cc:	00000000 	andeq	r0, r0, r0
200009d0:	00000000 	andeq	r0, r0, r0
200009d4:	00000000 	andeq	r0, r0, r0
200009d8:	00000000 	andeq	r0, r0, r0
200009dc:	00000000 	andeq	r0, r0, r0
200009e0:	00000000 	andeq	r0, r0, r0
200009e4:	00000000 	andeq	r0, r0, r0
200009e8:	00000000 	andeq	r0, r0, r0
200009ec:	00000000 	andeq	r0, r0, r0
200009f0:	00000000 	andeq	r0, r0, r0
200009f4:	00000000 	andeq	r0, r0, r0
200009f8:	00000000 	andeq	r0, r0, r0
200009fc:	00000000 	andeq	r0, r0, r0
20000a00:	00000000 	andeq	r0, r0, r0
20000a04:	00000000 	andeq	r0, r0, r0
20000a08:	00000000 	andeq	r0, r0, r0
20000a0c:	00000000 	andeq	r0, r0, r0
20000a10:	00000000 	andeq	r0, r0, r0
20000a14:	00000000 	andeq	r0, r0, r0
20000a18:	00000000 	andeq	r0, r0, r0
20000a1c:	00000000 	andeq	r0, r0, r0
20000a20:	00000000 	andeq	r0, r0, r0
20000a24:	00000000 	andeq	r0, r0, r0
20000a28:	00000000 	andeq	r0, r0, r0
20000a2c:	00000000 	andeq	r0, r0, r0
20000a30:	00000000 	andeq	r0, r0, r0
20000a34:	00000000 	andeq	r0, r0, r0
20000a38:	00000000 	andeq	r0, r0, r0
20000a3c:	00000000 	andeq	r0, r0, r0
20000a40:	00000000 	andeq	r0, r0, r0
20000a44:	00000000 	andeq	r0, r0, r0
20000a48:	00000000 	andeq	r0, r0, r0
20000a4c:	00000000 	andeq	r0, r0, r0
20000a50:	00000000 	andeq	r0, r0, r0
20000a54:	00000000 	andeq	r0, r0, r0
20000a58:	00000000 	andeq	r0, r0, r0
20000a5c:	00000000 	andeq	r0, r0, r0
20000a60:	00000000 	andeq	r0, r0, r0
20000a64:	00000000 	andeq	r0, r0, r0
20000a68:	00000000 	andeq	r0, r0, r0
20000a6c:	00000000 	andeq	r0, r0, r0
20000a70:	00000000 	andeq	r0, r0, r0
20000a74:	00000000 	andeq	r0, r0, r0
20000a78:	00000000 	andeq	r0, r0, r0
20000a7c:	00000000 	andeq	r0, r0, r0
20000a80:	00000000 	andeq	r0, r0, r0
20000a84:	00000000 	andeq	r0, r0, r0
20000a88:	00000000 	andeq	r0, r0, r0
20000a8c:	00000000 	andeq	r0, r0, r0
20000a90:	00000000 	andeq	r0, r0, r0
20000a94:	00000000 	andeq	r0, r0, r0
20000a98:	00000000 	andeq	r0, r0, r0
20000a9c:	00000000 	andeq	r0, r0, r0
20000aa0:	00000000 	andeq	r0, r0, r0
20000aa4:	00000000 	andeq	r0, r0, r0
20000aa8:	00000000 	andeq	r0, r0, r0
20000aac:	00000000 	andeq	r0, r0, r0
20000ab0:	00000000 	andeq	r0, r0, r0
20000ab4:	00000000 	andeq	r0, r0, r0
20000ab8:	00000000 	andeq	r0, r0, r0
20000abc:	00000000 	andeq	r0, r0, r0
20000ac0:	00000000 	andeq	r0, r0, r0
20000ac4:	00000000 	andeq	r0, r0, r0
20000ac8:	00000000 	andeq	r0, r0, r0
20000acc:	00000000 	andeq	r0, r0, r0
20000ad0:	00000000 	andeq	r0, r0, r0
20000ad4:	00000000 	andeq	r0, r0, r0
20000ad8:	00000000 	andeq	r0, r0, r0
20000adc:	00000000 	andeq	r0, r0, r0
20000ae0:	00000000 	andeq	r0, r0, r0
20000ae4:	00000000 	andeq	r0, r0, r0
20000ae8:	00000000 	andeq	r0, r0, r0
20000aec:	00000000 	andeq	r0, r0, r0
20000af0:	00000000 	andeq	r0, r0, r0
20000af4:	00000000 	andeq	r0, r0, r0
20000af8:	00000000 	andeq	r0, r0, r0
20000afc:	00000000 	andeq	r0, r0, r0
20000b00:	00000000 	andeq	r0, r0, r0
20000b04:	00000000 	andeq	r0, r0, r0
20000b08:	00000000 	andeq	r0, r0, r0
20000b0c:	00000000 	andeq	r0, r0, r0
20000b10:	00000000 	andeq	r0, r0, r0
20000b14:	00000000 	andeq	r0, r0, r0
20000b18:	00000000 	andeq	r0, r0, r0
20000b1c:	00000000 	andeq	r0, r0, r0
20000b20:	00000000 	andeq	r0, r0, r0
20000b24:	00000000 	andeq	r0, r0, r0
20000b28:	00000000 	andeq	r0, r0, r0
20000b2c:	00000000 	andeq	r0, r0, r0
20000b30:	00000000 	andeq	r0, r0, r0
20000b34:	00000000 	andeq	r0, r0, r0
20000b38:	00000000 	andeq	r0, r0, r0
20000b3c:	00000000 	andeq	r0, r0, r0
20000b40:	00000000 	andeq	r0, r0, r0
20000b44:	00000000 	andeq	r0, r0, r0
20000b48:	00000000 	andeq	r0, r0, r0
20000b4c:	00000000 	andeq	r0, r0, r0
20000b50:	00000000 	andeq	r0, r0, r0
20000b54:	00000000 	andeq	r0, r0, r0
20000b58:	00000000 	andeq	r0, r0, r0
20000b5c:	00000000 	andeq	r0, r0, r0
20000b60:	00000000 	andeq	r0, r0, r0
20000b64:	00000000 	andeq	r0, r0, r0
20000b68:	00000000 	andeq	r0, r0, r0
20000b6c:	00000000 	andeq	r0, r0, r0
20000b70:	00000000 	andeq	r0, r0, r0
20000b74:	00000000 	andeq	r0, r0, r0
20000b78:	00000000 	andeq	r0, r0, r0
20000b7c:	00000000 	andeq	r0, r0, r0
20000b80:	00000000 	andeq	r0, r0, r0
20000b84:	00000000 	andeq	r0, r0, r0
20000b88:	00000000 	andeq	r0, r0, r0
20000b8c:	00000000 	andeq	r0, r0, r0
20000b90:	00000000 	andeq	r0, r0, r0
20000b94:	00000000 	andeq	r0, r0, r0
20000b98:	00000000 	andeq	r0, r0, r0
20000b9c:	00000000 	andeq	r0, r0, r0
20000ba0:	00000000 	andeq	r0, r0, r0
20000ba4:	00000000 	andeq	r0, r0, r0
20000ba8:	00000000 	andeq	r0, r0, r0
20000bac:	00000000 	andeq	r0, r0, r0
20000bb0:	00000000 	andeq	r0, r0, r0
20000bb4:	00000000 	andeq	r0, r0, r0
20000bb8:	00000000 	andeq	r0, r0, r0
20000bbc:	00000000 	andeq	r0, r0, r0
20000bc0:	00000000 	andeq	r0, r0, r0
20000bc4:	00000000 	andeq	r0, r0, r0
20000bc8:	00000000 	andeq	r0, r0, r0
20000bcc:	00000000 	andeq	r0, r0, r0
20000bd0:	00000000 	andeq	r0, r0, r0
20000bd4:	00000000 	andeq	r0, r0, r0
20000bd8:	00000000 	andeq	r0, r0, r0
20000bdc:	00000000 	andeq	r0, r0, r0
20000be0:	00000000 	andeq	r0, r0, r0
20000be4:	00000000 	andeq	r0, r0, r0
20000be8:	00000000 	andeq	r0, r0, r0
20000bec:	00000000 	andeq	r0, r0, r0
20000bf0:	00000000 	andeq	r0, r0, r0
20000bf4:	00000000 	andeq	r0, r0, r0
20000bf8:	00000000 	andeq	r0, r0, r0
20000bfc:	00000000 	andeq	r0, r0, r0
20000c00:	00000000 	andeq	r0, r0, r0
20000c04:	00000000 	andeq	r0, r0, r0
20000c08:	00000000 	andeq	r0, r0, r0
20000c0c:	00000000 	andeq	r0, r0, r0
20000c10:	00000000 	andeq	r0, r0, r0
20000c14:	00000000 	andeq	r0, r0, r0
20000c18:	00000000 	andeq	r0, r0, r0
20000c1c:	00000000 	andeq	r0, r0, r0
20000c20:	00000000 	andeq	r0, r0, r0
20000c24:	00000000 	andeq	r0, r0, r0
20000c28:	00000000 	andeq	r0, r0, r0
20000c2c:	00000000 	andeq	r0, r0, r0
20000c30:	00000000 	andeq	r0, r0, r0
20000c34:	00000000 	andeq	r0, r0, r0
20000c38:	00000000 	andeq	r0, r0, r0
20000c3c:	00000000 	andeq	r0, r0, r0
20000c40:	00000000 	andeq	r0, r0, r0
20000c44:	00000000 	andeq	r0, r0, r0
20000c48:	00000000 	andeq	r0, r0, r0
20000c4c:	00000000 	andeq	r0, r0, r0
20000c50:	00000000 	andeq	r0, r0, r0
20000c54:	00000000 	andeq	r0, r0, r0
20000c58:	00000000 	andeq	r0, r0, r0
20000c5c:	00000000 	andeq	r0, r0, r0
20000c60:	00000000 	andeq	r0, r0, r0
20000c64:	00000000 	andeq	r0, r0, r0
20000c68:	00000000 	andeq	r0, r0, r0
20000c6c:	00000000 	andeq	r0, r0, r0
20000c70:	00000000 	andeq	r0, r0, r0
20000c74:	00000000 	andeq	r0, r0, r0
20000c78:	00000000 	andeq	r0, r0, r0
20000c7c:	00000000 	andeq	r0, r0, r0
20000c80:	00000000 	andeq	r0, r0, r0
20000c84:	00000000 	andeq	r0, r0, r0
20000c88:	00000000 	andeq	r0, r0, r0
20000c8c:	00000000 	andeq	r0, r0, r0
20000c90:	00000000 	andeq	r0, r0, r0
20000c94:	00000000 	andeq	r0, r0, r0
20000c98:	00000000 	andeq	r0, r0, r0
20000c9c:	00000000 	andeq	r0, r0, r0
20000ca0:	00000000 	andeq	r0, r0, r0
20000ca4:	00000000 	andeq	r0, r0, r0
20000ca8:	00000000 	andeq	r0, r0, r0
20000cac:	00000000 	andeq	r0, r0, r0
20000cb0:	00000000 	andeq	r0, r0, r0
20000cb4:	00000000 	andeq	r0, r0, r0
20000cb8:	00000000 	andeq	r0, r0, r0
20000cbc:	00000000 	andeq	r0, r0, r0
20000cc0:	00000000 	andeq	r0, r0, r0
20000cc4:	00000000 	andeq	r0, r0, r0
20000cc8:	00000000 	andeq	r0, r0, r0
20000ccc:	00000000 	andeq	r0, r0, r0
20000cd0:	00000000 	andeq	r0, r0, r0
20000cd4:	00000000 	andeq	r0, r0, r0
20000cd8:	00000000 	andeq	r0, r0, r0
20000cdc:	00000000 	andeq	r0, r0, r0
20000ce0:	00000000 	andeq	r0, r0, r0
20000ce4:	00000000 	andeq	r0, r0, r0
20000ce8:	00000000 	andeq	r0, r0, r0
20000cec:	00000000 	andeq	r0, r0, r0
20000cf0:	00000000 	andeq	r0, r0, r0
20000cf4:	00000000 	andeq	r0, r0, r0
20000cf8:	00000000 	andeq	r0, r0, r0
20000cfc:	00000000 	andeq	r0, r0, r0
20000d00:	00000000 	andeq	r0, r0, r0
20000d04:	00000000 	andeq	r0, r0, r0
20000d08:	00000000 	andeq	r0, r0, r0
20000d0c:	00000000 	andeq	r0, r0, r0
20000d10:	00000000 	andeq	r0, r0, r0
20000d14:	00000000 	andeq	r0, r0, r0
20000d18:	00000000 	andeq	r0, r0, r0
20000d1c:	00000000 	andeq	r0, r0, r0
20000d20:	00000000 	andeq	r0, r0, r0
20000d24:	00000000 	andeq	r0, r0, r0
20000d28:	00000000 	andeq	r0, r0, r0
20000d2c:	00000000 	andeq	r0, r0, r0
20000d30:	00000000 	andeq	r0, r0, r0
20000d34:	00000000 	andeq	r0, r0, r0
20000d38:	00000000 	andeq	r0, r0, r0
20000d3c:	00000000 	andeq	r0, r0, r0
20000d40:	00000000 	andeq	r0, r0, r0
20000d44:	00000000 	andeq	r0, r0, r0
20000d48:	00000000 	andeq	r0, r0, r0
20000d4c:	00000000 	andeq	r0, r0, r0
20000d50:	00000000 	andeq	r0, r0, r0
20000d54:	00000000 	andeq	r0, r0, r0
20000d58:	00000000 	andeq	r0, r0, r0
20000d5c:	00000000 	andeq	r0, r0, r0
20000d60:	00000000 	andeq	r0, r0, r0
20000d64:	00000000 	andeq	r0, r0, r0
20000d68:	00000000 	andeq	r0, r0, r0
20000d6c:	00000000 	andeq	r0, r0, r0
20000d70:	00000000 	andeq	r0, r0, r0
20000d74:	00000000 	andeq	r0, r0, r0
20000d78:	00000000 	andeq	r0, r0, r0
20000d7c:	00000000 	andeq	r0, r0, r0
20000d80:	00000000 	andeq	r0, r0, r0
20000d84:	00000000 	andeq	r0, r0, r0
20000d88:	00000000 	andeq	r0, r0, r0
20000d8c:	00000000 	andeq	r0, r0, r0
20000d90:	00000000 	andeq	r0, r0, r0
20000d94:	00000000 	andeq	r0, r0, r0
20000d98:	00000000 	andeq	r0, r0, r0
20000d9c:	00000000 	andeq	r0, r0, r0
20000da0:	00000000 	andeq	r0, r0, r0
20000da4:	00000000 	andeq	r0, r0, r0
20000da8:	00000000 	andeq	r0, r0, r0
20000dac:	00000000 	andeq	r0, r0, r0
20000db0:	00000000 	andeq	r0, r0, r0
20000db4:	00000000 	andeq	r0, r0, r0
20000db8:	00000000 	andeq	r0, r0, r0
20000dbc:	00000000 	andeq	r0, r0, r0
20000dc0:	00000000 	andeq	r0, r0, r0
20000dc4:	00000000 	andeq	r0, r0, r0
20000dc8:	00000000 	andeq	r0, r0, r0
20000dcc:	00000000 	andeq	r0, r0, r0
20000dd0:	00000000 	andeq	r0, r0, r0
20000dd4:	00000000 	andeq	r0, r0, r0
20000dd8:	00000000 	andeq	r0, r0, r0
20000ddc:	00000000 	andeq	r0, r0, r0
20000de0:	00000000 	andeq	r0, r0, r0
20000de4:	00000000 	andeq	r0, r0, r0
20000de8:	00000000 	andeq	r0, r0, r0
20000dec:	00000000 	andeq	r0, r0, r0
20000df0:	00000000 	andeq	r0, r0, r0
20000df4:	00000000 	andeq	r0, r0, r0
20000df8:	00000000 	andeq	r0, r0, r0
20000dfc:	00000000 	andeq	r0, r0, r0
20000e00:	00000000 	andeq	r0, r0, r0
20000e04:	00000000 	andeq	r0, r0, r0
20000e08:	00000000 	andeq	r0, r0, r0
20000e0c:	00000000 	andeq	r0, r0, r0
20000e10:	00000000 	andeq	r0, r0, r0
20000e14:	00000000 	andeq	r0, r0, r0
20000e18:	00000000 	andeq	r0, r0, r0
20000e1c:	00000000 	andeq	r0, r0, r0
20000e20:	00000000 	andeq	r0, r0, r0
20000e24:	00000000 	andeq	r0, r0, r0
20000e28:	00000000 	andeq	r0, r0, r0
20000e2c:	00000000 	andeq	r0, r0, r0
20000e30:	00000000 	andeq	r0, r0, r0
20000e34:	00000000 	andeq	r0, r0, r0
20000e38:	00000000 	andeq	r0, r0, r0
20000e3c:	00000000 	andeq	r0, r0, r0
20000e40:	00000000 	andeq	r0, r0, r0
20000e44:	00000000 	andeq	r0, r0, r0
20000e48:	00000000 	andeq	r0, r0, r0
20000e4c:	00000000 	andeq	r0, r0, r0
20000e50:	00000000 	andeq	r0, r0, r0
20000e54:	00000000 	andeq	r0, r0, r0
20000e58:	00000000 	andeq	r0, r0, r0
20000e5c:	00000000 	andeq	r0, r0, r0
20000e60:	00000000 	andeq	r0, r0, r0
20000e64:	00000000 	andeq	r0, r0, r0
20000e68:	00000000 	andeq	r0, r0, r0
20000e6c:	00000000 	andeq	r0, r0, r0
20000e70:	00000000 	andeq	r0, r0, r0
20000e74:	00000000 	andeq	r0, r0, r0
20000e78:	00000000 	andeq	r0, r0, r0
20000e7c:	00000000 	andeq	r0, r0, r0
20000e80:	00000000 	andeq	r0, r0, r0
20000e84:	00000000 	andeq	r0, r0, r0
20000e88:	00000000 	andeq	r0, r0, r0
20000e8c:	00000000 	andeq	r0, r0, r0
20000e90:	00000000 	andeq	r0, r0, r0
20000e94:	00000000 	andeq	r0, r0, r0
20000e98:	00000000 	andeq	r0, r0, r0
20000e9c:	00000000 	andeq	r0, r0, r0
20000ea0:	00000000 	andeq	r0, r0, r0
20000ea4:	00000000 	andeq	r0, r0, r0
20000ea8:	00000000 	andeq	r0, r0, r0
20000eac:	00000000 	andeq	r0, r0, r0
20000eb0:	00000000 	andeq	r0, r0, r0
20000eb4:	00000000 	andeq	r0, r0, r0
20000eb8:	00000000 	andeq	r0, r0, r0
20000ebc:	00000000 	andeq	r0, r0, r0
20000ec0:	00000000 	andeq	r0, r0, r0
20000ec4:	00000000 	andeq	r0, r0, r0
20000ec8:	00000000 	andeq	r0, r0, r0
20000ecc:	00000000 	andeq	r0, r0, r0
20000ed0:	00000000 	andeq	r0, r0, r0
20000ed4:	00000000 	andeq	r0, r0, r0
20000ed8:	00000000 	andeq	r0, r0, r0
20000edc:	00000000 	andeq	r0, r0, r0
20000ee0:	00000000 	andeq	r0, r0, r0
20000ee4:	00000000 	andeq	r0, r0, r0
20000ee8:	00000000 	andeq	r0, r0, r0
20000eec:	00000000 	andeq	r0, r0, r0
20000ef0:	00000000 	andeq	r0, r0, r0
20000ef4:	00000000 	andeq	r0, r0, r0
20000ef8:	00000000 	andeq	r0, r0, r0
20000efc:	00000000 	andeq	r0, r0, r0
20000f00:	00000000 	andeq	r0, r0, r0
20000f04:	00000000 	andeq	r0, r0, r0
20000f08:	00000000 	andeq	r0, r0, r0
20000f0c:	00000000 	andeq	r0, r0, r0
20000f10:	00000000 	andeq	r0, r0, r0
20000f14:	00000000 	andeq	r0, r0, r0
20000f18:	00000000 	andeq	r0, r0, r0
20000f1c:	00000000 	andeq	r0, r0, r0
20000f20:	00000000 	andeq	r0, r0, r0
20000f24:	00000000 	andeq	r0, r0, r0
20000f28:	00000000 	andeq	r0, r0, r0
20000f2c:	00000000 	andeq	r0, r0, r0
20000f30:	00000000 	andeq	r0, r0, r0
20000f34:	00000000 	andeq	r0, r0, r0
20000f38:	00000000 	andeq	r0, r0, r0
20000f3c:	00000000 	andeq	r0, r0, r0
20000f40:	00000000 	andeq	r0, r0, r0
20000f44:	00000000 	andeq	r0, r0, r0
20000f48:	00000000 	andeq	r0, r0, r0
20000f4c:	00000000 	andeq	r0, r0, r0
20000f50:	00000000 	andeq	r0, r0, r0
20000f54:	00000000 	andeq	r0, r0, r0
20000f58:	00000000 	andeq	r0, r0, r0
20000f5c:	00000000 	andeq	r0, r0, r0
20000f60:	00000000 	andeq	r0, r0, r0
20000f64:	00000000 	andeq	r0, r0, r0
20000f68:	00000000 	andeq	r0, r0, r0
20000f6c:	00000000 	andeq	r0, r0, r0
20000f70:	00000000 	andeq	r0, r0, r0
20000f74:	00000000 	andeq	r0, r0, r0
20000f78:	00000000 	andeq	r0, r0, r0
20000f7c:	00000000 	andeq	r0, r0, r0
20000f80:	00000000 	andeq	r0, r0, r0
20000f84:	00000000 	andeq	r0, r0, r0
20000f88:	00000000 	andeq	r0, r0, r0
20000f8c:	00000000 	andeq	r0, r0, r0
20000f90:	00000000 	andeq	r0, r0, r0
20000f94:	00000000 	andeq	r0, r0, r0
20000f98:	00000000 	andeq	r0, r0, r0
20000f9c:	00000000 	andeq	r0, r0, r0
20000fa0:	00000000 	andeq	r0, r0, r0
20000fa4:	00000000 	andeq	r0, r0, r0
20000fa8:	00000000 	andeq	r0, r0, r0
20000fac:	00000000 	andeq	r0, r0, r0
20000fb0:	00000000 	andeq	r0, r0, r0
20000fb4:	00000000 	andeq	r0, r0, r0
20000fb8:	00000000 	andeq	r0, r0, r0
20000fbc:	00000000 	andeq	r0, r0, r0
20000fc0:	00000000 	andeq	r0, r0, r0
20000fc4:	00000000 	andeq	r0, r0, r0
20000fc8:	00000000 	andeq	r0, r0, r0
20000fcc:	00000000 	andeq	r0, r0, r0
20000fd0:	00000000 	andeq	r0, r0, r0
20000fd4:	00000000 	andeq	r0, r0, r0
20000fd8:	00000000 	andeq	r0, r0, r0
20000fdc:	00000000 	andeq	r0, r0, r0
20000fe0:	00000000 	andeq	r0, r0, r0
20000fe4:	00000000 	andeq	r0, r0, r0
20000fe8:	00000000 	andeq	r0, r0, r0
20000fec:	00000000 	andeq	r0, r0, r0
20000ff0:	00000000 	andeq	r0, r0, r0
20000ff4:	00000000 	andeq	r0, r0, r0
20000ff8:	00000000 	andeq	r0, r0, r0
20000ffc:	00000000 	andeq	r0, r0, r0
20001000:	00000000 	andeq	r0, r0, r0
20001004:	00000000 	andeq	r0, r0, r0
20001008:	00000000 	andeq	r0, r0, r0
2000100c:	00000000 	andeq	r0, r0, r0
20001010:	00000000 	andeq	r0, r0, r0
20001014:	00000000 	andeq	r0, r0, r0
20001018:	00000000 	andeq	r0, r0, r0
2000101c:	00000000 	andeq	r0, r0, r0
20001020:	00000000 	andeq	r0, r0, r0
20001024:	00000000 	andeq	r0, r0, r0
20001028:	00000000 	andeq	r0, r0, r0
2000102c:	00000000 	andeq	r0, r0, r0
20001030:	00000000 	andeq	r0, r0, r0
20001034:	00000000 	andeq	r0, r0, r0
20001038:	00000000 	andeq	r0, r0, r0
2000103c:	00000000 	andeq	r0, r0, r0
20001040:	00000000 	andeq	r0, r0, r0
20001044:	00000000 	andeq	r0, r0, r0
20001048:	00000000 	andeq	r0, r0, r0
2000104c:	00000000 	andeq	r0, r0, r0
20001050:	00000000 	andeq	r0, r0, r0
20001054:	00000000 	andeq	r0, r0, r0
20001058:	00000000 	andeq	r0, r0, r0
2000105c:	00000000 	andeq	r0, r0, r0
20001060:	00000000 	andeq	r0, r0, r0
20001064:	00000000 	andeq	r0, r0, r0
20001068:	00000000 	andeq	r0, r0, r0
2000106c:	00000000 	andeq	r0, r0, r0
20001070:	00000000 	andeq	r0, r0, r0
20001074:	00000000 	andeq	r0, r0, r0
20001078:	00000000 	andeq	r0, r0, r0
2000107c:	00000000 	andeq	r0, r0, r0
20001080:	00000000 	andeq	r0, r0, r0
20001084:	00000000 	andeq	r0, r0, r0
20001088:	00000000 	andeq	r0, r0, r0
2000108c:	00000000 	andeq	r0, r0, r0
20001090:	00000000 	andeq	r0, r0, r0
20001094:	00000000 	andeq	r0, r0, r0
20001098:	00000000 	andeq	r0, r0, r0
2000109c:	00000000 	andeq	r0, r0, r0
200010a0:	00000000 	andeq	r0, r0, r0
200010a4:	00000000 	andeq	r0, r0, r0
200010a8:	00000000 	andeq	r0, r0, r0
200010ac:	00000000 	andeq	r0, r0, r0
200010b0:	00000000 	andeq	r0, r0, r0
200010b4:	00000000 	andeq	r0, r0, r0
200010b8:	00000000 	andeq	r0, r0, r0
200010bc:	00000000 	andeq	r0, r0, r0
200010c0:	00000000 	andeq	r0, r0, r0
200010c4:	00000000 	andeq	r0, r0, r0
200010c8:	00000000 	andeq	r0, r0, r0
200010cc:	00000000 	andeq	r0, r0, r0
200010d0:	00000000 	andeq	r0, r0, r0
200010d4:	00000000 	andeq	r0, r0, r0
200010d8:	00000000 	andeq	r0, r0, r0
200010dc:	00000000 	andeq	r0, r0, r0
200010e0:	00000000 	andeq	r0, r0, r0
200010e4:	00000000 	andeq	r0, r0, r0
200010e8:	00000000 	andeq	r0, r0, r0
200010ec:	00000000 	andeq	r0, r0, r0
200010f0:	00000000 	andeq	r0, r0, r0
200010f4:	00000000 	andeq	r0, r0, r0
200010f8:	00000000 	andeq	r0, r0, r0
200010fc:	00000000 	andeq	r0, r0, r0
20001100:	00000000 	andeq	r0, r0, r0
20001104:	00000000 	andeq	r0, r0, r0
20001108:	00000000 	andeq	r0, r0, r0
2000110c:	00000000 	andeq	r0, r0, r0
20001110:	00000000 	andeq	r0, r0, r0
20001114:	00000000 	andeq	r0, r0, r0
20001118:	00000000 	andeq	r0, r0, r0
2000111c:	00000000 	andeq	r0, r0, r0
20001120:	00000000 	andeq	r0, r0, r0
20001124:	00000000 	andeq	r0, r0, r0
20001128:	00000000 	andeq	r0, r0, r0
2000112c:	00000000 	andeq	r0, r0, r0
20001130:	00000000 	andeq	r0, r0, r0
20001134:	00000000 	andeq	r0, r0, r0
20001138:	00000000 	andeq	r0, r0, r0
2000113c:	00000000 	andeq	r0, r0, r0
20001140:	00000000 	andeq	r0, r0, r0
20001144:	00000000 	andeq	r0, r0, r0
20001148:	00000000 	andeq	r0, r0, r0
2000114c:	00000000 	andeq	r0, r0, r0
20001150:	00000000 	andeq	r0, r0, r0
20001154:	00000000 	andeq	r0, r0, r0
20001158:	00000000 	andeq	r0, r0, r0
2000115c:	00000000 	andeq	r0, r0, r0
20001160:	00000000 	andeq	r0, r0, r0
20001164:	00000000 	andeq	r0, r0, r0
20001168:	00000000 	andeq	r0, r0, r0
2000116c:	00000000 	andeq	r0, r0, r0
20001170:	00000000 	andeq	r0, r0, r0
20001174:	00000000 	andeq	r0, r0, r0
20001178:	00000000 	andeq	r0, r0, r0
2000117c:	00000000 	andeq	r0, r0, r0
20001180:	00000000 	andeq	r0, r0, r0
20001184:	00000000 	andeq	r0, r0, r0
20001188:	00000000 	andeq	r0, r0, r0
2000118c:	00000000 	andeq	r0, r0, r0
20001190:	00000000 	andeq	r0, r0, r0
20001194:	00000000 	andeq	r0, r0, r0
20001198:	00000000 	andeq	r0, r0, r0
2000119c:	00000000 	andeq	r0, r0, r0
200011a0:	00000000 	andeq	r0, r0, r0
200011a4:	00000000 	andeq	r0, r0, r0
200011a8:	00000000 	andeq	r0, r0, r0
200011ac:	00000000 	andeq	r0, r0, r0
200011b0:	00000000 	andeq	r0, r0, r0
200011b4:	00000000 	andeq	r0, r0, r0
200011b8:	00000000 	andeq	r0, r0, r0
200011bc:	00000000 	andeq	r0, r0, r0
200011c0:	00000000 	andeq	r0, r0, r0
200011c4:	00000000 	andeq	r0, r0, r0
200011c8:	00000000 	andeq	r0, r0, r0
200011cc:	00000000 	andeq	r0, r0, r0
200011d0:	00000000 	andeq	r0, r0, r0
200011d4:	00000000 	andeq	r0, r0, r0
200011d8:	00000000 	andeq	r0, r0, r0
200011dc:	00000000 	andeq	r0, r0, r0
200011e0:	00000000 	andeq	r0, r0, r0
200011e4:	00000000 	andeq	r0, r0, r0
200011e8:	00000000 	andeq	r0, r0, r0
200011ec:	00000000 	andeq	r0, r0, r0
200011f0:	00000000 	andeq	r0, r0, r0
200011f4:	00000000 	andeq	r0, r0, r0
200011f8:	00000000 	andeq	r0, r0, r0
200011fc:	00000000 	andeq	r0, r0, r0
20001200:	00000000 	andeq	r0, r0, r0
20001204:	00000000 	andeq	r0, r0, r0
20001208:	00000000 	andeq	r0, r0, r0
2000120c:	00000000 	andeq	r0, r0, r0
20001210:	00000000 	andeq	r0, r0, r0
20001214:	00000000 	andeq	r0, r0, r0
20001218:	00000000 	andeq	r0, r0, r0
2000121c:	00000000 	andeq	r0, r0, r0
20001220:	00000000 	andeq	r0, r0, r0
20001224:	00000000 	andeq	r0, r0, r0
20001228:	00000000 	andeq	r0, r0, r0
2000122c:	00000000 	andeq	r0, r0, r0
20001230:	00000000 	andeq	r0, r0, r0
20001234:	00000000 	andeq	r0, r0, r0
20001238:	00000000 	andeq	r0, r0, r0
2000123c:	00000000 	andeq	r0, r0, r0
20001240:	00000000 	andeq	r0, r0, r0
20001244:	00000000 	andeq	r0, r0, r0
20001248:	00000000 	andeq	r0, r0, r0
2000124c:	00000000 	andeq	r0, r0, r0
20001250:	00000000 	andeq	r0, r0, r0
20001254:	00000000 	andeq	r0, r0, r0
20001258:	00000000 	andeq	r0, r0, r0
2000125c:	00000000 	andeq	r0, r0, r0
20001260:	00000000 	andeq	r0, r0, r0
20001264:	00000000 	andeq	r0, r0, r0
20001268:	00000000 	andeq	r0, r0, r0
2000126c:	00000000 	andeq	r0, r0, r0
20001270:	00000000 	andeq	r0, r0, r0
20001274:	00000000 	andeq	r0, r0, r0
20001278:	00000000 	andeq	r0, r0, r0
2000127c:	00000000 	andeq	r0, r0, r0
20001280:	00000000 	andeq	r0, r0, r0
20001284:	00000000 	andeq	r0, r0, r0
20001288:	00000000 	andeq	r0, r0, r0
2000128c:	00000000 	andeq	r0, r0, r0
20001290:	00000000 	andeq	r0, r0, r0
20001294:	00000000 	andeq	r0, r0, r0
20001298:	00000000 	andeq	r0, r0, r0
2000129c:	00000000 	andeq	r0, r0, r0
200012a0:	00000000 	andeq	r0, r0, r0
200012a4:	00000000 	andeq	r0, r0, r0
200012a8:	00000000 	andeq	r0, r0, r0
200012ac:	00000000 	andeq	r0, r0, r0
200012b0:	00000000 	andeq	r0, r0, r0
200012b4:	00000000 	andeq	r0, r0, r0
200012b8:	00000000 	andeq	r0, r0, r0
200012bc:	00000000 	andeq	r0, r0, r0
200012c0:	00000000 	andeq	r0, r0, r0
200012c4:	00000000 	andeq	r0, r0, r0
200012c8:	00000000 	andeq	r0, r0, r0
200012cc:	00000000 	andeq	r0, r0, r0
200012d0:	00000000 	andeq	r0, r0, r0
200012d4:	00000000 	andeq	r0, r0, r0
200012d8:	00000000 	andeq	r0, r0, r0
200012dc:	00000000 	andeq	r0, r0, r0
200012e0:	00000000 	andeq	r0, r0, r0
200012e4:	00000000 	andeq	r0, r0, r0
200012e8:	00000000 	andeq	r0, r0, r0
200012ec:	00000000 	andeq	r0, r0, r0
200012f0:	00000000 	andeq	r0, r0, r0
200012f4:	00000000 	andeq	r0, r0, r0
200012f8:	00000000 	andeq	r0, r0, r0
200012fc:	00000000 	andeq	r0, r0, r0
20001300:	00000000 	andeq	r0, r0, r0
20001304:	00000000 	andeq	r0, r0, r0
20001308:	00000000 	andeq	r0, r0, r0
2000130c:	00000000 	andeq	r0, r0, r0
20001310:	00000000 	andeq	r0, r0, r0
20001314:	00000000 	andeq	r0, r0, r0
20001318:	00000000 	andeq	r0, r0, r0
2000131c:	00000000 	andeq	r0, r0, r0
20001320:	00000000 	andeq	r0, r0, r0
20001324:	00000000 	andeq	r0, r0, r0
20001328:	00000000 	andeq	r0, r0, r0
2000132c:	00000000 	andeq	r0, r0, r0
20001330:	00000000 	andeq	r0, r0, r0
20001334:	00000000 	andeq	r0, r0, r0
20001338:	00000000 	andeq	r0, r0, r0
2000133c:	00000000 	andeq	r0, r0, r0
20001340:	00000000 	andeq	r0, r0, r0
20001344:	00000000 	andeq	r0, r0, r0
20001348:	00000000 	andeq	r0, r0, r0
2000134c:	00000000 	andeq	r0, r0, r0
20001350:	00000000 	andeq	r0, r0, r0
20001354:	00000000 	andeq	r0, r0, r0
20001358:	00000000 	andeq	r0, r0, r0
2000135c:	00000000 	andeq	r0, r0, r0
20001360:	00000000 	andeq	r0, r0, r0
20001364:	00000000 	andeq	r0, r0, r0
20001368:	00000000 	andeq	r0, r0, r0
2000136c:	00000000 	andeq	r0, r0, r0
20001370:	00000000 	andeq	r0, r0, r0
20001374:	00000000 	andeq	r0, r0, r0
20001378:	00000000 	andeq	r0, r0, r0
2000137c:	00000000 	andeq	r0, r0, r0
20001380:	00000000 	andeq	r0, r0, r0
20001384:	00000000 	andeq	r0, r0, r0
20001388:	00000000 	andeq	r0, r0, r0
2000138c:	00000000 	andeq	r0, r0, r0
20001390:	00000000 	andeq	r0, r0, r0
20001394:	00000000 	andeq	r0, r0, r0
20001398:	00000000 	andeq	r0, r0, r0
2000139c:	00000000 	andeq	r0, r0, r0
200013a0:	00000000 	andeq	r0, r0, r0
200013a4:	00000000 	andeq	r0, r0, r0
200013a8:	00000000 	andeq	r0, r0, r0
200013ac:	00000000 	andeq	r0, r0, r0
200013b0:	00000000 	andeq	r0, r0, r0
200013b4:	00000000 	andeq	r0, r0, r0
200013b8:	00000000 	andeq	r0, r0, r0
200013bc:	00000000 	andeq	r0, r0, r0
200013c0:	00000000 	andeq	r0, r0, r0
200013c4:	00000000 	andeq	r0, r0, r0
200013c8:	00000000 	andeq	r0, r0, r0
200013cc:	00000000 	andeq	r0, r0, r0
200013d0:	00000000 	andeq	r0, r0, r0
200013d4:	00000000 	andeq	r0, r0, r0
200013d8:	00000000 	andeq	r0, r0, r0
200013dc:	00000000 	andeq	r0, r0, r0
200013e0:	00000000 	andeq	r0, r0, r0
200013e4:	00000000 	andeq	r0, r0, r0
200013e8:	00000000 	andeq	r0, r0, r0
200013ec:	00000000 	andeq	r0, r0, r0
200013f0:	00000000 	andeq	r0, r0, r0
200013f4:	00000000 	andeq	r0, r0, r0
200013f8:	00000000 	andeq	r0, r0, r0
200013fc:	00000000 	andeq	r0, r0, r0
20001400:	00000000 	andeq	r0, r0, r0
20001404:	00000000 	andeq	r0, r0, r0
20001408:	00000000 	andeq	r0, r0, r0
2000140c:	00000000 	andeq	r0, r0, r0
20001410:	00000000 	andeq	r0, r0, r0
20001414:	00000000 	andeq	r0, r0, r0
20001418:	00000000 	andeq	r0, r0, r0
2000141c:	00000000 	andeq	r0, r0, r0
20001420:	00000000 	andeq	r0, r0, r0
20001424:	00000000 	andeq	r0, r0, r0
20001428:	00000000 	andeq	r0, r0, r0
2000142c:	00000000 	andeq	r0, r0, r0
20001430:	00000000 	andeq	r0, r0, r0
20001434:	00000000 	andeq	r0, r0, r0
20001438:	00000000 	andeq	r0, r0, r0
2000143c:	00000000 	andeq	r0, r0, r0
20001440:	00000000 	andeq	r0, r0, r0
20001444:	00000000 	andeq	r0, r0, r0
20001448:	00000000 	andeq	r0, r0, r0
2000144c:	00000000 	andeq	r0, r0, r0
20001450:	00000000 	andeq	r0, r0, r0
20001454:	00000000 	andeq	r0, r0, r0
20001458:	00000000 	andeq	r0, r0, r0
2000145c:	00000000 	andeq	r0, r0, r0
20001460:	00000000 	andeq	r0, r0, r0
20001464:	00000000 	andeq	r0, r0, r0
20001468:	00000000 	andeq	r0, r0, r0
2000146c:	00000000 	andeq	r0, r0, r0
20001470:	00000000 	andeq	r0, r0, r0
20001474:	00000000 	andeq	r0, r0, r0
20001478:	00000000 	andeq	r0, r0, r0
2000147c:	00000000 	andeq	r0, r0, r0
20001480:	00000000 	andeq	r0, r0, r0
20001484:	00000000 	andeq	r0, r0, r0
20001488:	00000000 	andeq	r0, r0, r0
2000148c:	00000000 	andeq	r0, r0, r0
20001490:	00000000 	andeq	r0, r0, r0
20001494:	00000000 	andeq	r0, r0, r0
20001498:	00000000 	andeq	r0, r0, r0
2000149c:	00000000 	andeq	r0, r0, r0
200014a0:	00000000 	andeq	r0, r0, r0
200014a4:	00000000 	andeq	r0, r0, r0
200014a8:	00000000 	andeq	r0, r0, r0
200014ac:	00000000 	andeq	r0, r0, r0
200014b0:	00000000 	andeq	r0, r0, r0
200014b4:	00000000 	andeq	r0, r0, r0
200014b8:	00000000 	andeq	r0, r0, r0
200014bc:	00000000 	andeq	r0, r0, r0
200014c0:	00000000 	andeq	r0, r0, r0
200014c4:	00000000 	andeq	r0, r0, r0
200014c8:	00000000 	andeq	r0, r0, r0
200014cc:	00000000 	andeq	r0, r0, r0
200014d0:	00000000 	andeq	r0, r0, r0
200014d4:	00000000 	andeq	r0, r0, r0
200014d8:	00000000 	andeq	r0, r0, r0
200014dc:	00000000 	andeq	r0, r0, r0
200014e0:	00000000 	andeq	r0, r0, r0
200014e4:	00000000 	andeq	r0, r0, r0
200014e8:	00000000 	andeq	r0, r0, r0
200014ec:	00000000 	andeq	r0, r0, r0
200014f0:	00000000 	andeq	r0, r0, r0
200014f4:	00000000 	andeq	r0, r0, r0
200014f8:	00000000 	andeq	r0, r0, r0
200014fc:	00000000 	andeq	r0, r0, r0
20001500:	00000000 	andeq	r0, r0, r0
20001504:	00000000 	andeq	r0, r0, r0
20001508:	00000000 	andeq	r0, r0, r0
2000150c:	00000000 	andeq	r0, r0, r0
20001510:	00000000 	andeq	r0, r0, r0
20001514:	00000000 	andeq	r0, r0, r0
20001518:	00000000 	andeq	r0, r0, r0
2000151c:	00000000 	andeq	r0, r0, r0
20001520:	00000000 	andeq	r0, r0, r0
20001524:	00000000 	andeq	r0, r0, r0
20001528:	00000000 	andeq	r0, r0, r0
2000152c:	00000000 	andeq	r0, r0, r0
20001530:	00000000 	andeq	r0, r0, r0
20001534:	00000000 	andeq	r0, r0, r0
20001538:	00000000 	andeq	r0, r0, r0
2000153c:	00000000 	andeq	r0, r0, r0
20001540:	00000000 	andeq	r0, r0, r0
20001544:	00000000 	andeq	r0, r0, r0
20001548:	00000000 	andeq	r0, r0, r0
2000154c:	00000000 	andeq	r0, r0, r0
20001550:	00000000 	andeq	r0, r0, r0
20001554:	00000000 	andeq	r0, r0, r0
20001558:	00000000 	andeq	r0, r0, r0
2000155c:	00000000 	andeq	r0, r0, r0
20001560:	00000000 	andeq	r0, r0, r0
20001564:	00000000 	andeq	r0, r0, r0
20001568:	00000000 	andeq	r0, r0, r0
2000156c:	00000000 	andeq	r0, r0, r0
20001570:	00000000 	andeq	r0, r0, r0
20001574:	00000000 	andeq	r0, r0, r0
20001578:	00000000 	andeq	r0, r0, r0
2000157c:	00000000 	andeq	r0, r0, r0
20001580:	00000000 	andeq	r0, r0, r0
20001584:	00000000 	andeq	r0, r0, r0
20001588:	00000000 	andeq	r0, r0, r0
2000158c:	00000000 	andeq	r0, r0, r0
20001590:	00000000 	andeq	r0, r0, r0
20001594:	00000000 	andeq	r0, r0, r0
20001598:	00000000 	andeq	r0, r0, r0
2000159c:	00000000 	andeq	r0, r0, r0
200015a0:	00000000 	andeq	r0, r0, r0
200015a4:	00000000 	andeq	r0, r0, r0
200015a8:	00000000 	andeq	r0, r0, r0
200015ac:	00000000 	andeq	r0, r0, r0
200015b0:	00000000 	andeq	r0, r0, r0
200015b4:	00000000 	andeq	r0, r0, r0
200015b8:	00000000 	andeq	r0, r0, r0
200015bc:	00000000 	andeq	r0, r0, r0
200015c0:	00000000 	andeq	r0, r0, r0
200015c4:	00000000 	andeq	r0, r0, r0
200015c8:	00000000 	andeq	r0, r0, r0
200015cc:	00000000 	andeq	r0, r0, r0
200015d0:	00000000 	andeq	r0, r0, r0
200015d4:	00000000 	andeq	r0, r0, r0
200015d8:	00000000 	andeq	r0, r0, r0
200015dc:	00000000 	andeq	r0, r0, r0
200015e0:	00000000 	andeq	r0, r0, r0
200015e4:	00000000 	andeq	r0, r0, r0
200015e8:	00000000 	andeq	r0, r0, r0
200015ec:	00000000 	andeq	r0, r0, r0
200015f0:	00000000 	andeq	r0, r0, r0
200015f4:	00000000 	andeq	r0, r0, r0
200015f8:	00000000 	andeq	r0, r0, r0
200015fc:	00000000 	andeq	r0, r0, r0
20001600:	00000000 	andeq	r0, r0, r0
20001604:	00000000 	andeq	r0, r0, r0
20001608:	00000000 	andeq	r0, r0, r0
2000160c:	00000000 	andeq	r0, r0, r0
20001610:	00000000 	andeq	r0, r0, r0
20001614:	00000000 	andeq	r0, r0, r0
20001618:	00000000 	andeq	r0, r0, r0
2000161c:	00000000 	andeq	r0, r0, r0
20001620:	00000000 	andeq	r0, r0, r0
20001624:	00000000 	andeq	r0, r0, r0
20001628:	00000000 	andeq	r0, r0, r0
2000162c:	00000000 	andeq	r0, r0, r0
20001630:	00000000 	andeq	r0, r0, r0
20001634:	00000000 	andeq	r0, r0, r0
20001638:	00000000 	andeq	r0, r0, r0
2000163c:	00000000 	andeq	r0, r0, r0
20001640:	00000000 	andeq	r0, r0, r0
20001644:	00000000 	andeq	r0, r0, r0
20001648:	00000000 	andeq	r0, r0, r0
2000164c:	00000000 	andeq	r0, r0, r0
20001650:	00000000 	andeq	r0, r0, r0
20001654:	00000000 	andeq	r0, r0, r0
20001658:	00000000 	andeq	r0, r0, r0
2000165c:	00000000 	andeq	r0, r0, r0
20001660:	00000000 	andeq	r0, r0, r0
20001664:	00000000 	andeq	r0, r0, r0
20001668:	00000000 	andeq	r0, r0, r0
2000166c:	00000000 	andeq	r0, r0, r0
20001670:	00000000 	andeq	r0, r0, r0
20001674:	00000000 	andeq	r0, r0, r0
20001678:	00000000 	andeq	r0, r0, r0
2000167c:	00000000 	andeq	r0, r0, r0
20001680:	00000000 	andeq	r0, r0, r0
20001684:	00000000 	andeq	r0, r0, r0
20001688:	00000000 	andeq	r0, r0, r0
2000168c:	00000000 	andeq	r0, r0, r0
20001690:	00000000 	andeq	r0, r0, r0
20001694:	00000000 	andeq	r0, r0, r0
20001698:	00000000 	andeq	r0, r0, r0
2000169c:	00000000 	andeq	r0, r0, r0
200016a0:	00000000 	andeq	r0, r0, r0
200016a4:	00000000 	andeq	r0, r0, r0
200016a8:	00000000 	andeq	r0, r0, r0
200016ac:	00000000 	andeq	r0, r0, r0
200016b0:	00000000 	andeq	r0, r0, r0
200016b4:	00000000 	andeq	r0, r0, r0
200016b8:	00000000 	andeq	r0, r0, r0
200016bc:	00000000 	andeq	r0, r0, r0
200016c0:	00000000 	andeq	r0, r0, r0
200016c4:	00000000 	andeq	r0, r0, r0
200016c8:	00000000 	andeq	r0, r0, r0
200016cc:	00000000 	andeq	r0, r0, r0
200016d0:	00000000 	andeq	r0, r0, r0
200016d4:	00000000 	andeq	r0, r0, r0
200016d8:	00000000 	andeq	r0, r0, r0
200016dc:	00000000 	andeq	r0, r0, r0
200016e0:	00000000 	andeq	r0, r0, r0
200016e4:	00000000 	andeq	r0, r0, r0
200016e8:	00000000 	andeq	r0, r0, r0
200016ec:	00000000 	andeq	r0, r0, r0
200016f0:	00000000 	andeq	r0, r0, r0
200016f4:	00000000 	andeq	r0, r0, r0
200016f8:	00000000 	andeq	r0, r0, r0
200016fc:	00000000 	andeq	r0, r0, r0
20001700:	00000000 	andeq	r0, r0, r0
20001704:	00000000 	andeq	r0, r0, r0
20001708:	00000000 	andeq	r0, r0, r0
2000170c:	00000000 	andeq	r0, r0, r0
20001710:	00000000 	andeq	r0, r0, r0
20001714:	00000000 	andeq	r0, r0, r0
20001718:	00000000 	andeq	r0, r0, r0
2000171c:	00000000 	andeq	r0, r0, r0
20001720:	00000000 	andeq	r0, r0, r0
20001724:	00000000 	andeq	r0, r0, r0
20001728:	00000000 	andeq	r0, r0, r0
2000172c:	00000000 	andeq	r0, r0, r0
20001730:	00000000 	andeq	r0, r0, r0
20001734:	00000000 	andeq	r0, r0, r0
20001738:	00000000 	andeq	r0, r0, r0
2000173c:	00000000 	andeq	r0, r0, r0
20001740:	00000000 	andeq	r0, r0, r0
20001744:	00000000 	andeq	r0, r0, r0
20001748:	00000000 	andeq	r0, r0, r0
2000174c:	00000000 	andeq	r0, r0, r0
20001750:	00000000 	andeq	r0, r0, r0
20001754:	00000000 	andeq	r0, r0, r0
20001758:	00000000 	andeq	r0, r0, r0
2000175c:	00000000 	andeq	r0, r0, r0
20001760:	00000000 	andeq	r0, r0, r0
20001764:	00000000 	andeq	r0, r0, r0
20001768:	00000000 	andeq	r0, r0, r0
2000176c:	00000000 	andeq	r0, r0, r0
20001770:	00000000 	andeq	r0, r0, r0
20001774:	00000000 	andeq	r0, r0, r0
20001778:	00000000 	andeq	r0, r0, r0
2000177c:	00000000 	andeq	r0, r0, r0
20001780:	00000000 	andeq	r0, r0, r0
20001784:	00000000 	andeq	r0, r0, r0
20001788:	00000000 	andeq	r0, r0, r0
2000178c:	00000000 	andeq	r0, r0, r0
20001790:	00000000 	andeq	r0, r0, r0
20001794:	00000000 	andeq	r0, r0, r0
20001798:	00000000 	andeq	r0, r0, r0
2000179c:	00000000 	andeq	r0, r0, r0
200017a0:	00000000 	andeq	r0, r0, r0
200017a4:	00000000 	andeq	r0, r0, r0
200017a8:	00000000 	andeq	r0, r0, r0
200017ac:	00000000 	andeq	r0, r0, r0
200017b0:	00000000 	andeq	r0, r0, r0
200017b4:	00000000 	andeq	r0, r0, r0
200017b8:	00000000 	andeq	r0, r0, r0
200017bc:	00000000 	andeq	r0, r0, r0
200017c0:	00000000 	andeq	r0, r0, r0
200017c4:	00000000 	andeq	r0, r0, r0
200017c8:	00000000 	andeq	r0, r0, r0
200017cc:	00000000 	andeq	r0, r0, r0
200017d0:	00000000 	andeq	r0, r0, r0
200017d4:	00000000 	andeq	r0, r0, r0
200017d8:	00000000 	andeq	r0, r0, r0
200017dc:	00000000 	andeq	r0, r0, r0
200017e0:	00000000 	andeq	r0, r0, r0
200017e4:	00000000 	andeq	r0, r0, r0
200017e8:	00000000 	andeq	r0, r0, r0
200017ec:	00000000 	andeq	r0, r0, r0
200017f0:	00000000 	andeq	r0, r0, r0
200017f4:	00000000 	andeq	r0, r0, r0
200017f8:	00000000 	andeq	r0, r0, r0
200017fc:	00000000 	andeq	r0, r0, r0
20001800:	00000000 	andeq	r0, r0, r0
20001804:	00000000 	andeq	r0, r0, r0
20001808:	00000000 	andeq	r0, r0, r0
2000180c:	00000000 	andeq	r0, r0, r0
20001810:	00000000 	andeq	r0, r0, r0
20001814:	00000000 	andeq	r0, r0, r0
20001818:	00000000 	andeq	r0, r0, r0
2000181c:	00000000 	andeq	r0, r0, r0
20001820:	00000000 	andeq	r0, r0, r0
20001824:	00000000 	andeq	r0, r0, r0
20001828:	00000000 	andeq	r0, r0, r0
2000182c:	00000000 	andeq	r0, r0, r0
20001830:	00000000 	andeq	r0, r0, r0
20001834:	00000000 	andeq	r0, r0, r0
20001838:	00000000 	andeq	r0, r0, r0
2000183c:	00000000 	andeq	r0, r0, r0
20001840:	00000000 	andeq	r0, r0, r0
20001844:	00000000 	andeq	r0, r0, r0
20001848:	00000000 	andeq	r0, r0, r0
2000184c:	00000000 	andeq	r0, r0, r0
20001850:	00000000 	andeq	r0, r0, r0
20001854:	00000000 	andeq	r0, r0, r0
20001858:	00000000 	andeq	r0, r0, r0
2000185c:	00000000 	andeq	r0, r0, r0
20001860:	00000000 	andeq	r0, r0, r0
20001864:	00000000 	andeq	r0, r0, r0
20001868:	00000000 	andeq	r0, r0, r0
2000186c:	00000000 	andeq	r0, r0, r0
20001870:	00000000 	andeq	r0, r0, r0
20001874:	00000000 	andeq	r0, r0, r0
20001878:	00000000 	andeq	r0, r0, r0
2000187c:	00000000 	andeq	r0, r0, r0
20001880:	00000000 	andeq	r0, r0, r0
20001884:	00000000 	andeq	r0, r0, r0
20001888:	00000000 	andeq	r0, r0, r0
2000188c:	00000000 	andeq	r0, r0, r0
20001890:	00000000 	andeq	r0, r0, r0
20001894:	00000000 	andeq	r0, r0, r0
20001898:	00000000 	andeq	r0, r0, r0
2000189c:	00000000 	andeq	r0, r0, r0
200018a0:	00000000 	andeq	r0, r0, r0
200018a4:	00000000 	andeq	r0, r0, r0
200018a8:	00000000 	andeq	r0, r0, r0
200018ac:	00000000 	andeq	r0, r0, r0
200018b0:	00000000 	andeq	r0, r0, r0
200018b4:	00000000 	andeq	r0, r0, r0
200018b8:	00000000 	andeq	r0, r0, r0
200018bc:	00000000 	andeq	r0, r0, r0
200018c0:	00000000 	andeq	r0, r0, r0
200018c4:	00000000 	andeq	r0, r0, r0
200018c8:	00000000 	andeq	r0, r0, r0
200018cc:	00000000 	andeq	r0, r0, r0
200018d0:	00000000 	andeq	r0, r0, r0
200018d4:	00000000 	andeq	r0, r0, r0
200018d8:	00000000 	andeq	r0, r0, r0
200018dc:	00000000 	andeq	r0, r0, r0
200018e0:	00000000 	andeq	r0, r0, r0
200018e4:	00000000 	andeq	r0, r0, r0
200018e8:	00000000 	andeq	r0, r0, r0
200018ec:	00000000 	andeq	r0, r0, r0
200018f0:	00000000 	andeq	r0, r0, r0
200018f4:	00000000 	andeq	r0, r0, r0
200018f8:	00000000 	andeq	r0, r0, r0
200018fc:	00000000 	andeq	r0, r0, r0
20001900:	00000000 	andeq	r0, r0, r0
20001904:	00000000 	andeq	r0, r0, r0
20001908:	00000000 	andeq	r0, r0, r0
2000190c:	00000000 	andeq	r0, r0, r0
20001910:	00000000 	andeq	r0, r0, r0
20001914:	00000000 	andeq	r0, r0, r0
20001918:	00000000 	andeq	r0, r0, r0
2000191c:	00000000 	andeq	r0, r0, r0
20001920:	00000000 	andeq	r0, r0, r0
20001924:	00000000 	andeq	r0, r0, r0
20001928:	00000000 	andeq	r0, r0, r0
2000192c:	00000000 	andeq	r0, r0, r0
20001930:	00000000 	andeq	r0, r0, r0
20001934:	00000000 	andeq	r0, r0, r0
20001938:	00000000 	andeq	r0, r0, r0
2000193c:	00000000 	andeq	r0, r0, r0
20001940:	00000000 	andeq	r0, r0, r0
20001944:	00000000 	andeq	r0, r0, r0
20001948:	00000000 	andeq	r0, r0, r0
2000194c:	00000000 	andeq	r0, r0, r0
20001950:	00000000 	andeq	r0, r0, r0
20001954:	00000000 	andeq	r0, r0, r0
20001958:	00000000 	andeq	r0, r0, r0
2000195c:	00000000 	andeq	r0, r0, r0
20001960:	00000000 	andeq	r0, r0, r0
20001964:	00000000 	andeq	r0, r0, r0
20001968:	00000000 	andeq	r0, r0, r0
2000196c:	00000000 	andeq	r0, r0, r0
20001970:	00000000 	andeq	r0, r0, r0
20001974:	00000000 	andeq	r0, r0, r0
20001978:	00000000 	andeq	r0, r0, r0
2000197c:	00000000 	andeq	r0, r0, r0
20001980:	00000000 	andeq	r0, r0, r0
20001984:	00000000 	andeq	r0, r0, r0
20001988:	00000000 	andeq	r0, r0, r0
2000198c:	00000000 	andeq	r0, r0, r0
20001990:	00000000 	andeq	r0, r0, r0
20001994:	00000000 	andeq	r0, r0, r0
20001998:	00000000 	andeq	r0, r0, r0
2000199c:	00000000 	andeq	r0, r0, r0
200019a0:	00000000 	andeq	r0, r0, r0
200019a4:	00000000 	andeq	r0, r0, r0
200019a8:	00000000 	andeq	r0, r0, r0
200019ac:	00000000 	andeq	r0, r0, r0
200019b0:	00000000 	andeq	r0, r0, r0
200019b4:	00000000 	andeq	r0, r0, r0
200019b8:	00000000 	andeq	r0, r0, r0
200019bc:	00000000 	andeq	r0, r0, r0
200019c0:	00000000 	andeq	r0, r0, r0
200019c4:	00000000 	andeq	r0, r0, r0
200019c8:	00000000 	andeq	r0, r0, r0
200019cc:	00000000 	andeq	r0, r0, r0
200019d0:	00000000 	andeq	r0, r0, r0
200019d4:	00000000 	andeq	r0, r0, r0
200019d8:	00000000 	andeq	r0, r0, r0
200019dc:	00000000 	andeq	r0, r0, r0
200019e0:	00000000 	andeq	r0, r0, r0
200019e4:	00000000 	andeq	r0, r0, r0
200019e8:	00000000 	andeq	r0, r0, r0
200019ec:	00000000 	andeq	r0, r0, r0
200019f0:	00000000 	andeq	r0, r0, r0
200019f4:	00000000 	andeq	r0, r0, r0
200019f8:	00000000 	andeq	r0, r0, r0
200019fc:	00000000 	andeq	r0, r0, r0
20001a00:	00000000 	andeq	r0, r0, r0
20001a04:	00000000 	andeq	r0, r0, r0
20001a08:	00000000 	andeq	r0, r0, r0
20001a0c:	00000000 	andeq	r0, r0, r0
20001a10:	00000000 	andeq	r0, r0, r0
20001a14:	00000000 	andeq	r0, r0, r0
20001a18:	00000000 	andeq	r0, r0, r0
20001a1c:	00000000 	andeq	r0, r0, r0
20001a20:	00000000 	andeq	r0, r0, r0
20001a24:	00000000 	andeq	r0, r0, r0
20001a28:	00000000 	andeq	r0, r0, r0
20001a2c:	00000000 	andeq	r0, r0, r0
20001a30:	00000000 	andeq	r0, r0, r0
20001a34:	00000000 	andeq	r0, r0, r0
20001a38:	00000000 	andeq	r0, r0, r0
20001a3c:	00000000 	andeq	r0, r0, r0
20001a40:	00000000 	andeq	r0, r0, r0
20001a44:	00000000 	andeq	r0, r0, r0
20001a48:	00000000 	andeq	r0, r0, r0
20001a4c:	00000000 	andeq	r0, r0, r0
20001a50:	00000000 	andeq	r0, r0, r0
20001a54:	00000000 	andeq	r0, r0, r0
20001a58:	00000000 	andeq	r0, r0, r0
20001a5c:	00000000 	andeq	r0, r0, r0
20001a60:	00000000 	andeq	r0, r0, r0
20001a64:	00000000 	andeq	r0, r0, r0
20001a68:	00000000 	andeq	r0, r0, r0
20001a6c:	00000000 	andeq	r0, r0, r0
20001a70:	00000000 	andeq	r0, r0, r0
20001a74:	00000000 	andeq	r0, r0, r0
20001a78:	00000000 	andeq	r0, r0, r0
20001a7c:	00000000 	andeq	r0, r0, r0
20001a80:	00000000 	andeq	r0, r0, r0
20001a84:	00000000 	andeq	r0, r0, r0
20001a88:	00000000 	andeq	r0, r0, r0
20001a8c:	00000000 	andeq	r0, r0, r0
20001a90:	00000000 	andeq	r0, r0, r0
20001a94:	00000000 	andeq	r0, r0, r0
20001a98:	00000000 	andeq	r0, r0, r0
20001a9c:	00000000 	andeq	r0, r0, r0
20001aa0:	00000000 	andeq	r0, r0, r0
20001aa4:	00000000 	andeq	r0, r0, r0
20001aa8:	00000000 	andeq	r0, r0, r0
20001aac:	00000000 	andeq	r0, r0, r0
20001ab0:	00000000 	andeq	r0, r0, r0
20001ab4:	00000000 	andeq	r0, r0, r0
20001ab8:	00000000 	andeq	r0, r0, r0
20001abc:	00000000 	andeq	r0, r0, r0
20001ac0:	00000000 	andeq	r0, r0, r0
20001ac4:	00000000 	andeq	r0, r0, r0
20001ac8:	00000000 	andeq	r0, r0, r0
20001acc:	00000000 	andeq	r0, r0, r0
20001ad0:	00000000 	andeq	r0, r0, r0
20001ad4:	00000000 	andeq	r0, r0, r0
20001ad8:	00000000 	andeq	r0, r0, r0
20001adc:	00000000 	andeq	r0, r0, r0
20001ae0:	00000000 	andeq	r0, r0, r0
20001ae4:	00000000 	andeq	r0, r0, r0
20001ae8:	00000000 	andeq	r0, r0, r0
20001aec:	00000000 	andeq	r0, r0, r0
20001af0:	00000000 	andeq	r0, r0, r0
20001af4:	00000000 	andeq	r0, r0, r0
20001af8:	00000000 	andeq	r0, r0, r0
20001afc:	00000000 	andeq	r0, r0, r0
20001b00:	00000000 	andeq	r0, r0, r0
20001b04:	00000000 	andeq	r0, r0, r0
20001b08:	00000000 	andeq	r0, r0, r0
20001b0c:	00000000 	andeq	r0, r0, r0
20001b10:	00000000 	andeq	r0, r0, r0
20001b14:	00000000 	andeq	r0, r0, r0
20001b18:	00000000 	andeq	r0, r0, r0
20001b1c:	00000000 	andeq	r0, r0, r0
20001b20:	00000000 	andeq	r0, r0, r0
20001b24:	00000000 	andeq	r0, r0, r0
20001b28:	00000000 	andeq	r0, r0, r0
20001b2c:	00000000 	andeq	r0, r0, r0
20001b30:	00000000 	andeq	r0, r0, r0
20001b34:	00000000 	andeq	r0, r0, r0
20001b38:	00000000 	andeq	r0, r0, r0
20001b3c:	00000000 	andeq	r0, r0, r0
20001b40:	00000000 	andeq	r0, r0, r0
20001b44:	00000000 	andeq	r0, r0, r0
20001b48:	00000000 	andeq	r0, r0, r0
20001b4c:	00000000 	andeq	r0, r0, r0
20001b50:	00000000 	andeq	r0, r0, r0
20001b54:	00000000 	andeq	r0, r0, r0
20001b58:	00000000 	andeq	r0, r0, r0
20001b5c:	00000000 	andeq	r0, r0, r0
20001b60:	00000000 	andeq	r0, r0, r0
20001b64:	00000000 	andeq	r0, r0, r0
20001b68:	00000000 	andeq	r0, r0, r0
20001b6c:	00000000 	andeq	r0, r0, r0
20001b70:	00000000 	andeq	r0, r0, r0
20001b74:	00000000 	andeq	r0, r0, r0
20001b78:	00000000 	andeq	r0, r0, r0
20001b7c:	00000000 	andeq	r0, r0, r0
20001b80:	00000000 	andeq	r0, r0, r0
20001b84:	00000000 	andeq	r0, r0, r0
20001b88:	00000000 	andeq	r0, r0, r0
20001b8c:	00000000 	andeq	r0, r0, r0
20001b90:	00000000 	andeq	r0, r0, r0
20001b94:	00000000 	andeq	r0, r0, r0
20001b98:	00000000 	andeq	r0, r0, r0
20001b9c:	00000000 	andeq	r0, r0, r0
20001ba0:	00000000 	andeq	r0, r0, r0
20001ba4:	00000000 	andeq	r0, r0, r0
20001ba8:	00000000 	andeq	r0, r0, r0
20001bac:	00000000 	andeq	r0, r0, r0
20001bb0:	00000000 	andeq	r0, r0, r0
20001bb4:	00000000 	andeq	r0, r0, r0
20001bb8:	00000000 	andeq	r0, r0, r0
20001bbc:	00000000 	andeq	r0, r0, r0
20001bc0:	00000000 	andeq	r0, r0, r0
20001bc4:	00000000 	andeq	r0, r0, r0
20001bc8:	00000000 	andeq	r0, r0, r0
20001bcc:	00000000 	andeq	r0, r0, r0
20001bd0:	00000000 	andeq	r0, r0, r0
20001bd4:	00000000 	andeq	r0, r0, r0
20001bd8:	00000000 	andeq	r0, r0, r0
20001bdc:	00000000 	andeq	r0, r0, r0
20001be0:	00000000 	andeq	r0, r0, r0
20001be4:	00000000 	andeq	r0, r0, r0
20001be8:	00000000 	andeq	r0, r0, r0
20001bec:	00000000 	andeq	r0, r0, r0
20001bf0:	00000000 	andeq	r0, r0, r0
20001bf4:	00000000 	andeq	r0, r0, r0
20001bf8:	00000000 	andeq	r0, r0, r0
20001bfc:	00000000 	andeq	r0, r0, r0
20001c00:	00000000 	andeq	r0, r0, r0
20001c04:	00000000 	andeq	r0, r0, r0
20001c08:	00000000 	andeq	r0, r0, r0
20001c0c:	00000000 	andeq	r0, r0, r0
20001c10:	00000000 	andeq	r0, r0, r0
20001c14:	00000000 	andeq	r0, r0, r0
20001c18:	00000000 	andeq	r0, r0, r0
20001c1c:	00000000 	andeq	r0, r0, r0
20001c20:	00000000 	andeq	r0, r0, r0
20001c24:	00000000 	andeq	r0, r0, r0
20001c28:	00000000 	andeq	r0, r0, r0
20001c2c:	00000000 	andeq	r0, r0, r0
20001c30:	00000000 	andeq	r0, r0, r0
20001c34:	00000000 	andeq	r0, r0, r0
20001c38:	00000000 	andeq	r0, r0, r0
20001c3c:	00000000 	andeq	r0, r0, r0
20001c40:	00000000 	andeq	r0, r0, r0
20001c44:	00000000 	andeq	r0, r0, r0
20001c48:	00000000 	andeq	r0, r0, r0
20001c4c:	00000000 	andeq	r0, r0, r0
20001c50:	00000000 	andeq	r0, r0, r0
20001c54:	00000000 	andeq	r0, r0, r0
20001c58:	00000000 	andeq	r0, r0, r0
20001c5c:	00000000 	andeq	r0, r0, r0
20001c60:	00000000 	andeq	r0, r0, r0
20001c64:	00000000 	andeq	r0, r0, r0
20001c68:	00000000 	andeq	r0, r0, r0
20001c6c:	00000000 	andeq	r0, r0, r0
20001c70:	00000000 	andeq	r0, r0, r0
20001c74:	00000000 	andeq	r0, r0, r0
20001c78:	00000000 	andeq	r0, r0, r0
20001c7c:	00000000 	andeq	r0, r0, r0
20001c80:	00000000 	andeq	r0, r0, r0
20001c84:	00000000 	andeq	r0, r0, r0
20001c88:	00000000 	andeq	r0, r0, r0
20001c8c:	00000000 	andeq	r0, r0, r0
20001c90:	00000000 	andeq	r0, r0, r0
20001c94:	00000000 	andeq	r0, r0, r0
20001c98:	00000000 	andeq	r0, r0, r0
20001c9c:	00000000 	andeq	r0, r0, r0
20001ca0:	00000000 	andeq	r0, r0, r0
20001ca4:	00000000 	andeq	r0, r0, r0
20001ca8:	00000000 	andeq	r0, r0, r0
20001cac:	00000000 	andeq	r0, r0, r0
20001cb0:	00000000 	andeq	r0, r0, r0
20001cb4:	00000000 	andeq	r0, r0, r0
20001cb8:	00000000 	andeq	r0, r0, r0
20001cbc:	00000000 	andeq	r0, r0, r0
20001cc0:	00000000 	andeq	r0, r0, r0
20001cc4:	00000000 	andeq	r0, r0, r0
20001cc8:	00000000 	andeq	r0, r0, r0
20001ccc:	00000000 	andeq	r0, r0, r0
20001cd0:	00000000 	andeq	r0, r0, r0
20001cd4:	00000000 	andeq	r0, r0, r0
20001cd8:	00000000 	andeq	r0, r0, r0
20001cdc:	00000000 	andeq	r0, r0, r0
20001ce0:	00000000 	andeq	r0, r0, r0
20001ce4:	00000000 	andeq	r0, r0, r0
20001ce8:	00000000 	andeq	r0, r0, r0
20001cec:	00000000 	andeq	r0, r0, r0
20001cf0:	00000000 	andeq	r0, r0, r0
20001cf4:	00000000 	andeq	r0, r0, r0
20001cf8:	00000000 	andeq	r0, r0, r0
20001cfc:	00000000 	andeq	r0, r0, r0
20001d00:	00000000 	andeq	r0, r0, r0
20001d04:	00000000 	andeq	r0, r0, r0
20001d08:	00000000 	andeq	r0, r0, r0
20001d0c:	00000000 	andeq	r0, r0, r0
20001d10:	00000000 	andeq	r0, r0, r0
20001d14:	00000000 	andeq	r0, r0, r0
20001d18:	00000000 	andeq	r0, r0, r0
20001d1c:	00000000 	andeq	r0, r0, r0
20001d20:	00000000 	andeq	r0, r0, r0
20001d24:	00000000 	andeq	r0, r0, r0
20001d28:	00000000 	andeq	r0, r0, r0
20001d2c:	00000000 	andeq	r0, r0, r0
20001d30:	00000000 	andeq	r0, r0, r0
20001d34:	00000000 	andeq	r0, r0, r0
20001d38:	00000000 	andeq	r0, r0, r0
20001d3c:	00000000 	andeq	r0, r0, r0
20001d40:	00000000 	andeq	r0, r0, r0
20001d44:	00000000 	andeq	r0, r0, r0
20001d48:	00000000 	andeq	r0, r0, r0
20001d4c:	00000000 	andeq	r0, r0, r0
20001d50:	00000000 	andeq	r0, r0, r0
20001d54:	00000000 	andeq	r0, r0, r0
20001d58:	00000000 	andeq	r0, r0, r0
20001d5c:	00000000 	andeq	r0, r0, r0
20001d60:	00000000 	andeq	r0, r0, r0
20001d64:	00000000 	andeq	r0, r0, r0

20001d68 <g_time>:
20001d68:	00000000 	andeq	r0, r0, r0

20001d6c <g_timers>:
20001d6c:	00000000 	andeq	r0, r0, r0
20001d70:	00000000 	andeq	r0, r0, r0
20001d74:	00000000 	andeq	r0, r0, r0
20001d78:	00000000 	andeq	r0, r0, r0
20001d7c:	00000000 	andeq	r0, r0, r0
20001d80:	00000000 	andeq	r0, r0, r0
20001d84:	00000000 	andeq	r0, r0, r0
20001d88:	00000000 	andeq	r0, r0, r0
20001d8c:	00000000 	andeq	r0, r0, r0
20001d90:	00000000 	andeq	r0, r0, r0
20001d94:	00000000 	andeq	r0, r0, r0
20001d98:	00000000 	andeq	r0, r0, r0
20001d9c:	00000000 	andeq	r0, r0, r0
20001da0:	00000000 	andeq	r0, r0, r0
20001da4:	00000000 	andeq	r0, r0, r0
20001da8:	00000000 	andeq	r0, r0, r0
20001dac:	00000000 	andeq	r0, r0, r0
20001db0:	00000000 	andeq	r0, r0, r0
20001db4:	00000000 	andeq	r0, r0, r0
20001db8:	00000000 	andeq	r0, r0, r0
20001dbc:	00000000 	andeq	r0, r0, r0
20001dc0:	00000000 	andeq	r0, r0, r0
20001dc4:	00000000 	andeq	r0, r0, r0
20001dc8:	00000000 	andeq	r0, r0, r0
20001dcc:	00000000 	andeq	r0, r0, r0
20001dd0:	00000000 	andeq	r0, r0, r0
20001dd4:	00000000 	andeq	r0, r0, r0
20001dd8:	00000000 	andeq	r0, r0, r0
20001ddc:	00000000 	andeq	r0, r0, r0
20001de0:	00000000 	andeq	r0, r0, r0
20001de4:	00000000 	andeq	r0, r0, r0
20001de8:	00000000 	andeq	r0, r0, r0
20001dec:	00000000 	andeq	r0, r0, r0
20001df0:	00000000 	andeq	r0, r0, r0
20001df4:	00000000 	andeq	r0, r0, r0
20001df8:	00000000 	andeq	r0, r0, r0
20001dfc:	00000000 	andeq	r0, r0, r0
20001e00:	00000000 	andeq	r0, r0, r0
20001e04:	00000000 	andeq	r0, r0, r0
20001e08:	00000000 	andeq	r0, r0, r0
20001e0c:	00000000 	andeq	r0, r0, r0
20001e10:	00000000 	andeq	r0, r0, r0
20001e14:	00000000 	andeq	r0, r0, r0
20001e18:	00000000 	andeq	r0, r0, r0
20001e1c:	00000000 	andeq	r0, r0, r0
20001e20:	00000000 	andeq	r0, r0, r0
20001e24:	00000000 	andeq	r0, r0, r0
20001e28:	00000000 	andeq	r0, r0, r0
20001e2c:	00000000 	andeq	r0, r0, r0
20001e30:	00000000 	andeq	r0, r0, r0
20001e34:	00000000 	andeq	r0, r0, r0
20001e38:	00000000 	andeq	r0, r0, r0
20001e3c:	00000000 	andeq	r0, r0, r0
20001e40:	00000000 	andeq	r0, r0, r0
20001e44:	00000000 	andeq	r0, r0, r0
20001e48:	00000000 	andeq	r0, r0, r0
20001e4c:	00000000 	andeq	r0, r0, r0
20001e50:	00000000 	andeq	r0, r0, r0
20001e54:	00000000 	andeq	r0, r0, r0
20001e58:	00000000 	andeq	r0, r0, r0
20001e5c:	00000000 	andeq	r0, r0, r0
20001e60:	00000000 	andeq	r0, r0, r0
20001e64:	00000000 	andeq	r0, r0, r0
20001e68:	00000000 	andeq	r0, r0, r0
20001e6c:	00000000 	andeq	r0, r0, r0
20001e70:	00000000 	andeq	r0, r0, r0
20001e74:	00000000 	andeq	r0, r0, r0
20001e78:	00000000 	andeq	r0, r0, r0
20001e7c:	00000000 	andeq	r0, r0, r0
20001e80:	00000000 	andeq	r0, r0, r0
20001e84:	00000000 	andeq	r0, r0, r0
20001e88:	00000000 	andeq	r0, r0, r0
20001e8c:	00000000 	andeq	r0, r0, r0
20001e90:	00000000 	andeq	r0, r0, r0
20001e94:	00000000 	andeq	r0, r0, r0
20001e98:	00000000 	andeq	r0, r0, r0
20001e9c:	00000000 	andeq	r0, r0, r0
20001ea0:	00000000 	andeq	r0, r0, r0
20001ea4:	00000000 	andeq	r0, r0, r0
20001ea8:	00000000 	andeq	r0, r0, r0
20001eac:	00000000 	andeq	r0, r0, r0
20001eb0:	00000000 	andeq	r0, r0, r0
20001eb4:	00000000 	andeq	r0, r0, r0
20001eb8:	00000000 	andeq	r0, r0, r0
20001ebc:	00000000 	andeq	r0, r0, r0
20001ec0:	00000000 	andeq	r0, r0, r0
20001ec4:	00000000 	andeq	r0, r0, r0
20001ec8:	00000000 	andeq	r0, r0, r0
20001ecc:	00000000 	andeq	r0, r0, r0
20001ed0:	00000000 	andeq	r0, r0, r0
20001ed4:	00000000 	andeq	r0, r0, r0
20001ed8:	00000000 	andeq	r0, r0, r0
20001edc:	00000000 	andeq	r0, r0, r0
20001ee0:	00000000 	andeq	r0, r0, r0
20001ee4:	00000000 	andeq	r0, r0, r0
20001ee8:	00000000 	andeq	r0, r0, r0
20001eec:	00000000 	andeq	r0, r0, r0
20001ef0:	00000000 	andeq	r0, r0, r0
20001ef4:	00000000 	andeq	r0, r0, r0
20001ef8:	00000000 	andeq	r0, r0, r0
20001efc:	00000000 	andeq	r0, r0, r0
20001f00:	00000000 	andeq	r0, r0, r0
20001f04:	00000000 	andeq	r0, r0, r0
20001f08:	00000000 	andeq	r0, r0, r0
20001f0c:	00000000 	andeq	r0, r0, r0
20001f10:	00000000 	andeq	r0, r0, r0
20001f14:	00000000 	andeq	r0, r0, r0
20001f18:	00000000 	andeq	r0, r0, r0
20001f1c:	00000000 	andeq	r0, r0, r0
20001f20:	00000000 	andeq	r0, r0, r0
20001f24:	00000000 	andeq	r0, r0, r0
20001f28:	00000000 	andeq	r0, r0, r0
20001f2c:	00000000 	andeq	r0, r0, r0
20001f30:	00000000 	andeq	r0, r0, r0
20001f34:	00000000 	andeq	r0, r0, r0
20001f38:	00000000 	andeq	r0, r0, r0
20001f3c:	00000000 	andeq	r0, r0, r0
20001f40:	00000000 	andeq	r0, r0, r0
20001f44:	00000000 	andeq	r0, r0, r0
20001f48:	00000000 	andeq	r0, r0, r0
20001f4c:	00000000 	andeq	r0, r0, r0
20001f50:	00000000 	andeq	r0, r0, r0
20001f54:	00000000 	andeq	r0, r0, r0
20001f58:	00000000 	andeq	r0, r0, r0
20001f5c:	00000000 	andeq	r0, r0, r0
20001f60:	00000000 	andeq	r0, r0, r0
20001f64:	00000000 	andeq	r0, r0, r0
20001f68:	00000000 	andeq	r0, r0, r0
20001f6c:	00000000 	andeq	r0, r0, r0
20001f70:	00000000 	andeq	r0, r0, r0
20001f74:	00000000 	andeq	r0, r0, r0
20001f78:	00000000 	andeq	r0, r0, r0
20001f7c:	00000000 	andeq	r0, r0, r0
20001f80:	00000000 	andeq	r0, r0, r0
20001f84:	00000000 	andeq	r0, r0, r0
20001f88:	00000000 	andeq	r0, r0, r0
20001f8c:	00000000 	andeq	r0, r0, r0
20001f90:	00000000 	andeq	r0, r0, r0
20001f94:	00000000 	andeq	r0, r0, r0
20001f98:	00000000 	andeq	r0, r0, r0
20001f9c:	00000000 	andeq	r0, r0, r0
20001fa0:	00000000 	andeq	r0, r0, r0
20001fa4:	00000000 	andeq	r0, r0, r0
20001fa8:	00000000 	andeq	r0, r0, r0
20001fac:	00000000 	andeq	r0, r0, r0
20001fb0:	00000000 	andeq	r0, r0, r0
20001fb4:	00000000 	andeq	r0, r0, r0
20001fb8:	00000000 	andeq	r0, r0, r0
20001fbc:	00000000 	andeq	r0, r0, r0
20001fc0:	00000000 	andeq	r0, r0, r0
20001fc4:	00000000 	andeq	r0, r0, r0
20001fc8:	00000000 	andeq	r0, r0, r0
20001fcc:	00000000 	andeq	r0, r0, r0
20001fd0:	00000000 	andeq	r0, r0, r0
20001fd4:	00000000 	andeq	r0, r0, r0
20001fd8:	00000000 	andeq	r0, r0, r0
20001fdc:	00000000 	andeq	r0, r0, r0
20001fe0:	00000000 	andeq	r0, r0, r0
20001fe4:	00000000 	andeq	r0, r0, r0
20001fe8:	00000000 	andeq	r0, r0, r0

20001fec <timer>:
20001fec:	00000000 	andeq	r0, r0, r0

20001ff0 <__current_thread__>:
20001ff0:	00000000 	andeq	r0, r0, r0

20001ff4 <__thread__>:
20001ff4:	00000000 	andeq	r0, r0, r0
20001ff8:	00000000 	andeq	r0, r0, r0
20001ffc:	00000000 	andeq	r0, r0, r0
20002000:	00000000 	andeq	r0, r0, r0
20002004:	00000000 	andeq	r0, r0, r0
20002008:	00000000 	andeq	r0, r0, r0
2000200c:	00000000 	andeq	r0, r0, r0
20002010:	00000000 	andeq	r0, r0, r0
20002014:	00000000 	andeq	r0, r0, r0
20002018:	00000000 	andeq	r0, r0, r0
2000201c:	00000000 	andeq	r0, r0, r0
20002020:	00000000 	andeq	r0, r0, r0
20002024:	00000000 	andeq	r0, r0, r0
20002028:	00000000 	andeq	r0, r0, r0
2000202c:	00000000 	andeq	r0, r0, r0
20002030:	00000000 	andeq	r0, r0, r0
20002034:	00000000 	andeq	r0, r0, r0
20002038:	00000000 	andeq	r0, r0, r0
2000203c:	00000000 	andeq	r0, r0, r0
20002040:	00000000 	andeq	r0, r0, r0
20002044:	00000000 	andeq	r0, r0, r0
20002048:	00000000 	andeq	r0, r0, r0
2000204c:	00000000 	andeq	r0, r0, r0
20002050:	00000000 	andeq	r0, r0, r0
20002054:	00000000 	andeq	r0, r0, r0
20002058:	00000000 	andeq	r0, r0, r0
2000205c:	00000000 	andeq	r0, r0, r0
20002060:	00000000 	andeq	r0, r0, r0
20002064:	00000000 	andeq	r0, r0, r0
20002068:	00000000 	andeq	r0, r0, r0
2000206c:	00000000 	andeq	r0, r0, r0
20002070:	00000000 	andeq	r0, r0, r0
20002074:	00000000 	andeq	r0, r0, r0
20002078:	00000000 	andeq	r0, r0, r0
2000207c:	00000000 	andeq	r0, r0, r0
20002080:	00000000 	andeq	r0, r0, r0
20002084:	00000000 	andeq	r0, r0, r0
20002088:	00000000 	andeq	r0, r0, r0
2000208c:	00000000 	andeq	r0, r0, r0
20002090:	00000000 	andeq	r0, r0, r0
20002094:	00000000 	andeq	r0, r0, r0
20002098:	00000000 	andeq	r0, r0, r0
2000209c:	00000000 	andeq	r0, r0, r0
200020a0:	00000000 	andeq	r0, r0, r0
200020a4:	00000000 	andeq	r0, r0, r0
200020a8:	00000000 	andeq	r0, r0, r0
200020ac:	00000000 	andeq	r0, r0, r0
200020b0:	00000000 	andeq	r0, r0, r0
200020b4:	00000000 	andeq	r0, r0, r0
200020b8:	00000000 	andeq	r0, r0, r0
200020bc:	00000000 	andeq	r0, r0, r0
200020c0:	00000000 	andeq	r0, r0, r0
200020c4:	00000000 	andeq	r0, r0, r0
200020c8:	00000000 	andeq	r0, r0, r0
200020cc:	00000000 	andeq	r0, r0, r0
200020d0:	00000000 	andeq	r0, r0, r0
200020d4:	00000000 	andeq	r0, r0, r0
200020d8:	00000000 	andeq	r0, r0, r0
200020dc:	00000000 	andeq	r0, r0, r0
200020e0:	00000000 	andeq	r0, r0, r0
200020e4:	00000000 	andeq	r0, r0, r0
200020e8:	00000000 	andeq	r0, r0, r0
200020ec:	00000000 	andeq	r0, r0, r0
200020f0:	00000000 	andeq	r0, r0, r0

200020f4 <i2c>:
200020f4:	00000000 	andeq	r0, r0, r0
200020f8:	00000000 	andeq	r0, r0, r0

200020fc <mem>:
200020fc:	00000000 	andeq	r0, r0, r0

20002100 <fm>:
20002100:	00000000 	andeq	r0, r0, r0

20002101 <terminal>:
20002101:	Address 0x0000000020002101 is out of bounds.


Disassembly of section ._user_heap_stack:

20002104 <._user_heap_stack>:
20002104:	00000000 	andeq	r0, r0, r0
20002108:	00000000 	andeq	r0, r0, r0
2000210c:	00000000 	andeq	r0, r0, r0
20002110:	00000000 	andeq	r0, r0, r0
20002114:	00000000 	andeq	r0, r0, r0
20002118:	00000000 	andeq	r0, r0, r0
2000211c:	00000000 	andeq	r0, r0, r0
20002120:	00000000 	andeq	r0, r0, r0
20002124:	00000000 	andeq	r0, r0, r0
20002128:	00000000 	andeq	r0, r0, r0
2000212c:	00000000 	andeq	r0, r0, r0
20002130:	00000000 	andeq	r0, r0, r0
20002134:	00000000 	andeq	r0, r0, r0
20002138:	00000000 	andeq	r0, r0, r0
2000213c:	00000000 	andeq	r0, r0, r0
20002140:	00000000 	andeq	r0, r0, r0
20002144:	00000000 	andeq	r0, r0, r0
20002148:	00000000 	andeq	r0, r0, r0
2000214c:	00000000 	andeq	r0, r0, r0
20002150:	00000000 	andeq	r0, r0, r0
20002154:	00000000 	andeq	r0, r0, r0
20002158:	00000000 	andeq	r0, r0, r0
2000215c:	00000000 	andeq	r0, r0, r0
20002160:	00000000 	andeq	r0, r0, r0
20002164:	00000000 	andeq	r0, r0, r0
20002168:	00000000 	andeq	r0, r0, r0
2000216c:	00000000 	andeq	r0, r0, r0
20002170:	00000000 	andeq	r0, r0, r0
20002174:	00000000 	andeq	r0, r0, r0
20002178:	00000000 	andeq	r0, r0, r0
2000217c:	00000000 	andeq	r0, r0, r0
20002180:	00000000 	andeq	r0, r0, r0
20002184:	00000000 	andeq	r0, r0, r0
20002188:	00000000 	andeq	r0, r0, r0
2000218c:	00000000 	andeq	r0, r0, r0
20002190:	00000000 	andeq	r0, r0, r0
20002194:	00000000 	andeq	r0, r0, r0
20002198:	00000000 	andeq	r0, r0, r0
2000219c:	00000000 	andeq	r0, r0, r0
200021a0:	00000000 	andeq	r0, r0, r0
200021a4:	00000000 	andeq	r0, r0, r0
200021a8:	00000000 	andeq	r0, r0, r0
200021ac:	00000000 	andeq	r0, r0, r0
200021b0:	00000000 	andeq	r0, r0, r0
200021b4:	00000000 	andeq	r0, r0, r0
200021b8:	00000000 	andeq	r0, r0, r0
200021bc:	00000000 	andeq	r0, r0, r0
200021c0:	00000000 	andeq	r0, r0, r0
200021c4:	00000000 	andeq	r0, r0, r0
200021c8:	00000000 	andeq	r0, r0, r0
200021cc:	00000000 	andeq	r0, r0, r0
200021d0:	00000000 	andeq	r0, r0, r0
200021d4:	00000000 	andeq	r0, r0, r0
200021d8:	00000000 	andeq	r0, r0, r0
200021dc:	00000000 	andeq	r0, r0, r0
200021e0:	00000000 	andeq	r0, r0, r0
200021e4:	00000000 	andeq	r0, r0, r0
200021e8:	00000000 	andeq	r0, r0, r0
200021ec:	00000000 	andeq	r0, r0, r0
200021f0:	00000000 	andeq	r0, r0, r0
200021f4:	00000000 	andeq	r0, r0, r0
200021f8:	00000000 	andeq	r0, r0, r0
200021fc:	00000000 	andeq	r0, r0, r0
20002200:	00000000 	andeq	r0, r0, r0
20002204:	00000000 	andeq	r0, r0, r0
20002208:	00000000 	andeq	r0, r0, r0
2000220c:	00000000 	andeq	r0, r0, r0
20002210:	00000000 	andeq	r0, r0, r0
20002214:	00000000 	andeq	r0, r0, r0
20002218:	00000000 	andeq	r0, r0, r0
2000221c:	00000000 	andeq	r0, r0, r0
20002220:	00000000 	andeq	r0, r0, r0
20002224:	00000000 	andeq	r0, r0, r0
20002228:	00000000 	andeq	r0, r0, r0
2000222c:	00000000 	andeq	r0, r0, r0
20002230:	00000000 	andeq	r0, r0, r0
20002234:	00000000 	andeq	r0, r0, r0
20002238:	00000000 	andeq	r0, r0, r0
2000223c:	00000000 	andeq	r0, r0, r0
20002240:	00000000 	andeq	r0, r0, r0
20002244:	00000000 	andeq	r0, r0, r0
20002248:	00000000 	andeq	r0, r0, r0
2000224c:	00000000 	andeq	r0, r0, r0
20002250:	00000000 	andeq	r0, r0, r0
20002254:	00000000 	andeq	r0, r0, r0
20002258:	00000000 	andeq	r0, r0, r0
2000225c:	00000000 	andeq	r0, r0, r0
20002260:	00000000 	andeq	r0, r0, r0
20002264:	00000000 	andeq	r0, r0, r0
20002268:	00000000 	andeq	r0, r0, r0
2000226c:	00000000 	andeq	r0, r0, r0
20002270:	00000000 	andeq	r0, r0, r0
20002274:	00000000 	andeq	r0, r0, r0
20002278:	00000000 	andeq	r0, r0, r0
2000227c:	00000000 	andeq	r0, r0, r0
20002280:	00000000 	andeq	r0, r0, r0
20002284:	00000000 	andeq	r0, r0, r0
20002288:	00000000 	andeq	r0, r0, r0
2000228c:	00000000 	andeq	r0, r0, r0
20002290:	00000000 	andeq	r0, r0, r0
20002294:	00000000 	andeq	r0, r0, r0
20002298:	00000000 	andeq	r0, r0, r0
2000229c:	00000000 	andeq	r0, r0, r0
200022a0:	00000000 	andeq	r0, r0, r0
200022a4:	00000000 	andeq	r0, r0, r0
200022a8:	00000000 	andeq	r0, r0, r0
200022ac:	00000000 	andeq	r0, r0, r0
200022b0:	00000000 	andeq	r0, r0, r0
200022b4:	00000000 	andeq	r0, r0, r0
200022b8:	00000000 	andeq	r0, r0, r0
200022bc:	00000000 	andeq	r0, r0, r0
200022c0:	00000000 	andeq	r0, r0, r0
200022c4:	00000000 	andeq	r0, r0, r0
200022c8:	00000000 	andeq	r0, r0, r0
200022cc:	00000000 	andeq	r0, r0, r0
200022d0:	00000000 	andeq	r0, r0, r0
200022d4:	00000000 	andeq	r0, r0, r0
200022d8:	00000000 	andeq	r0, r0, r0
200022dc:	00000000 	andeq	r0, r0, r0
200022e0:	00000000 	andeq	r0, r0, r0
200022e4:	00000000 	andeq	r0, r0, r0
200022e8:	00000000 	andeq	r0, r0, r0
200022ec:	00000000 	andeq	r0, r0, r0
200022f0:	00000000 	andeq	r0, r0, r0
200022f4:	00000000 	andeq	r0, r0, r0
200022f8:	00000000 	andeq	r0, r0, r0
200022fc:	00000000 	andeq	r0, r0, r0
20002300:	00000000 	andeq	r0, r0, r0
20002304:	00000000 	andeq	r0, r0, r0
20002308:	00000000 	andeq	r0, r0, r0
2000230c:	00000000 	andeq	r0, r0, r0
20002310:	00000000 	andeq	r0, r0, r0
20002314:	00000000 	andeq	r0, r0, r0
20002318:	00000000 	andeq	r0, r0, r0
2000231c:	00000000 	andeq	r0, r0, r0
20002320:	00000000 	andeq	r0, r0, r0
20002324:	00000000 	andeq	r0, r0, r0
20002328:	00000000 	andeq	r0, r0, r0
2000232c:	00000000 	andeq	r0, r0, r0
20002330:	00000000 	andeq	r0, r0, r0
20002334:	00000000 	andeq	r0, r0, r0
20002338:	00000000 	andeq	r0, r0, r0
2000233c:	00000000 	andeq	r0, r0, r0
20002340:	00000000 	andeq	r0, r0, r0
20002344:	00000000 	andeq	r0, r0, r0
20002348:	00000000 	andeq	r0, r0, r0
2000234c:	00000000 	andeq	r0, r0, r0
20002350:	00000000 	andeq	r0, r0, r0
20002354:	00000000 	andeq	r0, r0, r0
20002358:	00000000 	andeq	r0, r0, r0
2000235c:	00000000 	andeq	r0, r0, r0
20002360:	00000000 	andeq	r0, r0, r0
20002364:	00000000 	andeq	r0, r0, r0
20002368:	00000000 	andeq	r0, r0, r0
2000236c:	00000000 	andeq	r0, r0, r0
20002370:	00000000 	andeq	r0, r0, r0
20002374:	00000000 	andeq	r0, r0, r0
20002378:	00000000 	andeq	r0, r0, r0
2000237c:	00000000 	andeq	r0, r0, r0
20002380:	00000000 	andeq	r0, r0, r0
20002384:	00000000 	andeq	r0, r0, r0
20002388:	00000000 	andeq	r0, r0, r0
2000238c:	00000000 	andeq	r0, r0, r0
20002390:	00000000 	andeq	r0, r0, r0
20002394:	00000000 	andeq	r0, r0, r0
20002398:	00000000 	andeq	r0, r0, r0
2000239c:	00000000 	andeq	r0, r0, r0
200023a0:	00000000 	andeq	r0, r0, r0
200023a4:	00000000 	andeq	r0, r0, r0
200023a8:	00000000 	andeq	r0, r0, r0
200023ac:	00000000 	andeq	r0, r0, r0
200023b0:	00000000 	andeq	r0, r0, r0
200023b4:	00000000 	andeq	r0, r0, r0
200023b8:	00000000 	andeq	r0, r0, r0
200023bc:	00000000 	andeq	r0, r0, r0
200023c0:	00000000 	andeq	r0, r0, r0
200023c4:	00000000 	andeq	r0, r0, r0
200023c8:	00000000 	andeq	r0, r0, r0
200023cc:	00000000 	andeq	r0, r0, r0
200023d0:	00000000 	andeq	r0, r0, r0
200023d4:	00000000 	andeq	r0, r0, r0
200023d8:	00000000 	andeq	r0, r0, r0
200023dc:	00000000 	andeq	r0, r0, r0
200023e0:	00000000 	andeq	r0, r0, r0
200023e4:	00000000 	andeq	r0, r0, r0
200023e8:	00000000 	andeq	r0, r0, r0
200023ec:	00000000 	andeq	r0, r0, r0
200023f0:	00000000 	andeq	r0, r0, r0
200023f4:	00000000 	andeq	r0, r0, r0
200023f8:	00000000 	andeq	r0, r0, r0
200023fc:	00000000 	andeq	r0, r0, r0
20002400:	00000000 	andeq	r0, r0, r0
20002404:	00000000 	andeq	r0, r0, r0
20002408:	00000000 	andeq	r0, r0, r0
2000240c:	00000000 	andeq	r0, r0, r0
20002410:	00000000 	andeq	r0, r0, r0
20002414:	00000000 	andeq	r0, r0, r0
20002418:	00000000 	andeq	r0, r0, r0
2000241c:	00000000 	andeq	r0, r0, r0
20002420:	00000000 	andeq	r0, r0, r0
20002424:	00000000 	andeq	r0, r0, r0
20002428:	00000000 	andeq	r0, r0, r0
2000242c:	00000000 	andeq	r0, r0, r0
20002430:	00000000 	andeq	r0, r0, r0
20002434:	00000000 	andeq	r0, r0, r0
20002438:	00000000 	andeq	r0, r0, r0
2000243c:	00000000 	andeq	r0, r0, r0
20002440:	00000000 	andeq	r0, r0, r0
20002444:	00000000 	andeq	r0, r0, r0
20002448:	00000000 	andeq	r0, r0, r0
2000244c:	00000000 	andeq	r0, r0, r0
20002450:	00000000 	andeq	r0, r0, r0
20002454:	00000000 	andeq	r0, r0, r0
20002458:	00000000 	andeq	r0, r0, r0
2000245c:	00000000 	andeq	r0, r0, r0
20002460:	00000000 	andeq	r0, r0, r0
20002464:	00000000 	andeq	r0, r0, r0
20002468:	00000000 	andeq	r0, r0, r0
2000246c:	00000000 	andeq	r0, r0, r0
20002470:	00000000 	andeq	r0, r0, r0
20002474:	00000000 	andeq	r0, r0, r0
20002478:	00000000 	andeq	r0, r0, r0
2000247c:	00000000 	andeq	r0, r0, r0
20002480:	00000000 	andeq	r0, r0, r0
20002484:	00000000 	andeq	r0, r0, r0
20002488:	00000000 	andeq	r0, r0, r0
2000248c:	00000000 	andeq	r0, r0, r0
20002490:	00000000 	andeq	r0, r0, r0
20002494:	00000000 	andeq	r0, r0, r0
20002498:	00000000 	andeq	r0, r0, r0
2000249c:	00000000 	andeq	r0, r0, r0
200024a0:	00000000 	andeq	r0, r0, r0
200024a4:	00000000 	andeq	r0, r0, r0
200024a8:	00000000 	andeq	r0, r0, r0
200024ac:	00000000 	andeq	r0, r0, r0
200024b0:	00000000 	andeq	r0, r0, r0
200024b4:	00000000 	andeq	r0, r0, r0
200024b8:	00000000 	andeq	r0, r0, r0
200024bc:	00000000 	andeq	r0, r0, r0
200024c0:	00000000 	andeq	r0, r0, r0
200024c4:	00000000 	andeq	r0, r0, r0
200024c8:	00000000 	andeq	r0, r0, r0
200024cc:	00000000 	andeq	r0, r0, r0
200024d0:	00000000 	andeq	r0, r0, r0
200024d4:	00000000 	andeq	r0, r0, r0
200024d8:	00000000 	andeq	r0, r0, r0
200024dc:	00000000 	andeq	r0, r0, r0
200024e0:	00000000 	andeq	r0, r0, r0
200024e4:	00000000 	andeq	r0, r0, r0
200024e8:	00000000 	andeq	r0, r0, r0
200024ec:	00000000 	andeq	r0, r0, r0
200024f0:	00000000 	andeq	r0, r0, r0
200024f4:	00000000 	andeq	r0, r0, r0
200024f8:	00000000 	andeq	r0, r0, r0
200024fc:	00000000 	andeq	r0, r0, r0
20002500:	00000000 	andeq	r0, r0, r0
20002504:	00000000 	andeq	r0, r0, r0
20002508:	00000000 	andeq	r0, r0, r0
2000250c:	00000000 	andeq	r0, r0, r0
20002510:	00000000 	andeq	r0, r0, r0
20002514:	00000000 	andeq	r0, r0, r0
20002518:	00000000 	andeq	r0, r0, r0
2000251c:	00000000 	andeq	r0, r0, r0
20002520:	00000000 	andeq	r0, r0, r0
20002524:	00000000 	andeq	r0, r0, r0
20002528:	00000000 	andeq	r0, r0, r0
2000252c:	00000000 	andeq	r0, r0, r0
20002530:	00000000 	andeq	r0, r0, r0
20002534:	00000000 	andeq	r0, r0, r0
20002538:	00000000 	andeq	r0, r0, r0
2000253c:	00000000 	andeq	r0, r0, r0
20002540:	00000000 	andeq	r0, r0, r0
20002544:	00000000 	andeq	r0, r0, r0
20002548:	00000000 	andeq	r0, r0, r0
2000254c:	00000000 	andeq	r0, r0, r0
20002550:	00000000 	andeq	r0, r0, r0
20002554:	00000000 	andeq	r0, r0, r0
20002558:	00000000 	andeq	r0, r0, r0
2000255c:	00000000 	andeq	r0, r0, r0
20002560:	00000000 	andeq	r0, r0, r0
20002564:	00000000 	andeq	r0, r0, r0
20002568:	00000000 	andeq	r0, r0, r0
2000256c:	00000000 	andeq	r0, r0, r0
20002570:	00000000 	andeq	r0, r0, r0
20002574:	00000000 	andeq	r0, r0, r0
20002578:	00000000 	andeq	r0, r0, r0
2000257c:	00000000 	andeq	r0, r0, r0
20002580:	00000000 	andeq	r0, r0, r0
20002584:	00000000 	andeq	r0, r0, r0
20002588:	00000000 	andeq	r0, r0, r0
2000258c:	00000000 	andeq	r0, r0, r0
20002590:	00000000 	andeq	r0, r0, r0
20002594:	00000000 	andeq	r0, r0, r0
20002598:	00000000 	andeq	r0, r0, r0
2000259c:	00000000 	andeq	r0, r0, r0
200025a0:	00000000 	andeq	r0, r0, r0
200025a4:	00000000 	andeq	r0, r0, r0
200025a8:	00000000 	andeq	r0, r0, r0
200025ac:	00000000 	andeq	r0, r0, r0
200025b0:	00000000 	andeq	r0, r0, r0
200025b4:	00000000 	andeq	r0, r0, r0
200025b8:	00000000 	andeq	r0, r0, r0
200025bc:	00000000 	andeq	r0, r0, r0
200025c0:	00000000 	andeq	r0, r0, r0
200025c4:	00000000 	andeq	r0, r0, r0
200025c8:	00000000 	andeq	r0, r0, r0
200025cc:	00000000 	andeq	r0, r0, r0
200025d0:	00000000 	andeq	r0, r0, r0
200025d4:	00000000 	andeq	r0, r0, r0
200025d8:	00000000 	andeq	r0, r0, r0
200025dc:	00000000 	andeq	r0, r0, r0
200025e0:	00000000 	andeq	r0, r0, r0
200025e4:	00000000 	andeq	r0, r0, r0
200025e8:	00000000 	andeq	r0, r0, r0
200025ec:	00000000 	andeq	r0, r0, r0
200025f0:	00000000 	andeq	r0, r0, r0
200025f4:	00000000 	andeq	r0, r0, r0
200025f8:	00000000 	andeq	r0, r0, r0
200025fc:	00000000 	andeq	r0, r0, r0
20002600:	00000000 	andeq	r0, r0, r0
20002604:	00000000 	andeq	r0, r0, r0
20002608:	00000000 	andeq	r0, r0, r0
2000260c:	00000000 	andeq	r0, r0, r0
20002610:	00000000 	andeq	r0, r0, r0
20002614:	00000000 	andeq	r0, r0, r0
20002618:	00000000 	andeq	r0, r0, r0
2000261c:	00000000 	andeq	r0, r0, r0
20002620:	00000000 	andeq	r0, r0, r0
20002624:	00000000 	andeq	r0, r0, r0
20002628:	00000000 	andeq	r0, r0, r0
2000262c:	00000000 	andeq	r0, r0, r0
20002630:	00000000 	andeq	r0, r0, r0
20002634:	00000000 	andeq	r0, r0, r0
20002638:	00000000 	andeq	r0, r0, r0
2000263c:	00000000 	andeq	r0, r0, r0
20002640:	00000000 	andeq	r0, r0, r0
20002644:	00000000 	andeq	r0, r0, r0
20002648:	00000000 	andeq	r0, r0, r0
2000264c:	00000000 	andeq	r0, r0, r0
20002650:	00000000 	andeq	r0, r0, r0
20002654:	00000000 	andeq	r0, r0, r0
20002658:	00000000 	andeq	r0, r0, r0
2000265c:	00000000 	andeq	r0, r0, r0
20002660:	00000000 	andeq	r0, r0, r0
20002664:	00000000 	andeq	r0, r0, r0
20002668:	00000000 	andeq	r0, r0, r0
2000266c:	00000000 	andeq	r0, r0, r0
20002670:	00000000 	andeq	r0, r0, r0
20002674:	00000000 	andeq	r0, r0, r0
20002678:	00000000 	andeq	r0, r0, r0
2000267c:	00000000 	andeq	r0, r0, r0
20002680:	00000000 	andeq	r0, r0, r0
20002684:	00000000 	andeq	r0, r0, r0
20002688:	00000000 	andeq	r0, r0, r0
2000268c:	00000000 	andeq	r0, r0, r0
20002690:	00000000 	andeq	r0, r0, r0
20002694:	00000000 	andeq	r0, r0, r0
20002698:	00000000 	andeq	r0, r0, r0
2000269c:	00000000 	andeq	r0, r0, r0
200026a0:	00000000 	andeq	r0, r0, r0
200026a4:	00000000 	andeq	r0, r0, r0
200026a8:	00000000 	andeq	r0, r0, r0
200026ac:	00000000 	andeq	r0, r0, r0
200026b0:	00000000 	andeq	r0, r0, r0
200026b4:	00000000 	andeq	r0, r0, r0
200026b8:	00000000 	andeq	r0, r0, r0
200026bc:	00000000 	andeq	r0, r0, r0
200026c0:	00000000 	andeq	r0, r0, r0
200026c4:	00000000 	andeq	r0, r0, r0
200026c8:	00000000 	andeq	r0, r0, r0
200026cc:	00000000 	andeq	r0, r0, r0
200026d0:	00000000 	andeq	r0, r0, r0
200026d4:	00000000 	andeq	r0, r0, r0
200026d8:	00000000 	andeq	r0, r0, r0
200026dc:	00000000 	andeq	r0, r0, r0
200026e0:	00000000 	andeq	r0, r0, r0
200026e4:	00000000 	andeq	r0, r0, r0
200026e8:	00000000 	andeq	r0, r0, r0
200026ec:	00000000 	andeq	r0, r0, r0
200026f0:	00000000 	andeq	r0, r0, r0
200026f4:	00000000 	andeq	r0, r0, r0
200026f8:	00000000 	andeq	r0, r0, r0
200026fc:	00000000 	andeq	r0, r0, r0
20002700:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002f41 	andeq	r2, r0, r1, asr #30
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000025 	andeq	r0, r0, r5, lsr #32
  10:	2d453705 	stclcs	7, cr3, [r5, #-20]	; 0xffffffec
  14:	0d06004d 	stceq	0, cr0, [r6, #-308]	; 0xfffffecc
  18:	02094d07 	andeq	r4, r9, #448	; 0x1c0
  1c:	0412060a 	ldreq	r0, [r2], #-1546	; 0xfffff9f6
  20:	01150114 	tsteq	r5, r4, lsl r1
  24:	01180317 	tsteq	r8, r7, lsl r3
  28:	011b011a 	tsteq	fp, sl, lsl r1
  2c:	0122011c 			; <UNDEFINED> instruction: 0x0122011c

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_Min_Stack_Size+0x10d0924>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	392e343a 	stmdbcc	lr!, {r1, r3, r4, r5, sl, ip, sp}
   c:	732b332e 			; <UNDEFINED> instruction: 0x732b332e
  10:	33326e76 	teqcc	r2, #1888	; 0x760
  14:	37373131 			; <UNDEFINED> instruction: 0x37373131
  18:	2029312d 	eorcs	r3, r9, sp, lsr #2
  1c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  20:	30322033 	eorscc	r2, r2, r3, lsr r0
  24:	35303531 	ldrcc	r3, [r0, #-1329]!	; 0xfffffacf
  28:	28203932 	stmdacs	r0!, {r1, r4, r5, r8, fp, ip, sp}
  2c:	72657270 	rsbvc	r7, r5, #112, 4
  30:	61656c65 	cmnvs	r5, r5, ror #24
  34:	00296573 	eoreq	r6, r9, r3, ror r5
  38:	3a434347 	bcc	10d0d5c <_Min_Stack_Size+0x10d095c>
  3c:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
  40:	392e343a 	stmdbcc	lr!, {r1, r3, r4, r5, sl, ip, sp}
  44:	732b332e 			; <UNDEFINED> instruction: 0x732b332e
  48:	32326e76 	eorscc	r6, r2, #1888	; 0x760
  4c:	37393237 			; <UNDEFINED> instruction: 0x37393237
  50:	2029312d 	eorcs	r3, r9, sp, lsr #2
  54:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  58:	30322033 	eorscc	r2, r2, r3, lsr r0
  5c:	35303531 	ldrcc	r3, [r0, #-1329]!	; 0xfffffacf
  60:	28203932 	stmdacs	r0!, {r1, r4, r5, r8, fp, ip, sp}
  64:	72657270 	rsbvc	r7, r5, #112, 4
  68:	61656c65 	cmnvs	r5, r5, ror #24
  6c:	00296573 	eoreq	r6, r9, r3, ror r5

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000107 	andeq	r0, r0, r7, lsl #2
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000096 	muleq	r0, r6, r0
      10:	00019404 	andeq	r9, r1, r4, lsl #8
      14:	00000000 	andeq	r0, r0, r0
      18:	00000000 	andeq	r0, r0, r0
      1c:	00000000 	andeq	r0, r0, r0
      20:	00000000 	andeq	r0, r0, r0
      24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      28:	00746e69 	rsbseq	r6, r4, r9, ror #28
      2c:	4b070403 	blmi	1c1040 <_Min_Stack_Size+0x1c0c40>
      30:	04000002 	streq	r0, [r0], #-2
      34:	00000067 	andeq	r0, r0, r7, rrx
      38:	005a0002 	subseq	r0, sl, r2
      3c:	cc050000 	stcgt	0, cr0, [r5], {-0}
      40:	03000001 	movweq	r0, #1
      44:	00002583 	andeq	r2, r0, r3, lsl #11
      48:	009d0600 	addseq	r0, sp, r0, lsl #12
      4c:	9b060000 	blls	180054 <_Min_Stack_Size+0x17fc54>
      50:	06000000 	streq	r0, [r0], -r0
      54:	0000009b 	muleq	r0, fp, r0
      58:	04030000 	streq	r0, [r3], #-0
      5c:	0001e505 	andeq	lr, r1, r5, lsl #10
      60:	02010300 	andeq	r0, r1, #0, 6
      64:	0000018f 	andeq	r0, r0, pc, lsl #3
      68:	69626107 	stmdbvs	r2!, {r0, r1, r2, r8, sp, lr}^
      6c:	02a60300 	adceq	r0, r6, #0, 6
      70:	00000033 	andeq	r0, r0, r3, lsr r0
      74:	00007204 	andeq	r7, r0, r4, lsl #4
      78:	9b1d0100 	blls	740480 <_Min_Stack_Size+0x740080>
      7c:	05000000 	streq	r0, [r0, #-0]
      80:	00000087 	andeq	r0, r0, r7, lsl #1
      84:	00251f01 	eoreq	r1, r5, r1, lsl #30
      88:	9b060000 	blls	180090 <_Min_Stack_Size+0x17fc90>
      8c:	06000000 	streq	r0, [r0], -r0
      90:	0000009d 	muleq	r0, sp, r0
      94:	00009b06 	andeq	r9, r0, r6, lsl #22
      98:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
      9c:	a3040904 	movwge	r0, #18692	; 0x4904
      a0:	0a000000 	beq	a8 <_Min_Heap_Size-0x158>
      a4:	000000ae 	andeq	r0, r0, lr, lsr #1
      a8:	00009b06 	andeq	r9, r0, r6, lsl #22
      ac:	7f0b0000 	svcvc	0x000b0000
      b0:	10000000 	andne	r0, r0, r0
      b4:	0a080050 	beq	2001fc <_Min_Stack_Size+0x1ffdfc>
      b8:	01000000 	mrseq	r0, (UNDEF: 0)
      bc:	01d90c9c 			; <UNDEFINED> instruction: 0x01d90c9c
      c0:	1f010000 	svcne	0x00010000
      c4:	0000009b 	muleq	r0, fp, r0
      c8:	00000000 	andeq	r0, r0, r0
      cc:	00007c0c 	andeq	r7, r0, ip, lsl #24
      d0:	9d200100 	stflss	f0, [r0, #-0]
      d4:	2c000000 	stccs	0, cr0, [r0], {-0}
      d8:	0c000000 	stceq	0, cr0, [r0], {-0}
      dc:	000008c1 	andeq	r0, r0, r1, asr #17
      e0:	009b2101 	addseq	r2, fp, r1, lsl #2
      e4:	00580000 	subseq	r0, r8, r0
      e8:	1a0d0000 	bne	3400f0 <_Min_Stack_Size+0x33fcf0>
      ec:	3e080050 	mcrcc	0, 0, r0, cr8, cr0, {2}
      f0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
      f4:	f3035201 	vhsub.u8	d5, d3, d1
      f8:	010e5201 	tsteq	lr, r1, lsl #4
      fc:	01f30351 	mvnseq	r0, r1, asr r3
     100:	50010e50 	andpl	r0, r1, r0, asr lr
     104:	5101f303 	tstpl	r1, r3, lsl #6	; <UNPREDICTABLE>
     108:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
     10c:	02000000 	andeq	r0, r0, #0
     110:	0000ac00 	andeq	sl, r0, r0, lsl #24
     114:	de010400 	cfcpysle	mvf0, mvf1
     118:	6c000000 	stcvs	0, cr0, [r0], {-0}
     11c:	0a080002 	beq	20012c <_Min_Stack_Size+0x1ffd2c>
     120:	2e080003 	cdpcs	0, 0, cr0, cr8, cr3, {0}
     124:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
     128:	2f2e2e2f 	svccs	0x002e2e2f
     12c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
     130:	72732f2e 	rsbsvc	r2, r3, #46, 30	; 0xb8
     134:	696c2f63 	stmdbvs	ip!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
     138:	63636762 	cmnvs	r3, #25690112	; 0x1880000
     13c:	6e6f632f 	cdpvs	3, 6, cr6, cr15, cr15, {1}
     140:	2f676966 	svccs	0x00676966
     144:	2f6d7261 	svccs	0x006d7261
     148:	65656569 	strbvs	r6, [r5, #-1385]!	; 0xfffffa97
     14c:	2d343537 	cfldr32cs	mvfx3, [r4, #-220]!	; 0xffffff24
     150:	532e6664 			; <UNDEFINED> instruction: 0x532e6664
     154:	75622f00 	strbvc	r2, [r2, #-3840]!	; 0xfffff100
     158:	2f646c69 	svccs	0x00646c69
     15c:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
     160:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     164:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     168:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     16c:	52442d69 	subpl	r2, r4, #6720	; 0x1a40
     170:	414c6e52 	cmpmi	ip, r2, asr lr
     174:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
     178:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
     17c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     180:	61652d65 	cmnvs	r5, r5, ror #26
     184:	342d6962 	strtcc	r6, [sp], #-2402	; 0xfffff69e
     188:	332e392e 			; <UNDEFINED> instruction: 0x332e392e
     18c:	6e76732b 	cdpvs	3, 7, cr7, cr6, cr11, {1}
     190:	31313332 	teqcc	r1, r2, lsr r3
     194:	622f3737 	eorvs	r3, pc, #14417920	; 0xdc0000
     198:	646c6975 	strbtvs	r6, [ip], #-2421	; 0xfffff68b
     19c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     1a0:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     1a4:	61652d65 	cmnvs	r5, r5, ror #26
     1a8:	612f6962 			; <UNDEFINED> instruction: 0x612f6962
     1ac:	37766d72 			; <UNDEFINED> instruction: 0x37766d72
     1b0:	2f6d2d65 	svccs	0x006d2d65
     1b4:	2f757066 	svccs	0x00757066
     1b8:	6762696c 	strbvs	r6, [r2, -ip, ror #18]!
     1bc:	47006363 	strmi	r6, [r0, -r3, ror #6]
     1c0:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
     1c4:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
     1c8:	01003532 	tsteq	r0, r2, lsr r5
     1cc:	00010680 	andeq	r0, r1, r0, lsl #13
     1d0:	c0000400 	andgt	r0, r0, r0, lsl #8
     1d4:	04000000 	streq	r0, [r0], #-0
     1d8:	00030f01 	andeq	r0, r3, r1, lsl #30
     1dc:	02100100 	andseq	r0, r0, #0, 2
     1e0:	02920000 	addseq	r0, r2, #0
     1e4:	00100000 	andseq	r0, r0, r0
     1e8:	00000000 	andeq	r0, r0, r0
     1ec:	016c0000 	cmneq	ip, r0
     1f0:	04020000 	streq	r0, [r2], #-0
     1f4:	00024b07 	andeq	r4, r2, r7, lsl #22
     1f8:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
     1fc:	00746e69 	rsbseq	r6, r4, r9, ror #28
     200:	5a060102 	bpl	180610 <_Min_Stack_Size+0x180210>
     204:	02000002 	andeq	r0, r0, #2
     208:	02580801 	subseq	r0, r8, #65536	; 0x10000
     20c:	02020000 	andeq	r0, r2, #0
     210:	00030505 	andeq	r0, r3, r5, lsl #10
     214:	07020200 	streq	r0, [r2, -r0, lsl #4]
     218:	000001ee 	andeq	r0, r0, lr, ror #3
     21c:	e5050402 	str	r0, [r5, #-1026]	; 0xfffffbfe
     220:	02000001 	andeq	r0, r0, #1
     224:	02460704 	subeq	r0, r6, #4, 14	; 0x100000
     228:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     22c:	0001e005 	andeq	lr, r1, r5
     230:	07080200 	streq	r0, [r8, -r0, lsl #4]
     234:	00000241 	andeq	r0, r0, r1, asr #4
     238:	df070402 	svcle	0x00070402
     23c:	04000003 	streq	r0, [r0], #-3
     240:	7a040504 	bvc	101658 <_Min_Stack_Size+0x101258>
     244:	06000000 	streq	r0, [r0], -r0
     248:	61080102 	tstvs	r8, r2, lsl #2
     24c:	07000002 	streq	r0, [r0, -r2]
     250:	00000201 	andeq	r0, r0, r1, lsl #4
     254:	a1050201 	tstge	r5, r1, lsl #4
     258:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     25c:	00000266 	andeq	r0, r0, r6, ror #4
     260:	02860800 	addeq	r0, r6, #0, 16
     264:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
     268:	000002fc 	strdeq	r0, [r0], -ip
     26c:	d2090002 	andle	r0, r9, #2
     270:	03000001 	movweq	r0, #1
     274:	00002c45 	andeq	r2, r0, r5, asr #24
     278:	00501c00 	subseq	r1, r0, r0, lsl #24
     27c:	00000c08 	andeq	r0, r0, r8, lsl #24
     280:	e99c0100 	ldmib	ip, {r8}
     284:	0a000000 	beq	28c <_Min_Heap_Size+0x8c>
     288:	01006e66 	tsteq	r0, r6, ror #28
     28c:	0000743d 	andeq	r7, r0, sp, lsr r4
     290:	00007900 	andeq	r7, r0, r0, lsl #18
     294:	50280b00 	eorpl	r0, r8, r0, lsl #22
     298:	00e90800 	rsceq	r0, r9, r0, lsl #16
     29c:	010c0000 	mrseq	r0, (UNDEF: 12)
     2a0:	0c300153 	ldfeqs	f0, [r0], #-332	; 0xfffffeb4
     2a4:	30015201 	andcc	r5, r1, r1, lsl #4
     2a8:	0351010c 	cmpeq	r1, #12, 2
     2ac:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
     2b0:	30015001 	andcc	r5, r1, r1
     2b4:	720d0000 	andvc	r0, sp, #0
     2b8:	02000002 	andeq	r0, r0, #2
     2bc:	00002c0d 	andeq	r2, r0, sp, lsl #24
     2c0:	002c0e00 	eoreq	r0, ip, r0, lsl #28
     2c4:	740e0000 	strvc	r0, [lr], #-0
     2c8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     2cc:	00000072 	andeq	r0, r0, r2, ror r0
     2d0:	0000720e 	andeq	r7, r0, lr, lsl #4
     2d4:	37000000 	strcc	r0, [r0, -r0]
     2d8:	04000001 	streq	r0, [r0], #-1
     2dc:	00017800 	andeq	r7, r1, r0, lsl #16
     2e0:	0f010400 	svceq	0x00010400
     2e4:	01000003 	tsteq	r0, r3
     2e8:	000003e8 	andeq	r0, r0, r8, ror #7
     2ec:	00000292 	muleq	r0, r2, r2
     2f0:	00000020 	andeq	r0, r0, r0, lsr #32
     2f4:	00000000 	andeq	r0, r0, r0
     2f8:	00000230 	andeq	r0, r0, r0, lsr r2
     2fc:	69050402 	stmdbvs	r5, {r1, sl}
     300:	0300746e 	movweq	r7, #1134	; 0x46e
     304:	024b0704 	subeq	r0, fp, #4, 14	; 0x100000
     308:	01030000 	mrseq	r0, (UNDEF: 3)
     30c:	00025a06 	andeq	r5, r2, r6, lsl #20
     310:	08010300 	stmdaeq	r1, {r8, r9}
     314:	00000258 	andeq	r0, r0, r8, asr r2
     318:	05050203 	streq	r0, [r5, #-515]	; 0xfffffdfd
     31c:	03000003 	movweq	r0, #3
     320:	01ee0702 	mvneq	r0, r2, lsl #14
     324:	04030000 	streq	r0, [r3], #-0
     328:	0001e505 	andeq	lr, r1, r5, lsl #10
     32c:	07040300 	streq	r0, [r4, -r0, lsl #6]
     330:	00000246 	andeq	r0, r0, r6, asr #4
     334:	e0050803 	and	r0, r5, r3, lsl #16
     338:	03000001 	movweq	r0, #1
     33c:	02410708 	subeq	r0, r1, #8, 14	; 0x200000
     340:	04030000 	streq	r0, [r3], #-0
     344:	0003df07 	andeq	sp, r3, r7, lsl #30
     348:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
     34c:	00007a04 	andeq	r7, r0, r4, lsl #20
     350:	01030600 	tsteq	r3, r0, lsl #12
     354:	00026108 	andeq	r6, r2, r8, lsl #2
     358:	02010700 	andeq	r0, r1, #0, 14
     35c:	02010000 	andeq	r0, r1, #0
     360:	0000a105 	andeq	sl, r0, r5, lsl #2
     364:	02660800 	rsbeq	r0, r6, #0, 16
     368:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     36c:	00000286 	andeq	r0, r0, r6, lsl #5
     370:	02fc0801 	rscseq	r0, ip, #65536	; 0x10000
     374:	00020000 	andeq	r0, r2, r0
     378:	0001cc09 	andeq	ip, r1, r9, lsl #24
     37c:	25100100 	ldrcs	r0, [r0, #-256]	; 0xffffff00
     380:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     384:	14080050 	strne	r0, [r8], #-80	; 0xffffffb0
     388:	01000000 	mrseq	r0, (UNDEF: 0)
     38c:	0001099c 	muleq	r1, ip, r9
     390:	6e660a00 	vmulvs.f32	s1, s12, s0
     394:	14100100 	ldrne	r0, [r0], #-256	; 0xffffff00
     398:	a5000001 	strge	r0, [r0, #-1]
     39c:	0a000000 	beq	3a4 <_Min_Heap_Size+0x1a4>
     3a0:	00677261 	rsbeq	r7, r7, r1, ror #4
     3a4:	00721001 	rsbseq	r1, r2, r1
     3a8:	00d10000 	sbcseq	r0, r1, r0
     3ac:	640a0000 	strvs	r0, [sl], #-0
     3b0:	72100100 	andsvc	r0, r0, #0, 2
     3b4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     3b8:	0b000001 	bleq	3c4 <_Min_Heap_Size+0x1c4>
     3bc:	0800503c 	stmdaeq	r0, {r2, r3, r4, r5, ip, lr}
     3c0:	0000011a 	andeq	r0, r0, sl, lsl r1
     3c4:	0353010c 	cmpeq	r3, #12, 2
     3c8:	0c5201f3 	ldfeqe	f0, [r2], {243}	; 0xf3
     3cc:	f3035201 	vhsub.u8	d5, d3, d1
     3d0:	010c5101 	tsteq	ip, r1, lsl #2
     3d4:	01f30351 	mvnseq	r0, r1, asr r3
     3d8:	50010c50 	andpl	r0, r1, r0, asr ip
     3dc:	00003201 	andeq	r3, r0, r1, lsl #4
     3e0:	0001140d 	andeq	r1, r1, sp, lsl #8
     3e4:	00720e00 	rsbseq	r0, r2, r0, lsl #28
     3e8:	05000000 	streq	r0, [r0, #-0]
     3ec:	00010904 	andeq	r0, r1, r4, lsl #18
     3f0:	02720f00 	rsbseq	r0, r2, #0, 30
     3f4:	0d020000 	stceq	0, cr0, [r2, #-0]
     3f8:	00000025 	andeq	r0, r0, r5, lsr #32
     3fc:	0000250e 	andeq	r2, r0, lr, lsl #10
     400:	00740e00 	rsbseq	r0, r4, r0, lsl #28
     404:	720e0000 	andvc	r0, lr, #0
     408:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     40c:	00000072 	andeq	r0, r0, r2, ror r0
     410:	00eb0000 	rsceq	r0, fp, r0
     414:	00040000 	andeq	r0, r4, r0
     418:	00000239 	andeq	r0, r0, r9, lsr r2
     41c:	030f0104 	movweq	r0, #61700	; 0xf104
     420:	c2010000 	andgt	r0, r1, #0
     424:	5a000004 	bpl	43c <_Min_Stack_Size+0x3c>
     428:	30000004 	andcc	r0, r0, r4
     42c:	00000000 	andeq	r0, r0, r0
     430:	a6000000 	strge	r0, [r0], -r0
     434:	02000002 	andeq	r0, r0, #2
     438:	025a0601 	subseq	r0, sl, #1048576	; 0x100000
     43c:	01020000 	mrseq	r0, (UNDEF: 2)
     440:	00025808 	andeq	r5, r2, r8, lsl #16
     444:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
     448:	00000305 	andeq	r0, r0, r5, lsl #6
     44c:	ee070202 	cdp	2, 0, cr0, cr7, cr2, {0}
     450:	02000001 	andeq	r0, r0, #1
     454:	01e50504 	mvneq	r0, r4, lsl #10
     458:	04020000 	streq	r0, [r2], #-0
     45c:	00024607 	andeq	r4, r2, r7, lsl #12
     460:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
     464:	000001e0 	andeq	r0, r0, r0, ror #3
     468:	41070802 	tstmi	r7, r2, lsl #16
     46c:	03000002 	movweq	r0, #2
     470:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     474:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
     478:	00024b07 	andeq	r4, r2, r7, lsl #22
     47c:	041d0400 	ldreq	r0, [sp], #-1024	; 0xfffffc00
     480:	d4020000 	strle	r0, [r2], #-0
     484:	00000064 	andeq	r0, r0, r4, rrx
     488:	df070402 	svcle	0x00070402
     48c:	02000003 	andeq	r0, r0, #3
     490:	02610801 	rsbeq	r0, r1, #65536	; 0x10000
     494:	48050000 	stmdami	r5, {}	; <UNPREDICTABLE>
     498:	01000004 	tsteq	r0, r4
     49c:	00503c18 	subseq	r3, r0, r8, lsl ip
     4a0:	00002c08 	andeq	r2, r0, r8, lsl #24
     4a4:	bf9c0100 	svclt	0x009c0100
     4a8:	06000000 	streq	r0, [r0], -r0
     4ac:	000005ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     4b0:	006b1a01 	rsbeq	r1, fp, r1, lsl #20
     4b4:	01340000 	teqeq	r4, r0
     4b8:	69070000 	stmdbvs	r7, {}	; <UNPREDICTABLE>
     4bc:	6b1b0100 	blvs	6c08c4 <_Min_Stack_Size+0x6c04c4>
     4c0:	56000000 	strpl	r0, [r0], -r0
     4c4:	08000001 	stmdaeq	r0, {r0}
     4c8:	08005060 	stmdaeq	r0, {r5, r6, ip, lr}
     4cc:	000000e7 	andeq	r0, r0, r7, ror #1
     4d0:	00ca0900 	sbceq	r0, sl, r0, lsl #18
     4d4:	00ca0000 	sbceq	r0, sl, r0
     4d8:	000a0000 	andeq	r0, sl, r0
     4dc:	00d0040b 	sbcseq	r0, r0, fp, lsl #8
     4e0:	0d0c0000 	stceq	0, cr0, [ip, #-0]
     4e4:	00000424 	andeq	r0, r0, r4, lsr #8
     4e8:	00bf1101 	adcseq	r1, pc, r1, lsl #2
     4ec:	370d0000 	strcc	r0, [sp, -r0]
     4f0:	01000004 	tsteq	r0, r4
     4f4:	0000bf12 	andeq	fp, r0, r2, lsl pc
     4f8:	09df0e00 	ldmibeq	pc, {r9, sl, fp}^	; <UNPREDICTABLE>
     4fc:	14010000 	strne	r0, [r1], #-0
     500:	00089000 	andeq	r9, r8, r0
     504:	f6000400 			; <UNDEFINED> instruction: 0xf6000400
     508:	04000002 	streq	r0, [r0], #-2
     50c:	00030f01 	andeq	r0, r3, r1, lsl #30
     510:	06cd0100 	strbeq	r0, [sp], r0, lsl #2
     514:	057e0000 	ldrbeq	r0, [lr, #-0]!
     518:	03450000 	movteq	r0, #20480	; 0x5000
     51c:	04020000 	streq	r0, [r2], #-0
     520:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     524:	07040300 	streq	r0, [r4, -r0, lsl #6]
     528:	0000024b 	andeq	r0, r0, fp, asr #4
     52c:	5a060103 	bpl	180940 <_Min_Stack_Size+0x180540>
     530:	03000002 	movweq	r0, #2
     534:	02580801 	subseq	r0, r8, #65536	; 0x10000
     538:	02030000 	andeq	r0, r3, #0
     53c:	00030505 	andeq	r0, r3, r5, lsl #10
     540:	07020300 	streq	r0, [r2, -r0, lsl #6]
     544:	000001ee 	andeq	r0, r0, lr, ror #3
     548:	e5050403 	str	r0, [r5, #-1027]	; 0xfffffbfd
     54c:	03000001 	movweq	r0, #1
     550:	02460704 	subeq	r0, r6, #4, 14	; 0x100000
     554:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
     558:	0001e005 	andeq	lr, r1, r5
     55c:	07080300 	streq	r0, [r8, -r0, lsl #6]
     560:	00000241 	andeq	r0, r0, r1, asr #4
     564:	00064c04 	andeq	r4, r6, r4, lsl #24
     568:	1d070100 	stfnes	f0, [r7, #-0]
     56c:	04000000 	streq	r0, [r0], #-0
     570:	00000525 	andeq	r0, r0, r5, lsr #10
     574:	00471002 	subeq	r1, r7, r2
     578:	29040000 	stmdbcs	r4, {}	; <UNPREDICTABLE>
     57c:	02000007 	andeq	r0, r0, #7
     580:	00004727 	andeq	r4, r0, r7, lsr #14
     584:	08090500 	stmdaeq	r9, {r8, sl}
     588:	61030000 	mrsvs	r0, (UNDEF: 3)
     58c:	00002401 	andeq	r2, r0, r1, lsl #8
     590:	02040600 	andeq	r0, r4, #0, 12
     594:	0000af4a 	andeq	sl, r0, sl, asr #30
     598:	052c0700 	streq	r0, [ip, #-1792]!	; 0xfffff900
     59c:	4c020000 	stcmi	0, cr0, [r2], {-0}
     5a0:	00000084 	andeq	r0, r0, r4, lsl #1
     5a4:	00077c07 	andeq	r7, r7, r7, lsl #24
     5a8:	af4d0200 	svcge	0x004d0200
     5ac:	00000000 	andeq	r0, r0, r0
     5b0:	00003208 	andeq	r3, r0, r8, lsl #4
     5b4:	0000bf00 	andeq	fp, r0, r0, lsl #30
     5b8:	00bf0900 	adcseq	r0, pc, r0, lsl #18
     5bc:	00030000 	andeq	r0, r3, r0
     5c0:	df070403 	svcle	0x00070403
     5c4:	0a000003 	beq	5d8 <_Min_Stack_Size+0x1d8>
     5c8:	e7470208 	strb	r0, [r7, -r8, lsl #4]
     5cc:	0b000000 	bleq	5d4 <_Min_Stack_Size+0x1d4>
     5d0:	000005fd 	strdeq	r0, [r0], -sp
     5d4:	001d4902 	andseq	r4, sp, r2, lsl #18
     5d8:	0b000000 	bleq	5e0 <_Min_Stack_Size+0x1e0>
     5dc:	0000053b 	andeq	r0, r0, fp, lsr r5
     5e0:	00904e02 	addseq	r4, r0, r2, lsl #28
     5e4:	00040000 	andeq	r0, r4, r0
     5e8:	00083404 	andeq	r3, r8, r4, lsl #8
     5ec:	c64f0200 	strbgt	r0, [pc], -r0, lsl #4
     5f0:	04000000 	streq	r0, [r0], #-0
     5f4:	00000738 	andeq	r0, r0, r8, lsr r7
     5f8:	00635302 	rsbeq	r5, r3, r2, lsl #6
     5fc:	040c0000 	streq	r0, [ip], #-0
     600:	00088404 	andeq	r8, r8, r4, lsl #8
     604:	4e160400 	cfmulsmi	mvf0, mvf6, mvf0
     608:	0d000000 	stceq	0, cr0, [r0, #-0]
     60c:	0000083f 	andeq	r0, r0, pc, lsr r8
     610:	5d2d0418 	cfstrspl	mvf0, [sp, #-96]!	; 0xffffffa0
     614:	0b000001 	bleq	620 <_Min_Stack_Size+0x220>
     618:	000008dc 	ldrdeq	r0, [r0], -ip
     61c:	015d2f04 	cmpeq	sp, r4, lsl #30
     620:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     624:	04006b5f 	streq	r6, [r0], #-2911	; 0xfffff4a1
     628:	00001d30 	andeq	r1, r0, r0, lsr sp
     62c:	470b0400 	strmi	r0, [fp, -r0, lsl #8]
     630:	04000008 	streq	r0, [r0], #-8
     634:	00001d30 	andeq	r1, r0, r0, lsr sp
     638:	d10b0800 	tstle	fp, r0, lsl #16
     63c:	04000008 	streq	r0, [r0], #-8
     640:	00001d30 	andeq	r1, r0, r0, lsr sp
     644:	e90b0c00 	stmdb	fp, {sl, fp}
     648:	04000007 	streq	r0, [r0], #-7
     64c:	00001d30 	andeq	r1, r0, r0, lsr sp
     650:	5f0e1000 	svcpl	0x000e1000
     654:	31040078 	tstcc	r4, r8, ror r0
     658:	00000163 	andeq	r0, r0, r3, ror #2
     65c:	040f0014 	streq	r0, [pc], #-20	; 664 <_Min_Stack_Size+0x264>
     660:	0000010a 	andeq	r0, r0, sl, lsl #2
     664:	0000ff08 	andeq	pc, r0, r8, lsl #30
     668:	00017300 	andeq	r7, r1, r0, lsl #6
     66c:	00bf0900 	adcseq	r0, pc, r0, lsl #18
     670:	00000000 	andeq	r0, r0, r0
     674:	0007ee0d 	andeq	lr, r7, sp, lsl #28
     678:	35042400 	strcc	r2, [r4, #-1024]	; 0xfffffc00
     67c:	000001ec 	andeq	r0, r0, ip, ror #3
     680:	0007540b 	andeq	r5, r7, fp, lsl #8
     684:	1d370400 	cfldrsne	mvf0, [r7, #-0]
     688:	00000000 	andeq	r0, r0, r0
     68c:	0006790b 	andeq	r7, r6, fp, lsl #18
     690:	1d380400 	cfldrsne	mvf0, [r8, #-0]
     694:	04000000 	streq	r0, [r0], #-0
     698:	00075d0b 	andeq	r5, r7, fp, lsl #26
     69c:	1d390400 	cfldrsne	mvf0, [r9, #-0]
     6a0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     6a4:	0006050b 	andeq	r0, r6, fp, lsl #10
     6a8:	1d3a0400 	cfldrsne	mvf0, [sl, #-0]
     6ac:	0c000000 	stceq	0, cr0, [r0], {-0}
     6b0:	00089a0b 	andeq	r9, r8, fp, lsl #20
     6b4:	1d3b0400 	cfldrsne	mvf0, [fp, #-0]
     6b8:	10000000 	andne	r0, r0, r0
     6bc:	00084f0b 	andeq	r4, r8, fp, lsl #30
     6c0:	1d3c0400 	cfldrsne	mvf0, [ip, #-0]
     6c4:	14000000 	strne	r0, [r0], #-0
     6c8:	0006bb0b 	andeq	fp, r6, fp, lsl #22
     6cc:	1d3d0400 	cfldrsne	mvf0, [sp, #-0]
     6d0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     6d4:	0008740b 	andeq	r7, r8, fp, lsl #8
     6d8:	1d3e0400 	cfldrsne	mvf0, [lr, #-0]
     6dc:	1c000000 	stcne	0, cr0, [r0], {-0}
     6e0:	0007030b 	andeq	r0, r7, fp, lsl #6
     6e4:	1d3f0400 	cfldrsne	mvf0, [pc, #-0]	; 6ec <_Min_Stack_Size+0x2ec>
     6e8:	20000000 	andcs	r0, r0, r0
     6ec:	07941000 	ldreq	r1, [r4, r0]
     6f0:	01080000 	mrseq	r0, (UNDEF: 8)
     6f4:	022c4804 	eoreq	r4, ip, #4, 16	; 0x40000
     6f8:	c50b0000 	strgt	r0, [fp, #-0]
     6fc:	04000006 	streq	r0, [r0], #-6
     700:	00022c49 	andeq	r2, r2, r9, asr #24
     704:	c00b0000 	andgt	r0, fp, r0
     708:	04000008 	streq	r0, [r0], #-8
     70c:	00022c4a 	andeq	r2, r2, sl, asr #24
     710:	20118000 	andscs	r8, r1, r0
     714:	04000007 	streq	r0, [r0], #-7
     718:	0000ff4c 	andeq	pc, r0, ip, asr #30
     71c:	11010000 	mrsne	r0, (UNDEF: 1)
     720:	00000822 	andeq	r0, r0, r2, lsr #16
     724:	00ff4f04 	rscseq	r4, pc, r4, lsl #30
     728:	01040000 	mrseq	r0, (UNDEF: 4)
     72c:	00fd0800 	rscseq	r0, sp, r0, lsl #16
     730:	023c0000 	eorseq	r0, ip, #0
     734:	bf090000 	svclt	0x00090000
     738:	1f000000 	svcne	0x00000000
     73c:	01d11000 	bicseq	r1, r1, r0
     740:	01900000 	orrseq	r0, r0, r0
     744:	027a5b04 	rsbseq	r5, sl, #4, 22	; 0x1000
     748:	dc0b0000 	stcle	0, cr0, [fp], {-0}
     74c:	04000008 	streq	r0, [r0], #-8
     750:	00027a5c 	andeq	r7, r2, ip, asr sl
     754:	ad0b0000 	stcge	0, cr0, [fp, #-0]
     758:	04000008 	streq	r0, [r0], #-8
     75c:	00001d5d 	andeq	r1, r0, sp, asr sp
     760:	ad0b0400 	cfstrsge	mvf0, [fp, #-0]
     764:	04000006 	streq	r0, [r0], #-6
     768:	0002805f 	andeq	r8, r2, pc, asr r0
     76c:	940b0800 	strls	r0, [fp], #-2048	; 0xfffff800
     770:	04000007 	streq	r0, [r0], #-7
     774:	0001ec60 	andeq	lr, r1, r0, ror #24
     778:	0f008800 	svceq	0x00008800
     77c:	00023c04 	andeq	r3, r2, r4, lsl #24
     780:	02900800 	addseq	r0, r0, #0, 16
     784:	02900000 	addseq	r0, r0, #0
     788:	bf090000 	svclt	0x00090000
     78c:	1f000000 	svcne	0x00000000
     790:	96040f00 	strls	r0, [r4], -r0, lsl #30
     794:	12000002 	andne	r0, r0, #2
     798:	0005430d 	andeq	r4, r5, sp, lsl #6
     79c:	73040800 	movwvc	r0, #18432	; 0x4800
     7a0:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
     7a4:	0007c10b 	andeq	ip, r7, fp, lsl #2
     7a8:	bc740400 	cfldrdlt	mvd0, [r4], #-0
     7ac:	00000002 	andeq	r0, r0, r2
     7b0:	00091c0b 	andeq	r1, r9, fp, lsl #24
     7b4:	1d750400 	cfldrdne	mvd0, [r5, #-0]
     7b8:	04000000 	streq	r0, [r0], #-0
     7bc:	32040f00 	andcc	r0, r4, #0, 30
     7c0:	0d000000 	stceq	0, cr0, [r0, #-0]
     7c4:	0000092f 	andeq	r0, r0, pc, lsr #18
     7c8:	ecb30468 	cfldrs	mvf0, [r3], #416	; 0x1a0
     7cc:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
     7d0:	0400705f 	streq	r7, [r0], #-95	; 0xffffffa1
     7d4:	0002bcb4 			; <UNDEFINED> instruction: 0x0002bcb4
     7d8:	5f0e0000 	svcpl	0x000e0000
     7dc:	b5040072 	strlt	r0, [r4, #-114]	; 0xffffff8e
     7e0:	0000001d 	andeq	r0, r0, sp, lsl r0
     7e4:	775f0e04 	ldrbvc	r0, [pc, -r4, lsl #28]
     7e8:	1db60400 	cfldrsne	mvf0, [r6]
     7ec:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     7f0:	00090f0b 	andeq	r0, r9, fp, lsl #30
     7f4:	39b70400 	ldmibcc	r7!, {sl}
     7f8:	0c000000 	stceq	0, cr0, [r0], {-0}
     7fc:	0007c70b 	andeq	ip, r7, fp, lsl #14
     800:	39b80400 	ldmibcc	r8!, {sl}
     804:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     808:	66625f0e 	strbtvs	r5, [r2], -lr, lsl #30
     80c:	97b90400 	ldrls	r0, [r9, r0, lsl #8]!
     810:	10000002 	andne	r0, r0, r2
     814:	0005320b 	andeq	r3, r5, fp, lsl #4
     818:	1dba0400 	cfldrsne	mvf0, [sl]
     81c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     820:	0007b90b 	andeq	fp, r7, fp, lsl #18
     824:	fdc10400 	stc2l	4, cr0, [r1]
     828:	1c000000 	stcne	0, cr0, [r0], {-0}
     82c:	0007670b 	andeq	r6, r7, fp, lsl #14
     830:	4fc30400 	svcmi	0x00c30400
     834:	20000005 	andcs	r0, r0, r5
     838:	0005e70b 	andeq	lr, r5, fp, lsl #14
     83c:	7ec50400 	cdpvc	4, 12, cr0, cr5, cr0, {0}
     840:	24000005 	strcs	r0, [r0], #-5
     844:	00088c0b 	andeq	r8, r8, fp, lsl #24
     848:	a2c80400 	sbcge	r0, r8, #0, 8
     84c:	28000005 	stmdacs	r0, {r0, r2}
     850:	0007310b 	andeq	r3, r7, fp, lsl #2
     854:	bcc90400 	cfstrdlt	mvd0, [r9], {0}
     858:	2c000005 	stccs	0, cr0, [r0], {5}
     85c:	62755f0e 	rsbsvs	r5, r5, #14, 30	; 0x38
     860:	97cc0400 	strbls	r0, [ip, r0, lsl #8]
     864:	30000002 	andcc	r0, r0, r2
     868:	70755f0e 	rsbsvc	r5, r5, lr, lsl #30
     86c:	bccd0400 	cfstrdlt	mvd0, [sp], {0}
     870:	38000002 	stmdacc	r0, {r1}
     874:	72755f0e 	rsbsvc	r5, r5, #14, 30	; 0x38
     878:	1dce0400 	cfstrdne	mvd0, [lr]
     87c:	3c000000 	stccc	0, cr0, [r0], {-0}
     880:	0009160b 	andeq	r1, r9, fp, lsl #12
     884:	c2d10400 	sbcsgt	r0, r1, #0, 8
     888:	40000005 	andmi	r0, r0, r5
     88c:	0006460b 	andeq	r4, r6, fp, lsl #12
     890:	d2d20400 	sbcsle	r0, r2, #0, 8
     894:	43000005 	movwmi	r0, #5
     898:	626c5f0e 	rsbvs	r5, ip, #14, 30	; 0x38
     89c:	97d50400 	ldrbls	r0, [r5, r0, lsl #8]
     8a0:	44000002 	strmi	r0, [r0], #-2
     8a4:	0007170b 	andeq	r1, r7, fp, lsl #14
     8a8:	1dd80400 	cfldrdne	mvd0, [r8]
     8ac:	4c000000 	stcmi	0, cr0, [r0], {-0}
     8b0:	0005540b 	andeq	r5, r5, fp, lsl #8
     8b4:	6ed90400 	cdpvs	4, 13, cr0, cr9, cr0, {0}
     8b8:	50000000 	andpl	r0, r0, r0
     8bc:	00051f0b 	andeq	r1, r5, fp, lsl #30
     8c0:	0adc0400 	beq	ff7018c8 <_estack+0xdf6b18c9>
     8c4:	54000004 	strpl	r0, [r0], #-4
     8c8:	0009ed0b 	andeq	lr, r9, fp, lsl #26
     8cc:	f2e00400 	vaddhn.i64	d16, q0, q0
     8d0:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     8d4:	0006b20b 	andeq	fp, r6, fp, lsl #4
     8d8:	e7e20400 	strb	r0, [r2, r0, lsl #8]!
     8dc:	5c000000 	stcpl	0, cr0, [r0], {-0}
     8e0:	0004fa0b 	andeq	pc, r4, fp, lsl #20
     8e4:	1de30400 	cfstrdne	mvd0, [r3]
     8e8:	64000000 	strvs	r0, [r0], #-0
     8ec:	001d1300 	andseq	r1, sp, r0, lsl #6
     8f0:	040a0000 	streq	r0, [sl], #-0
     8f4:	0a140000 	beq	5008fc <_Min_Stack_Size+0x5004fc>
     8f8:	14000004 	strne	r0, [r0], #-4
     8fc:	000000fd 	strdeq	r0, [r0], -sp
     900:	00054214 	andeq	r4, r5, r4, lsl r2
     904:	001d1400 	andseq	r1, sp, r0, lsl #8
     908:	0f000000 	svceq	0x00000000
     90c:	00041004 	andeq	r1, r4, r4
     910:	08f91500 	ldmeq	r9!, {r8, sl, ip}^
     914:	04280000 	strteq	r0, [r8], #-0
     918:	42023904 	andmi	r3, r2, #4, 18	; 0x10000
     91c:	16000005 	strne	r0, [r0], -r5
     920:	00000785 	andeq	r0, r0, r5, lsl #15
     924:	1d023b04 	vstrne	d3, [r2, #-16]
     928:	00000000 	andeq	r0, r0, r0
     92c:	0008e216 	andeq	lr, r8, r6, lsl r2
     930:	02400400 	subeq	r0, r0, #0, 8
     934:	00000629 	andeq	r0, r0, r9, lsr #12
     938:	062b1604 	strteq	r1, [fp], -r4, lsl #12
     93c:	40040000 	andmi	r0, r4, r0
     940:	00062902 	andeq	r2, r6, r2, lsl #18
     944:	74160800 	ldrvc	r0, [r6], #-2048	; 0xfffff800
     948:	04000007 	streq	r0, [r0], #-7
     94c:	06290240 	strteq	r0, [r9], -r0, asr #4
     950:	160c0000 	strne	r0, [ip], -r0
     954:	000008a8 	andeq	r0, r0, r8, lsr #17
     958:	1d024204 	sfmne	f4, 4, [r2, #-16]
     95c:	10000000 	andne	r0, r0, r0
     960:	00063316 	andeq	r3, r6, r6, lsl r3
     964:	02430400 	subeq	r0, r3, #0, 8
     968:	0000080b 	andeq	r0, r0, fp, lsl #16
     96c:	08101614 	ldmdaeq	r0, {r2, r4, r9, sl, ip}
     970:	45040000 	strmi	r0, [r4, #-0]
     974:	00001d02 	andeq	r1, r0, r2, lsl #26
     978:	e9163000 	ldmdb	r6, {ip, sp}
     97c:	04000008 	streq	r0, [r0], #-8
     980:	05730246 	ldrbeq	r0, [r3, #-582]!	; 0xfffffdba
     984:	16340000 	ldrtne	r0, [r4], -r0
     988:	000004ef 	andeq	r0, r0, pc, ror #9
     98c:	1d024804 	stcne	8, cr4, [r2, #-16]
     990:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
     994:	00082a16 	andeq	r2, r8, r6, lsl sl
     998:	024a0400 	subeq	r0, sl, #0, 8
     99c:	00000826 	andeq	r0, r0, r6, lsr #16
     9a0:	0892163c 	ldmeq	r2, {r2, r3, r4, r5, r9, sl, ip}
     9a4:	4d040000 	stcmi	0, cr0, [r4, #-0]
     9a8:	00015d02 	andeq	r5, r1, r2, lsl #26
     9ac:	4a164000 	bmi	5909b4 <_Min_Stack_Size+0x5905b4>
     9b0:	04000005 	streq	r0, [r0], #-5
     9b4:	001d024e 	andseq	r0, sp, lr, asr #4
     9b8:	16440000 	strbne	r0, [r4], -r0
     9bc:	000008cc 	andeq	r0, r0, ip, asr #17
     9c0:	5d024f04 	stcpl	15, cr4, [r2, #-16]
     9c4:	48000001 	stmdami	r0, {r0}
     9c8:	0006a316 	andeq	sl, r6, r6, lsl r3
     9cc:	02500400 	subseq	r0, r0, #0, 8
     9d0:	0000082c 	andeq	r0, r0, ip, lsr #16
     9d4:	063e164c 	ldrteq	r1, [lr], -ip, asr #12
     9d8:	53040000 	movwpl	r0, #16384	; 0x4000
     9dc:	00001d02 	andeq	r1, r0, r2, lsl #26
     9e0:	b1165000 	tstlt	r6, r0
     9e4:	04000007 	streq	r0, [r0], #-7
     9e8:	05420254 	strbeq	r0, [r2, #-596]	; 0xfffffdac
     9ec:	16540000 	ldrbne	r0, [r4], -r0
     9f0:	00000937 	andeq	r0, r0, r7, lsr r9
     9f4:	e9027704 	stmdb	r2, {r2, r8, r9, sl, ip, sp, lr}
     9f8:	58000007 	stmdapl	r0, {r0, r1, r2}
     9fc:	0001d117 	andeq	sp, r1, r7, lsl r1
     a00:	027b0400 	rsbseq	r0, fp, #0, 8
     a04:	0000027a 	andeq	r0, r0, sl, ror r2
     a08:	0e170148 	mufeqsm	f0, f7, #0.0
     a0c:	04000007 	streq	r0, [r0], #-7
     a10:	023c027c 	eorseq	r0, ip, #124, 4	; 0xc0000007
     a14:	014c0000 	mrseq	r0, (UNDEF: 76)
     a18:	00069017 	andeq	r9, r6, r7, lsl r0
     a1c:	02800400 	addeq	r0, r0, #0, 8
     a20:	0000083d 	andeq	r0, r0, sp, lsr r8
     a24:	8c1702dc 	lfmhi	f0, 4, [r7], {220}	; 0xdc
     a28:	04000007 	streq	r0, [r0], #-7
     a2c:	05ee0285 	strbeq	r0, [lr, #645]!	; 0x285
     a30:	02e00000 	rsceq	r0, r0, #0
     a34:	00055c17 	andeq	r5, r5, r7, lsl ip
     a38:	02860400 	addeq	r0, r6, #0, 8
     a3c:	00000849 	andeq	r0, r0, r9, asr #16
     a40:	0f0002ec 	svceq	0x000002ec
     a44:	00054804 	andeq	r4, r5, r4, lsl #16
     a48:	08010300 	stmdaeq	r1, {r8, r9}
     a4c:	00000261 	andeq	r0, r0, r1, ror #4
     a50:	03ec040f 	mvneq	r0, #251658240	; 0xf000000
     a54:	1d130000 	ldcne	0, cr0, [r3, #-0]
     a58:	73000000 	movwvc	r0, #0
     a5c:	14000005 	strne	r0, [r0], #-5
     a60:	0000040a 	andeq	r0, r0, sl, lsl #8
     a64:	0000fd14 	andeq	pc, r0, r4, lsl sp	; <UNPREDICTABLE>
     a68:	05731400 	ldrbeq	r1, [r3, #-1024]!	; 0xfffffc00
     a6c:	1d140000 	ldcne	0, cr0, [r4, #-0]
     a70:	00000000 	andeq	r0, r0, r0
     a74:	0579040f 	ldrbeq	r0, [r9, #-1039]!	; 0xfffffbf1
     a78:	48180000 	ldmdami	r8, {}	; <UNPREDICTABLE>
     a7c:	0f000005 	svceq	0x00000005
     a80:	00055504 	andeq	r5, r5, r4, lsl #10
     a84:	00791300 	rsbseq	r1, r9, r0, lsl #6
     a88:	05a20000 	streq	r0, [r2, #0]!
     a8c:	0a140000 	beq	500a94 <_Min_Stack_Size+0x500694>
     a90:	14000004 	strne	r0, [r0], #-4
     a94:	000000fd 	strdeq	r0, [r0], -sp
     a98:	00007914 	andeq	r7, r0, r4, lsl r9
     a9c:	001d1400 	andseq	r1, sp, r0, lsl #8
     aa0:	0f000000 	svceq	0x00000000
     aa4:	00058404 	andeq	r8, r5, r4, lsl #8
     aa8:	001d1300 	andseq	r1, sp, r0, lsl #6
     aac:	05bc0000 	ldreq	r0, [ip, #0]!
     ab0:	0a140000 	beq	500ab8 <_Min_Stack_Size+0x5006b8>
     ab4:	14000004 	strne	r0, [r0], #-4
     ab8:	000000fd 	strdeq	r0, [r0], -sp
     abc:	a8040f00 	stmdage	r4, {r8, r9, sl, fp}
     ac0:	08000005 	stmdaeq	r0, {r0, r2}
     ac4:	00000032 	andeq	r0, r0, r2, lsr r0
     ac8:	000005d2 	ldrdeq	r0, [r0], -r2
     acc:	0000bf09 	andeq	fp, r0, r9, lsl #30
     ad0:	08000200 	stmdaeq	r0, {r9}
     ad4:	00000032 	andeq	r0, r0, r2, lsr r0
     ad8:	000005e2 	andeq	r0, r0, r2, ror #11
     adc:	0000bf09 	andeq	fp, r0, r9, lsl #30
     ae0:	05000000 	streq	r0, [r0, #-0]
     ae4:	00000665 	andeq	r0, r0, r5, ror #12
     ae8:	c2011d04 	andgt	r1, r1, #4, 26	; 0x100
     aec:	19000002 	stmdbne	r0, {r1}
     af0:	0000060f 	andeq	r0, r0, pc, lsl #12
     af4:	0121040c 			; <UNDEFINED> instruction: 0x0121040c
     af8:	00000623 	andeq	r0, r0, r3, lsr #12
     afc:	0008dc16 	andeq	sp, r8, r6, lsl ip
     b00:	01230400 			; <UNDEFINED> instruction: 0x01230400
     b04:	00000623 	andeq	r0, r0, r3, lsr #12
     b08:	065e1600 	ldrbeq	r1, [lr], -r0, lsl #12
     b0c:	24040000 	strcs	r0, [r4], #-0
     b10:	00001d01 	andeq	r1, r0, r1, lsl #26
     b14:	7e160400 	cfmulsvc	mvf0, mvf6, mvf0
     b18:	04000008 	streq	r0, [r0], #-8
     b1c:	06290125 	strteq	r0, [r9], -r5, lsr #2
     b20:	00080000 	andeq	r0, r8, r0
     b24:	05ee040f 	strbeq	r0, [lr, #1039]!	; 0x40f
     b28:	040f0000 	streq	r0, [pc], #-0	; b30 <_Min_Stack_Size+0x730>
     b2c:	000005e2 	andeq	r0, r0, r2, ror #11
     b30:	00086c19 	andeq	r6, r8, r9, lsl ip
     b34:	3d040e00 	stccc	14, cr0, [r4, #-0]
     b38:	00066401 	andeq	r6, r6, r1, lsl #8
     b3c:	08661600 	stmdaeq	r6!, {r9, sl, ip}^
     b40:	3e040000 	cdpcc	0, 0, cr0, cr4, cr0, {0}
     b44:	00066401 	andeq	r6, r6, r1, lsl #8
     b48:	fd160000 	ldc2	0, cr0, [r6, #-0]
     b4c:	04000006 	streq	r0, [r0], #-6
     b50:	0664013f 			; <UNDEFINED> instruction: 0x0664013f
     b54:	16060000 	strne	r0, [r6], -r0
     b58:	000008a3 	andeq	r0, r0, r3, lsr #17
     b5c:	40014004 	andmi	r4, r1, r4
     b60:	0c000000 	stceq	0, cr0, [r0], {-0}
     b64:	00400800 	subeq	r0, r0, r0, lsl #16
     b68:	06740000 	ldrbteq	r0, [r4], -r0
     b6c:	bf090000 	svclt	0x00090000
     b70:	02000000 	andeq	r0, r0, #0
     b74:	04d01a00 	ldrbeq	r1, [r0], #2560	; 0xa00
     b78:	07750258 			; <UNDEFINED> instruction: 0x07750258
     b7c:	dc160000 	ldcle	0, cr0, [r6], {-0}
     b80:	04000007 	streq	r0, [r0], #-7
     b84:	0024025a 	eoreq	r0, r4, sl, asr r2
     b88:	16000000 	strne	r0, [r0], -r0
     b8c:	00000859 	andeq	r0, r0, r9, asr r8
     b90:	42025b04 	andmi	r5, r2, #4, 22	; 0x1000
     b94:	04000005 	streq	r0, [r0], #-5
     b98:	00092216 	andeq	r2, r9, r6, lsl r2
     b9c:	025c0400 	subseq	r0, ip, #0, 8
     ba0:	00000775 	andeq	r0, r0, r5, ror r7
     ba4:	05ee1608 	strbeq	r1, [lr, #1544]!	; 0x608
     ba8:	5d040000 	stcpl	0, cr0, [r4, #-0]
     bac:	00017302 	andeq	r7, r1, r2, lsl #6
     bb0:	cd162400 	cfldrsgt	mvf2, [r6, #-0]
     bb4:	04000007 	streq	r0, [r0], #-7
     bb8:	001d025e 	andseq	r0, sp, lr, asr r2
     bbc:	16480000 	strbne	r0, [r8], -r0
     bc0:	000008d7 	ldrdeq	r0, [r0], -r7
     bc4:	5c025f04 	stcpl	15, cr5, [r2], {4}
     bc8:	50000000 	andpl	r0, r0, r0
     bcc:	00062616 	andeq	r2, r6, r6, lsl r6
     bd0:	02600400 	rsbeq	r0, r0, #0, 8
     bd4:	0000062f 	andeq	r0, r0, pc, lsr #12
     bd8:	05021658 	streq	r1, [r2, #-1624]	; 0xfffff9a8
     bdc:	61040000 	mrsvs	r0, (UNDEF: 4)
     be0:	0000e702 	andeq	lr, r0, r2, lsl #14
     be4:	fb166800 	blx	59abee <_Min_Stack_Size+0x59a7ee>
     be8:	04000007 	streq	r0, [r0], #-7
     bec:	00e70262 	rsceq	r0, r7, r2, ror #4
     bf0:	16700000 	ldrbtne	r0, [r0], -r0
     bf4:	000008b2 			; <UNDEFINED> instruction: 0x000008b2
     bf8:	e7026304 	str	r6, [r2, -r4, lsl #6]
     bfc:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     c00:	00050f16 	andeq	r0, r5, r6, lsl pc
     c04:	02640400 	rsbeq	r0, r4, #0, 8
     c08:	00000785 	andeq	r0, r0, r5, lsl #15
     c0c:	05611680 	strbeq	r1, [r1, #-1664]!	; 0xfffff980
     c10:	65040000 	strvs	r0, [r4, #-0]
     c14:	00079502 	andeq	r9, r7, r2, lsl #10
     c18:	6c168800 	ldcvs	8, cr8, [r6], {-0}
     c1c:	04000006 	streq	r0, [r0], #-6
     c20:	001d0266 	andseq	r0, sp, r6, ror #4
     c24:	16a00000 	strtne	r0, [r0], r0
     c28:	00000682 	andeq	r0, r0, r2, lsl #13
     c2c:	e7026704 	str	r6, [r2, -r4, lsl #14]
     c30:	a4000000 	strge	r0, [r0], #-0
     c34:	0007a216 	andeq	sl, r7, r6, lsl r2
     c38:	02680400 	rsbeq	r0, r8, #0, 8
     c3c:	000000e7 	andeq	r0, r0, r7, ror #1
     c40:	061516ac 	ldreq	r1, [r5], -ip, lsr #13
     c44:	69040000 	stmdbvs	r4, {}	; <UNPREDICTABLE>
     c48:	0000e702 	andeq	lr, r0, r2, lsl #14
     c4c:	0016b400 	andseq	fp, r6, r0, lsl #8
     c50:	04000009 	streq	r0, [r0], #-9
     c54:	00e7026a 	rsceq	r0, r7, sl, ror #4
     c58:	16bc0000 	ldrtne	r0, [ip], r0
     c5c:	0000056d 	andeq	r0, r0, sp, ror #10
     c60:	e7026b04 	str	r6, [r2, -r4, lsl #22]
     c64:	c4000000 	strgt	r0, [r0], #-0
     c68:	00078316 	andeq	r8, r7, r6, lsl r3
     c6c:	026c0400 	rsbeq	r0, ip, #0, 8
     c70:	0000001d 	andeq	r0, r0, sp, lsl r0
     c74:	480800cc 	stmdami	r8, {r2, r3, r6, r7}
     c78:	85000005 	strhi	r0, [r0, #-5]
     c7c:	09000007 	stmdbeq	r0, {r0, r1, r2}
     c80:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
     c84:	48080019 	stmdami	r8, {r0, r3, r4}
     c88:	95000005 	strls	r0, [r0, #-5]
     c8c:	09000007 	stmdbeq	r0, {r0, r1, r2}
     c90:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
     c94:	48080007 	stmdami	r8, {r0, r1, r2}
     c98:	a5000005 	strge	r0, [r0, #-5]
     c9c:	09000007 	stmdbeq	r0, {r0, r1, r2}
     ca0:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
     ca4:	f01a0017 			; <UNDEFINED> instruction: 0xf01a0017
     ca8:	c9027104 	stmdbgt	r2, {r2, r8, ip, sp, lr}
     cac:	16000007 	strne	r0, [r0], -r7
     cb0:	0000076d 	andeq	r0, r0, sp, ror #14
     cb4:	c9027404 	stmdbgt	r2, {r2, sl, ip, sp, lr}
     cb8:	00000007 	andeq	r0, r0, r7
     cbc:	00069a16 	andeq	r9, r6, r6, lsl sl
     cc0:	02750400 	rsbseq	r0, r5, #0, 8
     cc4:	000007d9 	ldrdeq	r0, [r0], -r9
     cc8:	bc080078 	stclt	0, cr0, [r8], {120}	; 0x78
     ccc:	d9000002 	stmdble	r0, {r1}
     cd0:	09000007 	stmdbeq	r0, {r0, r1, r2}
     cd4:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
     cd8:	2408001d 	strcs	r0, [r8], #-29	; 0xffffffe3
     cdc:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
     ce0:	09000007 	stmdbeq	r0, {r0, r1, r2}
     ce4:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
     ce8:	f01b001d 			; <UNDEFINED> instruction: 0xf01b001d
     cec:	0b025604 	bleq	96504 <_Min_Stack_Size+0x96104>
     cf0:	1c000008 	stcne	0, cr0, [r0], {8}
     cf4:	000008f9 	strdeq	r0, [r0], -r9
     cf8:	74026d04 	strvc	r6, [r2], #-3332	; 0xfffff2fc
     cfc:	1c000006 	stcne	0, cr0, [r0], {6}
     d00:	000007f3 	strdeq	r0, [r0], -r3
     d04:	a5027604 	strge	r7, [r2, #-1540]	; 0xfffff9fc
     d08:	00000007 	andeq	r0, r0, r7
     d0c:	00054808 	andeq	r4, r5, r8, lsl #16
     d10:	00081b00 	andeq	r1, r8, r0, lsl #22
     d14:	00bf0900 	adcseq	r0, pc, r0, lsl #18
     d18:	00180000 	andseq	r0, r8, r0
     d1c:	0008261d 	andeq	r2, r8, sp, lsl r6
     d20:	040a1400 	streq	r1, [sl], #-1024	; 0xfffffc00
     d24:	0f000000 	svceq	0x00000000
     d28:	00081b04 	andeq	r1, r8, r4, lsl #22
     d2c:	5d040f00 	stcpl	15, cr0, [r4, #-0]
     d30:	1d000001 	stcne	0, cr0, [r0, #-4]
     d34:	0000083d 	andeq	r0, r0, sp, lsr r8
     d38:	00001d14 	andeq	r1, r0, r4, lsl sp
     d3c:	040f0000 	streq	r0, [pc], #-0	; d44 <_Min_Stack_Size+0x944>
     d40:	00000843 	andeq	r0, r0, r3, asr #16
     d44:	0832040f 	ldmdaeq	r2!, {r0, r1, r2, r3, sl}
     d48:	e2080000 	and	r0, r8, #0
     d4c:	59000005 	stmdbpl	r0, {r0, r2}
     d50:	09000008 	stmdbeq	r0, {r3}
     d54:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
     d58:	191e0002 	ldmdbne	lr, {r1}
     d5c:	05000005 	streq	r0, [r0, #-5]
     d60:	00041017 	andeq	r1, r4, r7, lsl r0
     d64:	e8030500 	stmda	r3, {r8, sl}
     d68:	1f200000 	svcne	0x00200000
     d6c:	00000748 	andeq	r0, r0, r8, asr #14
     d70:	0a02fa04 	beq	bf588 <_Min_Stack_Size+0xbf188>
     d74:	05000004 	streq	r0, [r0, #-4]
     d78:	00000003 	andeq	r0, r0, r3
     d7c:	07411f00 	strbeq	r1, [r1, -r0, lsl #30]
     d80:	fb040000 	blx	100d8a <_Min_Stack_Size+0x10098a>
     d84:	00088e02 	andeq	r8, r8, r2, lsl #28
     d88:	40030500 	andmi	r0, r3, r0, lsl #10
     d8c:	18080053 	stmdane	r8, {r0, r1, r4, r6}
     d90:	0000040a 	andeq	r0, r0, sl, lsl #8
     d94:	00093000 	andeq	r3, r9, r0
     d98:	76000400 	strvc	r0, [r0], -r0, lsl #8
     d9c:	04000004 	streq	r0, [r0], #-4
     da0:	00030f01 	andeq	r0, r3, r1, lsl #30
     da4:	093c0100 	ldmdbeq	ip!, {r8}
     da8:	02920000 	addseq	r0, r2, #0
     dac:	00400000 	subeq	r0, r0, r0
     db0:	00000000 	andeq	r0, r0, r0
     db4:	04390000 	ldrteq	r0, [r9], #-0
     db8:	04020000 	streq	r0, [r2], #-0
     dbc:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     dc0:	041d0300 	ldreq	r0, [sp], #-768	; 0xfffffd00
     dc4:	d4020000 	strle	r0, [r2], #-0
     dc8:	00000037 	andeq	r0, r0, r7, lsr r0
     dcc:	4b070404 	blmi	1c1de4 <_Min_Stack_Size+0x1c19e4>
     dd0:	04000002 	streq	r0, [r0], #-2
     dd4:	025a0601 	subseq	r0, sl, #1048576	; 0x100000
     dd8:	01040000 	mrseq	r0, (UNDEF: 4)
     ddc:	00025808 	andeq	r5, r2, r8, lsl #16
     de0:	05020400 	streq	r0, [r2, #-1024]	; 0xfffffc00
     de4:	00000305 	andeq	r0, r0, r5, lsl #6
     de8:	ee070204 	cdp	2, 0, cr0, cr7, cr4, {0}
     dec:	04000001 	streq	r0, [r0], #-1
     df0:	01e50504 	mvneq	r0, r4, lsl #10
     df4:	04040000 	streq	r0, [r4], #-0
     df8:	00024607 	andeq	r4, r2, r7, lsl #12
     dfc:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
     e00:	000001e0 	andeq	r0, r0, r0, ror #3
     e04:	41070804 	tstmi	r7, r4, lsl #16
     e08:	03000002 	movweq	r0, #2
     e0c:	0000064c 	andeq	r0, r0, ip, asr #12
     e10:	00250703 	eoreq	r0, r5, r3, lsl #14
     e14:	25030000 	strcs	r0, [r3, #-0]
     e18:	04000005 	streq	r0, [r0], #-5
     e1c:	00005a10 	andeq	r5, r0, r0, lsl sl
     e20:	07290300 	streq	r0, [r9, -r0, lsl #6]!
     e24:	27040000 	strcs	r0, [r4, -r0]
     e28:	0000005a 	andeq	r0, r0, sl, asr r0
     e2c:	00080905 	andeq	r0, r8, r5, lsl #18
     e30:	01610200 	cmneq	r1, r0, lsl #4
     e34:	00000037 	andeq	r0, r0, r7, lsr r0
     e38:	4a040406 	bmi	101e58 <_Min_Stack_Size+0x101a58>
     e3c:	000000c2 	andeq	r0, r0, r2, asr #1
     e40:	00052c07 	andeq	r2, r5, r7, lsl #24
     e44:	974c0400 	strbls	r0, [ip, -r0, lsl #8]
     e48:	07000000 	streq	r0, [r0, -r0]
     e4c:	0000077c 	andeq	r0, r0, ip, ror r7
     e50:	00c24d04 	sbceq	r4, r2, r4, lsl #26
     e54:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     e58:	00000045 	andeq	r0, r0, r5, asr #32
     e5c:	000000d2 	ldrdeq	r0, [r0], -r2
     e60:	0000d209 	andeq	sp, r0, r9, lsl #4
     e64:	04000300 	streq	r0, [r0], #-768	; 0xfffffd00
     e68:	03df0704 	bicseq	r0, pc, #4, 14	; 0x100000
     e6c:	080a0000 	stmdaeq	sl, {}	; <UNPREDICTABLE>
     e70:	00fa4704 	rscseq	r4, sl, r4, lsl #14
     e74:	fd0b0000 	stc2	0, cr0, [fp, #-0]
     e78:	04000005 	streq	r0, [r0], #-5
     e7c:	00002549 	andeq	r2, r0, r9, asr #10
     e80:	3b0b0000 	blcc	2c0e88 <_Min_Stack_Size+0x2c0a88>
     e84:	04000005 	streq	r0, [r0], #-5
     e88:	0000a34e 	andeq	sl, r0, lr, asr #6
     e8c:	03000400 	movweq	r0, #1024	; 0x400
     e90:	00000834 	andeq	r0, r0, r4, lsr r8
     e94:	00d94f04 	sbcseq	r4, r9, r4, lsl #30
     e98:	38030000 	stmdacc	r3, {}	; <UNPREDICTABLE>
     e9c:	04000007 	streq	r0, [r0], #-7
     ea0:	00007653 	andeq	r7, r0, r3, asr r6
     ea4:	03040c00 	movweq	r0, #19456	; 0x4c00
     ea8:	00000884 	andeq	r0, r0, r4, lsl #17
     eac:	00611605 	rsbeq	r1, r1, r5, lsl #12
     eb0:	3f0d0000 	svccc	0x000d0000
     eb4:	18000008 	stmdane	r0, {r3}
     eb8:	01702d05 	cmneq	r0, r5, lsl #26
     ebc:	dc0b0000 	stcle	0, cr0, [fp], {-0}
     ec0:	05000008 	streq	r0, [r0, #-8]
     ec4:	0001702f 	andeq	r7, r1, pc, lsr #32
     ec8:	5f0e0000 	svcpl	0x000e0000
     ecc:	3005006b 	andcc	r0, r5, fp, rrx
     ed0:	00000025 	andeq	r0, r0, r5, lsr #32
     ed4:	08470b04 	stmdaeq	r7, {r2, r8, r9, fp}^
     ed8:	30050000 	andcc	r0, r5, r0
     edc:	00000025 	andeq	r0, r0, r5, lsr #32
     ee0:	08d10b08 	ldmeq	r1, {r3, r8, r9, fp}^
     ee4:	30050000 	andcc	r0, r5, r0
     ee8:	00000025 	andeq	r0, r0, r5, lsr #32
     eec:	07e90b0c 	strbeq	r0, [r9, ip, lsl #22]!
     ef0:	30050000 	andcc	r0, r5, r0
     ef4:	00000025 	andeq	r0, r0, r5, lsr #32
     ef8:	785f0e10 	ldmdavc	pc, {r4, r9, sl, fp}^	; <UNPREDICTABLE>
     efc:	76310500 	ldrtvc	r0, [r1], -r0, lsl #10
     f00:	14000001 	strne	r0, [r0], #-1
     f04:	1d040f00 	stcne	15, cr0, [r4, #-0]
     f08:	08000001 	stmdaeq	r0, {r0}
     f0c:	00000112 	andeq	r0, r0, r2, lsl r1
     f10:	00000186 	andeq	r0, r0, r6, lsl #3
     f14:	0000d209 	andeq	sp, r0, r9, lsl #4
     f18:	0d000000 	stceq	0, cr0, [r0, #-0]
     f1c:	000007ee 	andeq	r0, r0, lr, ror #15
     f20:	ff350524 			; <UNDEFINED> instruction: 0xff350524
     f24:	0b000001 	bleq	f30 <_Min_Stack_Size+0xb30>
     f28:	00000754 	andeq	r0, r0, r4, asr r7
     f2c:	00253705 	eoreq	r3, r5, r5, lsl #14
     f30:	0b000000 	bleq	f38 <_Min_Stack_Size+0xb38>
     f34:	00000679 	andeq	r0, r0, r9, ror r6
     f38:	00253805 	eoreq	r3, r5, r5, lsl #16
     f3c:	0b040000 	bleq	100f44 <_Min_Stack_Size+0x100b44>
     f40:	0000075d 	andeq	r0, r0, sp, asr r7
     f44:	00253905 	eoreq	r3, r5, r5, lsl #18
     f48:	0b080000 	bleq	200f50 <_Min_Stack_Size+0x200b50>
     f4c:	00000605 	andeq	r0, r0, r5, lsl #12
     f50:	00253a05 	eoreq	r3, r5, r5, lsl #20
     f54:	0b0c0000 	bleq	300f5c <_Min_Stack_Size+0x300b5c>
     f58:	0000089a 	muleq	r0, sl, r8
     f5c:	00253b05 	eoreq	r3, r5, r5, lsl #22
     f60:	0b100000 	bleq	400f68 <_Min_Stack_Size+0x400b68>
     f64:	0000084f 	andeq	r0, r0, pc, asr #16
     f68:	00253c05 	eoreq	r3, r5, r5, lsl #24
     f6c:	0b140000 	bleq	500f74 <_Min_Stack_Size+0x500b74>
     f70:	000006bb 			; <UNDEFINED> instruction: 0x000006bb
     f74:	00253d05 	eoreq	r3, r5, r5, lsl #26
     f78:	0b180000 	bleq	600f80 <_Min_Stack_Size+0x600b80>
     f7c:	00000874 	andeq	r0, r0, r4, ror r8
     f80:	00253e05 	eoreq	r3, r5, r5, lsl #28
     f84:	0b1c0000 	bleq	700f8c <_Min_Stack_Size+0x700b8c>
     f88:	00000703 	andeq	r0, r0, r3, lsl #14
     f8c:	00253f05 	eoreq	r3, r5, r5, lsl #30
     f90:	00200000 	eoreq	r0, r0, r0
     f94:	00079410 	andeq	r9, r7, r0, lsl r4
     f98:	05010800 	streq	r0, [r1, #-2048]	; 0xfffff800
     f9c:	00023f48 	andeq	r3, r2, r8, asr #30
     fa0:	06c50b00 	strbeq	r0, [r5], r0, lsl #22
     fa4:	49050000 	stmdbmi	r5, {}	; <UNPREDICTABLE>
     fa8:	0000023f 	andeq	r0, r0, pc, lsr r2
     fac:	08c00b00 	stmiaeq	r0, {r8, r9, fp}^
     fb0:	4a050000 	bmi	140fb8 <_Min_Stack_Size+0x140bb8>
     fb4:	0000023f 	andeq	r0, r0, pc, lsr r2
     fb8:	07201180 	streq	r1, [r0, -r0, lsl #3]!
     fbc:	4c050000 	stcmi	0, cr0, [r5], {-0}
     fc0:	00000112 	andeq	r0, r0, r2, lsl r1
     fc4:	22110100 	andscs	r0, r1, #0, 2
     fc8:	05000008 	streq	r0, [r0, #-8]
     fcc:	0001124f 	andeq	r1, r1, pc, asr #4
     fd0:	00010400 	andeq	r0, r1, r0, lsl #8
     fd4:	00011008 	andeq	r1, r1, r8
     fd8:	00024f00 	andeq	r4, r2, r0, lsl #30
     fdc:	00d20900 	sbcseq	r0, r2, r0, lsl #18
     fe0:	001f0000 	andseq	r0, pc, r0
     fe4:	0001d110 	andeq	sp, r1, r0, lsl r1
     fe8:	05019000 	streq	r9, [r1, #-0]
     fec:	00028d5b 	andeq	r8, r2, fp, asr sp
     ff0:	08dc0b00 	ldmeq	ip, {r8, r9, fp}^
     ff4:	5c050000 	stcpl	0, cr0, [r5], {-0}
     ff8:	0000028d 	andeq	r0, r0, sp, lsl #5
     ffc:	08ad0b00 	stmiaeq	sp!, {r8, r9, fp}
    1000:	5d050000 	stcpl	0, cr0, [r5, #-0]
    1004:	00000025 	andeq	r0, r0, r5, lsr #32
    1008:	06ad0b04 	strteq	r0, [sp], r4, lsl #22
    100c:	5f050000 	svcpl	0x00050000
    1010:	00000293 	muleq	r0, r3, r2
    1014:	07940b08 	ldreq	r0, [r4, r8, lsl #22]
    1018:	60050000 	andvs	r0, r5, r0
    101c:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1020:	040f0088 	streq	r0, [pc], #-136	; 1028 <_Min_Stack_Size+0xc28>
    1024:	0000024f 	andeq	r0, r0, pc, asr #4
    1028:	0002a308 	andeq	sl, r2, r8, lsl #6
    102c:	0002a300 	andeq	sl, r2, r0, lsl #6
    1030:	00d20900 	sbcseq	r0, r2, r0, lsl #18
    1034:	001f0000 	andseq	r0, pc, r0
    1038:	02a9040f 	adceq	r0, r9, #251658240	; 0xf000000
    103c:	0d120000 	ldceq	0, cr0, [r2, #-0]
    1040:	00000543 	andeq	r0, r0, r3, asr #10
    1044:	cf730508 	svcgt	0x00730508
    1048:	0b000002 	bleq	1058 <_Min_Stack_Size+0xc58>
    104c:	000007c1 	andeq	r0, r0, r1, asr #15
    1050:	02cf7405 	sbceq	r7, pc, #83886080	; 0x5000000
    1054:	0b000000 	bleq	105c <_Min_Stack_Size+0xc5c>
    1058:	0000091c 	andeq	r0, r0, ip, lsl r9
    105c:	00257505 	eoreq	r7, r5, r5, lsl #10
    1060:	00040000 	andeq	r0, r4, r0
    1064:	0045040f 	subeq	r0, r5, pc, lsl #8
    1068:	2f0d0000 	svccs	0x000d0000
    106c:	68000009 	stmdavs	r0, {r0, r3}
    1070:	03ffb305 	mvnseq	fp, #335544320	; 0x14000000
    1074:	5f0e0000 	svcpl	0x000e0000
    1078:	b4050070 	strlt	r0, [r5], #-112	; 0xffffff90
    107c:	000002cf 	andeq	r0, r0, pc, asr #5
    1080:	725f0e00 	subsvc	r0, pc, #0, 28
    1084:	25b50500 	ldrcs	r0, [r5, #1280]!	; 0x500
    1088:	04000000 	streq	r0, [r0], #-0
    108c:	00775f0e 	rsbseq	r5, r7, lr, lsl #30
    1090:	0025b605 	eoreq	fp, r5, r5, lsl #12
    1094:	0b080000 	bleq	20109c <_Min_Stack_Size+0x200c9c>
    1098:	0000090f 	andeq	r0, r0, pc, lsl #18
    109c:	004cb705 	subeq	fp, ip, r5, lsl #14
    10a0:	0b0c0000 	bleq	3010a8 <_Min_Stack_Size+0x300ca8>
    10a4:	000007c7 	andeq	r0, r0, r7, asr #15
    10a8:	004cb805 	subeq	fp, ip, r5, lsl #16
    10ac:	0e0e0000 	cdpeq	0, 0, cr0, cr14, cr0, {0}
    10b0:	0066625f 	rsbeq	r6, r6, pc, asr r2
    10b4:	02aab905 	adceq	fp, sl, #81920	; 0x14000
    10b8:	0b100000 	bleq	4010c0 <_Min_Stack_Size+0x400cc0>
    10bc:	00000532 	andeq	r0, r0, r2, lsr r5
    10c0:	0025ba05 	eoreq	fp, r5, r5, lsl #20
    10c4:	0b180000 	bleq	6010cc <_Min_Stack_Size+0x600ccc>
    10c8:	000007b9 			; <UNDEFINED> instruction: 0x000007b9
    10cc:	0110c105 	tsteq	r0, r5, lsl #2
    10d0:	0b1c0000 	bleq	7010d8 <_Min_Stack_Size+0x700cd8>
    10d4:	00000767 	andeq	r0, r0, r7, ror #14
    10d8:	0562c305 	strbeq	ip, [r2, #-773]!	; 0xfffffcfb
    10dc:	0b200000 	bleq	8010e4 <_Min_Stack_Size+0x800ce4>
    10e0:	000005e7 	andeq	r0, r0, r7, ror #11
    10e4:	0591c505 	ldreq	ip, [r1, #1285]	; 0x505
    10e8:	0b240000 	bleq	9010f0 <_Min_Stack_Size+0x900cf0>
    10ec:	0000088c 	andeq	r0, r0, ip, lsl #17
    10f0:	05b5c805 	ldreq	ip, [r5, #2053]!	; 0x805
    10f4:	0b280000 	bleq	a010fc <_Min_Stack_Size+0xa00cfc>
    10f8:	00000731 	andeq	r0, r0, r1, lsr r7
    10fc:	05cfc905 	strbeq	ip, [pc, #2309]	; 1a09 <_Min_Stack_Size+0x1609>
    1100:	0e2c0000 	cdpeq	0, 2, cr0, cr12, cr0, {0}
    1104:	0062755f 	rsbeq	r7, r2, pc, asr r5
    1108:	02aacc05 	adceq	ip, sl, #1280	; 0x500
    110c:	0e300000 	cdpeq	0, 3, cr0, cr0, cr0, {0}
    1110:	0070755f 	rsbseq	r7, r0, pc, asr r5
    1114:	02cfcd05 	sbceq	ip, pc, #320	; 0x140
    1118:	0e380000 	cdpeq	0, 3, cr0, cr8, cr0, {0}
    111c:	0072755f 	rsbseq	r7, r2, pc, asr r5
    1120:	0025ce05 	eoreq	ip, r5, r5, lsl #28
    1124:	0b3c0000 	bleq	f0112c <_Min_Stack_Size+0xf00d2c>
    1128:	00000916 	andeq	r0, r0, r6, lsl r9
    112c:	05d5d105 	ldrbeq	sp, [r5, #261]	; 0x105
    1130:	0b400000 	bleq	1001138 <_Min_Stack_Size+0x1000d38>
    1134:	00000646 	andeq	r0, r0, r6, asr #12
    1138:	05e5d205 	strbeq	sp, [r5, #517]!	; 0x205
    113c:	0e430000 	cdpeq	0, 4, cr0, cr3, cr0, {0}
    1140:	00626c5f 	rsbeq	r6, r2, pc, asr ip
    1144:	02aad505 	adceq	sp, sl, #20971520	; 0x1400000
    1148:	0b440000 	bleq	1101150 <_Min_Stack_Size+0x1100d50>
    114c:	00000717 	andeq	r0, r0, r7, lsl r7
    1150:	0025d805 	eoreq	sp, r5, r5, lsl #16
    1154:	0b4c0000 	bleq	130115c <_Min_Stack_Size+0x1300d5c>
    1158:	00000554 	andeq	r0, r0, r4, asr r5
    115c:	0081d905 	addeq	sp, r1, r5, lsl #18
    1160:	0b500000 	bleq	1401168 <_Min_Stack_Size+0x1400d68>
    1164:	0000051f 	andeq	r0, r0, pc, lsl r5
    1168:	041ddc05 	ldreq	sp, [sp], #-3077	; 0xfffff3fb
    116c:	0b540000 	bleq	1501174 <_Min_Stack_Size+0x1500d74>
    1170:	000009ed 	andeq	r0, r0, sp, ror #19
    1174:	0105e005 	tsteq	r5, r5
    1178:	0b580000 	bleq	1601180 <_Min_Stack_Size+0x1600d80>
    117c:	000006b2 			; <UNDEFINED> instruction: 0x000006b2
    1180:	00fae205 	rscseq	lr, sl, r5, lsl #4
    1184:	0b5c0000 	bleq	170118c <_Min_Stack_Size+0x1700d8c>
    1188:	000004fa 	strdeq	r0, [r0], -sl
    118c:	0025e305 	eoreq	lr, r5, r5, lsl #6
    1190:	00640000 	rsbeq	r0, r4, r0
    1194:	00002513 	andeq	r2, r0, r3, lsl r5
    1198:	00041d00 	andeq	r1, r4, r0, lsl #26
    119c:	041d1400 	ldreq	r1, [sp], #-1024	; 0xfffffc00
    11a0:	10140000 	andsne	r0, r4, r0
    11a4:	14000001 	strne	r0, [r0], #-1
    11a8:	00000555 	andeq	r0, r0, r5, asr r5
    11ac:	00002514 	andeq	r2, r0, r4, lsl r5
    11b0:	040f0000 	streq	r0, [pc], #-0	; 11b8 <_Min_Stack_Size+0xdb8>
    11b4:	00000423 	andeq	r0, r0, r3, lsr #8
    11b8:	0008f915 	andeq	pc, r8, r5, lsl r9	; <UNPREDICTABLE>
    11bc:	05042800 	streq	r2, [r4, #-2048]	; 0xfffff800
    11c0:	05550239 	ldrbeq	r0, [r5, #-569]	; 0xfffffdc7
    11c4:	85160000 	ldrhi	r0, [r6, #-0]
    11c8:	05000007 	streq	r0, [r0, #-7]
    11cc:	0025023b 	eoreq	r0, r5, fp, lsr r2
    11d0:	16000000 	strne	r0, [r0], -r0
    11d4:	000008e2 	andeq	r0, r0, r2, ror #17
    11d8:	3c024005 	stccc	0, cr4, [r2], {5}
    11dc:	04000006 	streq	r0, [r0], #-6
    11e0:	00062b16 	andeq	r2, r6, r6, lsl fp
    11e4:	02400500 	subeq	r0, r0, #0, 10
    11e8:	0000063c 	andeq	r0, r0, ip, lsr r6
    11ec:	07741608 	ldrbeq	r1, [r4, -r8, lsl #12]!
    11f0:	40050000 	andmi	r0, r5, r0
    11f4:	00063c02 	andeq	r3, r6, r2, lsl #24
    11f8:	a8160c00 	ldmdage	r6, {sl, fp}
    11fc:	05000008 	streq	r0, [r0, #-8]
    1200:	00250242 	eoreq	r0, r5, r2, asr #4
    1204:	16100000 	ldrne	r0, [r0], -r0
    1208:	00000633 	andeq	r0, r0, r3, lsr r6
    120c:	1e024305 	cdpne	3, 0, cr4, cr2, cr5, {0}
    1210:	14000008 	strne	r0, [r0], #-8
    1214:	00081016 	andeq	r1, r8, r6, lsl r0
    1218:	02450500 	subeq	r0, r5, #0, 10
    121c:	00000025 	andeq	r0, r0, r5, lsr #32
    1220:	08e91630 	stmiaeq	r9!, {r4, r5, r9, sl, ip}^
    1224:	46050000 	strmi	r0, [r5], -r0
    1228:	00058602 	andeq	r8, r5, r2, lsl #12
    122c:	ef163400 	svc	0x00163400
    1230:	05000004 	streq	r0, [r0, #-4]
    1234:	00250248 	eoreq	r0, r5, r8, asr #4
    1238:	16380000 	ldrtne	r0, [r8], -r0
    123c:	0000082a 	andeq	r0, r0, sl, lsr #16
    1240:	39024a05 	stmdbcc	r2, {r0, r2, r9, fp, lr}
    1244:	3c000008 	stccc	0, cr0, [r0], {8}
    1248:	00089216 	andeq	r9, r8, r6, lsl r2
    124c:	024d0500 	subeq	r0, sp, #0, 10
    1250:	00000170 	andeq	r0, r0, r0, ror r1
    1254:	054a1640 	strbeq	r1, [sl, #-1600]	; 0xfffff9c0
    1258:	4e050000 	cdpmi	0, 0, cr0, cr5, cr0, {0}
    125c:	00002502 	andeq	r2, r0, r2, lsl #10
    1260:	cc164400 	cfldrsgt	mvf4, [r6], {-0}
    1264:	05000008 	streq	r0, [r0, #-8]
    1268:	0170024f 	cmneq	r0, pc, asr #4
    126c:	16480000 	strbne	r0, [r8], -r0
    1270:	000006a3 	andeq	r0, r0, r3, lsr #13
    1274:	3f025005 	svccc	0x00025005
    1278:	4c000008 	stcmi	0, cr0, [r0], {8}
    127c:	00063e16 	andeq	r3, r6, r6, lsl lr
    1280:	02530500 	subseq	r0, r3, #0, 10
    1284:	00000025 	andeq	r0, r0, r5, lsr #32
    1288:	07b11650 	sbfxeq	r1, r0, #12, #18
    128c:	54050000 	strpl	r0, [r5], #-0
    1290:	00055502 	andeq	r5, r5, r2, lsl #10
    1294:	37165400 	ldrcc	r5, [r6, -r0, lsl #8]
    1298:	05000009 	streq	r0, [r0, #-9]
    129c:	07fc0277 			; <UNDEFINED> instruction: 0x07fc0277
    12a0:	17580000 	ldrbne	r0, [r8, -r0]
    12a4:	000001d1 	ldrdeq	r0, [r0], -r1
    12a8:	8d027b05 	vstrhi	d7, [r2, #-20]	; 0xffffffec
    12ac:	48000002 	stmdami	r0, {r1}
    12b0:	070e1701 	streq	r1, [lr, -r1, lsl #14]
    12b4:	7c050000 	stcvc	0, cr0, [r5], {-0}
    12b8:	00024f02 	andeq	r4, r2, r2, lsl #30
    12bc:	17014c00 	strne	r4, [r1, -r0, lsl #24]
    12c0:	00000690 	muleq	r0, r0, r6
    12c4:	50028005 	andpl	r8, r2, r5
    12c8:	dc000008 	stcle	0, cr0, [r0], {8}
    12cc:	078c1702 	streq	r1, [ip, r2, lsl #14]
    12d0:	85050000 	strhi	r0, [r5, #-0]
    12d4:	00060102 	andeq	r0, r6, r2, lsl #2
    12d8:	1702e000 	strne	lr, [r2, -r0]
    12dc:	0000055c 	andeq	r0, r0, ip, asr r5
    12e0:	5c028605 	stcpl	6, cr8, [r2], {5}
    12e4:	ec000008 	stc	0, cr0, [r0], {8}
    12e8:	040f0002 	streq	r0, [pc], #-2	; 12f0 <_Min_Stack_Size+0xef0>
    12ec:	0000055b 	andeq	r0, r0, fp, asr r5
    12f0:	61080104 	tstvs	r8, r4, lsl #2
    12f4:	0f000002 	svceq	0x00000002
    12f8:	0003ff04 	andeq	pc, r3, r4, lsl #30
    12fc:	00251300 	eoreq	r1, r5, r0, lsl #6
    1300:	05860000 	streq	r0, [r6]
    1304:	1d140000 	ldcne	0, cr0, [r4, #-0]
    1308:	14000004 	strne	r0, [r0], #-4
    130c:	00000110 	andeq	r0, r0, r0, lsl r1
    1310:	00058614 	andeq	r8, r5, r4, lsl r6
    1314:	00251400 	eoreq	r1, r5, r0, lsl #8
    1318:	0f000000 	svceq	0x00000000
    131c:	00058c04 	andeq	r8, r5, r4, lsl #24
    1320:	055b1800 	ldrbeq	r1, [fp, #-2048]	; 0xfffff800
    1324:	040f0000 	streq	r0, [pc], #-0	; 132c <_Min_Stack_Size+0xf2c>
    1328:	00000568 	andeq	r0, r0, r8, ror #10
    132c:	00008c13 	andeq	r8, r0, r3, lsl ip
    1330:	0005b500 	andeq	fp, r5, r0, lsl #10
    1334:	041d1400 	ldreq	r1, [sp], #-1024	; 0xfffffc00
    1338:	10140000 	andsne	r0, r4, r0
    133c:	14000001 	strne	r0, [r0], #-1
    1340:	0000008c 	andeq	r0, r0, ip, lsl #1
    1344:	00002514 	andeq	r2, r0, r4, lsl r5
    1348:	040f0000 	streq	r0, [pc], #-0	; 1350 <_Min_Stack_Size+0xf50>
    134c:	00000597 	muleq	r0, r7, r5
    1350:	00002513 	andeq	r2, r0, r3, lsl r5
    1354:	0005cf00 	andeq	ip, r5, r0, lsl #30
    1358:	041d1400 	ldreq	r1, [sp], #-1024	; 0xfffffc00
    135c:	10140000 	andsne	r0, r4, r0
    1360:	00000001 	andeq	r0, r0, r1
    1364:	05bb040f 	ldreq	r0, [fp, #1039]!	; 0x40f
    1368:	45080000 	strmi	r0, [r8, #-0]
    136c:	e5000000 	str	r0, [r0, #-0]
    1370:	09000005 	stmdbeq	r0, {r0, r2}
    1374:	000000d2 	ldrdeq	r0, [r0], -r2
    1378:	45080002 	strmi	r0, [r8, #-2]
    137c:	f5000000 			; <UNDEFINED> instruction: 0xf5000000
    1380:	09000005 	stmdbeq	r0, {r0, r2}
    1384:	000000d2 	ldrdeq	r0, [r0], -r2
    1388:	65050000 	strvs	r0, [r5, #-0]
    138c:	05000006 	streq	r0, [r0, #-6]
    1390:	02d5011d 	sbcseq	r0, r5, #1073741831	; 0x40000007
    1394:	0f190000 	svceq	0x00190000
    1398:	0c000006 	stceq	0, cr0, [r0], {6}
    139c:	36012105 	strcc	r2, [r1], -r5, lsl #2
    13a0:	16000006 	strne	r0, [r0], -r6
    13a4:	000008dc 	ldrdeq	r0, [r0], -ip
    13a8:	36012305 	strcc	r2, [r1], -r5, lsl #6
    13ac:	00000006 	andeq	r0, r0, r6
    13b0:	00065e16 	andeq	r5, r6, r6, lsl lr
    13b4:	01240500 			; <UNDEFINED> instruction: 0x01240500
    13b8:	00000025 	andeq	r0, r0, r5, lsr #32
    13bc:	087e1604 	ldmdaeq	lr!, {r2, r9, sl, ip}^
    13c0:	25050000 	strcs	r0, [r5, #-0]
    13c4:	00063c01 	andeq	r3, r6, r1, lsl #24
    13c8:	0f000800 	svceq	0x00000800
    13cc:	00060104 	andeq	r0, r6, r4, lsl #2
    13d0:	f5040f00 			; <UNDEFINED> instruction: 0xf5040f00
    13d4:	19000005 	stmdbne	r0, {r0, r2}
    13d8:	0000086c 	andeq	r0, r0, ip, ror #16
    13dc:	013d050e 	teqeq	sp, lr, lsl #10
    13e0:	00000677 	andeq	r0, r0, r7, ror r6
    13e4:	00086616 	andeq	r6, r8, r6, lsl r6
    13e8:	013e0500 	teqeq	lr, r0, lsl #10
    13ec:	00000677 	andeq	r0, r0, r7, ror r6
    13f0:	06fd1600 	ldrbteq	r1, [sp], r0, lsl #12
    13f4:	3f050000 	svccc	0x00050000
    13f8:	00067701 	andeq	r7, r6, r1, lsl #14
    13fc:	a3160600 	tstge	r6, #0, 12
    1400:	05000008 	streq	r0, [r0, #-8]
    1404:	00530140 	subseq	r0, r3, r0, asr #2
    1408:	000c0000 	andeq	r0, ip, r0
    140c:	00005308 	andeq	r5, r0, r8, lsl #6
    1410:	00068700 	andeq	r8, r6, r0, lsl #14
    1414:	00d20900 	sbcseq	r0, r2, r0, lsl #18
    1418:	00020000 	andeq	r0, r2, r0
    141c:	5805d01a 	stmdapl	r5, {r1, r3, r4, ip, lr, pc}
    1420:	00078802 	andeq	r8, r7, r2, lsl #16
    1424:	07dc1600 	ldrbeq	r1, [ip, r0, lsl #12]
    1428:	5a050000 	bpl	141430 <_Min_Stack_Size+0x141030>
    142c:	00003702 	andeq	r3, r0, r2, lsl #14
    1430:	59160000 	ldmdbpl	r6, {}	; <UNPREDICTABLE>
    1434:	05000008 	streq	r0, [r0, #-8]
    1438:	0555025b 	ldrbeq	r0, [r5, #-603]	; 0xfffffda5
    143c:	16040000 	strne	r0, [r4], -r0
    1440:	00000922 	andeq	r0, r0, r2, lsr #18
    1444:	88025c05 	stmdahi	r2, {r0, r2, sl, fp, ip, lr}
    1448:	08000007 	stmdaeq	r0, {r0, r1, r2}
    144c:	0005ee16 	andeq	lr, r5, r6, lsl lr
    1450:	025d0500 	subseq	r0, sp, #0, 10
    1454:	00000186 	andeq	r0, r0, r6, lsl #3
    1458:	07cd1624 	strbeq	r1, [sp, r4, lsr #12]
    145c:	5e050000 	cdppl	0, 0, cr0, cr5, cr0, {0}
    1460:	00002502 	andeq	r2, r0, r2, lsl #10
    1464:	d7164800 	ldrle	r4, [r6, -r0, lsl #16]
    1468:	05000008 	streq	r0, [r0, #-8]
    146c:	006f025f 	rsbeq	r0, pc, pc, asr r2	; <UNPREDICTABLE>
    1470:	16500000 	ldrbne	r0, [r0], -r0
    1474:	00000626 	andeq	r0, r0, r6, lsr #12
    1478:	42026005 	andmi	r6, r2, #5
    147c:	58000006 	stmdapl	r0, {r1, r2}
    1480:	00050216 	andeq	r0, r5, r6, lsl r2
    1484:	02610500 	rsbeq	r0, r1, #0, 10
    1488:	000000fa 	strdeq	r0, [r0], -sl
    148c:	07fb1668 	ldrbeq	r1, [fp, r8, ror #12]!
    1490:	62050000 	andvs	r0, r5, #0
    1494:	0000fa02 	andeq	pc, r0, r2, lsl #20
    1498:	b2167000 	andslt	r7, r6, #0
    149c:	05000008 	streq	r0, [r0, #-8]
    14a0:	00fa0263 	rscseq	r0, sl, r3, ror #4
    14a4:	16780000 	ldrbtne	r0, [r8], -r0
    14a8:	0000050f 	andeq	r0, r0, pc, lsl #10
    14ac:	98026405 	stmdals	r2, {r0, r2, sl, sp, lr}
    14b0:	80000007 	andhi	r0, r0, r7
    14b4:	00056116 	andeq	r6, r5, r6, lsl r1
    14b8:	02650500 	rsbeq	r0, r5, #0, 10
    14bc:	000007a8 	andeq	r0, r0, r8, lsr #15
    14c0:	066c1688 	strbteq	r1, [ip], -r8, lsl #13
    14c4:	66050000 	strvs	r0, [r5], -r0
    14c8:	00002502 	andeq	r2, r0, r2, lsl #10
    14cc:	8216a000 	andshi	sl, r6, #0
    14d0:	05000006 	streq	r0, [r0, #-6]
    14d4:	00fa0267 	rscseq	r0, sl, r7, ror #4
    14d8:	16a40000 	strtne	r0, [r4], r0
    14dc:	000007a2 	andeq	r0, r0, r2, lsr #15
    14e0:	fa026805 	blx	9b4fc <_Min_Stack_Size+0x9b0fc>
    14e4:	ac000000 	stcge	0, cr0, [r0], {-0}
    14e8:	00061516 	andeq	r1, r6, r6, lsl r5
    14ec:	02690500 	rsbeq	r0, r9, #0, 10
    14f0:	000000fa 	strdeq	r0, [r0], -sl
    14f4:	090016b4 	stmdbeq	r0, {r2, r4, r5, r7, r9, sl, ip}
    14f8:	6a050000 	bvs	141500 <_Min_Stack_Size+0x141100>
    14fc:	0000fa02 	andeq	pc, r0, r2, lsl #20
    1500:	6d16bc00 	ldcvs	12, cr11, [r6, #-0]
    1504:	05000005 	streq	r0, [r0, #-5]
    1508:	00fa026b 	rscseq	r0, sl, fp, ror #4
    150c:	16c40000 	strbne	r0, [r4], r0
    1510:	00000783 	andeq	r0, r0, r3, lsl #15
    1514:	25026c05 	strcs	r6, [r2, #-3077]	; 0xfffff3fb
    1518:	cc000000 	stcgt	0, cr0, [r0], {-0}
    151c:	055b0800 	ldrbeq	r0, [fp, #-2048]	; 0xfffff800
    1520:	07980000 	ldreq	r0, [r8, r0]
    1524:	d2090000 	andle	r0, r9, #0
    1528:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    152c:	055b0800 	ldrbeq	r0, [fp, #-2048]	; 0xfffff800
    1530:	07a80000 	streq	r0, [r8, r0]!
    1534:	d2090000 	andle	r0, r9, #0
    1538:	07000000 	streq	r0, [r0, -r0]
    153c:	055b0800 	ldrbeq	r0, [fp, #-2048]	; 0xfffff800
    1540:	07b80000 	ldreq	r0, [r8, r0]!
    1544:	d2090000 	andle	r0, r9, #0
    1548:	17000000 	strne	r0, [r0, -r0]
    154c:	05f01a00 	ldrbeq	r1, [r0, #2560]!	; 0xa00
    1550:	07dc0271 			; <UNDEFINED> instruction: 0x07dc0271
    1554:	6d160000 	ldcvs	0, cr0, [r6, #-0]
    1558:	05000007 	streq	r0, [r0, #-7]
    155c:	07dc0274 			; <UNDEFINED> instruction: 0x07dc0274
    1560:	16000000 	strne	r0, [r0], -r0
    1564:	0000069a 	muleq	r0, sl, r6
    1568:	ec027505 	cfstr32	mvfx7, [r2], {5}
    156c:	78000007 	stmdavc	r0, {r0, r1, r2}
    1570:	02cf0800 	sbceq	r0, pc, #0, 16
    1574:	07ec0000 	strbeq	r0, [ip, r0]!
    1578:	d2090000 	andle	r0, r9, #0
    157c:	1d000000 	stcne	0, cr0, [r0, #-0]
    1580:	00370800 	eorseq	r0, r7, r0, lsl #16
    1584:	07fc0000 	ldrbeq	r0, [ip, r0]!
    1588:	d2090000 	andle	r0, r9, #0
    158c:	1d000000 	stcne	0, cr0, [r0, #-0]
    1590:	05f01b00 	ldrbeq	r1, [r0, #2816]!	; 0xb00
    1594:	081e0256 	ldmdaeq	lr, {r1, r2, r4, r6, r9}
    1598:	f91c0000 			; <UNDEFINED> instruction: 0xf91c0000
    159c:	05000008 	streq	r0, [r0, #-8]
    15a0:	0687026d 	streq	r0, [r7], sp, ror #4
    15a4:	f31c0000 	vhadd.u16	d0, d12, d0
    15a8:	05000007 	streq	r0, [r0, #-7]
    15ac:	07b80276 			; <UNDEFINED> instruction: 0x07b80276
    15b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    15b4:	0000055b 	andeq	r0, r0, fp, asr r5
    15b8:	0000082e 	andeq	r0, r0, lr, lsr #16
    15bc:	0000d209 	andeq	sp, r0, r9, lsl #4
    15c0:	1d001800 	stcne	8, cr1, [r0, #-0]
    15c4:	00000839 	andeq	r0, r0, r9, lsr r8
    15c8:	00041d14 	andeq	r1, r4, r4, lsl sp
    15cc:	040f0000 	streq	r0, [pc], #-0	; 15d4 <_Min_Stack_Size+0x11d4>
    15d0:	0000082e 	andeq	r0, r0, lr, lsr #16
    15d4:	0170040f 	cmneq	r0, pc, lsl #8
    15d8:	501d0000 	andspl	r0, sp, r0
    15dc:	14000008 	strne	r0, [r0], #-8
    15e0:	00000025 	andeq	r0, r0, r5, lsr #32
    15e4:	56040f00 	strpl	r0, [r4], -r0, lsl #30
    15e8:	0f000008 	svceq	0x00000008
    15ec:	00084504 	andeq	r4, r8, r4, lsl #10
    15f0:	05f50800 	ldrbeq	r0, [r5, #2048]!	; 0x800
    15f4:	086c0000 	stmdaeq	ip!, {}^	; <UNPREDICTABLE>
    15f8:	d2090000 	andle	r0, r9, #0
    15fc:	02000000 	andeq	r0, r0, #0
    1600:	02011e00 	andeq	r1, r1, #0, 28
    1604:	06010000 	streq	r0, [r1], -r0
    1608:	00088b05 	andeq	r8, r8, r5, lsl #22
    160c:	02661f00 	rsbeq	r1, r6, #0, 30
    1610:	1f000000 	svcne	0x00000000
    1614:	00000286 	andeq	r0, r0, r6, lsl #5
    1618:	02fc1f01 	rscseq	r1, ip, #1, 30
    161c:	00020000 	andeq	r0, r2, r0
    1620:	00027220 	andeq	r7, r2, r0, lsr #4
    1624:	25420100 	strbcs	r0, [r2, #-256]	; 0xffffff00
    1628:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    162c:	a4080050 	strge	r0, [r8], #-80	; 0xffffffb0
    1630:	01000000 	mrseq	r0, (UNDEF: 0)
    1634:	00090b9c 	muleq	r9, ip, fp
    1638:	03e32100 	mvneq	r2, #0, 2
    163c:	42010000 	andmi	r0, r1, #0
    1640:	00000025 	andeq	r0, r0, r5, lsr #32
    1644:	00000190 	muleq	r0, r0, r1
    1648:	006e6622 	rsbeq	r6, lr, r2, lsr #12
    164c:	02a34201 	adceq	r4, r3, #268435456	; 0x10000000
    1650:	01d20000 	bicseq	r0, r2, r0
    1654:	61220000 			; <UNDEFINED> instruction: 0x61220000
    1658:	01006772 	tsteq	r0, r2, ror r7
    165c:	00011042 	andeq	r1, r1, r2, asr #32
    1660:	00022a00 	andeq	r2, r2, r0, lsl #20
    1664:	00642200 	rsbeq	r2, r4, r0, lsl #4
    1668:	01104201 	tsteq	r0, r1, lsl #4
    166c:	02820000 	addeq	r0, r2, #0
    1670:	9d230000 	stcls	0, cr0, [r3, #-0]
    1674:	01000007 	tsteq	r0, r7
    1678:	00090b49 	andeq	r0, r9, r9, asr #22
    167c:	0002da00 	andeq	sp, r2, r0, lsl #20
    1680:	00702400 	rsbseq	r2, r0, r0, lsl #8
    1684:	028d4a01 	addeq	r4, sp, #4096	; 0x1000
    1688:	02fe0000 	rscseq	r0, lr, #0
    168c:	c2250000 	eorgt	r0, r5, #0
    1690:	22080050 	andcs	r0, r8, #80	; 0x50
    1694:	26000009 	strcs	r0, [r0], -r9
    1698:	0a035001 	beq	d56a4 <_Min_Stack_Size+0xd52a4>
    169c:	00000190 	muleq	r0, r0, r1
    16a0:	01ff040f 	mvnseq	r0, pc, lsl #8
    16a4:	41270000 			; <UNDEFINED> instruction: 0x41270000
    16a8:	05000007 	streq	r0, [r0, #-7]
    16ac:	091d02fb 	ldmdbeq	sp, {r0, r1, r3, r4, r5, r6, r7, r9}
    16b0:	1d180000 	ldcne	0, cr0, [r8, #-0]
    16b4:	28000004 	stmdacs	r0, {r2}
    16b8:	0000069c 	muleq	r0, ip, r6
    16bc:	01106107 	tsteq	r0, r7, lsl #2
    16c0:	2c140000 	ldccs	0, cr0, [r4], {-0}
    16c4:	00000000 	andeq	r0, r0, r0
    16c8:	0009a500 	andeq	sl, r9, r0, lsl #10
    16cc:	85000400 	strhi	r0, [r0, #-1024]	; 0xfffffc00
    16d0:	04000006 	streq	r0, [r0], #-6
    16d4:	00030f01 	andeq	r0, r3, r1, lsl #30
    16d8:	09740100 	ldmdbeq	r4!, {r8}^
    16dc:	02920000 	addseq	r0, r2, #0
    16e0:	00680000 	rsbeq	r0, r8, r0
    16e4:	00000000 	andeq	r0, r0, r0
    16e8:	05cf0000 	strbeq	r0, [pc]	; 16f0 <_Min_Stack_Size+0x12f0>
    16ec:	04020000 	streq	r0, [r2], #-0
    16f0:	00024b07 	andeq	r4, r2, r7, lsl #22
    16f4:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    16f8:	00746e69 	rsbseq	r6, r4, r9, ror #28
    16fc:	5a060102 	bpl	181b0c <_Min_Stack_Size+0x18170c>
    1700:	02000002 	andeq	r0, r0, #2
    1704:	02580801 	subseq	r0, r8, #65536	; 0x10000
    1708:	02020000 	andeq	r0, r2, #0
    170c:	00030505 	andeq	r0, r3, r5, lsl #10
    1710:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1714:	000001ee 	andeq	r0, r0, lr, ror #3
    1718:	e5050402 	str	r0, [r5, #-1026]	; 0xfffffbfe
    171c:	02000001 	andeq	r0, r0, #1
    1720:	02460704 	subeq	r0, r6, #4, 14	; 0x100000
    1724:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1728:	0001e005 	andeq	lr, r1, r5
    172c:	07080200 	streq	r0, [r8, -r0, lsl #4]
    1730:	00000241 	andeq	r0, r0, r1, asr #4
    1734:	00064c04 	andeq	r4, r6, r4, lsl #24
    1738:	2c070200 	sfmcs	f0, 4, [r7], {-0}
    173c:	04000000 	streq	r0, [r0], #-0
    1740:	00000525 	andeq	r0, r0, r5, lsr #10
    1744:	004f1003 	subeq	r1, pc, r3
    1748:	29040000 	stmdbcs	r4, {}	; <UNPREDICTABLE>
    174c:	03000007 	movweq	r0, #7
    1750:	00004f27 	andeq	r4, r0, r7, lsr #30
    1754:	08090500 	stmdaeq	r9, {r8, sl}
    1758:	61040000 	mrsvs	r0, (UNDEF: 4)
    175c:	00002501 	andeq	r2, r0, r1, lsl #10
    1760:	03040600 	movweq	r0, #17920	; 0x4600
    1764:	0000b74a 	andeq	fp, r0, sl, asr #14
    1768:	052c0700 	streq	r0, [ip, #-1792]!	; 0xfffff900
    176c:	4c030000 	stcmi	0, cr0, [r3], {-0}
    1770:	0000008c 	andeq	r0, r0, ip, lsl #1
    1774:	00077c07 	andeq	r7, r7, r7, lsl #24
    1778:	b74d0300 	strblt	r0, [sp, -r0, lsl #6]
    177c:	00000000 	andeq	r0, r0, r0
    1780:	00003a08 	andeq	r3, r0, r8, lsl #20
    1784:	0000c700 	andeq	ip, r0, r0, lsl #14
    1788:	00c70900 	sbceq	r0, r7, r0, lsl #18
    178c:	00030000 	andeq	r0, r3, r0
    1790:	df070402 	svcle	0x00070402
    1794:	0a000003 	beq	17a8 <_Min_Stack_Size+0x13a8>
    1798:	ef470308 	svc	0x00470308
    179c:	0b000000 	bleq	17a4 <_Min_Stack_Size+0x13a4>
    17a0:	000005fd 	strdeq	r0, [r0], -sp
    17a4:	002c4903 	eoreq	r4, ip, r3, lsl #18
    17a8:	0b000000 	bleq	17b0 <_Min_Stack_Size+0x13b0>
    17ac:	0000053b 	andeq	r0, r0, fp, lsr r5
    17b0:	00984e03 	addseq	r4, r8, r3, lsl #28
    17b4:	00040000 	andeq	r0, r4, r0
    17b8:	00083404 	andeq	r3, r8, r4, lsl #8
    17bc:	ce4f0300 	cdpgt	3, 4, cr0, cr15, cr0, {0}
    17c0:	04000000 	streq	r0, [r0], #-0
    17c4:	00000738 	andeq	r0, r0, r8, lsr r7
    17c8:	006b5303 	rsbeq	r5, fp, r3, lsl #6
    17cc:	040c0000 	streq	r0, [ip], #-0
    17d0:	00088404 	andeq	r8, r8, r4, lsl #8
    17d4:	56160500 	ldrpl	r0, [r6], -r0, lsl #10
    17d8:	0d000000 	stceq	0, cr0, [r0, #-0]
    17dc:	0000083f 	andeq	r0, r0, pc, lsr r8
    17e0:	652d0518 	strvs	r0, [sp, #-1304]!	; 0xfffffae8
    17e4:	0b000001 	bleq	17f0 <_Min_Stack_Size+0x13f0>
    17e8:	000008dc 	ldrdeq	r0, [r0], -ip
    17ec:	01652f05 	cmneq	r5, r5, lsl #30
    17f0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    17f4:	05006b5f 	streq	r6, [r0, #-2911]	; 0xfffff4a1
    17f8:	00002c30 	andeq	r2, r0, r0, lsr ip
    17fc:	470b0400 	strmi	r0, [fp, -r0, lsl #8]
    1800:	05000008 	streq	r0, [r0, #-8]
    1804:	00002c30 	andeq	r2, r0, r0, lsr ip
    1808:	d10b0800 	tstle	fp, r0, lsl #16
    180c:	05000008 	streq	r0, [r0, #-8]
    1810:	00002c30 	andeq	r2, r0, r0, lsr ip
    1814:	e90b0c00 	stmdb	fp, {sl, fp}
    1818:	05000007 	streq	r0, [r0, #-7]
    181c:	00002c30 	andeq	r2, r0, r0, lsr ip
    1820:	5f0e1000 	svcpl	0x000e1000
    1824:	31050078 	tstcc	r5, r8, ror r0
    1828:	0000016b 	andeq	r0, r0, fp, ror #2
    182c:	040f0014 	streq	r0, [pc], #-20	; 1834 <_Min_Stack_Size+0x1434>
    1830:	00000112 	andeq	r0, r0, r2, lsl r1
    1834:	00010708 	andeq	r0, r1, r8, lsl #14
    1838:	00017b00 	andeq	r7, r1, r0, lsl #22
    183c:	00c70900 	sbceq	r0, r7, r0, lsl #18
    1840:	00000000 	andeq	r0, r0, r0
    1844:	0007ee0d 	andeq	lr, r7, sp, lsl #28
    1848:	35052400 	strcc	r2, [r5, #-1024]	; 0xfffffc00
    184c:	000001f4 	strdeq	r0, [r0], -r4
    1850:	0007540b 	andeq	r5, r7, fp, lsl #8
    1854:	2c370500 	cfldr32cs	mvfx0, [r7], #-0
    1858:	00000000 	andeq	r0, r0, r0
    185c:	0006790b 	andeq	r7, r6, fp, lsl #18
    1860:	2c380500 	cfldr32cs	mvfx0, [r8], #-0
    1864:	04000000 	streq	r0, [r0], #-0
    1868:	00075d0b 	andeq	r5, r7, fp, lsl #26
    186c:	2c390500 	cfldr32cs	mvfx0, [r9], #-0
    1870:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1874:	0006050b 	andeq	r0, r6, fp, lsl #10
    1878:	2c3a0500 	cfldr32cs	mvfx0, [sl], #-0
    187c:	0c000000 	stceq	0, cr0, [r0], {-0}
    1880:	00089a0b 	andeq	r9, r8, fp, lsl #20
    1884:	2c3b0500 	cfldr32cs	mvfx0, [fp], #-0
    1888:	10000000 	andne	r0, r0, r0
    188c:	00084f0b 	andeq	r4, r8, fp, lsl #30
    1890:	2c3c0500 	cfldr32cs	mvfx0, [ip], #-0
    1894:	14000000 	strne	r0, [r0], #-0
    1898:	0006bb0b 	andeq	fp, r6, fp, lsl #22
    189c:	2c3d0500 	cfldr32cs	mvfx0, [sp], #-0
    18a0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    18a4:	0008740b 	andeq	r7, r8, fp, lsl #8
    18a8:	2c3e0500 	cfldr32cs	mvfx0, [lr], #-0
    18ac:	1c000000 	stcne	0, cr0, [r0], {-0}
    18b0:	0007030b 	andeq	r0, r7, fp, lsl #6
    18b4:	2c3f0500 	cfldr32cs	mvfx0, [pc], #-0	; 18bc <_Min_Stack_Size+0x14bc>
    18b8:	20000000 	andcs	r0, r0, r0
    18bc:	07941000 	ldreq	r1, [r4, r0]
    18c0:	01080000 	mrseq	r0, (UNDEF: 8)
    18c4:	02344805 	eorseq	r4, r4, #327680	; 0x50000
    18c8:	c50b0000 	strgt	r0, [fp, #-0]
    18cc:	05000006 	streq	r0, [r0, #-6]
    18d0:	00023449 	andeq	r3, r2, r9, asr #8
    18d4:	c00b0000 	andgt	r0, fp, r0
    18d8:	05000008 	streq	r0, [r0, #-8]
    18dc:	0002344a 	andeq	r3, r2, sl, asr #8
    18e0:	20118000 	andscs	r8, r1, r0
    18e4:	05000007 	streq	r0, [r0, #-7]
    18e8:	0001074c 	andeq	r0, r1, ip, asr #14
    18ec:	11010000 	mrsne	r0, (UNDEF: 1)
    18f0:	00000822 	andeq	r0, r0, r2, lsr #16
    18f4:	01074f05 	tsteq	r7, r5, lsl #30
    18f8:	01040000 	mrseq	r0, (UNDEF: 4)
    18fc:	01050800 	tsteq	r5, r0, lsl #16
    1900:	02440000 	subeq	r0, r4, #0
    1904:	c7090000 	strgt	r0, [r9, -r0]
    1908:	1f000000 	svcne	0x00000000
    190c:	01d11000 	bicseq	r1, r1, r0
    1910:	01900000 	orrseq	r0, r0, r0
    1914:	02825b05 	addeq	r5, r2, #5120	; 0x1400
    1918:	dc0b0000 	stcle	0, cr0, [fp], {-0}
    191c:	05000008 	streq	r0, [r0, #-8]
    1920:	0002825c 	andeq	r8, r2, ip, asr r2
    1924:	ad0b0000 	stcge	0, cr0, [fp, #-0]
    1928:	05000008 	streq	r0, [r0, #-8]
    192c:	00002c5d 	andeq	r2, r0, sp, asr ip
    1930:	ad0b0400 	cfstrsge	mvf0, [fp, #-0]
    1934:	05000006 	streq	r0, [r0, #-6]
    1938:	0002885f 	andeq	r8, r2, pc, asr r8
    193c:	940b0800 	strls	r0, [fp], #-2048	; 0xfffff800
    1940:	05000007 	streq	r0, [r0, #-7]
    1944:	0001f460 	andeq	pc, r1, r0, ror #8
    1948:	0f008800 	svceq	0x00008800
    194c:	00024404 	andeq	r4, r2, r4, lsl #8
    1950:	02980800 	addseq	r0, r8, #0, 16
    1954:	02980000 	addseq	r0, r8, #0
    1958:	c7090000 	strgt	r0, [r9, -r0]
    195c:	1f000000 	svcne	0x00000000
    1960:	9e040f00 	cdpls	15, 0, cr0, cr4, cr0, {0}
    1964:	12000002 	andne	r0, r0, #2
    1968:	0005430d 	andeq	r4, r5, sp, lsl #6
    196c:	73050800 	movwvc	r0, #22528	; 0x5800
    1970:	000002c4 	andeq	r0, r0, r4, asr #5
    1974:	0007c10b 	andeq	ip, r7, fp, lsl #2
    1978:	c4740500 	ldrbtgt	r0, [r4], #-1280	; 0xfffffb00
    197c:	00000002 	andeq	r0, r0, r2
    1980:	00091c0b 	andeq	r1, r9, fp, lsl #24
    1984:	2c750500 	cfldr64cs	mvdx0, [r5], #-0
    1988:	04000000 	streq	r0, [r0], #-0
    198c:	3a040f00 	bcc	105594 <_Min_Stack_Size+0x105194>
    1990:	0d000000 	stceq	0, cr0, [r0, #-0]
    1994:	0000092f 	andeq	r0, r0, pc, lsr #18
    1998:	f4b30568 			; <UNDEFINED> instruction: 0xf4b30568
    199c:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    19a0:	0500705f 	streq	r7, [r0, #-95]	; 0xffffffa1
    19a4:	0002c4b4 			; <UNDEFINED> instruction: 0x0002c4b4
    19a8:	5f0e0000 	svcpl	0x000e0000
    19ac:	b5050072 	strlt	r0, [r5, #-114]	; 0xffffff8e
    19b0:	0000002c 	andeq	r0, r0, ip, lsr #32
    19b4:	775f0e04 	ldrbvc	r0, [pc, -r4, lsl #28]
    19b8:	2cb60500 	cfldr32cs	mvfx0, [r6]
    19bc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    19c0:	00090f0b 	andeq	r0, r9, fp, lsl #30
    19c4:	41b70500 			; <UNDEFINED> instruction: 0x41b70500
    19c8:	0c000000 	stceq	0, cr0, [r0], {-0}
    19cc:	0007c70b 	andeq	ip, r7, fp, lsl #14
    19d0:	41b80500 			; <UNDEFINED> instruction: 0x41b80500
    19d4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    19d8:	66625f0e 	strbtvs	r5, [r2], -lr, lsl #30
    19dc:	9fb90500 	svcls	0x00b90500
    19e0:	10000002 	andne	r0, r0, r2
    19e4:	0005320b 	andeq	r3, r5, fp, lsl #4
    19e8:	2cba0500 	cfldr32cs	mvfx0, [sl]
    19ec:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    19f0:	0007b90b 	andeq	fp, r7, fp, lsl #18
    19f4:	05c10500 	strbeq	r0, [r1, #1280]	; 0x500
    19f8:	1c000001 	stcne	0, cr0, [r0], {1}
    19fc:	0007670b 	andeq	r6, r7, fp, lsl #14
    1a00:	57c30500 	strbpl	r0, [r3, r0, lsl #10]
    1a04:	20000005 	andcs	r0, r0, r5
    1a08:	0005e70b 	andeq	lr, r5, fp, lsl #14
    1a0c:	86c50500 	strbhi	r0, [r5], r0, lsl #10
    1a10:	24000005 	strcs	r0, [r0], #-5
    1a14:	00088c0b 	andeq	r8, r8, fp, lsl #24
    1a18:	aac80500 	bge	ff202e20 <_estack+0xdf1b2e21>
    1a1c:	28000005 	stmdacs	r0, {r0, r2}
    1a20:	0007310b 	andeq	r3, r7, fp, lsl #2
    1a24:	c4c90500 	strbgt	r0, [r9], #1280	; 0x500
    1a28:	2c000005 	stccs	0, cr0, [r0], {5}
    1a2c:	62755f0e 	rsbsvs	r5, r5, #14, 30	; 0x38
    1a30:	9fcc0500 	svcls	0x00cc0500
    1a34:	30000002 	andcc	r0, r0, r2
    1a38:	70755f0e 	rsbsvc	r5, r5, lr, lsl #30
    1a3c:	c4cd0500 	strbgt	r0, [sp], #1280	; 0x500
    1a40:	38000002 	stmdacc	r0, {r1}
    1a44:	72755f0e 	rsbsvc	r5, r5, #14, 30	; 0x38
    1a48:	2cce0500 	cfstr64cs	mvdx0, [lr], {0}
    1a4c:	3c000000 	stccc	0, cr0, [r0], {-0}
    1a50:	0009160b 	andeq	r1, r9, fp, lsl #12
    1a54:	cad10500 	bgt	ff442e5c <_estack+0xdf3f2e5d>
    1a58:	40000005 	andmi	r0, r0, r5
    1a5c:	0006460b 	andeq	r4, r6, fp, lsl #12
    1a60:	dad20500 	ble	ff482e68 <_estack+0xdf432e69>
    1a64:	43000005 	movwmi	r0, #5
    1a68:	626c5f0e 	rsbvs	r5, ip, #14, 30	; 0x38
    1a6c:	9fd50500 	svcls	0x00d50500
    1a70:	44000002 	strmi	r0, [r0], #-2
    1a74:	0007170b 	andeq	r1, r7, fp, lsl #14
    1a78:	2cd80500 	cfldr64cs	mvdx0, [r8], {0}
    1a7c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    1a80:	0005540b 	andeq	r5, r5, fp, lsl #8
    1a84:	76d90500 	ldrbvc	r0, [r9], r0, lsl #10
    1a88:	50000000 	andpl	r0, r0, r0
    1a8c:	00051f0b 	andeq	r1, r5, fp, lsl #30
    1a90:	12dc0500 	sbcsne	r0, ip, #0, 10
    1a94:	54000004 	strpl	r0, [r0], #-4
    1a98:	0009ed0b 	andeq	lr, r9, fp, lsl #26
    1a9c:	fae00500 	blx	ff802ea4 <_estack+0xdf7b2ea5>
    1aa0:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    1aa4:	0006b20b 	andeq	fp, r6, fp, lsl #4
    1aa8:	efe20500 	svc	0x00e20500
    1aac:	5c000000 	stcpl	0, cr0, [r0], {-0}
    1ab0:	0004fa0b 	andeq	pc, r4, fp, lsl #20
    1ab4:	2ce30500 	cfstr64cs	mvdx0, [r3]
    1ab8:	64000000 	strvs	r0, [r0], #-0
    1abc:	002c1300 	eoreq	r1, ip, r0, lsl #6
    1ac0:	04120000 	ldreq	r0, [r2], #-0
    1ac4:	12140000 	andsne	r0, r4, #0
    1ac8:	14000004 	strne	r0, [r0], #-4
    1acc:	00000105 	andeq	r0, r0, r5, lsl #2
    1ad0:	00054a14 	andeq	r4, r5, r4, lsl sl
    1ad4:	002c1400 	eoreq	r1, ip, r0, lsl #8
    1ad8:	0f000000 	svceq	0x00000000
    1adc:	00041804 	andeq	r1, r4, r4, lsl #16
    1ae0:	08f91500 	ldmeq	r9!, {r8, sl, ip}^
    1ae4:	04280000 	strteq	r0, [r8], #-0
    1ae8:	4a023905 	bmi	8ff04 <_Min_Stack_Size+0x8fb04>
    1aec:	16000005 	strne	r0, [r0], -r5
    1af0:	00000785 	andeq	r0, r0, r5, lsl #15
    1af4:	2c023b05 	stccs	11, cr3, [r2], {5}
    1af8:	00000000 	andeq	r0, r0, r0
    1afc:	0008e216 	andeq	lr, r8, r6, lsl r2
    1b00:	02400500 	subeq	r0, r0, #0, 10
    1b04:	00000631 	andeq	r0, r0, r1, lsr r6
    1b08:	062b1604 	strteq	r1, [fp], -r4, lsl #12
    1b0c:	40050000 	andmi	r0, r5, r0
    1b10:	00063102 	andeq	r3, r6, r2, lsl #2
    1b14:	74160800 	ldrvc	r0, [r6], #-2048	; 0xfffff800
    1b18:	05000007 	streq	r0, [r0, #-7]
    1b1c:	06310240 	ldrteq	r0, [r1], -r0, asr #4
    1b20:	160c0000 	strne	r0, [ip], -r0
    1b24:	000008a8 	andeq	r0, r0, r8, lsr #17
    1b28:	2c024205 	sfmcs	f4, 4, [r2], {5}
    1b2c:	10000000 	andne	r0, r0, r0
    1b30:	00063316 	andeq	r3, r6, r6, lsl r3
    1b34:	02430500 	subeq	r0, r3, #0, 10
    1b38:	00000813 	andeq	r0, r0, r3, lsl r8
    1b3c:	08101614 	ldmdaeq	r0, {r2, r4, r9, sl, ip}
    1b40:	45050000 	strmi	r0, [r5, #-0]
    1b44:	00002c02 	andeq	r2, r0, r2, lsl #24
    1b48:	e9163000 	ldmdb	r6, {ip, sp}
    1b4c:	05000008 	streq	r0, [r0, #-8]
    1b50:	057b0246 	ldrbeq	r0, [fp, #-582]!	; 0xfffffdba
    1b54:	16340000 	ldrtne	r0, [r4], -r0
    1b58:	000004ef 	andeq	r0, r0, pc, ror #9
    1b5c:	2c024805 	stccs	8, cr4, [r2], {5}
    1b60:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    1b64:	00082a16 	andeq	r2, r8, r6, lsl sl
    1b68:	024a0500 	subeq	r0, sl, #0, 10
    1b6c:	0000082e 	andeq	r0, r0, lr, lsr #16
    1b70:	0892163c 	ldmeq	r2, {r2, r3, r4, r5, r9, sl, ip}
    1b74:	4d050000 	stcmi	0, cr0, [r5, #-0]
    1b78:	00016502 	andeq	r6, r1, r2, lsl #10
    1b7c:	4a164000 	bmi	591b84 <_Min_Stack_Size+0x591784>
    1b80:	05000005 	streq	r0, [r0, #-5]
    1b84:	002c024e 	eoreq	r0, ip, lr, asr #4
    1b88:	16440000 	strbne	r0, [r4], -r0
    1b8c:	000008cc 	andeq	r0, r0, ip, asr #17
    1b90:	65024f05 	strvs	r4, [r2, #-3845]	; 0xfffff0fb
    1b94:	48000001 	stmdami	r0, {r0}
    1b98:	0006a316 	andeq	sl, r6, r6, lsl r3
    1b9c:	02500500 	subseq	r0, r0, #0, 10
    1ba0:	00000834 	andeq	r0, r0, r4, lsr r8
    1ba4:	063e164c 	ldrteq	r1, [lr], -ip, asr #12
    1ba8:	53050000 	movwpl	r0, #20480	; 0x5000
    1bac:	00002c02 	andeq	r2, r0, r2, lsl #24
    1bb0:	b1165000 	tstlt	r6, r0
    1bb4:	05000007 	streq	r0, [r0, #-7]
    1bb8:	054a0254 	strbeq	r0, [sl, #-596]	; 0xfffffdac
    1bbc:	16540000 	ldrbne	r0, [r4], -r0
    1bc0:	00000937 	andeq	r0, r0, r7, lsr r9
    1bc4:	f1027705 			; <UNDEFINED> instruction: 0xf1027705
    1bc8:	58000007 	stmdapl	r0, {r0, r1, r2}
    1bcc:	0001d117 	andeq	sp, r1, r7, lsl r1
    1bd0:	027b0500 	rsbseq	r0, fp, #0, 10
    1bd4:	00000282 	andeq	r0, r0, r2, lsl #5
    1bd8:	0e170148 	mufeqsm	f0, f7, #0.0
    1bdc:	05000007 	streq	r0, [r0, #-7]
    1be0:	0244027c 	subeq	r0, r4, #124, 4	; 0xc0000007
    1be4:	014c0000 	mrseq	r0, (UNDEF: 76)
    1be8:	00069017 	andeq	r9, r6, r7, lsl r0
    1bec:	02800500 	addeq	r0, r0, #0, 10
    1bf0:	00000845 	andeq	r0, r0, r5, asr #16
    1bf4:	8c1702dc 	lfmhi	f0, 4, [r7], {220}	; 0xdc
    1bf8:	05000007 	streq	r0, [r0, #-7]
    1bfc:	05f60285 	ldrbeq	r0, [r6, #645]!	; 0x285
    1c00:	02e00000 	rsceq	r0, r0, #0
    1c04:	00055c17 	andeq	r5, r5, r7, lsl ip
    1c08:	02860500 	addeq	r0, r6, #0, 10
    1c0c:	00000851 	andeq	r0, r0, r1, asr r8
    1c10:	0f0002ec 	svceq	0x000002ec
    1c14:	00055004 	andeq	r5, r5, r4
    1c18:	08010200 	stmdaeq	r1, {r9}
    1c1c:	00000261 	andeq	r0, r0, r1, ror #4
    1c20:	03f4040f 	mvnseq	r0, #251658240	; 0xf000000
    1c24:	2c130000 	ldccs	0, cr0, [r3], {-0}
    1c28:	7b000000 	blvc	1c30 <_Min_Stack_Size+0x1830>
    1c2c:	14000005 	strne	r0, [r0], #-5
    1c30:	00000412 	andeq	r0, r0, r2, lsl r4
    1c34:	00010514 	andeq	r0, r1, r4, lsl r5
    1c38:	057b1400 	ldrbeq	r1, [fp, #-1024]!	; 0xfffffc00
    1c3c:	2c140000 	ldccs	0, cr0, [r4], {-0}
    1c40:	00000000 	andeq	r0, r0, r0
    1c44:	0581040f 	streq	r0, [r1, #1039]	; 0x40f
    1c48:	50180000 	andspl	r0, r8, r0
    1c4c:	0f000005 	svceq	0x00000005
    1c50:	00055d04 	andeq	r5, r5, r4, lsl #26
    1c54:	00811300 	addeq	r1, r1, r0, lsl #6
    1c58:	05aa0000 	streq	r0, [sl, #0]!
    1c5c:	12140000 	andsne	r0, r4, #0
    1c60:	14000004 	strne	r0, [r0], #-4
    1c64:	00000105 	andeq	r0, r0, r5, lsl #2
    1c68:	00008114 	andeq	r8, r0, r4, lsl r1
    1c6c:	002c1400 	eoreq	r1, ip, r0, lsl #8
    1c70:	0f000000 	svceq	0x00000000
    1c74:	00058c04 	andeq	r8, r5, r4, lsl #24
    1c78:	002c1300 	eoreq	r1, ip, r0, lsl #6
    1c7c:	05c40000 	strbeq	r0, [r4]
    1c80:	12140000 	andsne	r0, r4, #0
    1c84:	14000004 	strne	r0, [r0], #-4
    1c88:	00000105 	andeq	r0, r0, r5, lsl #2
    1c8c:	b0040f00 	andlt	r0, r4, r0, lsl #30
    1c90:	08000005 	stmdaeq	r0, {r0, r2}
    1c94:	0000003a 	andeq	r0, r0, sl, lsr r0
    1c98:	000005da 	ldrdeq	r0, [r0], -sl
    1c9c:	0000c709 	andeq	ip, r0, r9, lsl #14
    1ca0:	08000200 	stmdaeq	r0, {r9}
    1ca4:	0000003a 	andeq	r0, r0, sl, lsr r0
    1ca8:	000005ea 	andeq	r0, r0, sl, ror #11
    1cac:	0000c709 	andeq	ip, r0, r9, lsl #14
    1cb0:	05000000 	streq	r0, [r0, #-0]
    1cb4:	00000665 	andeq	r0, r0, r5, ror #12
    1cb8:	ca011d05 	bgt	490d4 <_Min_Stack_Size+0x48cd4>
    1cbc:	19000002 	stmdbne	r0, {r1}
    1cc0:	0000060f 	andeq	r0, r0, pc, lsl #12
    1cc4:	0121050c 			; <UNDEFINED> instruction: 0x0121050c
    1cc8:	0000062b 	andeq	r0, r0, fp, lsr #12
    1ccc:	0008dc16 	andeq	sp, r8, r6, lsl ip
    1cd0:	01230500 			; <UNDEFINED> instruction: 0x01230500
    1cd4:	0000062b 	andeq	r0, r0, fp, lsr #12
    1cd8:	065e1600 	ldrbeq	r1, [lr], -r0, lsl #12
    1cdc:	24050000 	strcs	r0, [r5], #-0
    1ce0:	00002c01 	andeq	r2, r0, r1, lsl #24
    1ce4:	7e160400 	cfmulsvc	mvf0, mvf6, mvf0
    1ce8:	05000008 	streq	r0, [r0, #-8]
    1cec:	06310125 	ldrteq	r0, [r1], -r5, lsr #2
    1cf0:	00080000 	andeq	r0, r8, r0
    1cf4:	05f6040f 	ldrbeq	r0, [r6, #1039]!	; 0x40f
    1cf8:	040f0000 	streq	r0, [pc], #-0	; 1d00 <_Min_Stack_Size+0x1900>
    1cfc:	000005ea 	andeq	r0, r0, sl, ror #11
    1d00:	00086c19 	andeq	r6, r8, r9, lsl ip
    1d04:	3d050e00 	stccc	14, cr0, [r5, #-0]
    1d08:	00066c01 	andeq	r6, r6, r1, lsl #24
    1d0c:	08661600 	stmdaeq	r6!, {r9, sl, ip}^
    1d10:	3e050000 	cdpcc	0, 0, cr0, cr5, cr0, {0}
    1d14:	00066c01 	andeq	r6, r6, r1, lsl #24
    1d18:	fd160000 	ldc2	0, cr0, [r6, #-0]
    1d1c:	05000006 	streq	r0, [r0, #-6]
    1d20:	066c013f 			; <UNDEFINED> instruction: 0x066c013f
    1d24:	16060000 	strne	r0, [r6], -r0
    1d28:	000008a3 	andeq	r0, r0, r3, lsr #17
    1d2c:	48014005 	stmdami	r1, {r0, r2, lr}
    1d30:	0c000000 	stceq	0, cr0, [r0], {-0}
    1d34:	00480800 	subeq	r0, r8, r0, lsl #16
    1d38:	067c0000 	ldrbteq	r0, [ip], -r0
    1d3c:	c7090000 	strgt	r0, [r9, -r0]
    1d40:	02000000 	andeq	r0, r0, #0
    1d44:	05d01a00 	ldrbeq	r1, [r0, #2560]	; 0xa00
    1d48:	077d0258 			; <UNDEFINED> instruction: 0x077d0258
    1d4c:	dc160000 	ldcle	0, cr0, [r6], {-0}
    1d50:	05000007 	streq	r0, [r0, #-7]
    1d54:	0025025a 	eoreq	r0, r5, sl, asr r2
    1d58:	16000000 	strne	r0, [r0], -r0
    1d5c:	00000859 	andeq	r0, r0, r9, asr r8
    1d60:	4a025b05 	bmi	9897c <_Min_Stack_Size+0x9857c>
    1d64:	04000005 	streq	r0, [r0], #-5
    1d68:	00092216 	andeq	r2, r9, r6, lsl r2
    1d6c:	025c0500 	subseq	r0, ip, #0, 10
    1d70:	0000077d 	andeq	r0, r0, sp, ror r7
    1d74:	05ee1608 	strbeq	r1, [lr, #1544]!	; 0x608
    1d78:	5d050000 	stcpl	0, cr0, [r5, #-0]
    1d7c:	00017b02 	andeq	r7, r1, r2, lsl #22
    1d80:	cd162400 	cfldrsgt	mvf2, [r6, #-0]
    1d84:	05000007 	streq	r0, [r0, #-7]
    1d88:	002c025e 	eoreq	r0, ip, lr, asr r2
    1d8c:	16480000 	strbne	r0, [r8], -r0
    1d90:	000008d7 	ldrdeq	r0, [r0], -r7
    1d94:	64025f05 	strvs	r5, [r2], #-3845	; 0xfffff0fb
    1d98:	50000000 	andpl	r0, r0, r0
    1d9c:	00062616 	andeq	r2, r6, r6, lsl r6
    1da0:	02600500 	rsbeq	r0, r0, #0, 10
    1da4:	00000637 	andeq	r0, r0, r7, lsr r6
    1da8:	05021658 	streq	r1, [r2, #-1624]	; 0xfffff9a8
    1dac:	61050000 	mrsvs	r0, (UNDEF: 5)
    1db0:	0000ef02 	andeq	lr, r0, r2, lsl #30
    1db4:	fb166800 	blx	59bdbe <_Min_Stack_Size+0x59b9be>
    1db8:	05000007 	streq	r0, [r0, #-7]
    1dbc:	00ef0262 	rsceq	r0, pc, r2, ror #4
    1dc0:	16700000 	ldrbtne	r0, [r0], -r0
    1dc4:	000008b2 			; <UNDEFINED> instruction: 0x000008b2
    1dc8:	ef026305 	svc	0x00026305
    1dcc:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    1dd0:	00050f16 	andeq	r0, r5, r6, lsl pc
    1dd4:	02640500 	rsbeq	r0, r4, #0, 10
    1dd8:	0000078d 	andeq	r0, r0, sp, lsl #15
    1ddc:	05611680 	strbeq	r1, [r1, #-1664]!	; 0xfffff980
    1de0:	65050000 	strvs	r0, [r5, #-0]
    1de4:	00079d02 	andeq	r9, r7, r2, lsl #26
    1de8:	6c168800 	ldcvs	8, cr8, [r6], {-0}
    1dec:	05000006 	streq	r0, [r0, #-6]
    1df0:	002c0266 	eoreq	r0, ip, r6, ror #4
    1df4:	16a00000 	strtne	r0, [r0], r0
    1df8:	00000682 	andeq	r0, r0, r2, lsl #13
    1dfc:	ef026705 	svc	0x00026705
    1e00:	a4000000 	strge	r0, [r0], #-0
    1e04:	0007a216 	andeq	sl, r7, r6, lsl r2
    1e08:	02680500 	rsbeq	r0, r8, #0, 10
    1e0c:	000000ef 	andeq	r0, r0, pc, ror #1
    1e10:	061516ac 	ldreq	r1, [r5], -ip, lsr #13
    1e14:	69050000 	stmdbvs	r5, {}	; <UNPREDICTABLE>
    1e18:	0000ef02 	andeq	lr, r0, r2, lsl #30
    1e1c:	0016b400 	andseq	fp, r6, r0, lsl #8
    1e20:	05000009 	streq	r0, [r0, #-9]
    1e24:	00ef026a 	rsceq	r0, pc, sl, ror #4
    1e28:	16bc0000 	ldrtne	r0, [ip], r0
    1e2c:	0000056d 	andeq	r0, r0, sp, ror #10
    1e30:	ef026b05 	svc	0x00026b05
    1e34:	c4000000 	strgt	r0, [r0], #-0
    1e38:	00078316 	andeq	r8, r7, r6, lsl r3
    1e3c:	026c0500 	rsbeq	r0, ip, #0, 10
    1e40:	0000002c 	andeq	r0, r0, ip, lsr #32
    1e44:	500800cc 	andpl	r0, r8, ip, asr #1
    1e48:	8d000005 	stchi	0, cr0, [r0, #-20]	; 0xffffffec
    1e4c:	09000007 	stmdbeq	r0, {r0, r1, r2}
    1e50:	000000c7 	andeq	r0, r0, r7, asr #1
    1e54:	50080019 	andpl	r0, r8, r9, lsl r0
    1e58:	9d000005 	stcls	0, cr0, [r0, #-20]	; 0xffffffec
    1e5c:	09000007 	stmdbeq	r0, {r0, r1, r2}
    1e60:	000000c7 	andeq	r0, r0, r7, asr #1
    1e64:	50080007 	andpl	r0, r8, r7
    1e68:	ad000005 	stcge	0, cr0, [r0, #-20]	; 0xffffffec
    1e6c:	09000007 	stmdbeq	r0, {r0, r1, r2}
    1e70:	000000c7 	andeq	r0, r0, r7, asr #1
    1e74:	f01a0017 			; <UNDEFINED> instruction: 0xf01a0017
    1e78:	d1027105 	tstle	r2, r5, lsl #2
    1e7c:	16000007 	strne	r0, [r0], -r7
    1e80:	0000076d 	andeq	r0, r0, sp, ror #14
    1e84:	d1027405 	tstle	r2, r5, lsl #8
    1e88:	00000007 	andeq	r0, r0, r7
    1e8c:	00069a16 	andeq	r9, r6, r6, lsl sl
    1e90:	02750500 	rsbseq	r0, r5, #0, 10
    1e94:	000007e1 	andeq	r0, r0, r1, ror #15
    1e98:	c4080078 	strgt	r0, [r8], #-120	; 0xffffff88
    1e9c:	e1000002 	tst	r0, r2
    1ea0:	09000007 	stmdbeq	r0, {r0, r1, r2}
    1ea4:	000000c7 	andeq	r0, r0, r7, asr #1
    1ea8:	2508001d 	strcs	r0, [r8, #-29]	; 0xffffffe3
    1eac:	f1000000 	cps	#0
    1eb0:	09000007 	stmdbeq	r0, {r0, r1, r2}
    1eb4:	000000c7 	andeq	r0, r0, r7, asr #1
    1eb8:	f01b001d 			; <UNDEFINED> instruction: 0xf01b001d
    1ebc:	13025605 	movwne	r5, #9733	; 0x2605
    1ec0:	1c000008 	stcne	0, cr0, [r0], {8}
    1ec4:	000008f9 	strdeq	r0, [r0], -r9
    1ec8:	7c026d05 	stcvc	13, cr6, [r2], {5}
    1ecc:	1c000006 	stcne	0, cr0, [r0], {6}
    1ed0:	000007f3 	strdeq	r0, [r0], -r3
    1ed4:	ad027605 	stcge	6, cr7, [r2, #-20]	; 0xffffffec
    1ed8:	00000007 	andeq	r0, r0, r7
    1edc:	00055008 	andeq	r5, r5, r8
    1ee0:	00082300 	andeq	r2, r8, r0, lsl #6
    1ee4:	00c70900 	sbceq	r0, r7, r0, lsl #18
    1ee8:	00180000 	andseq	r0, r8, r0
    1eec:	00082e1d 	andeq	r2, r8, sp, lsl lr
    1ef0:	04121400 	ldreq	r1, [r2], #-1024	; 0xfffffc00
    1ef4:	0f000000 	svceq	0x00000000
    1ef8:	00082304 	andeq	r2, r8, r4, lsl #6
    1efc:	65040f00 	strvs	r0, [r4, #-3840]	; 0xfffff100
    1f00:	1d000001 	stcne	0, cr0, [r0, #-4]
    1f04:	00000845 	andeq	r0, r0, r5, asr #16
    1f08:	00002c14 	andeq	r2, r0, r4, lsl ip
    1f0c:	040f0000 	streq	r0, [pc], #-0	; 1f14 <_Min_Stack_Size+0x1b14>
    1f10:	0000084b 	andeq	r0, r0, fp, asr #16
    1f14:	083a040f 	ldmdaeq	sl!, {r0, r1, r2, r3, sl}
    1f18:	ea080000 	b	201f20 <_Min_Stack_Size+0x201b20>
    1f1c:	61000005 	tstvs	r0, r5
    1f20:	09000008 	stmdbeq	r0, {r3}
    1f24:	000000c7 	andeq	r0, r0, r7, asr #1
    1f28:	cb1e0002 	blgt	781f38 <_Min_Stack_Size+0x781b38>
    1f2c:	01000009 	tsteq	r0, r9
    1f30:	00510c2d 	subseq	r0, r1, sp, lsr #24
    1f34:	00001408 	andeq	r1, r0, r8, lsl #8
    1f38:	919c0100 	orrsls	r0, ip, r0, lsl #2
    1f3c:	1f000008 	svcne	0x00000008
    1f40:	08005110 	stmdaeq	r0, {r4, r8, ip, lr}
    1f44:	00000010 	andeq	r0, r0, r0, lsl r0
    1f48:	00044820 	andeq	r4, r4, r0, lsr #16
    1f4c:	21310100 	teqcs	r1, r0, lsl #2
    1f50:	08005116 	stmdaeq	r0, {r1, r2, r4, r8, ip, lr}
    1f54:	00000986 	andeq	r0, r0, r6, lsl #19
    1f58:	ba220000 	blt	881f60 <_Min_Stack_Size+0x881b60>
    1f5c:	01000009 	tsteq	r0, r9
    1f60:	00000042 	andeq	r0, r0, r2, asr #32
    1f64:	0000d400 	andeq	sp, r0, r0, lsl #8
    1f68:	529c0100 	addspl	r0, ip, #0, 2
    1f6c:	23000009 	movwcs	r0, #9
    1f70:	000009f3 	strdeq	r0, [r0], -r3
    1f74:	002c4201 	eoreq	r4, ip, r1, lsl #4
    1f78:	03270000 			; <UNDEFINED> instruction: 0x03270000
    1f7c:	64240000 	strtvs	r0, [r4], #-0
    1f80:	05420100 	strbeq	r0, [r2, #-256]	; 0xffffff00
    1f84:	45000001 	strmi	r0, [r0, #-1]
    1f88:	25000003 	strcs	r0, [r0, #-3]
    1f8c:	45010070 	strmi	r0, [r1, #-112]	; 0xffffff90
    1f90:	00000282 	andeq	r0, r0, r2, lsl #5
    1f94:	00000363 	andeq	r0, r0, r3, ror #6
    1f98:	0009ac26 	andeq	sl, r9, r6, lsr #24
    1f9c:	52460100 	subpl	r0, r6, #0, 2
    1fa0:	81000009 	tsthi	r0, r9
    1fa4:	26000003 	strcs	r0, [r0], -r3
    1fa8:	0000079d 	muleq	r0, sp, r7
    1fac:	09584701 	ldmdbeq	r8, {r0, r8, r9, sl, lr}^
    1fb0:	039f0000 	orrseq	r0, pc, #0
    1fb4:	6e250000 	cdpvs	0, 2, cr0, cr5, cr0, {0}
    1fb8:	2c480100 	stfcse	f0, [r8], {-0}
    1fbc:	d1000000 	mrsle	r0, (UNDEF: 0)
    1fc0:	25000003 	strcs	r0, [r0, #-3]
    1fc4:	49010069 	stmdbmi	r1, {r0, r3, r5, r6}
    1fc8:	0000002c 	andeq	r0, r0, ip, lsr #32
    1fcc:	000003fc 	strdeq	r0, [r0], -ip
    1fd0:	006e6625 	rsbeq	r6, lr, r5, lsr #12
    1fd4:	02984a01 	addseq	r4, r8, #4096	; 0x1000
    1fd8:	04310000 	ldrteq	r0, [r1], #-0
    1fdc:	b2270000 	eorlt	r0, r7, #0
    1fe0:	01000009 	tsteq	r0, r9
    1fe4:	00502851 	subseq	r2, r0, r1, asr r8
    1fe8:	09410000 	stmdbeq	r1, {}^	; <UNPREDICTABLE>
    1fec:	69250000 	stmdbvs	r5!, {}	; <UNPREDICTABLE>
    1ff0:	0100646e 	tsteq	r0, lr, ror #8
    1ff4:	00002c5e 	andeq	r2, r0, lr, asr ip
    1ff8:	00045a00 	andeq	r5, r4, r0, lsl #20
    1ffc:	00002900 	andeq	r2, r0, r0, lsl #18
    2000:	012a0000 			; <UNDEFINED> instruction: 0x012a0000
    2004:	00790250 	rsbseq	r0, r9, r0, asr r2
    2008:	002b0000 	eoreq	r0, fp, r0
    200c:	9b000000 	blls	2014 <_Min_Stack_Size+0x1c14>
    2010:	2a000009 	bcs	203c <_Min_Stack_Size+0x1c3c>
    2014:	77025001 	strvc	r5, [r2, -r1]
    2018:	0f000000 	svceq	0x00000000
    201c:	00028204 	andeq	r8, r2, r4, lsl #4
    2020:	f4040f00 			; <UNDEFINED> instruction: 0xf4040f00
    2024:	2c000001 	stccs	0, cr0, [r0], {1}
    2028:	000009e5 	andeq	r0, r0, r5, ror #19
    202c:	002c0e01 	eoreq	r0, ip, r1, lsl #28
    2030:	2d000000 	stccs	0, cr0, [r0, #-0]
    2034:	00000741 	andeq	r0, r0, r1, asr #14
    2038:	7602fb05 	strvc	pc, [r2], -r5, lsl #22
    203c:	18000009 	stmdane	r0, {r0, r3}
    2040:	00000412 	andeq	r0, r0, r2, lsl r4
    2044:	0009d92e 	andeq	sp, r9, lr, lsr #18
    2048:	50240100 	eorpl	r0, r4, r0, lsl #2
    204c:	2f000005 	svccs	0x00000005
    2050:	000001d2 	ldrdeq	r0, [r0], -r2
    2054:	002c4506 	eoreq	r4, ip, r6, lsl #10
    2058:	099b0000 	ldmibeq	fp, {}	; <UNPREDICTABLE>
    205c:	98140000 	ldmdals	r4, {}	; <UNPREDICTABLE>
    2060:	00000002 	andeq	r0, r0, r2
    2064:	00096f30 	andeq	r6, r9, r0, lsr pc
    2068:	14560600 	ldrbne	r0, [r6], #-1536	; 0xfffffa00
    206c:	00000105 	andeq	r0, r0, r5, lsl #2
    2070:	Address 0x0000000000002070 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <_Min_Stack_Size+0x2bfcac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01390400 	teqeq	r9, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <_Min_Stack_Size+0xe83440>
  30:	13010b3b 	movwne	r0, #6971	; 0x1b3b
  34:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
  38:	03193f01 	tsteq	r9, #1, 30
  3c:	3b0b3a0e 	blcc	2ce87c <_Min_Stack_Size+0x2ce47c>
  40:	3c13490b 	ldccc	9, cr4, [r3], {11}
  44:	06000019 			; <UNDEFINED> instruction: 0x06000019
  48:	13490005 	movtne	r0, #36869	; 0x9005
  4c:	08070000 	stmdaeq	r7, {}	; <UNPREDICTABLE>
  50:	3a080300 	bcc	200c58 <_Min_Stack_Size+0x200858>
  54:	18053b0b 	stmdane	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  58:	08000013 	stmdaeq	r0, {r0, r1, r4}
  5c:	0b0b000f 	bleq	2c00a0 <_Min_Stack_Size+0x2bfca0>
  60:	0f090000 	svceq	0x00090000
  64:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  68:	0a000013 	beq	bc <_Min_Heap_Size-0x144>
  6c:	13010115 	movwne	r0, #4373	; 0x1115
  70:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  74:	11134701 	tstne	r3, r1, lsl #14
  78:	40061201 	andmi	r1, r6, r1, lsl #4
  7c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  80:	050c0000 	streq	r0, [ip, #-0]
  84:	3a0e0300 	bcc	380c8c <_Min_Stack_Size+0x38088c>
  88:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  8c:	00170213 	andseq	r0, r7, r3, lsl r2
  90:	82890d00 	addhi	r0, r9, #0, 26
  94:	01110101 	tsteq	r1, r1, lsl #2
  98:	31194295 			; <UNDEFINED> instruction: 0x31194295
  9c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  a0:	0001828a 	andeq	r8, r1, sl, lsl #5
  a4:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  a8:	00000018 	andeq	r0, r0, r8, lsl r0
  ac:	10001101 	andne	r1, r0, r1, lsl #2
  b0:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
  b4:	1b080301 	blne	200cc0 <_Min_Stack_Size+0x2008c0>
  b8:	13082508 	movwne	r2, #34056	; 0x8508
  bc:	00000005 	andeq	r0, r0, r5
  c0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  c4:	030b130e 	movweq	r1, #45838	; 0xb30e
  c8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
  cc:	10011117 	andne	r1, r1, r7, lsl r1
  d0:	02000017 	andeq	r0, r0, #23
  d4:	0b0b0024 	bleq	2c016c <_Min_Stack_Size+0x2bfd6c>
  d8:	0e030b3e 	vmoveq.16	d3[0], r0
  dc:	24030000 	strcs	r0, [r3], #-0
  e0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  e4:	0008030b 	andeq	r0, r8, fp, lsl #6
  e8:	000f0400 	andeq	r0, pc, r0, lsl #8
  ec:	00000b0b 	andeq	r0, r0, fp, lsl #22
  f0:	0b000f05 	bleq	3d0c <_Min_Stack_Size+0x390c>
  f4:	0013490b 	andseq	r4, r3, fp, lsl #18
  f8:	00150600 	andseq	r0, r5, r0, lsl #12
  fc:	00001927 	andeq	r1, r0, r7, lsr #18
 100:	03010407 	movweq	r0, #5127	; 0x1407
 104:	3a0b0b0e 	bcc	2c2d44 <_Min_Stack_Size+0x2c2944>
 108:	010b3b0b 	tsteq	fp, fp, lsl #22
 10c:	08000013 	stmdaeq	r0, {r0, r1, r4}
 110:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
 114:	00000d1c 	andeq	r0, r0, ip, lsl sp
 118:	3f012e09 	svccc	0x00012e09
 11c:	3a0e0319 	bcc	380d88 <_Min_Stack_Size+0x380988>
 120:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 124:	11134919 	tstne	r3, r9, lsl r9
 128:	40061201 	andmi	r1, r6, r1, lsl #4
 12c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 130:	00001301 	andeq	r1, r0, r1, lsl #6
 134:	0300050a 	movweq	r0, #1290	; 0x50a
 138:	3b0b3a08 	blcc	2ce960 <_Min_Stack_Size+0x2ce560>
 13c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 140:	0b000017 	bleq	1a4 <_Min_Heap_Size-0x5c>
 144:	01018289 	smlabbeq	r1, r9, r2, r8
 148:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
 14c:	00133119 	andseq	r3, r3, r9, lsl r1
 150:	828a0c00 	addhi	r0, sl, #0, 24
 154:	18020001 	stmdane	r2, {r0}
 158:	00184291 	mulseq	r8, r1, r2
 15c:	012e0d00 			; <UNDEFINED> instruction: 0x012e0d00
 160:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 164:	0b3b0b3a 	bleq	ec2e54 <_Min_Stack_Size+0xec2a54>
 168:	13491927 	movtne	r1, #39207	; 0x9927
 16c:	0000193c 	andeq	r1, r0, ip, lsr r9
 170:	4900050e 	stmdbmi	r0, {r1, r2, r3, r8, sl}
 174:	00000013 	andeq	r0, r0, r3, lsl r0
 178:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
 17c:	030b130e 	movweq	r1, #45838	; 0xb30e
 180:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
 184:	10011117 	andne	r1, r1, r7, lsl r1
 188:	02000017 	andeq	r0, r0, #23
 18c:	0b0b0024 	bleq	2c0224 <_Min_Stack_Size+0x2bfe24>
 190:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 194:	24030000 	strcs	r0, [r3], #-0
 198:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 19c:	000e030b 	andeq	r0, lr, fp, lsl #6
 1a0:	000f0400 	andeq	r0, pc, r0, lsl #8
 1a4:	00000b0b 	andeq	r0, r0, fp, lsl #22
 1a8:	0b000f05 	bleq	3dc4 <_Min_Stack_Size+0x39c4>
 1ac:	0013490b 	andseq	r4, r3, fp, lsl #18
 1b0:	00150600 	andseq	r0, r5, r0, lsl #12
 1b4:	00001927 	andeq	r1, r0, r7, lsr #18
 1b8:	03010407 	movweq	r0, #5127	; 0x1407
 1bc:	3a0b0b0e 	bcc	2c2dfc <_Min_Stack_Size+0x2c29fc>
 1c0:	010b3b0b 	tsteq	fp, fp, lsl #22
 1c4:	08000013 	stmdaeq	r0, {r0, r1, r4}
 1c8:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
 1cc:	00000d1c 	andeq	r0, r0, ip, lsl sp
 1d0:	3f012e09 	svccc	0x00012e09
 1d4:	3a0e0319 	bcc	380e40 <_Min_Stack_Size+0x380a40>
 1d8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 1dc:	11134919 	tstne	r3, r9, lsl r9
 1e0:	40061201 	andmi	r1, r6, r1, lsl #4
 1e4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 1e8:	00001301 	andeq	r1, r0, r1, lsl #6
 1ec:	0300050a 	movweq	r0, #1290	; 0x50a
 1f0:	3b0b3a08 	blcc	2cea18 <_Min_Stack_Size+0x2ce618>
 1f4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 1f8:	0b000017 	bleq	25c <_Min_Heap_Size+0x5c>
 1fc:	01018289 	smlabbeq	r1, r9, r2, r8
 200:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
 204:	00133119 	andseq	r3, r3, r9, lsl r1
 208:	828a0c00 	addhi	r0, sl, #0, 24
 20c:	18020001 	stmdane	r2, {r0}
 210:	00184291 	mulseq	r8, r1, r2
 214:	01150d00 	tsteq	r5, r0, lsl #26
 218:	13011927 	movwne	r1, #6439	; 0x1927
 21c:	050e0000 	streq	r0, [lr, #-0]
 220:	00134900 	andseq	r4, r3, r0, lsl #18
 224:	012e0f00 			; <UNDEFINED> instruction: 0x012e0f00
 228:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 22c:	0b3b0b3a 	bleq	ec2f1c <_Min_Stack_Size+0xec2b1c>
 230:	13491927 	movtne	r1, #39207	; 0x9927
 234:	0000193c 	andeq	r1, r0, ip, lsr r9
 238:	01110100 	tsteq	r1, r0, lsl #2
 23c:	0b130e25 	bleq	4c3ad8 <_Min_Stack_Size+0x4c36d8>
 240:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 244:	01111755 	tsteq	r1, r5, asr r7
 248:	00001710 	andeq	r1, r0, r0, lsl r7
 24c:	0b002402 	bleq	925c <_Min_Stack_Size+0x8e5c>
 250:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 254:	0300000e 	movweq	r0, #14
 258:	0b0b0024 	bleq	2c02f0 <_Min_Stack_Size+0x2bfef0>
 25c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 260:	16040000 	strne	r0, [r4], -r0
 264:	3a0e0300 	bcc	380e6c <_Min_Stack_Size+0x380a6c>
 268:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 26c:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
 270:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 274:	0b3a0e03 	bleq	e83a88 <_Min_Stack_Size+0xe83688>
 278:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 27c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 280:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
 284:	00130119 	andseq	r0, r3, r9, lsl r1
 288:	00340600 	eorseq	r0, r4, r0, lsl #12
 28c:	0b3a0e03 	bleq	e83aa0 <_Min_Stack_Size+0xe836a0>
 290:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 294:	00001702 	andeq	r1, r0, r2, lsl #14
 298:	03003407 	movweq	r3, #1031	; 0x407
 29c:	3b0b3a08 	blcc	2ceac4 <_Min_Stack_Size+0x2ce6c4>
 2a0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 2a4:	08000017 	stmdaeq	r0, {r0, r1, r2, r4}
 2a8:	00018289 	andeq	r8, r1, r9, lsl #5
 2ac:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
 2b0:	00133119 	andseq	r3, r3, r9, lsl r1
 2b4:	01010900 	tsteq	r1, r0, lsl #18
 2b8:	13011349 	movwne	r1, #4937	; 0x1349
 2bc:	210a0000 	mrscs	r0, (UNDEF: 10)
 2c0:	0b000000 	bleq	2c8 <_Min_Heap_Size+0xc8>
 2c4:	0b0b000f 	bleq	2c0308 <_Min_Stack_Size+0x2bff08>
 2c8:	00001349 	andeq	r1, r0, r9, asr #6
 2cc:	2700150c 	strcs	r1, [r0, -ip, lsl #10]
 2d0:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
 2d4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 2d8:	0b3b0b3a 	bleq	ec2fc8 <_Min_Stack_Size+0xec2bc8>
 2dc:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 2e0:	0000193c 	andeq	r1, r0, ip, lsr r9
 2e4:	3f002e0e 	svccc	0x00002e0e
 2e8:	3a0e0319 	bcc	380f54 <_Min_Stack_Size+0x380b54>
 2ec:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 2f0:	00193c19 	andseq	r3, r9, r9, lsl ip
 2f4:	11010000 	mrsne	r0, (UNDEF: 1)
 2f8:	130e2501 	movwne	r2, #58625	; 0xe501
 2fc:	1b0e030b 	blne	380f30 <_Min_Stack_Size+0x380b30>
 300:	0017100e 	andseq	r1, r7, lr
 304:	00240200 	eoreq	r0, r4, r0, lsl #4
 308:	0b3e0b0b 	bleq	f82f3c <_Min_Stack_Size+0xf82b3c>
 30c:	00000803 	andeq	r0, r0, r3, lsl #16
 310:	0b002403 	bleq	9324 <_Min_Stack_Size+0x8f24>
 314:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 318:	0400000e 	streq	r0, [r0], #-14
 31c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 320:	0b3b0b3a 	bleq	ec3010 <_Min_Stack_Size+0xec2c10>
 324:	00001349 	andeq	r1, r0, r9, asr #6
 328:	03001605 	movweq	r1, #1541	; 0x605
 32c:	3b0b3a0e 	blcc	2ceb6c <_Min_Stack_Size+0x2ce76c>
 330:	00134905 	andseq	r4, r3, r5, lsl #18
 334:	01170600 	tsteq	r7, r0, lsl #12
 338:	0b3a0b0b 	bleq	e82f6c <_Min_Stack_Size+0xe82b6c>
 33c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 340:	0d070000 	stceq	0, cr0, [r7, #-0]
 344:	3a0e0300 	bcc	380f4c <_Min_Stack_Size+0x380b4c>
 348:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 34c:	08000013 	stmdaeq	r0, {r0, r1, r4}
 350:	13490101 	movtne	r0, #37121	; 0x9101
 354:	00001301 	andeq	r1, r0, r1, lsl #6
 358:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
 35c:	000b2f13 	andeq	r2, fp, r3, lsl pc
 360:	01130a00 	tsteq	r3, r0, lsl #20
 364:	0b3a0b0b 	bleq	e82f98 <_Min_Stack_Size+0xe82b98>
 368:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 36c:	0d0b0000 	stceq	0, cr0, [fp, #-0]
 370:	3a0e0300 	bcc	380f78 <_Min_Stack_Size+0x380b78>
 374:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 378:	000b3813 	andeq	r3, fp, r3, lsl r8
 37c:	000f0c00 	andeq	r0, pc, r0, lsl #24
 380:	00000b0b 	andeq	r0, r0, fp, lsl #22
 384:	0301130d 	movweq	r1, #4877	; 0x130d
 388:	3a0b0b0e 	bcc	2c2fc8 <_Min_Stack_Size+0x2c2bc8>
 38c:	010b3b0b 	tsteq	fp, fp, lsl #22
 390:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
 394:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 398:	0b3b0b3a 	bleq	ec3088 <_Min_Stack_Size+0xec2c88>
 39c:	0b381349 	bleq	e050c8 <_Min_Stack_Size+0xe04cc8>
 3a0:	0f0f0000 	svceq	0x000f0000
 3a4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 3a8:	10000013 	andne	r0, r0, r3, lsl r0
 3ac:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
 3b0:	0b3a050b 	bleq	e817e4 <_Min_Stack_Size+0xe813e4>
 3b4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 3b8:	0d110000 	ldceq	0, cr0, [r1, #-0]
 3bc:	3a0e0300 	bcc	380fc4 <_Min_Stack_Size+0x380bc4>
 3c0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 3c4:	00053813 	andeq	r3, r5, r3, lsl r8
 3c8:	00151200 	andseq	r1, r5, r0, lsl #4
 3cc:	00001927 	andeq	r1, r0, r7, lsr #18
 3d0:	27011513 	smladcs	r1, r3, r5, r1
 3d4:	01134919 	tsteq	r3, r9, lsl r9
 3d8:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 3dc:	13490005 	movtne	r0, #36869	; 0x9005
 3e0:	13150000 	tstne	r5, #0
 3e4:	0b0e0301 	bleq	380ff0 <_Min_Stack_Size+0x380bf0>
 3e8:	3b0b3a05 	blcc	2cec04 <_Min_Stack_Size+0x2ce804>
 3ec:	00130105 	andseq	r0, r3, r5, lsl #2
 3f0:	000d1600 	andeq	r1, sp, r0, lsl #12
 3f4:	0b3a0e03 	bleq	e83c08 <_Min_Stack_Size+0xe83808>
 3f8:	1349053b 	movtne	r0, #38203	; 0x953b
 3fc:	00000b38 	andeq	r0, r0, r8, lsr fp
 400:	03000d17 	movweq	r0, #3351	; 0xd17
 404:	3b0b3a0e 	blcc	2cec44 <_Min_Stack_Size+0x2ce844>
 408:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 40c:	18000005 	stmdane	r0, {r0, r2}
 410:	13490026 	movtne	r0, #36902	; 0x9026
 414:	13190000 	tstne	r9, #0
 418:	0b0e0301 	bleq	381024 <_Min_Stack_Size+0x380c24>
 41c:	3b0b3a0b 	blcc	2cec50 <_Min_Stack_Size+0x2ce850>
 420:	00130105 	andseq	r0, r3, r5, lsl #2
 424:	01131a00 	tsteq	r3, r0, lsl #20
 428:	0b3a0b0b 	bleq	e8305c <_Min_Stack_Size+0xe82c5c>
 42c:	1301053b 	movwne	r0, #5435	; 0x153b
 430:	171b0000 	ldrne	r0, [fp, -r0]
 434:	3a0b0b01 	bcc	2c3040 <_Min_Stack_Size+0x2c2c40>
 438:	01053b0b 	tsteq	r5, fp, lsl #22
 43c:	1c000013 	stcne	0, cr0, [r0], {19}
 440:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 444:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 448:	00001349 	andeq	r1, r0, r9, asr #6
 44c:	2701151d 	smladcs	r1, sp, r5, r1
 450:	00130119 	andseq	r0, r3, r9, lsl r1
 454:	00341e00 	eorseq	r1, r4, r0, lsl #28
 458:	0b3a0e03 	bleq	e83c6c <_Min_Stack_Size+0xe8386c>
 45c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 460:	00001802 	andeq	r1, r0, r2, lsl #16
 464:	0300341f 	movweq	r3, #1055	; 0x41f
 468:	3b0b3a0e 	blcc	2ceca8 <_Min_Stack_Size+0x2ce8a8>
 46c:	3f134905 	svccc	0x00134905
 470:	00180219 	andseq	r0, r8, r9, lsl r2
 474:	11010000 	mrsne	r0, (UNDEF: 1)
 478:	130e2501 	movwne	r2, #58625	; 0xe501
 47c:	1b0e030b 	blne	3810b0 <_Min_Stack_Size+0x380cb0>
 480:	1117550e 	tstne	r7, lr, lsl #10
 484:	00171001 	andseq	r1, r7, r1
 488:	00240200 	eoreq	r0, r4, r0, lsl #4
 48c:	0b3e0b0b 	bleq	f830c0 <_Min_Stack_Size+0xf82cc0>
 490:	00000803 	andeq	r0, r0, r3, lsl #16
 494:	03001603 	movweq	r1, #1539	; 0x603
 498:	3b0b3a0e 	blcc	2cecd8 <_Min_Stack_Size+0x2ce8d8>
 49c:	0013490b 	andseq	r4, r3, fp, lsl #18
 4a0:	00240400 	eoreq	r0, r4, r0, lsl #8
 4a4:	0b3e0b0b 	bleq	f830d8 <_Min_Stack_Size+0xf82cd8>
 4a8:	00000e03 	andeq	r0, r0, r3, lsl #28
 4ac:	03001605 	movweq	r1, #1541	; 0x605
 4b0:	3b0b3a0e 	blcc	2cecf0 <_Min_Stack_Size+0x2ce8f0>
 4b4:	00134905 	andseq	r4, r3, r5, lsl #18
 4b8:	01170600 	tsteq	r7, r0, lsl #12
 4bc:	0b3a0b0b 	bleq	e830f0 <_Min_Stack_Size+0xe82cf0>
 4c0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 4c4:	0d070000 	stceq	0, cr0, [r7, #-0]
 4c8:	3a0e0300 	bcc	3810d0 <_Min_Stack_Size+0x380cd0>
 4cc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 4d0:	08000013 	stmdaeq	r0, {r0, r1, r4}
 4d4:	13490101 	movtne	r0, #37121	; 0x9101
 4d8:	00001301 	andeq	r1, r0, r1, lsl #6
 4dc:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
 4e0:	000b2f13 	andeq	r2, fp, r3, lsl pc
 4e4:	01130a00 	tsteq	r3, r0, lsl #20
 4e8:	0b3a0b0b 	bleq	e8311c <_Min_Stack_Size+0xe82d1c>
 4ec:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 4f0:	0d0b0000 	stceq	0, cr0, [fp, #-0]
 4f4:	3a0e0300 	bcc	3810fc <_Min_Stack_Size+0x380cfc>
 4f8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 4fc:	000b3813 	andeq	r3, fp, r3, lsl r8
 500:	000f0c00 	andeq	r0, pc, r0, lsl #24
 504:	00000b0b 	andeq	r0, r0, fp, lsl #22
 508:	0301130d 	movweq	r1, #4877	; 0x130d
 50c:	3a0b0b0e 	bcc	2c314c <_Min_Stack_Size+0x2c2d4c>
 510:	010b3b0b 	tsteq	fp, fp, lsl #22
 514:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
 518:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 51c:	0b3b0b3a 	bleq	ec320c <_Min_Stack_Size+0xec2e0c>
 520:	0b381349 	bleq	e0524c <_Min_Stack_Size+0xe04e4c>
 524:	0f0f0000 	svceq	0x000f0000
 528:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 52c:	10000013 	andne	r0, r0, r3, lsl r0
 530:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
 534:	0b3a050b 	bleq	e81968 <_Min_Stack_Size+0xe81568>
 538:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 53c:	0d110000 	ldceq	0, cr0, [r1, #-0]
 540:	3a0e0300 	bcc	381148 <_Min_Stack_Size+0x380d48>
 544:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 548:	00053813 	andeq	r3, r5, r3, lsl r8
 54c:	00151200 	andseq	r1, r5, r0, lsl #4
 550:	00001927 	andeq	r1, r0, r7, lsr #18
 554:	27011513 	smladcs	r1, r3, r5, r1
 558:	01134919 	tsteq	r3, r9, lsl r9
 55c:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 560:	13490005 	movtne	r0, #36869	; 0x9005
 564:	13150000 	tstne	r5, #0
 568:	0b0e0301 	bleq	381174 <_Min_Stack_Size+0x380d74>
 56c:	3b0b3a05 	blcc	2ced88 <_Min_Stack_Size+0x2ce988>
 570:	00130105 	andseq	r0, r3, r5, lsl #2
 574:	000d1600 	andeq	r1, sp, r0, lsl #12
 578:	0b3a0e03 	bleq	e83d8c <_Min_Stack_Size+0xe8398c>
 57c:	1349053b 	movtne	r0, #38203	; 0x953b
 580:	00000b38 	andeq	r0, r0, r8, lsr fp
 584:	03000d17 	movweq	r0, #3351	; 0xd17
 588:	3b0b3a0e 	blcc	2cedc8 <_Min_Stack_Size+0x2ce9c8>
 58c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 590:	18000005 	stmdane	r0, {r0, r2}
 594:	13490026 	movtne	r0, #36902	; 0x9026
 598:	13190000 	tstne	r9, #0
 59c:	0b0e0301 	bleq	3811a8 <_Min_Stack_Size+0x380da8>
 5a0:	3b0b3a0b 	blcc	2cedd4 <_Min_Stack_Size+0x2ce9d4>
 5a4:	00130105 	andseq	r0, r3, r5, lsl #2
 5a8:	01131a00 	tsteq	r3, r0, lsl #20
 5ac:	0b3a0b0b 	bleq	e831e0 <_Min_Stack_Size+0xe82de0>
 5b0:	1301053b 	movwne	r0, #5435	; 0x153b
 5b4:	171b0000 	ldrne	r0, [fp, -r0]
 5b8:	3a0b0b01 	bcc	2c31c4 <_Min_Stack_Size+0x2c2dc4>
 5bc:	01053b0b 	tsteq	r5, fp, lsl #22
 5c0:	1c000013 	stcne	0, cr0, [r0], {19}
 5c4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 5c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 5cc:	00001349 	andeq	r1, r0, r9, asr #6
 5d0:	2701151d 	smladcs	r1, sp, r5, r1
 5d4:	00130119 	andseq	r0, r3, r9, lsl r1
 5d8:	01041e00 	tsteq	r4, r0, lsl #28
 5dc:	0b0b0e03 	bleq	2c3df0 <_Min_Stack_Size+0x2c39f0>
 5e0:	0b3b0b3a 	bleq	ec32d0 <_Min_Stack_Size+0xec2ed0>
 5e4:	00001301 	andeq	r1, r0, r1, lsl #6
 5e8:	0300281f 	movweq	r2, #2079	; 0x81f
 5ec:	000d1c0e 	andeq	r1, sp, lr, lsl #24
 5f0:	012e2000 			; <UNDEFINED> instruction: 0x012e2000
 5f4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 5f8:	0b3b0b3a 	bleq	ec32e8 <_Min_Stack_Size+0xec2ee8>
 5fc:	13491927 	movtne	r1, #39207	; 0x9927
 600:	06120111 			; <UNDEFINED> instruction: 0x06120111
 604:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 608:	00130119 	andseq	r0, r3, r9, lsl r1
 60c:	00052100 	andeq	r2, r5, r0, lsl #2
 610:	0b3a0e03 	bleq	e83e24 <_Min_Stack_Size+0xe83a24>
 614:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 618:	00001702 	andeq	r1, r0, r2, lsl #14
 61c:	03000522 	movweq	r0, #1314	; 0x522
 620:	3b0b3a08 	blcc	2cee48 <_Min_Stack_Size+0x2cea48>
 624:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 628:	23000017 	movwcs	r0, #23
 62c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 630:	0b3b0b3a 	bleq	ec3320 <_Min_Stack_Size+0xec2f20>
 634:	17021349 	strne	r1, [r2, -r9, asr #6]
 638:	34240000 	strtcc	r0, [r4], #-0
 63c:	3a080300 	bcc	201244 <_Min_Stack_Size+0x200e44>
 640:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 644:	00170213 	andseq	r0, r7, r3, lsl r2
 648:	82892500 	addhi	r2, r9, #0, 10
 64c:	01110101 	tsteq	r1, r1, lsl #2
 650:	00001331 	andeq	r1, r0, r1, lsr r3
 654:	01828a26 	orreq	r8, r2, r6, lsr #20
 658:	91180200 	tstls	r8, r0, lsl #4
 65c:	00001842 	andeq	r1, r0, r2, asr #16
 660:	03003427 	movweq	r3, #1063	; 0x427
 664:	3b0b3a0e 	blcc	2ceea4 <_Min_Stack_Size+0x2ceaa4>
 668:	3f134905 	svccc	0x00134905
 66c:	00193c19 	andseq	r3, r9, r9, lsl ip
 670:	012e2800 			; <UNDEFINED> instruction: 0x012e2800
 674:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 678:	0b3b0b3a 	bleq	ec3368 <_Min_Stack_Size+0xec2f68>
 67c:	13491927 	movtne	r1, #39207	; 0x9927
 680:	0000193c 	andeq	r1, r0, ip, lsr r9
 684:	01110100 	tsteq	r1, r0, lsl #2
 688:	0b130e25 	bleq	4c3f24 <_Min_Stack_Size+0x4c3b24>
 68c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 690:	01111755 	tsteq	r1, r5, asr r7
 694:	00001710 	andeq	r1, r0, r0, lsl r7
 698:	0b002402 	bleq	96a8 <_Min_Stack_Size+0x92a8>
 69c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 6a0:	0300000e 	movweq	r0, #14
 6a4:	0b0b0024 	bleq	2c073c <_Min_Stack_Size+0x2c033c>
 6a8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 6ac:	16040000 	strne	r0, [r4], -r0
 6b0:	3a0e0300 	bcc	3812b8 <_Min_Stack_Size+0x380eb8>
 6b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 6b8:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
 6bc:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 6c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 6c4:	00001349 	andeq	r1, r0, r9, asr #6
 6c8:	0b011706 	bleq	462e8 <_Min_Stack_Size+0x45ee8>
 6cc:	3b0b3a0b 	blcc	2cef00 <_Min_Stack_Size+0x2ceb00>
 6d0:	0013010b 	andseq	r0, r3, fp, lsl #2
 6d4:	000d0700 	andeq	r0, sp, r0, lsl #14
 6d8:	0b3a0e03 	bleq	e83eec <_Min_Stack_Size+0xe83aec>
 6dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 6e0:	01080000 	mrseq	r0, (UNDEF: 8)
 6e4:	01134901 	tsteq	r3, r1, lsl #18
 6e8:	09000013 	stmdbeq	r0, {r0, r1, r4}
 6ec:	13490021 	movtne	r0, #36897	; 0x9021
 6f0:	00000b2f 	andeq	r0, r0, pc, lsr #22
 6f4:	0b01130a 	bleq	45324 <_Min_Stack_Size+0x44f24>
 6f8:	3b0b3a0b 	blcc	2cef2c <_Min_Stack_Size+0x2ceb2c>
 6fc:	0013010b 	andseq	r0, r3, fp, lsl #2
 700:	000d0b00 	andeq	r0, sp, r0, lsl #22
 704:	0b3a0e03 	bleq	e83f18 <_Min_Stack_Size+0xe83b18>
 708:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 70c:	00000b38 	andeq	r0, r0, r8, lsr fp
 710:	0b000f0c 	bleq	4348 <_Min_Stack_Size+0x3f48>
 714:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
 718:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
 71c:	0b3a0b0b 	bleq	e83350 <_Min_Stack_Size+0xe82f50>
 720:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 724:	0d0e0000 	stceq	0, cr0, [lr, #-0]
 728:	3a080300 	bcc	201330 <_Min_Stack_Size+0x200f30>
 72c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 730:	000b3813 	andeq	r3, fp, r3, lsl r8
 734:	000f0f00 	andeq	r0, pc, r0, lsl #30
 738:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 73c:	13100000 	tstne	r0, #0
 740:	0b0e0301 	bleq	38134c <_Min_Stack_Size+0x380f4c>
 744:	3b0b3a05 	blcc	2cef60 <_Min_Stack_Size+0x2ceb60>
 748:	0013010b 	andseq	r0, r3, fp, lsl #2
 74c:	000d1100 	andeq	r1, sp, r0, lsl #2
 750:	0b3a0e03 	bleq	e83f64 <_Min_Stack_Size+0xe83b64>
 754:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 758:	00000538 	andeq	r0, r0, r8, lsr r5
 75c:	27001512 	smladcs	r0, r2, r5, r1
 760:	13000019 	movwne	r0, #25
 764:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
 768:	13011349 	movwne	r1, #4937	; 0x1349
 76c:	05140000 	ldreq	r0, [r4, #-0]
 770:	00134900 	andseq	r4, r3, r0, lsl #18
 774:	01131500 	tsteq	r3, r0, lsl #10
 778:	050b0e03 	streq	r0, [fp, #-3587]	; 0xfffff1fd
 77c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 780:	00001301 	andeq	r1, r0, r1, lsl #6
 784:	03000d16 	movweq	r0, #3350	; 0xd16
 788:	3b0b3a0e 	blcc	2cefc8 <_Min_Stack_Size+0x2cebc8>
 78c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 790:	1700000b 	strne	r0, [r0, -fp]
 794:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 798:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 79c:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
 7a0:	26180000 	ldrcs	r0, [r8], -r0
 7a4:	00134900 	andseq	r4, r3, r0, lsl #18
 7a8:	01131900 	tsteq	r3, r0, lsl #18
 7ac:	0b0b0e03 	bleq	2c3fc0 <_Min_Stack_Size+0x2c3bc0>
 7b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 7b4:	00001301 	andeq	r1, r0, r1, lsl #6
 7b8:	0b01131a 	bleq	45428 <_Min_Stack_Size+0x45028>
 7bc:	3b0b3a0b 	blcc	2ceff0 <_Min_Stack_Size+0x2cebf0>
 7c0:	00130105 	andseq	r0, r3, r5, lsl #2
 7c4:	01171b00 	tsteq	r7, r0, lsl #22
 7c8:	0b3a0b0b 	bleq	e833fc <_Min_Stack_Size+0xe82ffc>
 7cc:	1301053b 	movwne	r0, #5435	; 0x153b
 7d0:	0d1c0000 	ldceq	0, cr0, [ip, #-0]
 7d4:	3a0e0300 	bcc	3813dc <_Min_Stack_Size+0x380fdc>
 7d8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 7dc:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
 7e0:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
 7e4:	00001301 	andeq	r1, r0, r1, lsl #6
 7e8:	03012e1e 	movweq	r2, #7710	; 0x1e1e
 7ec:	3b0b3a0e 	blcc	2cf02c <_Min_Stack_Size+0x2cec2c>
 7f0:	1119270b 	tstne	r9, fp, lsl #14
 7f4:	40061201 	andmi	r1, r6, r1, lsl #4
 7f8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 7fc:	00001301 	andeq	r1, r0, r1, lsl #6
 800:	11010b1f 	tstne	r1, pc, lsl fp
 804:	00061201 	andeq	r1, r6, r1, lsl #4
 808:	002e2000 	eoreq	r2, lr, r0
 80c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 810:	0b3b0b3a 	bleq	ec3500 <_Min_Stack_Size+0xec3100>
 814:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
 818:	89210000 	stmdbhi	r1!, {}	; <UNPREDICTABLE>
 81c:	11000182 	smlabbne	r0, r2, r1, r0
 820:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
 824:	00001331 	andeq	r1, r0, r1, lsr r3
 828:	3f012e22 	svccc	0x00012e22
 82c:	3a0e0319 	bcc	381498 <_Min_Stack_Size+0x381098>
 830:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 834:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 838:	96184006 	ldrls	r4, [r8], -r6
 83c:	13011942 	movwne	r1, #6466	; 0x1942
 840:	05230000 	streq	r0, [r3, #-0]!
 844:	3a0e0300 	bcc	38144c <_Min_Stack_Size+0x38104c>
 848:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 84c:	00170213 	andseq	r0, r7, r3, lsl r2
 850:	00052400 	andeq	r2, r5, r0, lsl #8
 854:	0b3a0803 	bleq	e82868 <_Min_Stack_Size+0xe82468>
 858:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 85c:	00001702 	andeq	r1, r0, r2, lsl #14
 860:	03003425 	movweq	r3, #1061	; 0x425
 864:	3b0b3a08 	blcc	2cf08c <_Min_Stack_Size+0x2cec8c>
 868:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 86c:	26000017 			; <UNDEFINED> instruction: 0x26000017
 870:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 874:	0b3b0b3a 	bleq	ec3564 <_Min_Stack_Size+0xec3164>
 878:	17021349 	strne	r1, [r2, -r9, asr #6]
 87c:	0a270000 	beq	9c0884 <_Min_Stack_Size+0x9c0484>
 880:	3a0e0300 	bcc	381488 <_Min_Stack_Size+0x381088>
 884:	000b3b0b 	andeq	r3, fp, fp, lsl #22
 888:	010b2800 	tsteq	fp, r0, lsl #16
 88c:	13011755 	movwne	r1, #5973	; 0x1755
 890:	89290000 	stmdbhi	r9!, {}	; <UNPREDICTABLE>
 894:	11010182 	smlabbne	r1, r2, r1, r0
 898:	2a000001 	bcs	8a4 <_Min_Stack_Size+0x4a4>
 89c:	0001828a 	andeq	r8, r1, sl, lsl #5
 8a0:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 8a4:	2b000018 	blcs	90c <_Min_Stack_Size+0x50c>
 8a8:	01018289 	smlabbeq	r1, r9, r2, r8
 8ac:	13310111 	teqne	r1, #1073741828	; 0x40000004
 8b0:	342c0000 	strtcc	r0, [ip], #-0
 8b4:	3a0e0300 	bcc	3814bc <_Min_Stack_Size+0x3810bc>
 8b8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 8bc:	000b1c13 	andeq	r1, fp, r3, lsl ip
 8c0:	00342d00 	eorseq	r2, r4, r0, lsl #26
 8c4:	0b3a0e03 	bleq	e840d8 <_Min_Stack_Size+0xe83cd8>
 8c8:	1349053b 	movtne	r0, #38203	; 0x953b
 8cc:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 8d0:	342e0000 	strtcc	r0, [lr], #-0
 8d4:	3a0e0300 	bcc	3814dc <_Min_Stack_Size+0x3810dc>
 8d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 8dc:	3c193f13 	ldccc	15, cr3, [r9], {19}
 8e0:	2f000019 	svccs	0x00000019
 8e4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 8e8:	0b3a0e03 	bleq	e840fc <_Min_Stack_Size+0xe83cfc>
 8ec:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 8f0:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
 8f4:	00001301 	andeq	r1, r0, r1, lsl #6
 8f8:	3f012e30 	svccc	0x00012e30
 8fc:	3a0e0319 	bcc	381568 <_Min_Stack_Size+0x381168>
 900:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 904:	00193c19 	andseq	r3, r9, r9, lsl ip
 908:	Address 0x0000000000000908 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	08005010 	stmdaeq	r0, {r4, ip, lr}
   4:	08005014 	stmdaeq	r0, {r2, r4, ip, lr}
   8:	14500001 	ldrbne	r0, [r0], #-1
   c:	19080050 	stmdbne	r8, {r4, r6}
  10:	01080050 	qaddeq	r0, r0, r8
  14:	50195300 	andspl	r5, r9, r0, lsl #6
  18:	501a0800 	andspl	r0, sl, r0, lsl #16
  1c:	00040800 	andeq	r0, r4, r0, lsl #16
  20:	9f5001f3 	svcls	0x005001f3
  24:	00000000 	andeq	r0, r0, r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	08005010 	stmdaeq	r0, {r4, ip, lr}
  30:	08005016 	stmdaeq	r0, {r1, r2, r4, ip, lr}
  34:	16510001 	ldrbne	r0, [r1], -r1
  38:	19080050 	stmdbne	r8, {r4, r6}
  3c:	01080050 	qaddeq	r0, r0, r8
  40:	50195000 	andspl	r5, r9, r0
  44:	501a0800 	andspl	r0, sl, r0, lsl #16
  48:	00040800 	andeq	r0, r4, r0, lsl #16
  4c:	9f5101f3 	svcls	0x005101f3
  50:	00000000 	andeq	r0, r0, r0
  54:	00000000 	andeq	r0, r0, r0
  58:	08005010 	stmdaeq	r0, {r4, ip, lr}
  5c:	08005019 	stmdaeq	r0, {r0, r3, r4, ip, lr}
  60:	19520001 	ldmdbne	r2, {r0}^
  64:	1a080050 	bne	2001ac <_Min_Stack_Size+0x1ffdac>
  68:	04080050 	streq	r0, [r8], #-80	; 0xffffffb0
  6c:	5201f300 	andpl	pc, r1, #0, 6
  70:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  74:	00000000 	andeq	r0, r0, r0
  78:	00501c00 	subseq	r1, r0, r0, lsl #24
  7c:	00502008 	subseq	r2, r0, r8
  80:	50000108 	andpl	r0, r0, r8, lsl #2
  84:	08005020 	stmdaeq	r0, {r5, ip, lr}
  88:	08005027 	stmdaeq	r0, {r0, r1, r2, r5, ip, lr}
  8c:	27510001 	ldrbcs	r0, [r1, -r1]
  90:	28080050 	stmdacs	r8, {r4, r6}
  94:	04080050 	streq	r0, [r8], #-80	; 0xffffffb0
  98:	5001f300 	andpl	pc, r1, r0, lsl #6
  9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00502800 	subseq	r2, r0, r0, lsl #16
  a8:	00503408 	subseq	r3, r0, r8, lsl #8
  ac:	50000108 	andpl	r0, r0, r8, lsl #2
  b0:	08005034 	stmdaeq	r0, {r2, r4, r5, ip, lr}
  b4:	0800503b 	stmdaeq	r0, {r0, r1, r3, r4, r5, ip, lr}
  b8:	3b510001 	blcc	14400c4 <_Min_Stack_Size+0x143fcc4>
  bc:	3c080050 	stccc	0, cr0, [r8], {80}	; 0x50
  c0:	04080050 	streq	r0, [r8], #-80	; 0xffffffb0
  c4:	5001f300 	andpl	pc, r1, r0, lsl #6
  c8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00502800 	subseq	r2, r0, r0, lsl #16
  d4:	00503008 	subseq	r3, r0, r8
  d8:	51000108 	tstpl	r0, r8, lsl #2
  dc:	08005030 	stmdaeq	r0, {r4, r5, ip, lr}
  e0:	08005038 	stmdaeq	r0, {r3, r4, r5, ip, lr}
  e4:	38540001 	ldmdacc	r4, {r0}^
  e8:	3b080050 	blcc	200230 <_Min_Stack_Size+0x1ffe30>
  ec:	01080050 	qaddeq	r0, r0, r8
  f0:	503b5200 	eorspl	r5, fp, r0, lsl #4
  f4:	503c0800 	eorspl	r0, ip, r0, lsl #16
  f8:	00040800 	andeq	r0, r4, r0, lsl #16
  fc:	9f5101f3 	svcls	0x005101f3
 100:	00000000 	andeq	r0, r0, r0
 104:	00000000 	andeq	r0, r0, r0
 108:	08005028 	stmdaeq	r0, {r3, r5, ip, lr}
 10c:	08005032 	stmdaeq	r0, {r1, r4, r5, ip, lr}
 110:	32520001 	subscc	r0, r2, #1
 114:	3b080050 	blcc	20025c <_Min_Stack_Size+0x1ffe5c>
 118:	01080050 	qaddeq	r0, r0, r8
 11c:	503b5300 	eorspl	r5, fp, r0, lsl #6
 120:	503c0800 	eorspl	r0, ip, r0, lsl #16
 124:	00040800 	andeq	r0, r4, r0, lsl #16
 128:	9f5201f3 	svcls	0x005201f3
 12c:	00000000 	andeq	r0, r0, r0
 130:	00000000 	andeq	r0, r0, r0
 134:	08005044 	stmdaeq	r0, {r2, r6, ip, lr}
 138:	08005046 	stmdaeq	r0, {r1, r2, r6, ip, lr}
 13c:	00750005 	rsbseq	r0, r5, r5
 140:	469f2632 			; <UNDEFINED> instruction: 0x469f2632
 144:	4c080050 	stcmi	0, cr0, [r8], {80}	; 0x50
 148:	01080050 	qaddeq	r0, r0, r8
 14c:	00005400 	andeq	r5, r0, r0, lsl #8
 150:	00000000 	andeq	r0, r0, r0
 154:	50440000 	subpl	r0, r4, r0
 158:	50460800 	subpl	r0, r6, r0, lsl #16
 15c:	00050800 	andeq	r0, r5, r0, lsl #16
 160:	26320075 			; <UNDEFINED> instruction: 0x26320075
 164:	0050469f 			; <UNDEFINED> instruction: 0x0050469f
 168:	00504e08 	subseq	r4, r0, r8, lsl #28
 16c:	54000108 	strpl	r0, [r0], #-264	; 0xfffffef8
 170:	0800504e 	stmdaeq	r0, {r1, r2, r3, r6, ip, lr}
 174:	08005054 	stmdaeq	r0, {r2, r4, r6, ip, lr}
 178:	01740003 	cmneq	r4, r3
 17c:	0050549f 			; <UNDEFINED> instruction: 0x0050549f
 180:	00505c08 	subseq	r5, r0, r8, lsl #24
 184:	54000108 	strpl	r0, [r0], #-264	; 0xfffffef8
 188:	00000000 	andeq	r0, r0, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	08005068 	stmdaeq	r0, {r3, r5, r6, ip, lr}
 194:	08005080 	stmdaeq	r0, {r7, ip, lr}
 198:	80500001 	subshi	r0, r0, r1
 19c:	f2080050 	vqadd.s8	q0, q4, q0
 1a0:	01080050 	qaddeq	r0, r0, r8
 1a4:	50f25600 	rscspl	r5, r2, r0, lsl #12
 1a8:	50fc0800 	rscspl	r0, ip, r0, lsl #16
 1ac:	00010800 	andeq	r0, r1, r0, lsl #16
 1b0:	0050fc50 	subseq	pc, r0, r0, asr ip	; <UNPREDICTABLE>
 1b4:	00510408 	subseq	r0, r1, r8, lsl #8
 1b8:	56000108 	strpl	r0, [r0], -r8, lsl #2
 1bc:	08005104 	stmdaeq	r0, {r2, r8, ip, lr}
 1c0:	0800510c 	stmdaeq	r0, {r2, r3, r8, ip, lr}
 1c4:	01f30004 	mvnseq	r0, r4
 1c8:	00009f50 	andeq	r9, r0, r0, asr pc
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	50680000 	rsbpl	r0, r8, r0
 1d4:	50880800 	addpl	r0, r8, r0, lsl #16
 1d8:	00010800 	andeq	r0, r1, r0, lsl #16
 1dc:	00508851 	subseq	r8, r0, r1, asr r8
 1e0:	0050b608 	subseq	fp, r0, r8, lsl #12
 1e4:	58000108 	stmdapl	r0, {r3, r8}
 1e8:	080050b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, ip, lr}
 1ec:	080050c1 	stmdaeq	r0, {r0, r6, r7, ip, lr}
 1f0:	c1510001 	cmpgt	r1, r1
 1f4:	f2080050 	vqadd.s8	q0, q4, q0
 1f8:	01080050 	qaddeq	r0, r0, r8
 1fc:	50f25800 	rscspl	r5, r2, r0, lsl #16
 200:	50fc0800 	rscspl	r0, ip, r0, lsl #16
 204:	00010800 	andeq	r0, r1, r0, lsl #16
 208:	0050fc51 	subseq	pc, r0, r1, asr ip	; <UNPREDICTABLE>
 20c:	00510408 	subseq	r0, r1, r8, lsl #8
 210:	58000108 	stmdapl	r0, {r3, r8}
 214:	08005104 	stmdaeq	r0, {r2, r8, ip, lr}
 218:	0800510c 	stmdaeq	r0, {r2, r3, r8, ip, lr}
 21c:	01f30004 	mvnseq	r0, r4
 220:	00009f51 	andeq	r9, r0, r1, asr pc
 224:	00000000 	andeq	r0, r0, r0
 228:	50680000 	rsbpl	r0, r8, r0
 22c:	50880800 	addpl	r0, r8, r0, lsl #16
 230:	00010800 	andeq	r0, r1, r0, lsl #16
 234:	00508852 	subseq	r8, r0, r2, asr r8
 238:	0050b608 	subseq	fp, r0, r8, lsl #12
 23c:	5a000108 	bpl	664 <_Min_Stack_Size+0x264>
 240:	080050b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, ip, lr}
 244:	080050c1 	stmdaeq	r0, {r0, r6, r7, ip, lr}
 248:	c1520001 	cmpgt	r2, r1
 24c:	f2080050 	vqadd.s8	q0, q4, q0
 250:	01080050 	qaddeq	r0, r0, r8
 254:	50f25a00 	rscspl	r5, r2, r0, lsl #20
 258:	50fc0800 	rscspl	r0, ip, r0, lsl #16
 25c:	00010800 	andeq	r0, r1, r0, lsl #16
 260:	0050fc52 	subseq	pc, r0, r2, asr ip	; <UNPREDICTABLE>
 264:	00510408 	subseq	r0, r1, r8, lsl #8
 268:	5a000108 	bpl	690 <_Min_Stack_Size+0x290>
 26c:	08005104 	stmdaeq	r0, {r2, r8, ip, lr}
 270:	0800510c 	stmdaeq	r0, {r2, r3, r8, ip, lr}
 274:	01f30004 	mvnseq	r0, r4
 278:	00009f52 	andeq	r9, r0, r2, asr pc
 27c:	00000000 	andeq	r0, r0, r0
 280:	50680000 	rsbpl	r0, r8, r0
 284:	50860800 	addpl	r0, r6, r0, lsl #16
 288:	00010800 	andeq	r0, r1, r0, lsl #16
 28c:	00508653 	subseq	r8, r0, r3, asr r6
 290:	0050b608 	subseq	fp, r0, r8, lsl #12
 294:	59000108 	stmdbpl	r0, {r3, r8}
 298:	080050b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, ip, lr}
 29c:	080050b8 	stmdaeq	r0, {r3, r4, r5, r7, ip, lr}
 2a0:	b8530001 	ldmdalt	r3, {r0}^
 2a4:	f2080050 	vqadd.s8	q0, q4, q0
 2a8:	01080050 	qaddeq	r0, r0, r8
 2ac:	50f25900 	rscspl	r5, r2, r0, lsl #18
 2b0:	50fc0800 	rscspl	r0, ip, r0, lsl #16
 2b4:	00010800 	andeq	r0, r1, r0, lsl #16
 2b8:	0050fc53 	subseq	pc, r0, r3, asr ip	; <UNPREDICTABLE>
 2bc:	00510408 	subseq	r0, r1, r8, lsl #8
 2c0:	59000108 	stmdbpl	r0, {r3, r8}
 2c4:	08005104 	stmdaeq	r0, {r2, r8, ip, lr}
 2c8:	0800510c 	stmdaeq	r0, {r2, r3, r8, ip, lr}
 2cc:	01f30004 	mvnseq	r0, r4
 2d0:	00009f53 	andeq	r9, r0, r3, asr pc
 2d4:	00000000 	andeq	r0, r0, r0
 2d8:	50880000 	addpl	r0, r8, r0
 2dc:	50a80800 	adcpl	r0, r8, r0, lsl #16
 2e0:	00040800 	andeq	r0, r4, r0, lsl #16
 2e4:	9f018874 	svcls	0x00018874
 2e8:	080050e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, ip, lr}
 2ec:	080050f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, ip, lr}
 2f0:	88740004 	ldmdahi	r4!, {r2}^
 2f4:	00009f01 	andeq	r9, r0, r1, lsl #30
 2f8:	00000000 	andeq	r0, r0, r0
 2fc:	50740000 	rsbspl	r0, r4, r0
 300:	50c20800 	sbcpl	r0, r2, r0, lsl #16
 304:	00010800 	andeq	r0, r1, r0, lsl #16
 308:	0050c254 	subseq	ip, r0, r4, asr r2
 30c:	0050d608 	subseq	sp, r0, r8, lsl #12
 310:	50000108 	andpl	r0, r0, r8, lsl #2
 314:	080050d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, ip, lr}
 318:	08005104 	stmdaeq	r0, {r2, r8, ip, lr}
 31c:	00540001 	subseq	r0, r4, r1
 320:	00000000 	andeq	r0, r0, r0
 324:	00000000 	andeq	r0, r0, r0
 328:	00000000 	andeq	r0, r0, r0
 32c:	01000000 	mrseq	r0, (UNDEF: 0)
 330:	00005000 	andeq	r5, r0, r0
 334:	00000000 	andeq	r0, r0, r0
 338:	00010000 	andeq	r0, r1, r0
 33c:	00000059 	andeq	r0, r0, r9, asr r0
 340:	00000000 	andeq	r0, r0, r0
 344:	00000000 	andeq	r0, r0, r0
 348:	00000000 	andeq	r0, r0, r0
 34c:	51000100 	mrspl	r0, (UNDEF: 16)
 350:	00000000 	andeq	r0, r0, r0
 354:	00000000 	andeq	r0, r0, r0
 358:	00560001 	subseq	r0, r6, r1
 35c:	00000000 	andeq	r0, r0, r0
 360:	00000000 	andeq	r0, r0, r0
 364:	00000000 	andeq	r0, r0, r0
 368:	01000000 	mrseq	r0, (UNDEF: 0)
 36c:	00005700 	andeq	r5, r0, r0, lsl #14
 370:	00000000 	andeq	r0, r0, r0
 374:	00010000 	andeq	r0, r1, r0
 378:	00000053 	andeq	r0, r0, r3, asr r0
 37c:	00000000 	andeq	r0, r0, r0
 380:	00000000 	andeq	r0, r0, r0
 384:	00000000 	andeq	r0, r0, r0
 388:	5a000100 	bpl	790 <_Min_Stack_Size+0x390>
 38c:	00000000 	andeq	r0, r0, r0
 390:	00000000 	andeq	r0, r0, r0
 394:	005a0001 	subseq	r0, sl, r1
 398:	00000000 	andeq	r0, r0, r0
 39c:	00000000 	andeq	r0, r0, r0
 3a0:	00000000 	andeq	r0, r0, r0
 3a4:	04000000 	streq	r0, [r0], #-0
 3a8:	01887700 	orreq	r7, r8, r0, lsl #14
 3ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 3b0:	00000000 	andeq	r0, r0, r0
 3b4:	77000400 	strvc	r0, [r0, -r0, lsl #8]
 3b8:	009f0188 	addseq	r0, pc, r8, lsl #3
 3bc:	00000000 	andeq	r0, r0, r0
 3c0:	04000000 	streq	r0, [r0], #-0
 3c4:	01887a00 	orreq	r7, r8, r0, lsl #20
 3c8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 3cc:	00000000 	andeq	r0, r0, r0
 3d0:	00000000 	andeq	r0, r0, r0
 3d4:	00000000 	andeq	r0, r0, r0
 3d8:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
 3dc:	00009f7f 	andeq	r9, r0, pc, ror pc
 3e0:	00000000 	andeq	r0, r0, r0
 3e4:	00010000 	andeq	r0, r1, r0
 3e8:	00000055 	andeq	r0, r0, r5, asr r0
 3ec:	00000000 	andeq	r0, r0, r0
 3f0:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 3f4:	00000000 	andeq	r0, r0, r0
 3f8:	00000000 	andeq	r0, r0, r0
 3fc:	00000000 	andeq	r0, r0, r0
 400:	00000000 	andeq	r0, r0, r0
 404:	75310005 	ldrvc	r0, [r1, #-5]!
 408:	009f2400 	addseq	r2, pc, r0, lsl #8
 40c:	00000000 	andeq	r0, r0, r0
 410:	05000000 	streq	r0, [r0, #-0]
 414:	01753100 	cmneq	r5, r0, lsl #2
 418:	00009f24 	andeq	r9, r0, r4, lsr #30
 41c:	00000000 	andeq	r0, r0, r0
 420:	00050000 	andeq	r0, r5, r0
 424:	24007531 	strcs	r7, [r0], #-1329	; 0xfffffacf
 428:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 42c:	00000000 	andeq	r0, r0, r0
 430:	00000000 	andeq	r0, r0, r0
 434:	00000000 	andeq	r0, r0, r0
 438:	52000100 	andpl	r0, r0, #0, 2
 43c:	00000000 	andeq	r0, r0, r0
 440:	00000000 	andeq	r0, r0, r0
 444:	00520001 	subseq	r0, r2, r1
 448:	00000000 	andeq	r0, r0, r0
 44c:	01000000 	mrseq	r0, (UNDEF: 0)
 450:	00005200 	andeq	r5, r0, r0, lsl #4
 454:	00000000 	andeq	r0, r0, r0
 458:	00000000 	andeq	r0, r0, r0
 45c:	00000000 	andeq	r0, r0, r0
 460:	00010000 	andeq	r0, r1, r0
 464:	0000005b 	andeq	r0, r0, fp, asr r0
 468:	00000000 	andeq	r0, r0, r0
 46c:	Address 0x000000000000046c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	08005010 	stmdaeq	r0, {r4, ip, lr}
  14:	0000000a 	andeq	r0, r0, sl
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000000 	andeq	r0, r0, r0
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	010b0002 	tsteq	fp, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	0800026c 	stmdaeq	r0, {r2, r3, r5, r6, r9}
  34:	0000009e 	muleq	r0, lr, r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000000 	andeq	r0, r0, r0
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	01cd0002 	biceq	r0, sp, r2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	0800501c 	stmdaeq	r0, {r2, r3, r4, ip, lr}
  54:	0000000c 	andeq	r0, r0, ip
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	02d70002 	sbcseq	r0, r7, #2
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	08005028 	stmdaeq	r0, {r3, r5, ip, lr}
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	04120002 	ldreq	r0, [r2], #-2
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	0800503c 	stmdaeq	r0, {r2, r3, r4, r5, ip, lr}
  94:	0000002c 	andeq	r0, r0, ip, lsr #32
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00000014 	andeq	r0, r0, r4, lsl r0
  a4:	05010002 	streq	r0, [r1, #-2]
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	00000000 	andeq	r0, r0, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	0000001c 	andeq	r0, r0, ip, lsl r0
  bc:	0d950002 	ldceq	0, cr0, [r5, #8]
  c0:	00040000 	andeq	r0, r4, r0
  c4:	00000000 	andeq	r0, r0, r0
  c8:	08005068 	stmdaeq	r0, {r3, r5, r6, ip, lr}
  cc:	000000a4 	andeq	r0, r0, r4, lsr #1
  d0:	00000000 	andeq	r0, r0, r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	00000024 	andeq	r0, r0, r4, lsr #32
  dc:	16c90002 	strbne	r0, [r9], r2
  e0:	00040000 	andeq	r0, r4, r0
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0800510c 	stmdaeq	r0, {r2, r3, r8, ip, lr}
  ec:	00000014 	andeq	r0, r0, r4, lsl r0
  f0:	00000000 	andeq	r0, r0, r0
  f4:	000000d4 	ldrdeq	r0, [r0], -r4
  f8:	00000000 	andeq	r0, r0, r0
  fc:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	08005010 	stmdaeq	r0, {r4, ip, lr}
   4:	0800501a 	stmdaeq	r0, {r1, r3, r4, ip, lr}
   8:	00000000 	andeq	r0, r0, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	0800501c 	stmdaeq	r0, {r2, r3, r4, ip, lr}
  14:	08005028 	stmdaeq	r0, {r3, r5, ip, lr}
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000000 	andeq	r0, r0, r0
  20:	08005028 	stmdaeq	r0, {r3, r5, ip, lr}
  24:	0800503c 	stmdaeq	r0, {r2, r3, r4, r5, ip, lr}
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	0800503c 	stmdaeq	r0, {r2, r3, r4, r5, ip, lr}
  34:	08005068 	stmdaeq	r0, {r3, r5, r6, ip, lr}
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000000 	andeq	r0, r0, r0
  40:	08005068 	stmdaeq	r0, {r3, r5, r6, ip, lr}
  44:	0800510c 	stmdaeq	r0, {r2, r3, r8, ip, lr}
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000001 	andeq	r0, r0, r1
  54:	00000001 	andeq	r0, r0, r1
  58:	00000001 	andeq	r0, r0, r1
  5c:	00000001 	andeq	r0, r0, r1
  60:	00000000 	andeq	r0, r0, r0
  64:	00000000 	andeq	r0, r0, r0
  68:	0800510c 	stmdaeq	r0, {r2, r3, r8, ip, lr}
  6c:	08005120 	stmdaeq	r0, {r5, r8, ip, lr}
  70:	00000001 	andeq	r0, r0, r1
  74:	00000001 	andeq	r0, r0, r1
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000da 	ldrdeq	r0, [r0], -sl
   4:	00c30002 	sbceq	r0, r3, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  28:	72732f2e 	rsbsvc	r2, r3, #46, 30	; 0xb8
  2c:	696c2f63 	stmdbvs	ip!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
  30:	64747362 	ldrbtvs	r7, [r4], #-866	; 0xfffffc9e
  34:	2d2b2b63 	fstmdbxcs	fp!, {d2-d50}	;@ Deprecated
  38:	6c2f3376 	stcvs	3, cr3, [pc], #-472	; fffffe68 <_estack+0xdffafe69>
  3c:	75736269 	ldrbvc	r6, [r3, #-617]!	; 0xfffffd97
  40:	2b2b6370 	blcs	ad8e08 <_Min_Stack_Size+0xad8a08>
  44:	75622f00 	strbvc	r2, [r2, #-3840]!	; 0xfffff100
  48:	2f646c69 	svccs	0x00646c69
  4c:	7362696c 	cmnvc	r2, #108, 18	; 0x1b0000
  50:	2b636474 	blcs	18d9228 <_Min_Stack_Size+0x18d8e28>
  54:	72612d2b 	rsbvc	r2, r1, #2752	; 0xac0
  58:	6f6e2d6d 	svcvs	0x006e2d6d
  5c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  60:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  64:	664e465f 			; <UNDEFINED> instruction: 0x664e465f
  68:	6c2f6764 	stcvs	7, cr6, [pc], #-400	; fffffee0 <_estack+0xdffafee1>
  6c:	74736269 	ldrbtvc	r6, [r3], #-617	; 0xfffffd97
  70:	2b2b6364 	blcs	ad8e08 <_Min_Stack_Size+0xad8a08>
  74:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  78:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  7c:	61652d65 	cmnvs	r5, r5, ror #26
  80:	382d6962 	stmdacc	sp!, {r1, r5, r6, r8, fp, sp, lr}
  84:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  88:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  8c:	63647473 	cmnvs	r4, #1929379840	; 0x73000000
  90:	762d2b2b 	strtvc	r2, [sp], -fp, lsr #22
  94:	696c2f33 	stmdbvs	ip!, {r0, r1, r4, r5, r8, r9, sl, fp, sp}^
  98:	70757362 	rsbsvc	r7, r5, r2, ror #6
  9c:	002b2b63 	eoreq	r2, fp, r3, ror #22
  a0:	65746100 	ldrbvs	r6, [r4, #-256]!	; 0xffffff00
  a4:	5f746978 	svcpl	0x00746978
  a8:	2e6d7261 	cdpcs	2, 6, cr7, cr13, cr1, {3}
  ac:	01006363 	tsteq	r0, r3, ror #6
  b0:	623c0000 	eorsvs	r0, ip, #0
  b4:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
  b8:	3e6e692d 	cdpcc	9, 6, cr6, cr14, cr13, {1}
  bc:	00000000 	andeq	r0, r0, r0
  c0:	61787863 	cmnvs	r8, r3, ror #16
  c4:	682e6962 	stmdavs	lr!, {r1, r5, r6, r8, fp, sp, lr}
  c8:	00000200 	andeq	r0, r0, r0, lsl #4
  cc:	02050000 	andeq	r0, r5, #0
  d0:	08005010 	stmdaeq	r0, {r4, ip, lr}
  d4:	01012103 	tsteq	r1, r3, lsl #2
  d8:	00040221 	andeq	r0, r4, r1, lsr #4
  dc:	008a0101 	addeq	r0, sl, r1, lsl #2
  e0:	00020000 	andeq	r0, r2, r0
  e4:	00000048 	andeq	r0, r0, r8, asr #32
  e8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
  ec:	0101000d 	tsteq	r1, sp
  f0:	00000101 	andeq	r0, r0, r1, lsl #2
  f4:	00000100 	andeq	r0, r0, r0, lsl #2
  f8:	2f2e2e01 	svccs	0x002e2e01
  fc:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 100:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 104:	2f2e2e2f 	svccs	0x002e2e2f
 108:	2f637273 	svccs	0x00637273
 10c:	6762696c 	strbvs	r6, [r2, -ip, ror #18]!
 110:	632f6363 			; <UNDEFINED> instruction: 0x632f6363
 114:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
 118:	72612f67 	rsbvc	r2, r1, #412	; 0x19c
 11c:	6900006d 	stmdbvs	r0, {r0, r2, r3, r5, r6}
 120:	37656565 	strbcc	r6, [r5, -r5, ror #10]!
 124:	642d3435 	strtvs	r3, [sp], #-1077	; 0xfffffbcb
 128:	00532e66 	subseq	r2, r3, r6, ror #28
 12c:	00000001 	andeq	r0, r0, r1
 130:	6c020500 	cfstr32vs	mvfx0, [r2], {-0}
 134:	03080002 	movweq	r0, #32770	; 0x8002
 138:	2f010abc 	svccs	0x00010abc
 13c:	2f2f212f 	svccs	0x002f212f
 140:	2f2f2f23 	svccs	0x002f2f23
 144:	2f212f2f 	svccs	0x00212f2f
 148:	2f232f23 	svccs	0x00232f23
 14c:	2f232f21 	svccs	0x00232f21
 150:	32302f2f 	eorscc	r2, r0, #47, 30	; 0xbc
 154:	2f2f212f 	svccs	0x002f212f
 158:	2f2f4b2f 	svccs	0x002f4b2f
 15c:	2f212f23 	svccs	0x00212f23
 160:	232f2f21 			; <UNDEFINED> instruction: 0x232f2f21
 164:	022f2f2f 	eoreq	r2, pc, #47, 30	; 0xbc
 168:	01010001 	tsteq	r1, r1
 16c:	000000c0 	andeq	r0, r0, r0, asr #1
 170:	00a90002 	adceq	r0, r9, r2
 174:	01020000 	mrseq	r0, (UNDEF: 2)
 178:	000d0efb 	strdeq	r0, [sp], -fp
 17c:	01010101 	tsteq	r1, r1, lsl #2
 180:	01000000 	mrseq	r0, (UNDEF: 0)
 184:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 188:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 18c:	2f2e2e2f 	svccs	0x002e2e2f
 190:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 194:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 198:	2f2e2e2f 	svccs	0x002e2e2f
 19c:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440	; 0xfffffe48
 1a0:	6c2f6269 	sfmvs	f6, 4, [pc], #-420	; 4 <_Min_Heap_Size-0x1fc>
 1a4:	2f636269 	svccs	0x00636269
 1a8:	6c647473 	cfstrdvs	mvd7, [r4], #-460	; 0xfffffe34
 1ac:	2f006269 	svccs	0x00006269
 1b0:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
 1b4:	656e2f64 	strbvs	r2, [lr, #-3940]!	; 0xfffff09c
 1b8:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
 1bc:	777a352d 	ldrbvc	r3, [sl, -sp, lsr #10]!
 1c0:	2f457870 	svccs	0x00457870
 1c4:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440	; 0xfffffe48
 1c8:	322d6269 	eorcc	r6, sp, #-1879048186	; 0x90000006
 1cc:	302e322e 	eorcc	r3, lr, lr, lsr #4
 1d0:	7469672b 	strbtvc	r6, [r9], #-1835	; 0xfffff8d5
 1d4:	35313032 	ldrcc	r3, [r1, #-50]!	; 0xffffffce
 1d8:	30333830 	eorscc	r3, r3, r0, lsr r8
 1dc:	3361352e 	cmncc	r1, #192937984	; 0xb800000
 1e0:	36333564 	ldrtcc	r3, [r3], -r4, ror #10
 1e4:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 1e8:	2f62696c 	svccs	0x0062696c
 1ec:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 1f0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 1f4:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 1f8:	74610000 	strbtvc	r0, [r1], #-0
 1fc:	74697865 	strbtvc	r7, [r9], #-2149	; 0xfffff79b
 200:	0100632e 	tsteq	r0, lr, lsr #6
 204:	74610000 	strbtvc	r0, [r1], #-0
 208:	74697865 	strbtvc	r7, [r9], #-2149	; 0xfffff79b
 20c:	0100682e 	tsteq	r0, lr, lsr #16
 210:	74730000 	ldrbtvc	r0, [r3], #-0
 214:	62696c64 	rsbvs	r6, r9, #100, 24	; 0x6400
 218:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
 21c:	00000000 	andeq	r0, r0, r0
 220:	501c0205 	andspl	r0, ip, r5, lsl #4
 224:	3f030800 	svccc	0x00030800
 228:	02210101 	eoreq	r0, r1, #1073741824	; 0x40000000
 22c:	01010005 	tsteq	r1, r5
 230:	00000072 	andeq	r0, r0, r2, ror r0
 234:	00570002 	subseq	r0, r7, r2
 238:	01020000 	mrseq	r0, (UNDEF: 2)
 23c:	000d0efb 	strdeq	r0, [sp], -fp
 240:	01010101 	tsteq	r1, r1, lsl #2
 244:	01000000 	mrseq	r0, (UNDEF: 0)
 248:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 24c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 250:	2f2e2e2f 	svccs	0x002e2e2f
 254:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 258:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 25c:	2f2e2e2f 	svccs	0x002e2e2f
 260:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440	; 0xfffffe48
 264:	6c2f6269 	sfmvs	f6, 4, [pc], #-420	; c8 <_Min_Heap_Size-0x138>
 268:	2f636269 	svccs	0x00636269
 26c:	6c647473 	cfstrdvs	mvd7, [r4], #-460	; 0xfffffe34
 270:	00006269 	andeq	r6, r0, r9, ror #4
 274:	5f617863 	svcpl	0x00617863
 278:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
 27c:	632e7469 			; <UNDEFINED> instruction: 0x632e7469
 280:	00000100 	andeq	r0, r0, r0, lsl #2
 284:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
 288:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
 28c:	00000100 	andeq	r0, r0, r0, lsl #2
 290:	02050000 	andeq	r0, r5, #0
 294:	08005028 	stmdaeq	r0, {r3, r5, ip, lr}
 298:	20011403 	andcs	r1, r1, r3, lsl #8
 29c:	3d2e0a03 	vstmdbcc	lr!, {s0-s2}
 2a0:	0002022d 	andeq	r0, r2, sp, lsr #4
 2a4:	009b0101 	addseq	r0, fp, r1, lsl #2
 2a8:	00020000 	andeq	r0, r2, r0
 2ac:	00000078 	andeq	r0, r0, r8, ror r0
 2b0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 2b4:	0101000d 	tsteq	r1, sp
 2b8:	00000101 	andeq	r0, r0, r1, lsl #2
 2bc:	00000100 	andeq	r0, r0, r0, lsl #2
 2c0:	2f2e2e01 	svccs	0x002e2e01
 2c4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 2c8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 2cc:	2f2e2e2f 	svccs	0x002e2e2f
 2d0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 2d4:	656e2f2e 	strbvs	r2, [lr, #-3886]!	; 0xfffff0d2
 2d8:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
 2dc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 2e0:	696d2f63 	stmdbvs	sp!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
 2e4:	2f006373 	svccs	0x00006373
 2e8:	2f727375 	svccs	0x00727375
 2ec:	2f62696c 	svccs	0x0062696c
 2f0:	2f636367 	svccs	0x00636367
 2f4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 2f8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 2fc:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 300:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
 304:	2f332e39 	svccs	0x00332e39
 308:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 30c:	00656475 	rsbeq	r6, r5, r5, ror r4
 310:	6e696600 	cdpvs	6, 6, cr6, cr9, cr0, {0}
 314:	00632e69 	rsbeq	r2, r3, r9, ror #28
 318:	73000001 	movwvc	r0, #1
 31c:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
 320:	00682e66 	rsbeq	r2, r8, r6, ror #28
 324:	00000002 	andeq	r0, r0, r2
 328:	3c020500 	cfstr32cc	mvfx0, [r2], {-0}
 32c:	03080050 	movweq	r0, #32848	; 0x8050
 330:	3d240118 	stfccs	f0, [r4, #-96]!	; 0xffffffa0
 334:	03040200 	movweq	r0, #16896	; 0x4200
 338:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
 33c:	2d324903 	ldccs	9, cr4, [r2, #-12]!
 340:	01000602 	tsteq	r0, r2, lsl #12
 344:	0000f001 	andeq	pc, r0, r1
 348:	ea000200 	b	b50 <_Min_Stack_Size+0x750>
 34c:	02000000 	andeq	r0, r0, #0
 350:	0d0efb01 	vstreq	d15, [lr, #-4]
 354:	01010100 	mrseq	r0, (UNDEF: 17)
 358:	00000001 	andeq	r0, r0, r1
 35c:	01000001 	tsteq	r0, r1
 360:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
 364:	6e2f646c 	cdpvs	4, 2, cr6, cr15, cr12, {3}
 368:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 36c:	7a352d62 	bvc	d4b8fc <_Min_Stack_Size+0xd4b4fc>
 370:	45787077 	ldrbmi	r7, [r8, #-119]!	; 0xffffff89
 374:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 378:	2d62696c 	stclcs	9, cr6, [r2, #-432]!	; 0xfffffe50
 37c:	2e322e32 	mrccs	14, 1, r2, cr2, cr2, {1}
 380:	69672b30 	stmdbvs	r7!, {r4, r5, r8, r9, fp, sp}^
 384:	31303274 	teqcc	r0, r4, ror r2
 388:	33383035 	teqcc	r8, #53	; 0x35
 38c:	61352e30 	teqvs	r5, r0, lsr lr
 390:	33356433 	teqcc	r5, #855638016	; 0x33000000
 394:	656e2f36 	strbvs	r2, [lr, #-3894]!	; 0xfffff0ca
 398:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
 39c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 3a0:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
 3a4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 3a8:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 3ac:	752f0073 	strvc	r0, [pc, #-115]!	; 341 <_Min_Heap_Size+0x141>
 3b0:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; 1ec <_Min_Heap_Size-0x14>
 3b4:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
 3b8:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
 3bc:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 3c0:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 3c4:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 3c8:	392e342f 	stmdbcc	lr!, {r0, r1, r2, r3, r5, sl, ip, sp}
 3cc:	692f332e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, r9, ip, sp}	; <UNPREDICTABLE>
 3d0:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 3d4:	2e006564 	cfsh32cs	mvfx6, mvfx0, #52
 3d8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 3dc:	2f2e2e2f 	svccs	0x002e2e2f
 3e0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 3e4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 3e8:	2f2e2e2f 	svccs	0x002e2e2f
 3ec:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440	; 0xfffffe48
 3f0:	6c2f6269 	sfmvs	f6, 4, [pc], #-420	; 254 <_Min_Heap_Size+0x54>
 3f4:	2f636269 	svccs	0x00636269
 3f8:	6e656572 	mcrvs	5, 3, r6, cr5, cr2, {3}
 3fc:	6c000074 	stcvs	0, cr0, [r0], {116}	; 0x74
 400:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
 404:	00010068 	andeq	r0, r1, r8, rrx
 408:	79745f00 	ldmdbvc	r4!, {r8, r9, sl, fp, ip, lr}^
 40c:	2e736570 	mrccs	5, 3, r6, cr3, cr0, {3}
 410:	00010068 	andeq	r0, r1, r8, rrx
 414:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 418:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
 41c:	00020068 	andeq	r0, r2, r8, rrx
 420:	65657200 	strbvs	r7, [r5, #-512]!	; 0xfffffe00
 424:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 428:	00000100 	andeq	r0, r0, r0, lsl #2
 42c:	75706d69 	ldrbvc	r6, [r0, #-3433]!	; 0xfffff297
 430:	632e6572 			; <UNDEFINED> instruction: 0x632e6572
 434:	00000300 	andeq	r0, r0, r0, lsl #6
 438:	00019200 	andeq	r9, r1, r0, lsl #4
 43c:	4f000200 	svcmi	0x00000200
 440:	02000001 	andeq	r0, r0, #1
 444:	0d0efb01 	vstreq	d15, [lr, #-4]
 448:	01010100 	mrseq	r0, (UNDEF: 17)
 44c:	00000001 	andeq	r0, r0, r1
 450:	01000001 	tsteq	r0, r1
 454:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 458:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 45c:	2f2e2e2f 	svccs	0x002e2e2f
 460:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 464:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 468:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 46c:	2f62696c 	svccs	0x0062696c
 470:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 474:	6474732f 	ldrbtvs	r7, [r4], #-815	; 0xfffffcd1
 478:	0062696c 	rsbeq	r6, r2, ip, ror #18
 47c:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
 480:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 484:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 488:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 48c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 490:	61652d65 	cmnvs	r5, r5, ror #26
 494:	342f6962 	strtcc	r6, [pc], #-2402	; 49c <_Min_Stack_Size+0x9c>
 498:	332e392e 			; <UNDEFINED> instruction: 0x332e392e
 49c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 4a0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 4a4:	75622f00 	strbvc	r2, [r2, #-3840]!	; 0xfffff100
 4a8:	2f646c69 	svccs	0x00646c69
 4ac:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440	; 0xfffffe48
 4b0:	352d6269 	strcc	r6, [sp, #-617]!	; 0xfffffd97
 4b4:	7870777a 	ldmdavc	r0!, {r1, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
 4b8:	656e2f45 	strbvs	r2, [lr, #-3909]!	; 0xfffff0bb
 4bc:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
 4c0:	322e322d 	eorcc	r3, lr, #-805306366	; 0xd0000002
 4c4:	672b302e 	strvs	r3, [fp, -lr, lsr #32]!
 4c8:	30327469 	eorscc	r7, r2, r9, ror #8
 4cc:	38303531 	ldmdacc	r0!, {r0, r4, r5, r8, sl, ip, sp}
 4d0:	352e3033 	strcc	r3, [lr, #-51]!	; 0xffffffcd
 4d4:	35643361 	strbcc	r3, [r4, #-865]!	; 0xfffffc9f
 4d8:	6e2f3633 	mcrvs	6, 1, r3, cr15, cr3, {1}
 4dc:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 4e0:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
 4e4:	692f6362 	stmdbvs	pc!, {r1, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
 4e8:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 4ec:	732f6564 			; <UNDEFINED> instruction: 0x732f6564
 4f0:	2f007379 	svccs	0x00007379
 4f4:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
 4f8:	656e2f64 	strbvs	r2, [lr, #-3940]!	; 0xfffff09c
 4fc:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
 500:	777a352d 	ldrbvc	r3, [sl, -sp, lsr #10]!
 504:	2f457870 	svccs	0x00457870
 508:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440	; 0xfffffe48
 50c:	322d6269 	eorcc	r6, sp, #-1879048186	; 0x90000006
 510:	302e322e 	eorcc	r3, lr, lr, lsr #4
 514:	7469672b 	strbtvc	r6, [r9], #-1835	; 0xfffff8d5
 518:	35313032 	ldrcc	r3, [r1, #-50]!	; 0xffffffce
 51c:	30333830 	eorscc	r3, r3, r0, lsr r8
 520:	3361352e 	cmncc	r1, #192937984	; 0xb800000
 524:	36333564 	ldrtcc	r3, [r3], -r4, ror #10
 528:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 52c:	2f62696c 	svccs	0x0062696c
 530:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 534:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 538:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 53c:	5f5f0000 	svcpl	0x005f0000
 540:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
 544:	632e7469 			; <UNDEFINED> instruction: 0x632e7469
 548:	00000100 	andeq	r0, r0, r0, lsl #2
 54c:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
 550:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
 554:	00000200 	andeq	r0, r0, r0, lsl #4
 558:	6b636f6c 	blvs	18dc310 <_Min_Stack_Size+0x18dbf10>
 55c:	0300682e 	movweq	r6, #2094	; 0x82e
 560:	745f0000 	ldrbvc	r0, [pc], #-0	; 568 <_Min_Stack_Size+0x168>
 564:	73657079 	cmnvc	r5, #121	; 0x79
 568:	0300682e 	movweq	r6, #2094	; 0x82e
 56c:	65720000 	ldrbvs	r0, [r2, #-0]!
 570:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
 574:	00030068 	andeq	r0, r3, r8, rrx
 578:	65746100 	ldrbvs	r6, [r4, #-256]!	; 0xffffff00
 57c:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
 580:	00010068 	andeq	r0, r1, r8, rrx
 584:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 588:	2e62696c 	cdpcs	9, 6, cr6, cr2, cr12, {3}
 58c:	00040068 	andeq	r0, r4, r8, rrx
 590:	05000000 	streq	r0, [r0, #-0]
 594:	00506802 	subseq	r6, r0, r2, lsl #16
 598:	00c70308 	sbceq	r0, r7, r8, lsl #6
 59c:	78033601 	stmdavc	r3, {r0, r9, sl, ip, sp}
 5a0:	4a09034a 	bmi	2412d0 <_Min_Stack_Size+0x240ed0>
 5a4:	4a1e0322 	bmi	781234 <_Min_Stack_Size+0x780e34>
 5a8:	1f3c1803 	svcne	0x003c1803
 5ac:	2f1e5a2f 	svccs	0x001e5a2f
 5b0:	214e232f 	cmpcs	lr, pc, lsr #6
 5b4:	312e4703 			; <UNDEFINED> instruction: 0x312e4703
 5b8:	212d364b 			; <UNDEFINED> instruction: 0x212d364b
 5bc:	2f2d312f 	svccs	0x002d312f
 5c0:	3c1b0335 	ldccc	3, cr0, [fp], {53}	; 0x35
 5c4:	03664603 	cmneq	r6, #3145728	; 0x300000
 5c8:	08025809 	stmdaeq	r2, {r0, r3, fp, ip, lr}
 5cc:	c4010100 	strgt	r0, [r1], #-256	; 0xffffff00
 5d0:	02000001 	andeq	r0, r0, #1
 5d4:	00014800 	andeq	r4, r1, r0, lsl #16
 5d8:	fb010200 	blx	40de2 <_Min_Stack_Size+0x409e2>
 5dc:	01000d0e 	tsteq	r0, lr, lsl #26
 5e0:	00010101 	andeq	r0, r1, r1, lsl #2
 5e4:	00010000 	andeq	r0, r1, r0
 5e8:	2e2e0100 	sufcse	f0, f6, f0
 5ec:	2f2e2e2f 	svccs	0x002e2e2f
 5f0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 5f4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 5f8:	2f2e2e2f 	svccs	0x002e2e2f
 5fc:	6e2f2e2e 	cdpvs	14, 2, cr2, cr15, cr14, {1}
 600:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 604:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
 608:	732f6362 			; <UNDEFINED> instruction: 0x732f6362
 60c:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
 610:	622f0062 	eorvs	r0, pc, #98	; 0x62
 614:	646c6975 	strbtvs	r6, [ip], #-2421	; 0xfffff68b
 618:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 61c:	2d62696c 	stclcs	9, cr6, [r2, #-432]!	; 0xfffffe50
 620:	70777a35 	rsbsvc	r7, r7, r5, lsr sl
 624:	6e2f4578 	mcrvs	5, 1, r4, cr15, cr8, {3}
 628:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 62c:	2e322d62 	cdpcs	13, 3, cr2, cr2, cr2, {3}
 630:	2b302e32 	blcs	c0bf00 <_Min_Stack_Size+0xc0bb00>
 634:	32746967 	rsbscc	r6, r4, #1687552	; 0x19c000
 638:	30353130 	eorscc	r3, r5, r0, lsr r1
 63c:	2e303338 	mrccs	3, 1, r3, cr0, cr8, {1}
 640:	64336135 	ldrtvs	r6, [r3], #-309	; 0xfffffecb
 644:	2f363335 	svccs	0x00363335
 648:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440	; 0xfffffe48
 64c:	6c2f6269 	sfmvs	f6, 4, [pc], #-420	; 4b0 <_Min_Stack_Size+0xb0>
 650:	2f636269 	svccs	0x00636269
 654:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 658:	2f656475 	svccs	0x00656475
 65c:	00737973 	rsbseq	r7, r3, r3, ror r9
 660:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
 664:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 668:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 66c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 670:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 674:	61652d65 	cmnvs	r5, r5, ror #26
 678:	342f6962 	strtcc	r6, [pc], #-2402	; 680 <_Min_Stack_Size+0x280>
 67c:	332e392e 			; <UNDEFINED> instruction: 0x332e392e
 680:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 684:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 688:	75622f00 	strbvc	r2, [r2, #-3840]!	; 0xfffff100
 68c:	2f646c69 	svccs	0x00646c69
 690:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440	; 0xfffffe48
 694:	352d6269 	strcc	r6, [sp, #-617]!	; 0xfffffd97
 698:	7870777a 	ldmdavc	r0!, {r1, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
 69c:	656e2f45 	strbvs	r2, [lr, #-3909]!	; 0xfffff0bb
 6a0:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
 6a4:	322e322d 	eorcc	r3, lr, #-805306366	; 0xd0000002
 6a8:	672b302e 	strvs	r3, [fp, -lr, lsr #32]!
 6ac:	30327469 	eorscc	r7, r2, r9, ror #8
 6b0:	38303531 	ldmdacc	r0!, {r0, r4, r5, r8, sl, ip, sp}
 6b4:	352e3033 	strcc	r3, [lr, #-51]!	; 0xffffffcd
 6b8:	35643361 	strbcc	r3, [r4, #-865]!	; 0xfffffc9f
 6bc:	6e2f3633 	mcrvs	6, 1, r3, cr15, cr3, {1}
 6c0:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 6c4:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
 6c8:	692f6362 	stmdbvs	pc!, {r1, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
 6cc:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 6d0:	00006564 	andeq	r6, r0, r4, ror #10
 6d4:	61635f5f 	cmnvs	r3, pc, asr pc
 6d8:	615f6c6c 	cmpvs	pc, ip, ror #24
 6dc:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
 6e0:	00632e74 	rsbeq	r2, r3, r4, ror lr
 6e4:	6c000001 	stcvs	0, cr0, [r0], {1}
 6e8:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
 6ec:	00020068 	andeq	r0, r2, r8, rrx
 6f0:	79745f00 	ldmdbvc	r4!, {r8, r9, sl, fp, ip, lr}^
 6f4:	2e736570 	mrccs	5, 3, r6, cr3, cr0, {3}
 6f8:	00020068 	andeq	r0, r2, r8, rrx
 6fc:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 700:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
 704:	00030068 	andeq	r0, r3, r8, rrx
 708:	65657200 	strbvs	r7, [r5, #-512]!	; 0xfffffe00
 70c:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 710:	00000200 	andeq	r0, r0, r0, lsl #4
 714:	6c647473 	cfstrdvs	mvd7, [r4], #-460	; 0xfffffe34
 718:	682e6269 	stmdavs	lr!, {r0, r3, r5, r6, r9, sp, lr}
 71c:	00000400 	andeq	r0, r0, r0, lsl #8
 720:	02050000 	andeq	r0, r5, #0
 724:	0800510c 	stmdaeq	r0, {r2, r3, r8, ip, lr}
 728:	13012d03 	movwne	r2, #7427	; 0x1d03
 72c:	00080231 	andeq	r0, r8, r1, lsr r2
 730:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
 734:	00000002 	andeq	r0, r0, r2
 738:	00c30300 	sbceq	r0, r3, r0, lsl #6
 73c:	0f038201 	svceq	0x00038201
 740:	03433e3c 	movteq	r3, #15932	; 0x3e3c
 744:	77036610 	smladvc	r3, r0, r6, r6
 748:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 74c:	06200602 	strteq	r0, [r0], -r2, lsl #12
 750:	034a7903 	movteq	r7, #43267	; 0xa903
 754:	0033582c 	eorseq	r5, r3, ip, lsr #16
 758:	06010402 	streq	r0, [r1], -r2, lsl #8
 75c:	1b44063c 	blne	1102054 <_Min_Stack_Size+0x1101c54>
 760:	bf032f33 	svclt	0x00032f33
 764:	ce032e7f 	mcrgt	14, 0, r2, cr3, cr15, {3}
 768:	46032e00 	strmi	r2, [r3], -r0, lsl #28
 76c:	2f211f3c 	svccs	0x00211f3c
 770:	2b343130 	blcs	d0cc38 <_Min_Stack_Size+0xd0c838>
 774:	032e6e03 			; <UNDEFINED> instruction: 0x032e6e03
 778:	032f2e15 			; <UNDEFINED> instruction: 0x032f2e15
 77c:	02002009 	andeq	r2, r0, #9
 780:	3c060104 	stfccs	f0, [r6], {4}
 784:	58780306 	ldmdapl	r8!, {r1, r2, r8, r9}^
 788:	20035a4b 	andcs	r5, r3, fp, asr #20
 78c:	ba032158 	blt	c8cf4 <_Min_Stack_Size+0xc88f4>
 790:	0802207f 	stmdaeq	r2, {r0, r1, r2, r3, r4, r5, r6, sp}
 794:	Address 0x0000000000000794 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
   4:	6c2f646c 	cfstrsvs	mvf6, [pc], #-432	; fffffe5c <_estack+0xdffafe5d>
   8:	74736269 	ldrbtvc	r6, [r3], #-617	; 0xfffffd97
   c:	2b2b6364 	blcs	ad8da4 <_Min_Stack_Size+0xad89a4>
  10:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  14:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  18:	61652d65 	cmnvs	r5, r5, ror #26
  1c:	5f2d6962 	svcpl	0x002d6962
  20:	64664e46 	strbtvs	r4, [r6], #-3654	; 0xfffff1ba
  24:	696c2f67 	stmdbvs	ip!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp}^
  28:	64747362 	ldrbtvs	r7, [r4], #-866	; 0xfffffc9e
  2c:	2d2b2b63 	fstmdbxcs	fp!, {d2-d50}	;@ Deprecated
  30:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  34:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  38:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  3c:	2f382d69 	svccs	0x00382d69
  40:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  44:	72612f64 	rsbvc	r2, r1, #100, 30	; 0x190
  48:	6537766d 	ldrvs	r7, [r7, #-1645]!	; 0xfffff993
  4c:	662f6d2d 	strtvs	r6, [pc], -sp, lsr #26
  50:	6c2f7570 	cfstr32vs	mvfx7, [pc], #-448	; fffffe98 <_estack+0xdffafe99>
  54:	74736269 	ldrbtvc	r6, [r3], #-617	; 0xfffffd97
  58:	2b2b6364 	blcs	ad8df0 <_Min_Stack_Size+0xad89f0>
  5c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  60:	63707573 	cmnvs	r0, #482344960	; 0x1cc00000
  64:	5f002b2b 	svcpl	0x00002b2b
  68:	7878635f 	ldmdavc	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^
  6c:	76696261 	strbtvc	r6, [r9], -r1, ror #4
  70:	5f5f0031 	svcpl	0x005f0031
  74:	62616561 	rsbvs	r6, r1, #406847488	; 0x18400000
  78:	00317669 	eorseq	r7, r1, r9, ror #12
  7c:	74736564 	ldrbtvc	r6, [r3], #-1380	; 0xfffffa9c
  80:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
  84:	5f00726f 	svcpl	0x0000726f
  88:	6165615f 	cmnvs	r5, pc, asr r1
  8c:	615f6962 	cmpvs	pc, r2, ror #18
  90:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
  94:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  98:	2b432055 	blcs	10c81f4 <_Min_Stack_Size+0x10c7df4>
  9c:	2e34202b 	cdpcs	0, 3, cr2, cr4, cr11, {1}
  a0:	20332e39 	eorscs	r2, r3, r9, lsr lr
  a4:	35313032 	ldrcc	r3, [r1, #-50]!	; 0xffffffce
  a8:	39323530 	ldmdbcc	r2!, {r4, r5, r8, sl, ip, sp}
  ac:	72702820 	rsbsvc	r2, r0, #32, 16	; 0x200000
  b0:	6c657265 	sfmvs	f7, 2, [r5], #-404	; 0xfffffe6c
  b4:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  b8:	6d2d2029 	stcvs	0, cr2, [sp, #-164]!	; 0xffffff5c
  bc:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
  c0:	6d2d2062 	stcvs	0, cr2, [sp, #-392]!	; 0xfffffe78
  c4:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  c8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  cc:	2d653776 	stclcs	7, cr3, [r5, #-472]!	; 0xfffffe28
  d0:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  d4:	616f6c66 	cmnvs	pc, r6, ror #24
  d8:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  dc:	61683d69 	cmnvs	r8, r9, ror #26
  e0:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  e4:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  e8:	7670663d 			; <UNDEFINED> instruction: 0x7670663d
  ec:	70732d34 	rsbsvc	r2, r3, r4, lsr sp
  f0:	3631642d 	ldrtcc	r6, [r1], -sp, lsr #8
  f4:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  f8:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
  fc:	616d2d20 	cmnvs	sp, r0, lsr #26
 100:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 104:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 108:	6d2d6537 	cfstr32vs	mvfx6, [sp, #-220]!	; 0xffffff24
 10c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 110:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 114:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 118:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
 11c:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
 120:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
 124:	34767066 	ldrbtcc	r7, [r6], #-102	; 0xffffff9a
 128:	2d70732d 	ldclcs	3, cr7, [r0, #-180]!	; 0xffffff4c
 12c:	20363164 	eorscs	r3, r6, r4, ror #2
 130:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
 134:	2d20324f 	sfmcs	f3, 4, [r0, #-316]!	; 0xfffffec4
 138:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; ffffffa8 <_estack+0xdffaffa9>
 13c:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
 140:	74696369 	strbtvc	r6, [r9], #-873	; 0xfffffc97
 144:	6d65742d 	cfstrdvs	mvd7, [r5, #-180]!	; 0xffffff4c
 148:	74616c70 	strbtvc	r6, [r1], #-3184	; 0xfffff390
 14c:	2d207365 	stccs	3, cr7, [r0, #-404]!	; 0xfffffe6c
 150:	6e617266 	cdpvs	2, 6, cr7, cr1, cr6, {3}
 154:	2d6d6f64 	stclcs	15, cr6, [sp, #-400]!	; 0xfffffe70
 158:	64656573 	strbtvs	r6, [r5], #-1395	; 0xfffffa8d
 15c:	6574613d 	ldrbvs	r6, [r4, #-317]!	; 0xfffffec3
 160:	5f746978 	svcpl	0x00746978
 164:	2e6d7261 	cdpcs	2, 6, cr7, cr13, cr1, {3}
 168:	2d206f6c 	stccs	15, cr6, [r0, #-432]!	; 0xfffffe50
 16c:	6e756666 	cdpvs	6, 7, cr6, cr5, cr6, {3}
 170:	6f697463 	svcvs	0x00697463
 174:	65732d6e 	ldrbvs	r2, [r3, #-3438]!	; 0xfffff292
 178:	6f697463 	svcvs	0x00697463
 17c:	2d20736e 	stccs	3, cr7, [r0, #-440]!	; 0xfffffe48
 180:	74616466 	strbtvc	r6, [r1], #-1126	; 0xfffffb9a
 184:	65732d61 	ldrbvs	r2, [r3, #-3425]!	; 0xfffff29f
 188:	6f697463 	svcvs	0x00697463
 18c:	6200736e 	andvs	r7, r0, #-1207959551	; 0xb8000001
 190:	006c6f6f 	rsbeq	r6, ip, pc, ror #30
 194:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 198:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 19c:	2f2e2e2f 	svccs	0x002e2e2f
 1a0:	732f2e2e 			; <UNDEFINED> instruction: 0x732f2e2e
 1a4:	6c2f6372 	stcvs	3, cr6, [pc], #-456	; ffffffe4 <_estack+0xdffaffe5>
 1a8:	74736269 	ldrbtvc	r6, [r3], #-617	; 0xfffffd97
 1ac:	2b2b6364 	blcs	ad8f44 <_Min_Stack_Size+0xad8b44>
 1b0:	2f33762d 	svccs	0x0033762d
 1b4:	7362696c 	cmnvc	r2, #108, 18	; 0x1b0000
 1b8:	2b637075 	blcs	18dc394 <_Min_Stack_Size+0x18dbf94>
 1bc:	74612f2b 	strbtvc	r2, [r1], #-3883	; 0xfffff0d5
 1c0:	74697865 	strbtvc	r7, [r9], #-2149	; 0xfffff79b
 1c4:	6d72615f 	ldfvse	f6, [r2, #-380]!	; 0xfffffe84
 1c8:	0063632e 	rsbeq	r6, r3, lr, lsr #6
 1cc:	78635f5f 	stmdavc	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
 1d0:	74615f61 	strbtvc	r5, [r1], #-3937	; 0xfffff09f
 1d4:	74697865 	strbtvc	r7, [r9], #-2149	; 0xfffff79b
 1d8:	6a626f00 	bvs	189bde0 <_Min_Stack_Size+0x189b9e0>
 1dc:	00746365 	rsbseq	r6, r4, r5, ror #6
 1e0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1e4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1e8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1ec:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 1f0:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1f4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1f8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1fc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 200:	615f5f00 	cmpvs	pc, r0, lsl #30
 204:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
 208:	79745f74 	ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 20c:	00736570 	rsbseq	r6, r3, r0, ror r5
 210:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 214:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 218:	2f2e2e2f 	svccs	0x002e2e2f
 21c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 220:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 224:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 228:	2f62696c 	svccs	0x0062696c
 22c:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 230:	6474732f 	ldrbtvs	r7, [r4], #-815	; 0xfffffcd1
 234:	2f62696c 	svccs	0x0062696c
 238:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
 23c:	632e7469 			; <UNDEFINED> instruction: 0x632e7469
 240:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 244:	6f6c2067 	svcvs	0x006c2067
 248:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 24c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 250:	2064656e 	rsbcs	r6, r4, lr, ror #10
 254:	00746e69 	rsbseq	r6, r4, r9, ror #28
 258:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 25c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 260:	61686320 	cmnvs	r8, r0, lsr #6
 264:	5f5f0072 	svcpl	0x005f0072
 268:	615f7465 	cmpvs	pc, r5, ror #8
 26c:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
 270:	5f5f0074 	svcpl	0x005f0074
 274:	69676572 	stmdbvs	r7!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 278:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
 27c:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
 280:	6f727074 	svcvs	0x00727074
 284:	5f5f0063 	svcpl	0x005f0063
 288:	6f5f7465 	svcvs	0x005f7465
 28c:	6978656e 	ldmdbvs	r8!, {r1, r2, r3, r5, r6, r8, sl, sp, lr}^
 290:	622f0074 	eorvs	r0, pc, #116	; 0x74
 294:	646c6975 	strbtvs	r6, [ip], #-2421	; 0xfffff68b
 298:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 29c:	2d62696c 	stclcs	9, cr6, [r2, #-432]!	; 0xfffffe50
 2a0:	70777a35 	rsbsvc	r7, r7, r5, lsr sl
 2a4:	6e2f4578 	mcrvs	5, 1, r4, cr15, cr8, {3}
 2a8:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 2ac:	2e322d62 	cdpcs	13, 3, cr2, cr2, cr2, {3}
 2b0:	2b302e32 	blcs	c0bb80 <_Min_Stack_Size+0xc0b780>
 2b4:	32746967 	rsbscc	r6, r4, #1687552	; 0x19c000
 2b8:	30353130 	eorscc	r3, r5, r0, lsr r1
 2bc:	2e303338 	mrccs	3, 1, r3, cr0, cr8, {1}
 2c0:	64336135 	ldrtvs	r6, [r3], #-309	; 0xfffffecb
 2c4:	2f363335 	svccs	0x00363335
 2c8:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
 2cc:	72612f64 	rsbvc	r2, r1, #100, 30	; 0x190
 2d0:	6f6e2d6d 	svcvs	0x006e2d6d
 2d4:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 2d8:	2f696261 	svccs	0x00696261
 2dc:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 2e0:	6d2d6537 	cfstr32vs	mvfx6, [sp, #-220]!	; 0xffffff24
 2e4:	7570662f 	ldrbvc	r6, [r0, #-1583]!	; 0xfffff9d1
 2e8:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 2ec:	2f62696c 	svccs	0x0062696c
 2f0:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 2f4:	6474732f 	ldrbtvs	r7, [r4], #-815	; 0xfffffcd1
 2f8:	0062696c 	rsbeq	r6, r2, ip, ror #18
 2fc:	74655f5f 	strbtvc	r5, [r5], #-3935	; 0xfffff0a1
 300:	6178635f 	cmnvs	r8, pc, asr r3
 304:	6f687300 	svcvs	0x00687300
 308:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 30c:	4700746e 	strmi	r7, [r0, -lr, ror #8]
 310:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 314:	392e3420 	stmdbcc	lr!, {r5, sl, ip, sp}
 318:	3220332e 	eorcc	r3, r0, #-1207959552	; 0xb8000000
 31c:	30353130 	eorscc	r3, r5, r0, lsr r1
 320:	20393235 	eorscs	r3, r9, r5, lsr r2
 324:	65727028 	ldrbvs	r7, [r2, #-40]!	; 0xffffffd8
 328:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 32c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 330:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 334:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
 338:	616d2d20 	cmnvs	sp, r0, lsr #26
 33c:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 340:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 344:	6d2d6537 	cfstr32vs	mvfx6, [sp, #-220]!	; 0xffffff24
 348:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 34c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 350:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 354:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
 358:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
 35c:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
 360:	34767066 	ldrbtcc	r7, [r6], #-102	; 0xffffff9a
 364:	2d70732d 	ldclcs	3, cr7, [r0, #-180]!	; 0xffffff4c
 368:	20363164 	eorscs	r3, r6, r4, ror #2
 36c:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
 370:	20626d75 	rsbcs	r6, r2, r5, ror sp
 374:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 378:	613d6863 	teqvs	sp, r3, ror #16
 37c:	37766d72 			; <UNDEFINED> instruction: 0x37766d72
 380:	206d2d65 	rsbcs	r2, sp, r5, ror #26
 384:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 388:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 38c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 390:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
 394:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 398:	663d7570 			; <UNDEFINED> instruction: 0x663d7570
 39c:	2d347670 	ldccs	6, cr7, [r4, #-448]!	; 0xfffffe40
 3a0:	642d7073 	strtvs	r7, [sp], #-115	; 0xffffff8d
 3a4:	2d203631 	stccs	6, cr3, [r0, #-196]!	; 0xffffff3c
 3a8:	4f2d2067 	svcmi	0x002d2067
 3ac:	662d2032 			; <UNDEFINED> instruction: 0x662d2032
 3b0:	622d6f6e 	eorvs	r6, sp, #440	; 0x1b8
 3b4:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
 3b8:	2d206e69 	stccs	14, cr6, [r0, #-420]!	; 0xfffffe5c
 3bc:	6e756666 	cdpvs	6, 7, cr6, cr5, cr6, {3}
 3c0:	6f697463 	svcvs	0x00697463
 3c4:	65732d6e 	ldrbvs	r2, [r3, #-3438]!	; 0xfffff292
 3c8:	6f697463 	svcvs	0x00697463
 3cc:	2d20736e 	stccs	3, cr7, [r0, #-440]!	; 0xfffffe48
 3d0:	74616466 	strbtvc	r6, [r1], #-1126	; 0xfffffb9a
 3d4:	65732d61 	ldrbvs	r2, [r3, #-3425]!	; 0xfffff29f
 3d8:	6f697463 	svcvs	0x00697463
 3dc:	7300736e 	movwvc	r7, #878	; 0x36e
 3e0:	74657a69 	strbtvc	r7, [r5], #-2665	; 0xfffff597
 3e4:	00657079 	rsbeq	r7, r5, r9, ror r0
 3e8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 3ec:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 3f0:	2f2e2e2f 	svccs	0x002e2e2f
 3f4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 3f8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 3fc:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 400:	2f62696c 	svccs	0x0062696c
 404:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 408:	6474732f 	ldrbtvs	r7, [r4], #-815	; 0xfffffcd1
 40c:	2f62696c 	svccs	0x0062696c
 410:	5f617863 	svcpl	0x00617863
 414:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
 418:	632e7469 			; <UNDEFINED> instruction: 0x632e7469
 41c:	7a697300 	bvc	1a5d024 <_Min_Stack_Size+0x1a5cc24>
 420:	00745f65 	rsbseq	r5, r4, r5, ror #30
 424:	69665f5f 	stmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
 428:	615f696e 	cmpvs	pc, lr, ror #18
 42c:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
 430:	6174735f 	cmnvs	r4, pc, asr r3
 434:	5f007472 	svcpl	0x00007472
 438:	6e69665f 	mcrvs	6, 3, r6, cr9, cr15, {2}
 43c:	72615f69 	rsbvc	r5, r1, #420	; 0x1a4
 440:	5f796172 	svcpl	0x00796172
 444:	00646e65 	rsbeq	r6, r4, r5, ror #28
 448:	696c5f5f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
 44c:	665f6362 	ldrbvs	r6, [pc], -r2, ror #6
 450:	5f696e69 	svcpl	0x00696e69
 454:	61727261 	cmnvs	r2, r1, ror #4
 458:	622f0079 	eorvs	r0, pc, #121	; 0x79
 45c:	646c6975 	strbtvs	r6, [ip], #-2421	; 0xfffff68b
 460:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 464:	2d62696c 	stclcs	9, cr6, [r2, #-432]!	; 0xfffffe50
 468:	70777a35 	rsbsvc	r7, r7, r5, lsr sl
 46c:	6e2f4578 	mcrvs	5, 1, r4, cr15, cr8, {3}
 470:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 474:	2e322d62 	cdpcs	13, 3, cr2, cr2, cr2, {3}
 478:	2b302e32 	blcs	c0bd48 <_Min_Stack_Size+0xc0b948>
 47c:	32746967 	rsbscc	r6, r4, #1687552	; 0x19c000
 480:	30353130 	eorscc	r3, r5, r0, lsr r1
 484:	2e303338 	mrccs	3, 1, r3, cr0, cr8, {1}
 488:	64336135 	ldrtvs	r6, [r3], #-309	; 0xfffffecb
 48c:	2f363335 	svccs	0x00363335
 490:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
 494:	72612f64 	rsbvc	r2, r1, #100, 30	; 0x190
 498:	6f6e2d6d 	svcvs	0x006e2d6d
 49c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 4a0:	2f696261 	svccs	0x00696261
 4a4:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 4a8:	6d2d6537 	cfstr32vs	mvfx6, [sp, #-220]!	; 0xffffff24
 4ac:	7570662f 	ldrbvc	r6, [r0, #-1583]!	; 0xfffff9d1
 4b0:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 4b4:	2f62696c 	svccs	0x0062696c
 4b8:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 4bc:	73696d2f 	cmnvc	r9, #3008	; 0xbc0
 4c0:	2e2e0063 	cdpcs	0, 2, cr0, cr14, cr3, {3}
 4c4:	2f2e2e2f 	svccs	0x002e2e2f
 4c8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 4cc:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 4d0:	2f2e2e2f 	svccs	0x002e2e2f
 4d4:	6e2f2e2e 	cdpvs	14, 2, cr2, cr15, cr14, {1}
 4d8:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 4dc:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
 4e0:	6d2f6362 	stcvs	3, cr6, [pc, #-392]!	; 360 <_Min_Heap_Size+0x160>
 4e4:	2f637369 	svccs	0x00637369
 4e8:	696e6966 	stmdbvs	lr!, {r1, r2, r5, r6, r8, fp, sp, lr}^
 4ec:	5f00632e 	svcpl	0x0000632e
 4f0:	6964735f 	stmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
 4f4:	696e6964 	stmdbvs	lr!, {r2, r5, r6, r8, fp, sp, lr}^
 4f8:	665f0074 			; <UNDEFINED> instruction: 0x665f0074
 4fc:	7367616c 	cmnvc	r7, #108, 2
 500:	6d5f0032 	ldclvs	0, cr0, [pc, #-200]	; 440 <_Min_Stack_Size+0x40>
 504:	6e656c62 	cdpvs	12, 6, cr6, cr5, cr2, {3}
 508:	6174735f 	cmnvs	r4, pc, asr r3
 50c:	5f006574 	svcpl	0x00006574
 510:	6134366c 	teqvs	r4, ip, ror #12
 514:	6675625f 			; <UNDEFINED> instruction: 0x6675625f
 518:	706d6900 	rsbvc	r6, sp, r0, lsl #18
 51c:	5f657275 	svcpl	0x00657275
 520:	61746164 	cmnvs	r4, r4, ror #2
 524:	666f5f00 	strbtvs	r5, [pc], -r0, lsl #30
 528:	00745f66 	rsbseq	r5, r4, r6, ror #30
 52c:	63775f5f 	cmnvs	r7, #380	; 0x17c
 530:	6c5f0068 	mrrcvs	0, 6, r0, pc, cr8	; <UNPREDICTABLE>
 534:	69736662 	ldmdbvs	r3!, {r1, r5, r6, r9, sl, sp, lr}^
 538:	5f00657a 	svcpl	0x0000657a
 53c:	6c61765f 	stclvs	6, cr7, [r1], #-380	; 0xfffffe84
 540:	5f006575 	svcpl	0x00006575
 544:	7562735f 	strbvc	r7, [r2, #-863]!	; 0xfffffca1
 548:	725f0066 	subsvc	r0, pc, #102	; 0x66
 54c:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
 550:	006b5f74 	rsbeq	r5, fp, r4, ror pc
 554:	66666f5f 	uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>
 558:	00746573 	rsbseq	r6, r4, r3, ror r5
 55c:	66735f5f 	uhsaxvs	r5, r3, pc	; <UNPREDICTABLE>
 560:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
 564:	6c616e67 	stclvs	14, cr6, [r1], #-412	; 0xfffffe64
 568:	6675625f 			; <UNDEFINED> instruction: 0x6675625f
 56c:	63775f00 	cmnvs	r7, #0, 30
 570:	6f747273 	svcvs	0x00747273
 574:	5f73626d 	svcpl	0x0073626d
 578:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
 57c:	622f0065 	eorvs	r0, pc, #101	; 0x65
 580:	646c6975 	strbtvs	r6, [ip], #-2421	; 0xfffff68b
 584:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 588:	2d62696c 	stclcs	9, cr6, [r2, #-432]!	; 0xfffffe50
 58c:	70777a35 	rsbsvc	r7, r7, r5, lsr sl
 590:	6e2f4578 	mcrvs	5, 1, r4, cr15, cr8, {3}
 594:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 598:	2e322d62 	cdpcs	13, 3, cr2, cr2, cr2, {3}
 59c:	2b302e32 	blcs	c0be6c <_Min_Stack_Size+0xc0ba6c>
 5a0:	32746967 	rsbscc	r6, r4, #1687552	; 0x19c000
 5a4:	30353130 	eorscc	r3, r5, r0, lsr r1
 5a8:	2e303338 	mrccs	3, 1, r3, cr0, cr8, {1}
 5ac:	64336135 	ldrtvs	r6, [r3], #-309	; 0xfffffecb
 5b0:	2f363335 	svccs	0x00363335
 5b4:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
 5b8:	72612f64 	rsbvc	r2, r1, #100, 30	; 0x190
 5bc:	6f6e2d6d 	svcvs	0x006e2d6d
 5c0:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 5c4:	2f696261 	svccs	0x00696261
 5c8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 5cc:	6d2d6537 	cfstr32vs	mvfx6, [sp, #-220]!	; 0xffffff24
 5d0:	7570662f 	ldrbvc	r6, [r0, #-1583]!	; 0xfffff9d1
 5d4:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 5d8:	2f62696c 	svccs	0x0062696c
 5dc:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 5e0:	6565722f 	strbvs	r7, [r5, #-559]!	; 0xfffffdd1
 5e4:	5f00746e 	svcpl	0x0000746e
 5e8:	74697277 	strbtvc	r7, [r9], #-631	; 0xfffffd89
 5ec:	6c5f0065 	mrrcvs	0, 6, r0, pc, cr5	; <UNPREDICTABLE>
 5f0:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
 5f4:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 5f8:	6675625f 			; <UNDEFINED> instruction: 0x6675625f
 5fc:	635f5f00 	cmpvs	pc, #0, 30
 600:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
 604:	745f5f00 	ldrbvc	r5, [pc], #-3840	; 60c <_Min_Stack_Size+0x20c>
 608:	646d5f6d 	strbtvs	r5, [sp], #-3949	; 0xfffff093
 60c:	5f007961 	svcpl	0x00007961
 610:	65756c67 	ldrbvs	r6, [r5, #-3175]!	; 0xfffff399
 614:	626d5f00 	rsbvs	r5, sp, #0, 30
 618:	6f747273 	svcvs	0x00747273
 61c:	5f736377 	svcpl	0x00736377
 620:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
 624:	725f0065 	subsvc	r0, pc, #101	; 0x65
 628:	5f003834 	svcpl	0x00003834
 62c:	6f647473 	svcvs	0x00647473
 630:	5f007475 	svcpl	0x00007475
 634:	72656d65 	rsbvc	r6, r5, #6464	; 0x1940
 638:	636e6567 	cmnvs	lr, #432013312	; 0x19c00000
 63c:	635f0079 	cmpvs	pc, #121	; 0x79
 640:	656c7476 	strbvs	r7, [ip, #-1142]!	; 0xfffffb8a
 644:	6e5f006e 	cdpvs	0, 5, cr0, cr15, cr14, {3}
 648:	00667562 	rsbeq	r7, r6, r2, ror #10
 64c:	434f4c5f 	movtmi	r4, #64607	; 0xfc5f
 650:	45525f4b 	ldrbmi	r5, [r2, #-3915]	; 0xfffff0b5
 654:	53525543 	cmppl	r2, #281018368	; 0x10c00000
 658:	5f455649 	svcpl	0x00455649
 65c:	6e5f0054 	mrcvs	0, 2, r0, cr15, cr4, {2}
 660:	73626f69 	cmnvc	r2, #420	; 0x1a4
 664:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 668:	00454c49 	subeq	r4, r5, r9, asr #24
 66c:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 670:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 674:	7272655f 	rsbsvc	r6, r2, #398458880	; 0x17c00000
 678:	745f5f00 	ldrbvc	r5, [pc], #-3840	; 680 <_Min_Stack_Size+0x280>
 67c:	696d5f6d 	stmdbvs	sp!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 680:	6d5f006e 	ldclvs	0, cr0, [pc, #-440]	; 4d0 <_Min_Stack_Size+0xd0>
 684:	656c7262 	strbvs	r7, [ip, #-610]!	; 0xfffffd9e
 688:	74735f6e 	ldrbtvc	r5, [r3], #-3950	; 0xfffff092
 68c:	00657461 	rsbeq	r7, r5, r1, ror #8
 690:	6769735f 			; <UNDEFINED> instruction: 0x6769735f
 694:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
 698:	6e5f0063 	cdpvs	0, 5, cr0, cr15, cr3, {3}
 69c:	6c6c616d 	stfvse	f6, [ip], #-436	; 0xfffffe4c
 6a0:	5f00636f 	svcpl	0x0000636f
 6a4:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 6a8:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
 6ac:	6e665f00 	cdpvs	15, 6, cr5, cr6, cr0, {0}
 6b0:	6d5f0073 	ldclvs	0, cr0, [pc, #-460]	; 4ec <_Min_Stack_Size+0xec>
 6b4:	61747362 	cmnvs	r4, r2, ror #6
 6b8:	5f006574 	svcpl	0x00006574
 6bc:	5f6d745f 	svcpl	0x006d745f
 6c0:	79616477 	stmdbvc	r1!, {r0, r1, r2, r4, r5, r6, sl, sp, lr}^
 6c4:	6e665f00 	cdpvs	15, 6, cr5, cr6, cr0, {0}
 6c8:	73677261 	cmnvc	r7, #268435462	; 0x10000006
 6cc:	2f2e2e00 	svccs	0x002e2e00
 6d0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 6d4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 6d8:	2f2e2e2f 	svccs	0x002e2e2f
 6dc:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 6e0:	656e2f2e 	strbvs	r2, [lr, #-3886]!	; 0xfffff0d2
 6e4:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
 6e8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 6ec:	65722f63 	ldrbvs	r2, [r2, #-3939]!	; 0xfffff09d
 6f0:	2f746e65 	svccs	0x00746e65
 6f4:	75706d69 	ldrbvc	r6, [r0, #-3433]!	; 0xfffff297
 6f8:	632e6572 			; <UNDEFINED> instruction: 0x632e6572
 6fc:	756d5f00 	strbvc	r5, [sp, #-3840]!	; 0xfffff100
 700:	5f00746c 	svcpl	0x0000746c
 704:	5f6d745f 	svcpl	0x006d745f
 708:	73647369 	cmnvc	r4, #-1543503871	; 0xa4000001
 70c:	615f0074 	cmpvs	pc, r4, ror r0	; <UNPREDICTABLE>
 710:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
 714:	5f003074 	svcpl	0x00003074
 718:	736b6c62 	cmnvc	fp, #25088	; 0x6200
 71c:	00657a69 	rsbeq	r7, r5, r9, ror #20
 720:	746e665f 	strbtvc	r6, [lr], #-1631	; 0xfffff9a1
 724:	73657079 	cmnvc	r5, #121	; 0x79
 728:	70665f00 	rsbvc	r5, r6, r0, lsl #30
 72c:	745f736f 	ldrbvc	r7, [pc], #-879	; 734 <_Min_Stack_Size+0x334>
 730:	6c635f00 	stclvs	15, cr5, [r3], #-0
 734:	0065736f 	rsbeq	r7, r5, pc, ror #6
 738:	6f6c665f 	svcvs	0x006c665f
 73c:	745f6b63 	ldrbvc	r6, [pc], #-2915	; 744 <_Min_Stack_Size+0x344>
 740:	6c675f00 	stclvs	15, cr5, [r7], #-0
 744:	6c61626f 	sfmvs	f6, 2, [r1], #-444	; 0xfffffe44
 748:	706d695f 	rsbvc	r6, sp, pc, asr r9
 74c:	5f657275 	svcpl	0x00657275
 750:	00727470 	rsbseq	r7, r2, r0, ror r4
 754:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!	; 0xfffffe84
 758:	6365735f 	cmnvs	r5, #2080374785	; 0x7c000001
 75c:	745f5f00 	ldrbvc	r5, [pc], #-3840	; 764 <_Min_Stack_Size+0x364>
 760:	6f685f6d 	svcvs	0x00685f6d
 764:	5f007275 	svcpl	0x00007275
 768:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 76c:	656e5f00 	strbvs	r5, [lr, #-3840]!	; 0xfffff100
 770:	00667478 	rsbeq	r7, r6, r8, ror r4
 774:	6474735f 	ldrbtvs	r7, [r4], #-863	; 0xfffffca1
 778:	00727265 	rsbseq	r7, r2, r5, ror #4
 77c:	63775f5f 	cmnvs	r7, #380	; 0x17c
 780:	5f006268 	svcpl	0x00006268
 784:	72655f68 	rsbvc	r5, r5, #104, 30	; 0x1a0
 788:	006f6e72 	rsbeq	r6, pc, r2, ror lr	; <UNPREDICTABLE>
 78c:	67735f5f 			; <UNDEFINED> instruction: 0x67735f5f
 790:	0065756c 	rsbeq	r7, r5, ip, ror #10
 794:	5f6e6f5f 	svcpl	0x006e6f5f
 798:	74697865 	strbtvc	r7, [r9], #-2149	; 0xfffff79b
 79c:	6772615f 			; <UNDEFINED> instruction: 0x6772615f
 7a0:	6d5f0073 	ldclvs	0, cr0, [pc, #-460]	; 5dc <_Min_Stack_Size+0x1dc>
 7a4:	6f747262 	svcvs	0x00747262
 7a8:	735f6377 	cmpvc	pc, #-603979775	; 0xdc000001
 7ac:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
 7b0:	76635f00 	strbtvc	r5, [r3], -r0, lsl #30
 7b4:	66756274 			; <UNDEFINED> instruction: 0x66756274
 7b8:	6f635f00 	svcvs	0x00635f00
 7bc:	65696b6f 	strbvs	r6, [r9, #-2927]!	; 0xfffff491
 7c0:	61625f00 	cmnvs	r2, r0, lsl #30
 7c4:	5f006573 	svcpl	0x00006573
 7c8:	656c6966 	strbvs	r6, [ip, #-2406]!	; 0xfffff69a
 7cc:	61675f00 	cmnvs	r7, r0, lsl #30
 7d0:	5f616d6d 	svcpl	0x00616d6d
 7d4:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
 7d8:	006d6167 	rsbeq	r6, sp, r7, ror #2
 7dc:	756e755f 	strbvc	r7, [lr, #-1375]!	; 0xfffffaa1
 7e0:	5f646573 	svcpl	0x00646573
 7e4:	646e6172 	strbtvs	r6, [lr], #-370	; 0xfffffe8e
 7e8:	64775f00 	ldrbtvs	r5, [r7], #-3840	; 0xfffff100
 7ec:	5f5f0073 	svcpl	0x005f0073
 7f0:	5f006d74 	svcpl	0x00006d74
 7f4:	73756e75 	cmnvc	r5, #1872	; 0x750
 7f8:	5f006465 	svcpl	0x00006465
 7fc:	6f74626d 	svcvs	0x0074626d
 800:	735f6377 	cmpvc	pc, #-603979775	; 0xdc000001
 804:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
 808:	6e697700 	cdpvs	7, 6, cr7, cr9, cr0, {0}
 80c:	00745f74 	rsbseq	r5, r4, r4, ror pc
 810:	7275635f 	rsbsvc	r6, r5, #2080374785	; 0x7c000001
 814:	746e6572 	strbtvc	r6, [lr], #-1394	; 0xfffffa8e
 818:	7461635f 	strbtvc	r6, [r1], #-863	; 0xfffffca1
 81c:	726f6765 	rsbvc	r6, pc, #26476544	; 0x1940000
 820:	695f0079 	ldmdbvs	pc, {r0, r3, r4, r5, r6}^	; <UNPREDICTABLE>
 824:	78635f73 	stmdavc	r3!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 828:	5f5f0061 	svcpl	0x005f0061
 82c:	61656c63 	cmnvs	r5, r3, ror #24
 830:	0070756e 	rsbseq	r7, r0, lr, ror #10
 834:	73626d5f 	cmnvc	r2, #6080	; 0x17c0
 838:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
 83c:	5f00745f 	svcpl	0x0000745f
 840:	69676942 	stmdbvs	r7!, {r1, r6, r8, fp, sp, lr}^
 844:	5f00746e 	svcpl	0x0000746e
 848:	7778616d 	ldrbvc	r6, [r8, -sp, ror #2]!
 84c:	5f007364 	svcpl	0x00007364
 850:	5f6d745f 	svcpl	0x006d745f
 854:	72616579 	rsbvc	r6, r1, #507510784	; 0x1e400000
 858:	74735f00 	ldrbtvc	r5, [r3], #-3840	; 0xfffff100
 85c:	6b6f7472 	blvs	1bdda2c <_Min_Stack_Size+0x1bdd62c>
 860:	73616c5f 	cmnvc	r1, #24320	; 0x5f00
 864:	735f0074 	cmpvc	pc, #116	; 0x74
 868:	00646565 	rsbeq	r6, r4, r5, ror #10
 86c:	6e61725f 	mcrvs	2, 3, r7, cr1, cr15, {2}
 870:	00383464 	eorseq	r3, r8, r4, ror #8
 874:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!	; 0xfffffe84
 878:	6164795f 	cmnvs	r4, pc, asr r9
 87c:	695f0079 	ldmdbvs	pc, {r0, r3, r4, r5, r6}^	; <UNPREDICTABLE>
 880:	0073626f 	rsbseq	r6, r3, pc, ror #4
 884:	4c555f5f 	mrrcmi	15, 5, r5, r5, cr15	; <UNPREDICTABLE>
 888:	00676e6f 	rsbeq	r6, r7, pc, ror #28
 88c:	6565735f 	strbvs	r7, [r5, #-863]!	; 0xfffffca1
 890:	725f006b 	subsvc	r0, pc, #107	; 0x6b
 894:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
 898:	5f5f0074 	svcpl	0x005f0074
 89c:	6d5f6d74 	ldclvs	13, cr6, [pc, #-464]	; 6d4 <_Min_Stack_Size+0x2d4>
 8a0:	5f006e6f 	svcpl	0x00006e6f
 8a4:	00646461 	rsbeq	r6, r4, r1, ror #8
 8a8:	636e695f 	cmnvs	lr, #1556480	; 0x17c000
 8ac:	6e695f00 	cdpvs	15, 6, cr5, cr9, cr0, {0}
 8b0:	775f0064 	ldrbvc	r0, [pc, -r4, rrx]
 8b4:	6d6f7463 	cfstrdvs	mvd7, [pc, #-396]!	; 730 <_Min_Stack_Size+0x330>
 8b8:	74735f62 	ldrbtvc	r5, [r3], #-3938	; 0xfffff09e
 8bc:	00657461 	rsbeq	r7, r5, r1, ror #8
 8c0:	6f73645f 	svcvs	0x0073645f
 8c4:	6e61685f 	mcrvs	8, 3, r6, cr1, cr15, {2}
 8c8:	00656c64 	rsbeq	r6, r5, r4, ror #24
 8cc:	7335705f 	teqvc	r5, #95	; 0x5f
 8d0:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
 8d4:	5f006e67 	svcpl	0x00006e67
 8d8:	646e6172 	strbtvs	r6, [lr], #-370	; 0xfffffe8e
 8dc:	78656e5f 	stmdavc	r5!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
 8e0:	735f0074 	cmpvc	pc, #116	; 0x74
 8e4:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 8e8:	75635f00 	strbvc	r5, [r3, #-3840]!	; 0xfffff100
 8ec:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
 8f0:	6f6c5f74 	svcvs	0x006c5f74
 8f4:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
 8f8:	65725f00 	ldrbvs	r5, [r2, #-3840]!	; 0xfffff100
 8fc:	00746e65 	rsbseq	r6, r4, r5, ror #28
 900:	7263775f 	rsbvc	r7, r3, #24903680	; 0x17c0000
 904:	626d6f74 	rsbvs	r6, sp, #116, 30	; 0x1d0
 908:	6174735f 	cmnvs	r4, pc, asr r3
 90c:	5f006574 	svcpl	0x00006574
 910:	67616c66 	strbvs	r6, [r1, -r6, ror #24]!
 914:	755f0073 	ldrbvc	r0, [pc, #-115]	; 8a9 <_Min_Stack_Size+0x4a9>
 918:	00667562 	rsbeq	r7, r6, r2, ror #10
 91c:	7a69735f 	bvc	1a5d6a0 <_Min_Stack_Size+0x1a5d2a0>
 920:	615f0065 	cmpvs	pc, r5, rrx
 924:	69746373 	ldmdbvs	r4!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
 928:	625f656d 	subsvs	r6, pc, #457179136	; 0x1b400000
 92c:	5f006675 	svcpl	0x00006675
 930:	4946735f 	stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
 934:	5f00454c 	svcpl	0x0000454c
 938:	0077656e 	rsbseq	r6, r7, lr, ror #10
 93c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 940:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 944:	2f2e2e2f 	svccs	0x002e2e2f
 948:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 94c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 950:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 954:	2f62696c 	svccs	0x0062696c
 958:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 95c:	6474732f 	ldrbtvs	r7, [r4], #-815	; 0xfffffcd1
 960:	2f62696c 	svccs	0x0062696c
 964:	74615f5f 	strbtvc	r5, [r1], #-3935	; 0xfffff0a1
 968:	74697865 	strbtvc	r7, [r9], #-2149	; 0xfffff79b
 96c:	6600632e 	strvs	r6, [r0], -lr, lsr #6
 970:	00656572 	rsbeq	r6, r5, r2, ror r5
 974:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 978:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 97c:	2f2e2e2f 	svccs	0x002e2e2f
 980:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 984:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 988:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 98c:	2f62696c 	svccs	0x0062696c
 990:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 994:	6474732f 	ldrbtvs	r7, [r4], #-815	; 0xfffffcd1
 998:	2f62696c 	svccs	0x0062696c
 99c:	61635f5f 	cmnvs	r3, pc, asr pc
 9a0:	615f6c6c 	cmpvs	pc, ip, ror #24
 9a4:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
 9a8:	00632e74 	rsbeq	r2, r3, r4, ror lr
 9ac:	7473616c 	ldrbtvc	r6, [r3], #-364	; 0xfffffe94
 9b0:	65720070 	ldrbvs	r0, [r2, #-112]!	; 0xffffff90
 9b4:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 9b8:	5f5f0074 	svcpl	0x005f0074
 9bc:	6c6c6163 	stfvse	f6, [ip], #-396	; 0xfffffe74
 9c0:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
 9c4:	6f727074 	svcvs	0x00727074
 9c8:	72007363 	andvc	r7, r0, #-1946157055	; 0x8c000001
 9cc:	73696765 	cmnvc	r9, #26476544	; 0x1940000
 9d0:	5f726574 	svcpl	0x00726574
 9d4:	696e6966 	stmdbvs	lr!, {r1, r2, r5, r6, r8, fp, sp, lr}^
 9d8:	6c5f5f00 	mrrcvs	15, 0, r5, pc, cr0	; <UNPREDICTABLE>
 9dc:	5f636269 	svcpl	0x00636269
 9e0:	696e6966 	stmdbvs	lr!, {r1, r2, r5, r6, r8, fp, sp, lr}^
 9e4:	615f5f00 	cmpvs	pc, r0, lsl #30
 9e8:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
 9ec:	6f6c5f74 	svcvs	0x006c5f74
 9f0:	63006b63 	movwvs	r6, #2915	; 0xb63
 9f4:	0065646f 	rsbeq	r6, r5, pc, ror #8

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
  14:	00000000 	andeq	r0, r0, r0
  18:	08005010 	stmdaeq	r0, {r4, ip, lr}
  1c:	0000000a 	andeq	r0, r0, sl
  20:	0000000c 	andeq	r0, r0, ip
  24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  28:	7c020001 	stcvc	0, cr0, [r2], {1}
  2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	0800501c 	stmdaeq	r0, {r2, r3, r4, ip, lr}
  3c:	0000000c 	andeq	r0, r0, ip
  40:	0000000c 	andeq	r0, r0, ip
  44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  48:	7c020001 	stcvc	0, cr0, [r2], {1}
  4c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  50:	00000018 	andeq	r0, r0, r8, lsl r0
  54:	00000040 	andeq	r0, r0, r0, asr #32
  58:	08005028 	stmdaeq	r0, {r3, r5, ip, lr}
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
  64:	0ec44701 	cdpeq	7, 12, cr4, cr4, cr1, {0}
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000000c 	andeq	r0, r0, ip
  70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  74:	7c020001 	stcvc	0, cr0, [r2], {1}
  78:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  7c:	00000020 	andeq	r0, r0, r0, lsr #32
  80:	0000006c 	andeq	r0, r0, ip, rrx
  84:	0800503c 	stmdaeq	r0, {r2, r3, r4, r5, ip, lr}
  88:	0000002c 	andeq	r0, r0, ip, lsr #32
  8c:	83100e41 	tsthi	r0, #1040	; 0x410
  90:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
  94:	4f018e02 	svcmi	0x00018e02
  98:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
  9c:	0000000e 	andeq	r0, r0, lr
  a0:	0000000c 	andeq	r0, r0, ip
  a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  a8:	7c020001 	stcvc	0, cr0, [r2], {1}
  ac:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  b0:	00000020 	andeq	r0, r0, r0, lsr #32
  b4:	000000a0 	andeq	r0, r0, r0, lsr #1
  b8:	08005068 	stmdaeq	r0, {r3, r5, r6, ip, lr}
  bc:	000000a4 	andeq	r0, r0, r4, lsr #1
  c0:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
  c4:	86078508 	strhi	r8, [r7], -r8, lsl #10
  c8:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
  cc:	8a038904 	bhi	e24e4 <_Min_Stack_Size+0xe20e4>
  d0:	00018e02 	andeq	r8, r1, r2, lsl #28
  d4:	0000000c 	andeq	r0, r0, ip
  d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  dc:	7c020001 	stcvc	0, cr0, [r2], {1}
  e0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  e4:	0000000c 	andeq	r0, r0, ip
  e8:	000000d4 	ldrdeq	r0, [r0], -r4
  ec:	0800510c 	stmdaeq	r0, {r2, r3, r8, ip, lr}
  f0:	00000014 	andeq	r0, r0, r4, lsl r0
  f4:	0000002c 	andeq	r0, r0, ip, lsr #32
  f8:	000000d4 	ldrdeq	r0, [r0], -r4
  fc:	00000000 	andeq	r0, r0, r0
 100:	000000d4 	ldrdeq	r0, [r0], -r4
 104:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
 108:	86088509 	strhi	r8, [r8], -r9, lsl #10
 10c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
 110:	8a048905 	bhi	12252c <_Min_Stack_Size+0x12212c>
 114:	8e028b03 	vmlahi.f64	d8, d2, d3
 118:	300e4201 	andcc	r4, lr, r1, lsl #4
 11c:	240e0a71 	strcs	r0, [lr], #-2673	; 0xfffff58f
 120:	00000b42 	andeq	r0, r0, r2, asr #22
