#Timing report of worst 77 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: reg_b[17].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[17] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[17].C[0] (dffsre at (11,1))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[17].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33830 side:TOP (11,1))                                   0.000     2.951
| (CHANX:724830 L4 length:3 (11,1)->(14,1))                      0.120     3.071
| (CHANY:1160213 L4 length:0 (12,1)->(12,1))                     0.120     3.191
| (CHANX:718957 L4 length:3 (12,0)->(9,0))                       0.120     3.311
| (CHANX:718881 L4 length:3 (11,0)->(8,0))                       0.120     3.431
| (CHANY:1145506 L4 length:2 (9,1)->(9,3))                       0.120     3.551
| (IPIN:33660 side:RIGHT (9,3))                                  0.164     3.715
| (intra 'dsp' routing)                                          0.000     3.715
z_w[0].b[17] (RS_DSP2_MULTACC at (9,1))                          0.000     3.715
data arrival time                                                          3.715

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.715
--------------------------------------------------------------------------------
slack (MET)                                                                2.985


#Path 2
Startpoint: reg_b[15].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[15] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[15].C[0] (dffsre at (11,1))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[15].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33831 side:TOP (11,1))                                   0.000     2.951
| (CHANX:724605 L4 length:3 (11,1)->(8,1))                       0.120     3.071
| (CHANY:1140828 L4 length:3 (8,2)->(8,5))                       0.120     3.191
| (CHANY:1140946 L1 length:0 (8,4)->(8,4))                       0.108     3.299
| (CHANX:741854 L4 length:3 (9,4)->(12,4))                       0.120     3.419
| (CHANY:1145583 L4 length:3 (9,4)->(9,1))                       0.120     3.539
| (IPIN:33658 side:RIGHT (9,3))                                  0.164     3.703
| (intra 'dsp' routing)                                          0.000     3.703
z_w[0].b[15] (RS_DSP2_MULTACC at (9,1))                          0.000     3.703
data arrival time                                                          3.703

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.703
--------------------------------------------------------------------------------
slack (MET)                                                                2.997


#Path 3
Startpoint: reg_b[14].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[14] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[14].C[0] (dffsre at (11,1))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[14].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33841 side:RIGHT (11,1))                                 0.000     2.951
| (CHANY:1155250 L4 length:2 (11,1)->(11,3))                     0.120     3.071
| (CHANX:724864 L1 length:0 (12,1)->(12,1))                      0.108     3.179
| (CHANY:1160280 L4 length:3 (12,2)->(12,5))                     0.120     3.299
| (CHANX:741853 L4 length:3 (12,4)->(9,4))                       0.120     3.419
| (CHANY:1145575 L4 length:3 (9,4)->(9,1))                       0.120     3.539
| (IPIN:33657 side:RIGHT (9,3))                                  0.164     3.703
| (intra 'dsp' routing)                                          0.000     3.703
z_w[0].b[14] (RS_DSP2_MULTACC at (9,1))                          0.000     3.703
data arrival time                                                          3.703

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.703
--------------------------------------------------------------------------------
slack (MET)                                                                2.997


#Path 4
Startpoint: reg_b[11].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[11] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[11].C[0] (dffsre at (11,1))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[11].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33833 side:TOP (11,1))                                   0.000     2.951
| (CHANX:724836 L4 length:3 (11,1)->(14,1))                      0.120     3.071
| (CHANY:1160063 L1 length:0 (12,1)->(12,1))                     0.108     3.179
| (CHANX:718963 L4 length:3 (12,0)->(9,0))                       0.120     3.299
| (CHANX:718899 L4 length:3 (11,0)->(8,0))                       0.120     3.419
| (CHANY:1145560 L4 length:3 (9,1)->(9,4))                       0.120     3.539
| (IPIN:33645 side:RIGHT (9,2))                                  0.164     3.703
| (intra 'dsp' routing)                                          0.000     3.703
z_w[0].b[11] (RS_DSP2_MULTACC at (9,1))                          0.000     3.703
data arrival time                                                          3.703

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.703
--------------------------------------------------------------------------------
slack (MET)                                                                2.997


#Path 5
Startpoint: reg_a[19].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].a[19] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[19].C[0] (dffsre at (11,1))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[19].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33826 side:TOP (11,1))                                   0.000     2.951
| (CHANX:724619 L4 length:3 (11,1)->(8,1))                       0.120     3.071
| (CHANX:724637 L1 length:0 (9,1)->(9,1))                        0.108     3.179
| (CHANY:1140741 L4 length:0 (8,1)->(8,1))                       0.120     3.299
| (CHANX:718966 L4 length:3 (9,0)->(12,0))                       0.120     3.419
| (CHANY:1145546 L4 length:2 (9,1)->(9,3))                       0.120     3.539
| (IPIN:33653 side:RIGHT (9,3))                                  0.164     3.703
| (intra 'dsp' routing)                                          0.000     3.703
z_w[0].a[19] (RS_DSP2_MULTACC at (9,1))                          0.000     3.703
data arrival time                                                          3.703

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.703
--------------------------------------------------------------------------------
slack (MET)                                                                2.997


#Path 6
Startpoint: reg_a[0].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[0] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[0].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[0].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33329 side:TOP (8,1))                                    0.000     2.951
| (CHANX:724577 L1 length:0 (8,1)->(8,1))                        0.108     3.059
| (CHANY:1135946 L1 length:0 (7,2)->(7,2))                       0.108     3.167
| (CHANX:730330 L4 length:3 (8,2)->(11,2))                       0.120     3.287
| (CHANY:1140671 L4 length:1 (8,2)->(8,1))                       0.120     3.407
| (CHANX:718968 L4 length:3 (9,0)->(12,0))                       0.120     3.527
| (IPIN:33615 side:BOTTOM (9,1))                                 0.164     3.691
| (intra 'dsp' routing)                                          0.000     3.691
z_w[0].a[0] (RS_DSP2_MULTACC at (9,1))                           0.000     3.691
data arrival time                                                          3.691

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.691
--------------------------------------------------------------------------------
slack (MET)                                                                3.009


#Path 7
Startpoint: reg_b[12].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[12] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[12].C[0] (dffsre at (11,1))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[12].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33842 side:RIGHT (11,1))                                 0.000     2.951
| (CHANY:1155272 L4 length:3 (11,1)->(11,4))                     0.120     3.071
| (CHANX:724593 L4 length:3 (11,1)->(8,1))                       0.120     3.191
| (CHANY:1140613 L1 length:0 (8,1)->(8,1))                       0.108     3.299
| (CHANX:718910 L1 length:0 (9,0)->(9,0))                        0.108     3.407
| (CHANY:1145642 L4 length:2 (9,1)->(9,3))                       0.120     3.527
| (IPIN:33655 side:RIGHT (9,3))                                  0.164     3.691
| (intra 'dsp' routing)                                          0.000     3.691
z_w[0].b[12] (RS_DSP2_MULTACC at (9,1))                          0.000     3.691
data arrival time                                                          3.691

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.691
--------------------------------------------------------------------------------
slack (MET)                                                                3.009


#Path 8
Startpoint: reg_a[10].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[10] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[10].C[0] (dffsre at (8,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[10].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33325 side:TOP (8,1))                                    0.000     2.951
| (CHANX:724569 L1 length:0 (8,1)->(8,1))                        0.108     3.059
| (CHANY:1135865 L4 length:0 (7,1)->(7,1))                       0.120     3.179
| (CHANX:718878 L4 length:3 (8,0)->(11,0))                       0.120     3.299
| (CHANX:718934 L1 length:0 (9,0)->(9,0))                        0.108     3.407
| (CHANY:1145618 L4 length:2 (9,1)->(9,3))                       0.120     3.527
| (IPIN:33634 side:RIGHT (9,2))                                  0.164     3.691
| (intra 'dsp' routing)                                          0.000     3.691
z_w[0].a[10] (RS_DSP2_MULTACC at (9,1))                          0.000     3.691
data arrival time                                                          3.691

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.691
--------------------------------------------------------------------------------
slack (MET)                                                                3.009


#Path 9
Startpoint: reg_b[6].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[6] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[6].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[6].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33839 side:RIGHT (11,1))                                 0.000     2.951
| (CHANY:1155194 L1 length:0 (11,1)->(11,1))                     0.108     3.059
| (CHANX:724781 L1 length:0 (11,1)->(11,1))                      0.108     3.167
| (CHANY:1150514 L1 length:0 (10,2)->(10,2))                     0.108     3.275
| (CHANX:730433 L1 length:0 (10,2)->(10,2))                      0.108     3.383
| (CHANY:1145603 L4 length:1 (9,2)->(9,1))                       0.120     3.503
| (IPIN:33640 side:RIGHT (9,2))                                  0.164     3.667
| (intra 'dsp' routing)                                          0.000     3.667
z_w[0].b[6] (RS_DSP2_MULTACC at (9,1))                           0.000     3.667
data arrival time                                                          3.667

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.667
--------------------------------------------------------------------------------
slack (MET)                                                                3.033


#Path 10
Startpoint: reg_a[9].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[9] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[9].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[9].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33334 side:RIGHT (8,1))                                  0.000     2.951
| (CHANY:1140716 L4 length:3 (8,1)->(8,4))                       0.120     3.071
| (CHANY:1140842 L4 length:3 (8,2)->(8,5))                       0.120     3.191
| (CHANX:736132 L4 length:3 (9,3)->(12,3))                       0.120     3.311
| (CHANY:1145605 L4 length:2 (9,3)->(9,1))                       0.120     3.431
| (IPIN:33633 side:RIGHT (9,2))                                  0.164     3.595
| (intra 'dsp' routing)                                          0.000     3.595
z_w[0].a[9] (RS_DSP2_MULTACC at (9,1))                           0.000     3.595
data arrival time                                                          3.595

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.595
--------------------------------------------------------------------------------
slack (MET)                                                                3.105


#Path 11
Startpoint: reg_a[5].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[5] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[5].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[5].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33332 side:RIGHT (8,1))                                  0.000     2.951
| (CHANY:1140712 L4 length:1 (8,1)->(8,2))                       0.120     3.071
| (CHANY:1140840 L4 length:3 (8,2)->(8,5))                       0.120     3.191
| (CHANX:741852 L4 length:3 (9,4)->(12,4))                       0.120     3.311
| (CHANY:1145559 L4 length:3 (9,4)->(9,1))                       0.120     3.431
| (IPIN:33602 side:RIGHT (9,1))                                  0.164     3.595
| (intra 'dsp' routing)                                          0.000     3.595
z_w[0].a[5] (RS_DSP2_MULTACC at (9,1))                           0.000     3.595
data arrival time                                                          3.595

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.595
--------------------------------------------------------------------------------
slack (MET)                                                                3.105


#Path 12
Startpoint: reg_b[3].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[3] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[3].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[3].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33828 side:TOP (11,1))                                   0.000     2.951
| (CHANX:724826 L4 length:3 (11,1)->(14,1))                      0.120     3.071
| (CHANY:1155422 L4 length:3 (11,2)->(11,5))                     0.120     3.191
| (CHANX:741787 L4 length:3 (11,4)->(8,4))                       0.120     3.311
| (CHANY:1145639 L4 length:3 (9,4)->(9,1))                       0.120     3.431
| (IPIN:33610 side:RIGHT (9,1))                                  0.164     3.595
| (intra 'dsp' routing)                                          0.000     3.595
z_w[0].b[3] (RS_DSP2_MULTACC at (9,1))                           0.000     3.595
data arrival time                                                          3.595

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.595
--------------------------------------------------------------------------------
slack (MET)                                                                3.105


#Path 13
Startpoint: reg_a[16].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[16] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[16].C[0] (dffsre at (8,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[16].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33328 side:TOP (8,1))                                    0.000     2.951
| (CHANX:724395 L4 length:3 (8,1)->(5,1))                        0.120     3.071
| (CHANY:1126153 L4 length:0 (5,1)->(5,1))                       0.120     3.191
| (CHANX:718742 L4 length:3 (6,0)->(9,0))                        0.120     3.311
| (CHANY:1145594 L4 length:2 (9,1)->(9,3))                       0.120     3.431
| (IPIN:33650 side:RIGHT (9,3))                                  0.164     3.595
| (intra 'dsp' routing)                                          0.000     3.595
z_w[0].a[16] (RS_DSP2_MULTACC at (9,1))                          0.000     3.595
data arrival time                                                          3.595

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.595
--------------------------------------------------------------------------------
slack (MET)                                                                3.105


#Path 14
Startpoint: reg_a[14].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[14] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[14].C[0] (dffsre at (8,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[14].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33327 side:TOP (8,1))                                    0.000     2.951
| (CHANX:724393 L4 length:3 (8,1)->(5,1))                        0.120     3.071
| (CHANY:1126260 L4 length:3 (5,2)->(5,5))                       0.120     3.191
| (CHANX:735910 L4 length:3 (6,3)->(9,3))                        0.120     3.311
| (CHANY:1145557 L4 length:2 (9,3)->(9,1))                       0.120     3.431
| (IPIN:33648 side:RIGHT (9,3))                                  0.164     3.595
| (intra 'dsp' routing)                                          0.000     3.595
z_w[0].a[14] (RS_DSP2_MULTACC at (9,1))                          0.000     3.595
data arrival time                                                          3.595

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.595
--------------------------------------------------------------------------------
slack (MET)                                                                3.105


#Path 15
Startpoint: reg_b[9].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[9] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[9].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[9].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33834 side:TOP (11,1))                                   0.000     2.951
| (CHANX:724838 L4 length:3 (11,1)->(14,1))                      0.120     3.071
| (CHANY:1155207 L1 length:0 (11,1)->(11,1))                     0.108     3.179
| (CHANX:718887 L4 length:3 (11,0)->(8,0))                       0.120     3.299
| (CHANY:1145524 L4 length:1 (9,1)->(9,2))                       0.120     3.419
| (IPIN:33643 side:RIGHT (9,2))                                  0.164     3.583
| (intra 'dsp' routing)                                          0.000     3.583
z_w[0].b[9] (RS_DSP2_MULTACC at (9,1))                           0.000     3.583
data arrival time                                                          3.583

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.583
--------------------------------------------------------------------------------
slack (MET)                                                                3.117


#Path 16
Startpoint: reg_b[7].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[7] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[7].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[7].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33835 side:TOP (11,1))                                   0.000     2.951
| (CHANX:724792 L1 length:0 (11,1)->(11,1))                      0.108     3.059
| (CHANY:1155420 L4 length:3 (11,2)->(11,5))                     0.120     3.179
| (CHANX:736055 L4 length:3 (11,3)->(8,3))                       0.120     3.299
| (CHANY:1145541 L4 length:2 (9,3)->(9,1))                       0.120     3.419
| (IPIN:33641 side:RIGHT (9,2))                                  0.164     3.583
| (intra 'dsp' routing)                                          0.000     3.583
z_w[0].b[7] (RS_DSP2_MULTACC at (9,1))                           0.000     3.583
data arrival time                                                          3.583

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.583
--------------------------------------------------------------------------------
slack (MET)                                                                3.117


#Path 17
Startpoint: reg_a[4].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[4] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[4].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[4].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33322 side:TOP (8,1))                                    0.000     2.951
| (CHANX:724563 L1 length:0 (8,1)->(8,1))                        0.108     3.059
| (CHANY:1135889 L4 length:0 (7,1)->(7,1))                       0.120     3.179
| (CHANX:718902 L4 length:3 (8,0)->(11,0))                       0.120     3.299
| (CHANY:1145572 L4 length:1 (9,1)->(9,2))                       0.120     3.419
| (IPIN:33601 side:RIGHT (9,1))                                  0.164     3.583
| (intra 'dsp' routing)                                          0.000     3.583
z_w[0].a[4] (RS_DSP2_MULTACC at (9,1))                           0.000     3.583
data arrival time                                                          3.583

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.583
--------------------------------------------------------------------------------
slack (MET)                                                                3.117


#Path 18
Startpoint: reg_b[0].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[0] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[0].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[0].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33836 side:RIGHT (11,1))                                 0.000     2.951
| (CHANY:1155304 L4 length:3 (11,1)->(11,4))                     0.120     3.071
| (CHANX:724617 L4 length:3 (11,1)->(8,1))                       0.120     3.191
| (CHANX:724701 L1 length:0 (10,1)->(10,1))                      0.108     3.299
| (CHANY:1145633 L4 length:0 (9,1)->(9,1))                       0.120     3.419
| (IPIN:33607 side:RIGHT (9,1))                                  0.164     3.583
| (intra 'dsp' routing)                                          0.000     3.583
z_w[0].b[0] (RS_DSP2_MULTACC at (9,1))                           0.000     3.583
data arrival time                                                          3.583

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.583
--------------------------------------------------------------------------------
slack (MET)                                                                3.117


#Path 19
Startpoint: reg_b[10].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[10] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[10].C[0] (dffsre at (11,1))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[10].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33843 side:RIGHT (11,1))                                 0.000     2.951
| (CHANY:1155203 L1 length:0 (11,1)->(11,1))                     0.108     3.059
| (CHANX:718891 L4 length:3 (11,0)->(8,0))                       0.120     3.179
| (CHANY:1145536 L4 length:3 (9,1)->(9,4))                       0.120     3.299
| (CHANY:1145672 L1 length:0 (9,2)->(9,2))                       0.108     3.407
| (IPIN:33644 side:RIGHT (9,2))                                  0.164     3.571
| (intra 'dsp' routing)                                          0.000     3.571
z_w[0].b[10] (RS_DSP2_MULTACC at (9,1))                          0.000     3.571
data arrival time                                                          3.571

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.571
--------------------------------------------------------------------------------
slack (MET)                                                                3.129


#Path 20
Startpoint: reg_b[13].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[13] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[13].C[0] (dffsre at (11,1))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[13].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33832 side:TOP (11,1))                                   0.000     2.951
| (CHANX:724607 L4 length:3 (11,1)->(8,1))                       0.120     3.071
| (CHANY:1150550 L4 length:3 (10,2)->(10,5))                     0.120     3.191
| (CHANX:730443 L1 length:0 (10,2)->(10,2))                      0.108     3.299
| (CHANY:1145736 L1 length:0 (9,3)->(9,3))                       0.108     3.407
| (IPIN:33656 side:RIGHT (9,3))                                  0.164     3.571
| (intra 'dsp' routing)                                          0.000     3.571
z_w[0].b[13] (RS_DSP2_MULTACC at (9,1))                          0.000     3.571
data arrival time                                                          3.571

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.571
--------------------------------------------------------------------------------
slack (MET)                                                                3.129


#Path 21
Startpoint: reg_b[1].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[1] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[1].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[1].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33827 side:TOP (11,1))                                   0.000     2.951
| (CHANX:724777 L1 length:0 (11,1)->(11,1))                      0.108     3.059
| (CHANY:1150510 L1 length:0 (10,2)->(10,2))                     0.108     3.167
| (CHANX:730429 L1 length:0 (10,2)->(10,2))                      0.108     3.275
| (CHANY:1145619 L4 length:1 (9,2)->(9,1))                       0.120     3.395
| (IPIN:33608 side:RIGHT (9,1))                                  0.164     3.559
| (intra 'dsp' routing)                                          0.000     3.559
z_w[0].b[1] (RS_DSP2_MULTACC at (9,1))                           0.000     3.559
data arrival time                                                          3.559

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.559
--------------------------------------------------------------------------------
slack (MET)                                                                3.141


#Path 22
Startpoint: reg_b[2].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[2] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[2].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[2].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33837 side:RIGHT (11,1))                                 0.000     2.951
| (CHANY:1155290 L4 length:2 (11,1)->(11,3))                     0.120     3.071
| (CHANX:736059 L4 length:3 (11,3)->(8,3))                       0.120     3.191
| (CHANY:1145589 L4 length:2 (9,3)->(9,1))                       0.120     3.311
| (IPIN:33609 side:RIGHT (9,1))                                  0.164     3.475
| (intra 'dsp' routing)                                          0.000     3.475
z_w[0].b[2] (RS_DSP2_MULTACC at (9,1))                           0.000     3.475
data arrival time                                                          3.475

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.475
--------------------------------------------------------------------------------
slack (MET)                                                                3.225


#Path 23
Startpoint: reg_b[4].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[4] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[4].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[4].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33838 side:RIGHT (11,1))                                 0.000     2.951
| (CHANY:1155292 L4 length:1 (11,1)->(11,2))                     0.120     3.071
| (CHANX:724609 L4 length:3 (11,1)->(8,1))                       0.120     3.191
| (CHANY:1145561 L4 length:0 (9,1)->(9,1))                       0.120     3.311
| (IPIN:33611 side:RIGHT (9,1))                                  0.164     3.475
| (intra 'dsp' routing)                                          0.000     3.475
z_w[0].b[4] (RS_DSP2_MULTACC at (9,1))                           0.000     3.475
data arrival time                                                          3.475

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.475
--------------------------------------------------------------------------------
slack (MET)                                                                3.225


#Path 24
Startpoint: reg_a[3].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[3] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[3].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[3].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33331 side:RIGHT (8,1))                                  0.000     2.951
| (CHANY:1140749 L4 length:0 (8,1)->(8,1))                       0.120     3.071
| (CHANX:718974 L4 length:3 (9,0)->(12,0))                       0.120     3.191
| (CHANY:1145570 L4 length:2 (9,1)->(9,3))                       0.120     3.311
| (IPIN:33600 side:RIGHT (9,1))                                  0.164     3.475
| (intra 'dsp' routing)                                          0.000     3.475
z_w[0].a[3] (RS_DSP2_MULTACC at (9,1))                           0.000     3.475
data arrival time                                                          3.475

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.475
--------------------------------------------------------------------------------
slack (MET)                                                                3.225


#Path 25
Startpoint: reg_a[2].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[2] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[2].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[2].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33321 side:TOP (8,1))                                    0.000     2.951
| (CHANX:724608 L4 length:3 (8,1)->(11,1))                       0.120     3.071
| (CHANX:724676 L4 length:3 (9,1)->(12,1))                       0.120     3.191
| (CHANY:1145505 L4 length:0 (9,1)->(9,1))                       0.120     3.311
| (IPIN:33599 side:RIGHT (9,1))                                  0.164     3.475
| (intra 'dsp' routing)                                          0.000     3.475
z_w[0].a[2] (RS_DSP2_MULTACC at (9,1))                           0.000     3.475
data arrival time                                                          3.475

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.475
--------------------------------------------------------------------------------
slack (MET)                                                                3.225


#Path 26
Startpoint: reg_b[16].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[16] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[16].C[0] (dffsre at (11,1))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[16].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33840 side:RIGHT (11,1))                                 0.000     2.951
| (CHANY:1155280 L4 length:3 (11,1)->(11,4))                     0.120     3.071
| (CHANX:741781 L4 length:3 (11,4)->(8,4))                       0.120     3.191
| (CHANY:1145567 L4 length:3 (9,4)->(9,1))                       0.120     3.311
| (IPIN:33659 side:RIGHT (9,3))                                  0.164     3.475
| (intra 'dsp' routing)                                          0.000     3.475
z_w[0].b[16] (RS_DSP2_MULTACC at (9,1))                          0.000     3.475
data arrival time                                                          3.475

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.475
--------------------------------------------------------------------------------
slack (MET)                                                                3.225


#Path 27
Startpoint: reg_a[18].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[18] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[18].C[0] (dffsre at (8,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[18].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33339 side:RIGHT (8,1))                                  0.000     2.951
| (CHANY:1140626 L1 length:0 (8,1)->(8,1))                       0.108     3.059
| (CHANX:724678 L4 length:3 (9,1)->(12,1))                       0.120     3.179
| (CHANY:1145690 L4 length:3 (9,2)->(9,5))                       0.120     3.299
| (IPIN:33652 side:RIGHT (9,3))                                  0.164     3.463
| (intra 'dsp' routing)                                          0.000     3.463
z_w[0].a[18] (RS_DSP2_MULTACC at (9,1))                          0.000     3.463
data arrival time                                                          3.463

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.463
--------------------------------------------------------------------------------
slack (MET)                                                                3.237


#Path 28
Startpoint: reg_a[17].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[17] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[17].C[0] (dffsre at (8,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[17].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33338 side:RIGHT (8,1))                                  0.000     2.951
| (CHANY:1140750 L4 length:2 (8,1)->(8,3))                       0.120     3.071
| (CHANX:724636 L1 length:0 (9,1)->(9,1))                        0.108     3.179
| (CHANY:1145712 L4 length:3 (9,2)->(9,5))                       0.120     3.299
| (IPIN:33651 side:RIGHT (9,3))                                  0.164     3.463
| (intra 'dsp' routing)                                          0.000     3.463
z_w[0].a[17] (RS_DSP2_MULTACC at (9,1))                          0.000     3.463
data arrival time                                                          3.463

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.463
--------------------------------------------------------------------------------
slack (MET)                                                                3.237


#Path 29
Startpoint: reg_b[8].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[8] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[8].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[8].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33844 side:RIGHT (11,1))                                 0.000     2.951
| (CHANY:1155312 L4 length:3 (11,1)->(11,4))                     0.120     3.071
| (CHANX:724623 L4 length:3 (11,1)->(8,1))                       0.120     3.191
| (CHANY:1145668 L1 length:0 (9,2)->(9,2))                       0.108     3.299
| (IPIN:33642 side:RIGHT (9,2))                                  0.164     3.463
| (intra 'dsp' routing)                                          0.000     3.463
z_w[0].b[8] (RS_DSP2_MULTACC at (9,1))                           0.000     3.463
data arrival time                                                          3.463

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.463
--------------------------------------------------------------------------------
slack (MET)                                                                3.237


#Path 30
Startpoint: reg_a[15].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[15] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[15].C[0] (dffsre at (8,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[15].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33337 side:RIGHT (8,1))                                  0.000     2.951
| (CHANY:1140676 L4 length:3 (8,1)->(8,4))                       0.120     3.071
| (CHANX:724652 L1 length:0 (9,1)->(9,1))                        0.108     3.179
| (CHANY:1145696 L4 length:3 (9,2)->(9,5))                       0.120     3.299
| (IPIN:33649 side:RIGHT (9,3))                                  0.164     3.463
| (intra 'dsp' routing)                                          0.000     3.463
z_w[0].a[15] (RS_DSP2_MULTACC at (9,1))                          0.000     3.463
data arrival time                                                          3.463

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.463
--------------------------------------------------------------------------------
slack (MET)                                                                3.237


#Path 31
Startpoint: reg_a[7].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[7] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[7].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[7].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33333 side:RIGHT (8,1))                                  0.000     2.951
| (CHANY:1140730 L4 length:0 (8,1)->(8,1))                       0.120     3.071
| (CHANX:724640 L1 length:0 (9,1)->(9,1))                        0.108     3.179
| (CHANY:1145479 L1 length:0 (9,1)->(9,1))                       0.108     3.287
| (IPIN:33604 side:RIGHT (9,1))                                  0.164     3.451
| (intra 'dsp' routing)                                          0.000     3.451
z_w[0].a[7] (RS_DSP2_MULTACC at (9,1))                           0.000     3.451
data arrival time                                                          3.451

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.451
--------------------------------------------------------------------------------
slack (MET)                                                                3.249


#Path 32
Startpoint: reg_a[13].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[13] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[13].C[0] (dffsre at (8,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[13].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33336 side:RIGHT (8,1))                                  0.000     2.951
| (CHANY:1140728 L4 length:1 (8,1)->(8,2))                       0.120     3.071
| (CHANX:730364 L1 length:0 (9,2)->(9,2))                        0.108     3.179
| (CHANY:1145659 L1 length:0 (9,2)->(9,2))                       0.108     3.287
| (IPIN:33637 side:RIGHT (9,2))                                  0.164     3.451
| (intra 'dsp' routing)                                          0.000     3.451
z_w[0].a[13] (RS_DSP2_MULTACC at (9,1))                          0.000     3.451
data arrival time                                                          3.451

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.451
--------------------------------------------------------------------------------
slack (MET)                                                                3.249


#Path 33
Startpoint: reg_a[11].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[11] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[11].C[0] (dffsre at (8,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[11].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33335 side:RIGHT (8,1))                                  0.000     2.951
| (CHANY:1140619 L1 length:0 (8,1)->(8,1))                       0.108     3.059
| (CHANX:718916 L1 length:0 (9,0)->(9,0))                        0.108     3.167
| (CHANY:1145636 L4 length:1 (9,1)->(9,2))                       0.120     3.287
| (IPIN:33635 side:RIGHT (9,2))                                  0.164     3.451
| (intra 'dsp' routing)                                          0.000     3.451
z_w[0].a[11] (RS_DSP2_MULTACC at (9,1))                          0.000     3.451
data arrival time                                                          3.451

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.451
--------------------------------------------------------------------------------
slack (MET)                                                                3.249


#Path 34
Startpoint: reg_a[8].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[8] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[8].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[8].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33324 side:TOP (8,1))                                    0.000     2.951
| (CHANX:724614 L4 length:3 (8,1)->(11,1))                       0.120     3.071
| (CHANY:1145716 L4 length:3 (9,2)->(9,5))                       0.120     3.191
| (IPIN:33632 side:RIGHT (9,2))                                  0.164     3.355
| (intra 'dsp' routing)                                          0.000     3.355
z_w[0].a[8] (RS_DSP2_MULTACC at (9,1))                           0.000     3.355
data arrival time                                                          3.355

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.355
--------------------------------------------------------------------------------
slack (MET)                                                                3.345


#Path 35
Startpoint: reg_a[6].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[6] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[6].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[6].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33323 side:TOP (8,1))                                    0.000     2.951
| (CHANX:724612 L4 length:3 (8,1)->(11,1))                       0.120     3.071
| (CHANY:1145609 L4 length:0 (9,1)->(9,1))                       0.120     3.191
| (IPIN:33603 side:RIGHT (9,1))                                  0.164     3.355
| (intra 'dsp' routing)                                          0.000     3.355
z_w[0].a[6] (RS_DSP2_MULTACC at (9,1))                           0.000     3.355
data arrival time                                                          3.355

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.355
--------------------------------------------------------------------------------
slack (MET)                                                                3.345


#Path 36
Startpoint: reg_b[5].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[5] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_b[5].C[0] (dffsre at (11,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_b[5].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33829 side:TOP (11,1))                                   0.000     2.951
| (CHANX:724625 L4 length:3 (11,1)->(8,1))                       0.120     3.071
| (CHANY:1145495 L1 length:0 (9,1)->(9,1))                       0.108     3.179
| (IPIN:33612 side:RIGHT (9,1))                                  0.164     3.343
| (intra 'dsp' routing)                                          0.000     3.343
z_w[0].b[5] (RS_DSP2_MULTACC at (9,1))                           0.000     3.343
data arrival time                                                          3.343

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.343
--------------------------------------------------------------------------------
slack (MET)                                                                3.357


#Path 37
Startpoint: reg_a[12].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[12] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[12].C[0] (dffsre at (8,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[12].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33326 side:TOP (8,1))                                    0.000     2.951
| (CHANX:724618 L4 length:3 (8,1)->(11,1))                       0.120     3.071
| (CHANY:1145656 L1 length:0 (9,2)->(9,2))                       0.108     3.179
| (IPIN:33636 side:RIGHT (9,2))                                  0.164     3.343
| (intra 'dsp' routing)                                          0.000     3.343
z_w[0].a[12] (RS_DSP2_MULTACC at (9,1))                          0.000     3.343
data arrival time                                                          3.343

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.343
--------------------------------------------------------------------------------
slack (MET)                                                                3.357


#Path 38
Startpoint: reg_a[1].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[1] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
reg_a[1].C[0] (dffsre at (8,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
reg_a[1].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33330 side:RIGHT (8,1))                                  0.000     2.951
| (CHANY:1140609 L1 length:0 (8,1)->(8,1))                       0.108     3.059
| (CHANX:718906 L1 length:0 (9,0)->(9,0))                        0.108     3.167
| (IPIN:33616 side:BOTTOM (9,1))                                 0.164     3.331
| (intra 'dsp' routing)                                          0.000     3.331
z_w[0].a[1] (RS_DSP2_MULTACC at (9,1))                           0.000     3.331
data arrival time                                                          3.331

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input at (1,0))                                   0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'dsp' routing)                                          0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     6.899
clock uncertainty                                                0.000     6.899
cell setup time                                                 -0.200     6.699
data required time                                                         6.699
--------------------------------------------------------------------------------
data required time                                                         6.699
data arrival time                                                         -3.331
--------------------------------------------------------------------------------
slack (MET)                                                                3.369


#Path 39
Startpoint: z_w[0].z[0] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Endpoint  : out:z_out.outpad[0] (.output at (21,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'dsp' routing)                                          0.000     0.099
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.099
| (primitive 'RS_DSP2_MULTACC' Tcq_max)                          0.200     0.299
z_w[0].z[0] (RS_DSP2_MULTACC at (9,1)) [clock-to-output]         0.000     0.299
| (intra 'dsp' routing)                                          0.000     0.299
| (OPIN:33546 side:BOTTOM (9,1))                                 0.000     0.299
| (CHANX:718940 L4 length:3 (9,0)->(12,0))                       0.120     0.419
| (CHANY:1155192 L1 length:0 (11,1)->(11,1))                     0.108     0.527
| (IPIN:33876 side:RIGHT (11,1))                                 0.164     0.691
| (intra 'clb' routing)                                          0.208     0.899
z_out.in[0] (.names at (11,1))                                   0.000     0.899
| (primitive '.names' combinational delay)                       0.220     1.119
z_out.out[0] (.names at (11,1))                                  0.000     1.119
| (intra 'clb' routing)                                          0.149     1.268
| (OPIN:33845 side:RIGHT (11,1))                                 0.000     1.268
| (CHANY:1155296 L4 length:3 (11,1)->(11,4))                     0.120     1.388
| (CHANX:724898 L4 length:3 (12,1)->(15,1))                      0.120     1.508
| (CHANY:1169893 L4 length:0 (14,1)->(14,1))                     0.120     1.628
| (CHANX:719390 L4 length:3 (15,0)->(18,0))                      0.120     1.748
| (CHANX:719610 L4 length:3 (18,0)->(21,0))                      0.120     1.868
| (CHANX:719838 L4 length:3 (21,0)->(24,0))                      0.120     1.988
| (IPIN:8264 side:TOP (21,0))                                    0.164     2.151
| (intra 'io' routing)                                           0.118     2.269
out:z_out.outpad[0] (.output at (21,0))                          0.000     2.269
data arrival time                                                          2.269

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -2.269
--------------------------------------------------------------------------------
slack (MET)                                                                3.531


#Path 40
Startpoint: b[17].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : reg_b[17].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[17].inpad[0] (.input at (20,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:7838 side:TOP (20,0))                                               0.000     1.099
| (CHANX:719545 L4 length:3 (20,0)->(17,0))                                 0.120     1.219
| (CHANY:1189294 L4 length:2 (18,1)->(18,3))                                0.120     1.339
| (CHANX:725099 L4 length:3 (18,1)->(15,1))                                 0.120     1.459
| (CHANY:1169799 L1 length:0 (14,1)->(14,1))                                0.108     1.567
| (CHANX:719091 L4 length:3 (14,0)->(11,0))                                 0.120     1.687
| (CHANX:719141 L1 length:0 (12,0)->(12,0))                                 0.108     1.795
| (CHANY:1155206 L1 length:0 (11,1)->(11,1))                                0.108     1.903
| (IPIN:33883 side:RIGHT (11,1))                                            0.164     2.067
| (intra 'clb' routing)                                                     0.208     2.275
$abc$1262$abc$741$li37_li37.in[0] (.names at (11,1))                       -0.000     2.275
| (primitive '.names' combinational delay)                                  0.220     2.495
$abc$1262$abc$741$li37_li37.out[0] (.names at (11,1))                       0.000     2.495
| (intra 'clb' routing)                                                     0.000     2.495
reg_b[17].D[0] (dffsre at (11,1))                                           0.000     2.495
data arrival time                                                                     2.495

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[17].C[0] (dffsre at (11,1))                                           0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.495
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.341


#Path 41
Startpoint: b[13].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : reg_b[13].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[13].inpad[0] (.input at (18,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:7030 side:TOP (18,0))                                               0.000     1.099
| (CHANX:719391 L4 length:3 (18,0)->(15,0))                                 0.120     1.219
| (CHANX:719249 L4 length:3 (16,0)->(13,0))                                 0.120     1.339
| (CHANX:719041 L4 length:3 (13,0)->(10,0))                                 0.120     1.459
| (CHANX:719133 L1 length:0 (12,0)->(12,0))                                 0.108     1.567
| (CHANY:1155198 L1 length:0 (11,1)->(11,1))                                0.108     1.675
| (IPIN:33879 side:RIGHT (11,1))                                            0.164     1.839
| (intra 'clb' routing)                                                     0.208     2.047
$abc$1262$abc$741$li33_li33.in[0] (.names at (11,1))                        0.000     2.047
| (primitive '.names' combinational delay)                                  0.220     2.267
$abc$1262$abc$741$li33_li33.out[0] (.names at (11,1))                       0.000     2.267
| (intra 'clb' routing)                                                     0.000     2.267
reg_b[13].D[0] (dffsre at (11,1))                                           0.000     2.267
data arrival time                                                                     2.267

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[13].C[0] (dffsre at (11,1))                                           0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.267
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.569


#Path 42
Startpoint: b[16].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : reg_b[16].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[16].inpad[0] (.input at (20,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:7802 side:TOP (20,0))                                               0.000     1.099
| (CHANX:719533 L4 length:3 (20,0)->(17,0))                                 0.120     1.219
| (CHANX:719317 L4 length:3 (17,0)->(14,0))                                 0.120     1.339
| (CHANY:1164958 L4 length:0 (13,1)->(13,1))                                0.120     1.459
| (CHANX:724741 L4 length:3 (13,1)->(10,1))                                 0.120     1.579
| (IPIN:33851 side:TOP (11,1))                                              0.164     1.743
| (intra 'clb' routing)                                                     0.208     1.951
$abc$1262$abc$741$li36_li36.in[0] (.names at (11,1))                        0.000     1.951
| (primitive '.names' combinational delay)                                  0.280     2.231
$abc$1262$abc$741$li36_li36.out[0] (.names at (11,1))                       0.000     2.231
| (intra 'clb' routing)                                                     0.000     2.231
reg_b[16].D[0] (dffsre at (11,1))                                           0.000     2.231
data arrival time                                                                     2.231

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[16].C[0] (dffsre at (11,1))                                           0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.231
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.605


#Path 43
Startpoint: b[14].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : reg_b[14].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[14].inpad[0] (.input at (19,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:7412 side:TOP (19,0))                                               0.000     1.099
| (CHANX:719459 L4 length:3 (19,0)->(16,0))                                 0.120     1.219
| (CHANX:719309 L4 length:3 (17,0)->(14,0))                                 0.120     1.339
| (CHANY:1164950 L4 length:0 (13,1)->(13,1))                                0.120     1.459
| (CHANX:724739 L4 length:3 (13,1)->(10,1))                                 0.120     1.579
| (IPIN:33855 side:TOP (11,1))                                              0.164     1.743
| (intra 'clb' routing)                                                     0.208     1.951
$abc$1262$abc$741$li34_li34.in[0] (.names at (11,1))                        0.000     1.951
| (primitive '.names' combinational delay)                                  0.280     2.231
$abc$1262$abc$741$li34_li34.out[0] (.names at (11,1))                       0.000     2.231
| (intra 'clb' routing)                                                     0.000     2.231
reg_b[14].D[0] (dffsre at (11,1))                                           0.000     2.231
data arrival time                                                                     2.231

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[14].C[0] (dffsre at (11,1))                                           0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.231
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.605


#Path 44
Startpoint: b[11].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : reg_b[11].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[11].inpad[0] (.input at (17,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:6634 side:TOP (17,0))                                               0.000     1.099
| (CHANX:719325 L4 length:3 (17,0)->(14,0))                                 0.120     1.219
| (CHANY:1164966 L4 length:0 (13,1)->(13,1))                                0.120     1.339
| (CHANX:724743 L4 length:3 (13,1)->(10,1))                                 0.120     1.459
| (CHANY:1155209 L1 length:0 (11,1)->(11,1))                                0.108     1.567
| (IPIN:33884 side:RIGHT (11,1))                                            0.164     1.731
| (intra 'clb' routing)                                                     0.208     1.939
$abc$1262$abc$741$li31_li31.in[0] (.names at (11,1))                       -0.000     1.939
| (primitive '.names' combinational delay)                                  0.280     2.219
$abc$1262$abc$741$li31_li31.out[0] (.names at (11,1))                       0.000     2.219
| (intra 'clb' routing)                                                     0.000     2.219
reg_b[11].D[0] (dffsre at (11,1))                                           0.000     2.219
data arrival time                                                                     2.219

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[11].C[0] (dffsre at (11,1))                                           0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.219
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.617


#Path 45
Startpoint: a[0].inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : reg_a[0].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[0].inpad[0] (.input at (1,0))                                            0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:232 side:TOP (1,0))                                                0.000     1.099
| (CHANX:718322 L4 length:2 (1,0)->(3,0))                                  0.120     1.219
| (CHANX:718450 L4 length:3 (2,0)->(5,0))                                  0.120     1.339
| (CHANX:718662 L4 length:3 (5,0)->(8,0))                                  0.120     1.459
| (CHANY:1140742 L4 length:2 (8,1)->(8,3))                                 0.120     1.579
| (IPIN:33369 side:RIGHT (8,1))                                            0.164     1.743
| (intra 'clb' routing)                                                    0.208     1.951
$abc$1262$abc$741$li00_li00.in[0] (.names at (8,1))                        0.000     1.951
| (primitive '.names' combinational delay)                                 0.220     2.171
$abc$1262$abc$741$li00_li00.out[0] (.names at (8,1))                       0.000     2.171
| (intra 'clb' routing)                                                    0.000     2.171
reg_a[0].D[0] (dffsre at (8,1))                                            0.000     2.171
data arrival time                                                                    2.171

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[0].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -2.171
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.665


#Path 46
Startpoint: a[1].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : reg_a[1].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[1].inpad[0] (.input at (2,0))                                            0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:604 side:TOP (2,0))                                                0.000     1.099
| (CHANX:718442 L4 length:3 (2,0)->(5,0))                                  0.120     1.219
| (CHANY:1121190 L1 length:0 (4,1)->(4,1))                                 0.108     1.327
| (CHANX:724386 L4 length:3 (5,1)->(8,1))                                  0.120     1.447
| (CHANY:1140677 L4 length:0 (8,1)->(8,1))                                 0.120     1.567
| (IPIN:33368 side:RIGHT (8,1))                                            0.164     1.731
| (intra 'clb' routing)                                                    0.208     1.939
$abc$1262$abc$741$li01_li01.in[0] (.names at (8,1))                       -0.000     1.939
| (primitive '.names' combinational delay)                                 0.220     2.159
$abc$1262$abc$741$li01_li01.out[0] (.names at (8,1))                       0.000     2.159
| (intra 'clb' routing)                                                    0.000     2.159
reg_a[1].D[0] (dffsre at (8,1))                                            0.000     2.159
data arrival time                                                                    2.159

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[1].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -2.159
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.677


#Path 47
Startpoint: a[3].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : reg_a[3].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[3].inpad[0] (.input at (3,0))                                            0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:1002 side:TOP (3,0))                                               0.000     1.099
| (CHANX:718536 L4 length:3 (3,0)->(6,0))                                  0.120     1.219
| (CHANY:1121254 L4 length:2 (4,1)->(4,3))                                 0.120     1.339
| (CHANX:724378 L4 length:3 (5,1)->(8,1))                                  0.120     1.459
| (IPIN:33350 side:TOP (8,1))                                              0.164     1.623
| (intra 'clb' routing)                                                    0.208     1.831
$abc$1262$abc$741$li03_li03.in[0] (.names at (8,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                 0.280     2.111
$abc$1262$abc$741$li03_li03.out[0] (.names at (8,1))                       0.000     2.111
| (intra 'clb' routing)                                                    0.000     2.111
reg_a[3].D[0] (dffsre at (8,1))                                            0.000     2.111
data arrival time                                                                    2.111

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[3].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -2.111
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.725


#Path 48
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[14].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.099
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.219
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.339
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.447
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.611
| (intra 'clb' routing)                                                    0.208     1.819
$abc$1262$abc$741$li14_li14.in[1] (.names at (8,1))                        0.000     1.819
| (primitive '.names' combinational delay)                                 0.280     2.099
$abc$1262$abc$741$li14_li14.out[0] (.names at (8,1))                       0.000     2.099
| (intra 'clb' routing)                                                    0.000     2.099
reg_a[14].D[0] (dffsre at (8,1))                                           0.000     2.099
data arrival time                                                                    2.099

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[14].C[0] (dffsre at (8,1))                                           0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -2.099
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.737


#Path 49
Startpoint: a[7].inpad[0] (.input at (5,0) clocked by clk)
Endpoint  : reg_a[7].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[7].inpad[0] (.input at (5,0))                                            0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:1812 side:TOP (5,0))                                               0.000     1.099
| (CHANX:718666 L4 length:3 (5,0)->(8,0))                                  0.120     1.219
| (CHANY:1135794 L4 length:2 (7,1)->(7,3))                                 0.120     1.339
| (CHANX:724564 L1 length:0 (8,1)->(8,1))                                  0.108     1.447
| (IPIN:33347 side:TOP (8,1))                                              0.164     1.611
| (intra 'clb' routing)                                                    0.208     1.819
$abc$1262$abc$741$li07_li07.in[0] (.names at (8,1))                        0.000     1.819
| (primitive '.names' combinational delay)                                 0.280     2.099
$abc$1262$abc$741$li07_li07.out[0] (.names at (8,1))                       0.000     2.099
| (intra 'clb' routing)                                                    0.000     2.099
reg_a[7].D[0] (dffsre at (8,1))                                            0.000     2.099
data arrival time                                                                    2.099

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[7].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -2.099
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.737


#Path 50
Startpoint: b[7].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : reg_b[7].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[7].inpad[0] (.input at (15,0))                                            0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:5826 side:TOP (15,0))                                               0.000     1.099
| (CHANX:719161 L4 length:3 (15,0)->(12,0))                                 0.120     1.219
| (CHANY:1155226 L4 length:2 (11,1)->(11,3))                                0.120     1.339
| (CHANX:724775 L1 length:0 (11,1)->(11,1))                                 0.108     1.447
| (IPIN:33850 side:TOP (11,1))                                              0.164     1.611
| (intra 'clb' routing)                                                     0.208     1.819
$abc$1262$abc$741$li27_li27.in[0] (.names at (11,1))                        0.000     1.819
| (primitive '.names' combinational delay)                                  0.280     2.099
$abc$1262$abc$741$li27_li27.out[0] (.names at (11,1))                       0.000     2.099
| (intra 'clb' routing)                                                     0.000     2.099
reg_b[7].D[0] (dffsre at (11,1))                                            0.000     2.099
data arrival time                                                                     2.099

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[7].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.099
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.737


#Path 51
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[15].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.099
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.219
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.339
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.447
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.611
| (intra 'clb' routing)                                                    0.208     1.819
$abc$1262$abc$741$li15_li15.in[1] (.names at (8,1))                        0.000     1.819
| (primitive '.names' combinational delay)                                 0.280     2.099
$abc$1262$abc$741$li15_li15.out[0] (.names at (8,1))                       0.000     2.099
| (intra 'clb' routing)                                                    0.000     2.099
reg_a[15].D[0] (dffsre at (8,1))                                           0.000     2.099
data arrival time                                                                    2.099

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[15].C[0] (dffsre at (8,1))                                           0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -2.099
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.737


#Path 52
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[5].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.099
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.219
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.339
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.447
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.611
| (intra 'clb' routing)                                                    0.208     1.819
$abc$1262$abc$741$li05_li05.in[1] (.names at (8,1))                        0.000     1.819
| (primitive '.names' combinational delay)                                 0.280     2.099
$abc$1262$abc$741$li05_li05.out[0] (.names at (8,1))                       0.000     2.099
| (intra 'clb' routing)                                                    0.000     2.099
reg_a[5].D[0] (dffsre at (8,1))                                            0.000     2.099
data arrival time                                                                    2.099

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[5].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -2.099
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.737


#Path 53
Startpoint: b[5].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : reg_b[5].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[5].inpad[0] (.input at (14,0))                                            0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:5424 side:TOP (14,0))                                               0.000     1.099
| (CHANX:719099 L4 length:3 (14,0)->(11,0))                                 0.120     1.219
| (CHANY:1150376 L4 length:1 (10,1)->(10,2))                                0.120     1.339
| (CHANX:724782 L1 length:0 (11,1)->(11,1))                                 0.108     1.447
| (IPIN:33854 side:TOP (11,1))                                              0.164     1.611
| (intra 'clb' routing)                                                     0.208     1.819
$abc$1262$abc$741$li25_li25.in[0] (.names at (11,1))                        0.000     1.819
| (primitive '.names' combinational delay)                                  0.280     2.099
$abc$1262$abc$741$li25_li25.out[0] (.names at (11,1))                       0.000     2.099
| (intra 'clb' routing)                                                     0.000     2.099
reg_b[5].D[0] (dffsre at (11,1))                                            0.000     2.099
data arrival time                                                                     2.099

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[5].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.099
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.737


#Path 54
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[4].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.099
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.219
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.339
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.447
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.611
| (intra 'clb' routing)                                                    0.208     1.819
$abc$1262$abc$741$li04_li04.in[1] (.names at (8,1))                        0.000     1.819
| (primitive '.names' combinational delay)                                 0.280     2.099
$abc$1262$abc$741$li04_li04.out[0] (.names at (8,1))                       0.000     2.099
| (intra 'clb' routing)                                                    0.000     2.099
reg_a[4].D[0] (dffsre at (8,1))                                            0.000     2.099
data arrival time                                                                    2.099

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[4].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -2.099
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.737


#Path 55
Startpoint: a[10].inpad[0] (.input at (6,0) clocked by clk)
Endpoint  : reg_a[10].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[10].inpad[0] (.input at (6,0))                                           0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:2238 side:TOP (6,0))                                               0.000     1.099
| (CHANX:718691 L1 length:0 (6,0)->(6,0))                                  0.108     1.207
| (CHANY:1126028 L1 length:0 (5,1)->(5,1))                                 0.108     1.315
| (CHANX:724480 L4 length:3 (6,1)->(9,1))                                  0.120     1.435
| (IPIN:33345 side:TOP (8,1))                                              0.164     1.599
| (intra 'clb' routing)                                                    0.208     1.807
$abc$1262$abc$741$li10_li10.in[0] (.names at (8,1))                        0.000     1.807
| (primitive '.names' combinational delay)                                 0.280     2.087
$abc$1262$abc$741$li10_li10.out[0] (.names at (8,1))                       0.000     2.087
| (intra 'clb' routing)                                                    0.000     2.087
reg_a[10].D[0] (dffsre at (8,1))                                           0.000     2.087
data arrival time                                                                    2.087

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[10].C[0] (dffsre at (8,1))                                           0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -2.087
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.749


#Path 56
Startpoint: a[8].inpad[0] (.input at (5,0) clocked by clk)
Endpoint  : reg_a[8].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[8].inpad[0] (.input at (5,0))                                            0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:1836 side:TOP (5,0))                                               0.000     1.099
| (CHANX:718619 L1 length:0 (5,0)->(5,0))                                  0.108     1.207
| (CHANY:1121168 L1 length:0 (4,1)->(4,1))                                 0.108     1.315
| (CHANX:724408 L4 length:3 (5,1)->(8,1))                                  0.120     1.435
| (IPIN:33346 side:TOP (8,1))                                              0.164     1.599
| (intra 'clb' routing)                                                    0.208     1.807
$abc$1262$abc$741$li08_li08.in[0] (.names at (8,1))                        0.000     1.807
| (primitive '.names' combinational delay)                                 0.280     2.087
$abc$1262$abc$741$li08_li08.out[0] (.names at (8,1))                       0.000     2.087
| (intra 'clb' routing)                                                    0.000     2.087
reg_a[8].D[0] (dffsre at (8,1))                                            0.000     2.087
data arrival time                                                                    2.087

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[8].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -2.087
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.749


#Path 57
Startpoint: a[18].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : reg_a[18].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[18].inpad[0] (.input at (10,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:3826 side:TOP (10,0))                                              0.000     1.099
| (CHANX:718801 L4 length:3 (10,0)->(7,0))                                 0.120     1.219
| (CHANY:1140622 L1 length:0 (8,1)->(8,1))                                 0.108     1.327
| (CHANX:724573 L1 length:0 (8,1)->(8,1))                                  0.108     1.435
| (IPIN:33351 side:TOP (8,1))                                              0.164     1.599
| (intra 'clb' routing)                                                    0.208     1.807
$abc$1262$abc$741$li18_li18.in[0] (.names at (8,1))                        0.000     1.807
| (primitive '.names' combinational delay)                                 0.280     2.087
$abc$1262$abc$741$li18_li18.out[0] (.names at (8,1))                       0.000     2.087
| (intra 'clb' routing)                                                    0.000     2.087
reg_a[18].D[0] (dffsre at (8,1))                                           0.000     2.087
data arrival time                                                                    2.087

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[18].C[0] (dffsre at (8,1))                                           0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -2.087
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.749


#Path 58
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[19].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.099
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.219
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.327
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.435
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.599
| (intra 'clb' routing)                                                     0.208     1.807
$abc$1262$abc$741$li19_li19.in[1] (.names at (11,1))                        0.000     1.807
| (primitive '.names' combinational delay)                                  0.280     2.087
$abc$1262$abc$741$li19_li19.out[0] (.names at (11,1))                       0.000     2.087
| (intra 'clb' routing)                                                     0.000     2.087
reg_a[19].D[0] (dffsre at (11,1))                                           0.000     2.087
data arrival time                                                                     2.087

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_a[19].C[0] (dffsre at (11,1))                                           0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.087
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.749


#Path 59
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[0].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.099
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.219
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.327
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.435
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.599
| (intra 'clb' routing)                                                     0.208     1.807
$abc$1262$abc$741$li20_li20.in[1] (.names at (11,1))                        0.000     1.807
| (primitive '.names' combinational delay)                                  0.280     2.087
$abc$1262$abc$741$li20_li20.out[0] (.names at (11,1))                       0.000     2.087
| (intra 'clb' routing)                                                     0.000     2.087
reg_b[0].D[0] (dffsre at (11,1))                                            0.000     2.087
data arrival time                                                                     2.087

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[0].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.087
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.749


#Path 60
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[2].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.099
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.219
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.327
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.435
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.599
| (intra 'clb' routing)                                                     0.208     1.807
$abc$1262$abc$741$li22_li22.in[1] (.names at (11,1))                        0.000     1.807
| (primitive '.names' combinational delay)                                  0.280     2.087
$abc$1262$abc$741$li22_li22.out[0] (.names at (11,1))                       0.000     2.087
| (intra 'clb' routing)                                                     0.000     2.087
reg_b[2].D[0] (dffsre at (11,1))                                            0.000     2.087
data arrival time                                                                     2.087

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[2].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.087
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.749


#Path 61
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[1].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.099
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.219
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.327
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.435
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.599
| (intra 'clb' routing)                                                     0.208     1.807
$abc$1262$abc$741$li21_li21.in[1] (.names at (11,1))                        0.000     1.807
| (primitive '.names' combinational delay)                                  0.280     2.087
$abc$1262$abc$741$li21_li21.out[0] (.names at (11,1))                       0.000     2.087
| (intra 'clb' routing)                                                     0.000     2.087
reg_b[1].D[0] (dffsre at (11,1))                                            0.000     2.087
data arrival time                                                                     2.087

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[1].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.087
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.749


#Path 62
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[3].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.099
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.219
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.327
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.435
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.599
| (intra 'clb' routing)                                                     0.208     1.807
$abc$1262$abc$741$li23_li23.in[1] (.names at (11,1))                        0.000     1.807
| (primitive '.names' combinational delay)                                  0.280     2.087
$abc$1262$abc$741$li23_li23.out[0] (.names at (11,1))                       0.000     2.087
| (intra 'clb' routing)                                                     0.000     2.087
reg_b[3].D[0] (dffsre at (11,1))                                            0.000     2.087
data arrival time                                                                     2.087

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[3].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.087
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.749


#Path 63
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[4].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.099
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.219
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.327
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.435
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.599
| (intra 'clb' routing)                                                     0.208     1.807
$abc$1262$abc$741$li24_li24.in[1] (.names at (11,1))                        0.000     1.807
| (primitive '.names' combinational delay)                                  0.280     2.087
$abc$1262$abc$741$li24_li24.out[0] (.names at (11,1))                       0.000     2.087
| (intra 'clb' routing)                                                     0.000     2.087
reg_b[4].D[0] (dffsre at (11,1))                                            0.000     2.087
data arrival time                                                                     2.087

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[4].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.087
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.749


#Path 64
Startpoint: b[15].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : reg_b[15].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[15].inpad[0] (.input at (19,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:7430 side:TOP (19,0))                                               0.000     1.099
| (CHANX:719465 L4 length:3 (19,0)->(16,0))                                 0.120     1.219
| (CHANX:719327 L4 length:3 (17,0)->(14,0))                                 0.120     1.339
| (CHANY:1169850 L4 length:0 (14,1)->(14,1))                                0.120     1.459
| (CHANX:724821 L4 length:3 (14,1)->(11,1))                                 0.120     1.579
| (IPIN:33867 side:TOP (11,1))                                              0.164     1.743
| (intra 'clb' routing)                                                     0.208     1.951
$abc$1262$abc$741$li35_li35.in[0] (.names at (11,1))                        0.000     1.951
| (primitive '.names' combinational delay)                                  0.120     2.071
$abc$1262$abc$741$li35_li35.out[0] (.names at (11,1))                       0.000     2.071
| (intra 'clb' routing)                                                     0.000     2.071
reg_b[15].D[0] (dffsre at (11,1))                                           0.000     2.071
data arrival time                                                                     2.071

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[15].C[0] (dffsre at (11,1))                                           0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.071
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.765


#Path 65
Startpoint: b[9].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : reg_b[9].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[9].inpad[0] (.input at (16,0))                                            0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:6222 side:TOP (16,0))                                               0.000     1.099
| (CHANX:719253 L4 length:3 (16,0)->(13,0))                                 0.120     1.219
| (CHANY:1169842 L4 length:0 (14,1)->(14,1))                                0.120     1.339
| (CHANX:724819 L4 length:3 (14,1)->(11,1))                                 0.120     1.459
| (IPIN:33864 side:TOP (11,1))                                              0.164     1.623
| (intra 'clb' routing)                                                     0.208     1.831
$abc$1262$abc$741$li29_li29.in[0] (.names at (11,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                  0.220     2.051
$abc$1262$abc$741$li29_li29.out[0] (.names at (11,1))                       0.000     2.051
| (intra 'clb' routing)                                                     0.000     2.051
reg_b[9].D[0] (dffsre at (11,1))                                            0.000     2.051
data arrival time                                                                     2.051

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[9].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.051
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.785


#Path 66
Startpoint: b[10].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : reg_b[10].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[10].inpad[0] (.input at (17,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:6610 side:TOP (17,0))                                               0.000     1.099
| (CHANX:719313 L4 length:3 (17,0)->(14,0))                                 0.120     1.219
| (CHANX:719089 L4 length:3 (14,0)->(11,0))                                 0.120     1.339
| (CHANY:1155204 L1 length:0 (11,1)->(11,1))                                0.108     1.447
| (IPIN:33882 side:RIGHT (11,1))                                            0.164     1.611
| (intra 'clb' routing)                                                     0.208     1.819
$abc$1262$abc$741$li30_li30.in[0] (.names at (11,1))                        0.000     1.819
| (primitive '.names' combinational delay)                                  0.220     2.039
$abc$1262$abc$741$li30_li30.out[0] (.names at (11,1))                       0.000     2.039
| (intra 'clb' routing)                                                     0.000     2.039
reg_b[10].D[0] (dffsre at (11,1))                                           0.000     2.039
data arrival time                                                                     2.039

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[10].C[0] (dffsre at (11,1))                                           0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.039
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.797


#Path 67
Startpoint: b[12].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : reg_b[12].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[12].inpad[0] (.input at (18,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:7014 side:TOP (18,0))                                               0.000     1.099
| (CHANX:719387 L4 length:3 (18,0)->(15,0))                                 0.120     1.219
| (CHANX:719167 L4 length:3 (15,0)->(12,0))                                 0.120     1.339
| (CHANY:1155232 L4 length:3 (11,1)->(11,4))                                0.120     1.459
| (CHANX:724779 L1 length:0 (11,1)->(11,1))                                 0.108     1.567
| (IPIN:33852 side:TOP (11,1))                                              0.164     1.731
| (intra 'clb' routing)                                                     0.208     1.939
$abc$1262$abc$741$li32_li32.in[0] (.names at (11,1))                       -0.000     1.939
| (primitive '.names' combinational delay)                                  0.070     2.009
$abc$1262$abc$741$li32_li32.out[0] (.names at (11,1))                       0.000     2.009
| (intra 'clb' routing)                                                     0.000     2.009
reg_b[12].D[0] (dffsre at (11,1))                                           0.000     2.009
data arrival time                                                                     2.009

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[12].C[0] (dffsre at (11,1))                                           0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -2.009
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.827


#Path 68
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[11].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.099
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.219
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.339
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.447
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.611
| (intra 'clb' routing)                                                    0.208     1.819
$abc$1262$abc$741$li11_li11.in[1] (.names at (8,1))                        0.000     1.819
| (primitive '.names' combinational delay)                                 0.170     1.989
$abc$1262$abc$741$li11_li11.out[0] (.names at (8,1))                       0.000     1.989
| (intra 'clb' routing)                                                    0.000     1.989
reg_a[11].D[0] (dffsre at (8,1))                                           0.000     1.989
data arrival time                                                                    1.989

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[11].C[0] (dffsre at (8,1))                                           0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.989
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.847


#Path 69
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[12].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.099
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.219
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.339
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.447
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.611
| (intra 'clb' routing)                                                    0.208     1.819
$abc$1262$abc$741$li12_li12.in[1] (.names at (8,1))                        0.000     1.819
| (primitive '.names' combinational delay)                                 0.170     1.989
$abc$1262$abc$741$li12_li12.out[0] (.names at (8,1))                       0.000     1.989
| (intra 'clb' routing)                                                    0.000     1.989
reg_a[12].D[0] (dffsre at (8,1))                                           0.000     1.989
data arrival time                                                                    1.989

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[12].C[0] (dffsre at (8,1))                                           0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.989
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.847


#Path 70
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[13].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.099
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.219
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.339
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.447
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.611
| (intra 'clb' routing)                                                    0.208     1.819
$abc$1262$abc$741$li13_li13.in[1] (.names at (8,1))                        0.000     1.819
| (primitive '.names' combinational delay)                                 0.170     1.989
$abc$1262$abc$741$li13_li13.out[0] (.names at (8,1))                       0.000     1.989
| (intra 'clb' routing)                                                    0.000     1.989
reg_a[13].D[0] (dffsre at (8,1))                                           0.000     1.989
data arrival time                                                                    1.989

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[13].C[0] (dffsre at (8,1))                                           0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.989
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.847


#Path 71
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[16].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.099
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.219
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.339
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.447
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.611
| (intra 'clb' routing)                                                    0.208     1.819
$abc$1262$abc$741$li16_li16.in[1] (.names at (8,1))                        0.000     1.819
| (primitive '.names' combinational delay)                                 0.170     1.989
$abc$1262$abc$741$li16_li16.out[0] (.names at (8,1))                       0.000     1.989
| (intra 'clb' routing)                                                    0.000     1.989
reg_a[16].D[0] (dffsre at (8,1))                                           0.000     1.989
data arrival time                                                                    1.989

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[16].C[0] (dffsre at (8,1))                                           0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.989
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.847


#Path 72
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[17].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.099
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.219
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.339
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.447
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.611
| (intra 'clb' routing)                                                    0.208     1.819
$abc$1262$abc$741$li17_li17.in[1] (.names at (8,1))                        0.000     1.819
| (primitive '.names' combinational delay)                                 0.170     1.989
$abc$1262$abc$741$li17_li17.out[0] (.names at (8,1))                       0.000     1.989
| (intra 'clb' routing)                                                    0.000     1.989
reg_a[17].D[0] (dffsre at (8,1))                                           0.000     1.989
data arrival time                                                                    1.989

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[17].C[0] (dffsre at (8,1))                                           0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.989
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.847


#Path 73
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[6].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.099
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.219
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.339
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.447
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.611
| (intra 'clb' routing)                                                    0.208     1.819
$abc$1262$abc$741$li06_li06.in[1] (.names at (8,1))                        0.000     1.819
| (primitive '.names' combinational delay)                                 0.170     1.989
$abc$1262$abc$741$li06_li06.out[0] (.names at (8,1))                       0.000     1.989
| (intra 'clb' routing)                                                    0.000     1.989
reg_a[6].D[0] (dffsre at (8,1))                                            0.000     1.989
data arrival time                                                                    1.989

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[6].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.989
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.847


#Path 74
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[6].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.099
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.219
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.327
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.435
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.599
| (intra 'clb' routing)                                                     0.208     1.807
$abc$1262$abc$741$li26_li26.in[1] (.names at (11,1))                        0.000     1.807
| (primitive '.names' combinational delay)                                  0.170     1.977
$abc$1262$abc$741$li26_li26.out[0] (.names at (11,1))                       0.000     1.977
| (intra 'clb' routing)                                                     0.000     1.977
reg_b[6].D[0] (dffsre at (11,1))                                            0.000     1.977
data arrival time                                                                     1.977

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[6].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -1.977
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.859


#Path 75
Startpoint: b[8].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : reg_b[8].D[0] (dffsre at (11,1) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[8].inpad[0] (.input at (16,0))                                            0.000     1.000
| (intra 'io' routing)                                                      0.099     1.099
| (OPIN:6206 side:TOP (16,0))                                               0.000     1.099
| (CHANX:719237 L4 length:3 (16,0)->(13,0))                                 0.120     1.219
| (CHANY:1160090 L4 length:0 (12,1)->(12,1))                                0.120     1.339
| (CHANX:724667 L4 length:3 (12,1)->(9,1))                                  0.120     1.459
| (IPIN:33862 side:TOP (11,1))                                              0.164     1.623
| (intra 'clb' routing)                                                     0.208     1.831
$abc$1262$abc$741$li28_li28.in[0] (.names at (11,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                  0.120     1.951
$abc$1262$abc$741$li28_li28.out[0] (.names at (11,1))                       0.000     1.951
| (intra 'clb' routing)                                                     0.000     1.951
reg_b[8].D[0] (dffsre at (11,1))                                            0.000     1.951
data arrival time                                                                     1.951

clock clk (rise edge)                                                       6.800     6.800
clock source latency                                                        0.000     6.800
clk.inpad[0] (.input at (1,0))                                              0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing:global net)                                          0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
reg_b[8].C[0] (dffsre at (11,1))                                            0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -1.951
-------------------------------------------------------------------------------------------
slack (MET)                                                                           6.885


#Path 76
Startpoint: a[2].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : reg_a[2].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[2].inpad[0] (.input at (2,0))                                            0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:624 side:TOP (2,0))                                                0.000     1.099
| (CHANX:718462 L4 length:3 (2,0)->(5,0))                                  0.120     1.219
| (CHANY:1126146 L4 length:2 (5,1)->(5,3))                                 0.120     1.339
| (CHANX:724474 L4 length:3 (6,1)->(9,1))                                  0.120     1.459
| (IPIN:33357 side:TOP (8,1))                                              0.164     1.623
| (intra 'clb' routing)                                                    0.208     1.831
$abc$1262$abc$741$li02_li02.in[0] (.names at (8,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                 0.120     1.951
$abc$1262$abc$741$li02_li02.out[0] (.names at (8,1))                       0.000     1.951
| (intra 'clb' routing)                                                    0.000     1.951
reg_a[2].D[0] (dffsre at (8,1))                                            0.000     1.951
data arrival time                                                                    1.951

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[2].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.951
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.885


#Path 77
Startpoint: a[9].inpad[0] (.input at (6,0) clocked by clk)
Endpoint  : reg_a[9].D[0] (dffsre at (8,1) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[9].inpad[0] (.input at (6,0))                                            0.000     1.000
| (intra 'io' routing)                                                     0.099     1.099
| (OPIN:2210 side:TOP (6,0))                                               0.000     1.099
| (CHANX:718758 L4 length:3 (6,0)->(9,0))                                  0.120     1.219
| (CHANY:1140714 L4 length:0 (8,1)->(8,1))                                 0.120     1.339
| (IPIN:33371 side:RIGHT (8,1))                                            0.164     1.503
| (intra 'clb' routing)                                                    0.208     1.711
$abc$1262$abc$741$li09_li09.in[0] (.names at (8,1))                        0.000     1.711
| (primitive '.names' combinational delay)                                 0.220     1.931
$abc$1262$abc$741$li09_li09.out[0] (.names at (8,1))                       0.000     1.931
| (intra 'clb' routing)                                                    0.000     1.931
reg_a[9].D[0] (dffsre at (8,1))                                            0.000     1.931
data arrival time                                                                    1.931

clock clk (rise edge)                                                      6.800     6.800
clock source latency                                                       0.000     6.800
clk.inpad[0] (.input at (1,0))                                             0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing:global net)                                         0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
reg_a[9].C[0] (dffsre at (8,1))                                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -1.931
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.905


#End of timing report
