Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Jun 27 14:03:53 2024
| Host         : OSUTeststand2 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -file GBCR2_SEU_Test_timing_summary_routed.rpt -pb GBCR2_SEU_Test_timing_summary_routed.pb -rpx GBCR2_SEU_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : GBCR2_SEU_Test
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                                                         1           
TIMING-7   Critical Warning  No common node between related clocks                                                                  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                                                            854         
LUTAR-1    Warning           LUT drives async reset alert                                                                           7           
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-18  Warning           Missing input or output delay                                                                          8           
TIMING-20  Warning           Non-clocked latch                                                                                      32          
TIMING-24  Warning           Overridden Max delay datapath only                                                                     12          
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  8           
LATCH-1    Advisory          Existing latches in the design                                                                         1           
RTGT-1     Advisory          RAM retargeting possibility                                                                            1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1014)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (983)
5. checking no_input_delay (7)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1014)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Data_Checker_Inst/Data_generator_160M/SER32b_inst/counter_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Data_Checker_Inst/Data_generator_160M/SER32b_inst/counter_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Data_Checker_Inst/Data_generator_160M/SER32b_inst/counter_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Data_Checker_Inst/Data_generator_160M/SER32b_inst/counter_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Data_Checker_Inst/Data_generator_160M/SER32b_inst/counter_reg[4]/Q (HIGH)

 There are 810 register/latch pins with no clock driven by root clock pin: Data_Checker_Inst/Data_generator_160M/clk5M_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i2c_wr_bytes_inst/i2c_master_inst/data_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2c_wr_bytes_inst/i2c_master_inst/scl_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (983)
--------------------------------------------------
 There are 983 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.129        0.000                      0                48438        0.049        0.000                      0                48197        0.264        0.000                       0                 20122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                   ------------         ----------      --------------
Q0_CLK1_GTREFCLK_PAD_P_IN                                                                                               {0.000 3.125}        6.250           160.000         
RGMII_RXC                                                                                                               {0.000 4.000}        8.000           125.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                              {0.000 16.500}       33.000          30.303          
gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk                               {0.000 4.000}        8.000           125.000         
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK        {0.000 12.500}       25.000          40.000          
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK        {0.000 12.500}       25.000          40.000          
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK        {0.000 12.500}       25.000          40.000          
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXOUTCLK        {0.000 12.500}       25.000          40.000          
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK        {0.000 12.500}       25.000          40.000          
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXOUTCLK        {0.000 12.500}       25.000          40.000          
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK        {0.000 12.500}       25.000          40.000          
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXOUTCLK        {0.000 12.500}       25.000          40.000          
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt4_gtwizard_0_i/gtxe2_i/RXOUTCLK        {0.000 12.500}       25.000          40.000          
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt4_gtwizard_0_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt4_gtwizard_0_i/gtxe2_i/TXOUTCLK        {0.000 12.500}       25.000          40.000          
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt4_gtwizard_0_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt5_gtwizard_0_i/gtxe2_i/RXOUTCLK        {0.000 12.500}       25.000          40.000          
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt5_gtwizard_0_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt5_gtwizard_0_i/gtxe2_i/TXOUTCLK        {0.000 12.500}       25.000          40.000          
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt5_gtwizard_0_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt6_gtwizard_0_i/gtxe2_i/RXOUTCLK        {0.000 12.500}       25.000          40.000          
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt6_gtwizard_0_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt6_gtwizard_0_i/gtxe2_i/TXOUTCLK        {0.000 12.500}       25.000          40.000          
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt6_gtwizard_0_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt7_gtwizard_0_i/gtxe2_i/RXOUTCLK        {0.000 12.500}       25.000          40.000          
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt7_gtwizard_0_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt7_gtwizard_0_i/gtxe2_i/TXOUTCLK        {0.000 12.500}       25.000          40.000          
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt7_gtwizard_0_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
sgmii_clock                                                                                                             {0.000 4.000}        8.000           125.000         
  clkfbout                                                                                                              {0.000 4.000}        8.000           125.000         
  clkout0                                                                                                               {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                               {2.000 6.000}        8.000           125.000         
    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk                           {2.000 6.000}        8.000           125.000         
  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_mdc                                      {0.000 240.000}      480.000         2.083           
system_clock                                                                                                            {0.000 2.500}        5.000           200.000         
  clk_out2_clockwiz                                                                                                     {0.000 10.000}       20.000          50.000          
  clk_out3_clockwiz                                                                                                     {0.000 5.000}        10.000          100.000         
  clk_out4_clockwiz                                                                                                     {0.000 3.125}        6.250           160.000         
  clk_out5_clockwiz                                                                                                     {0.000 2.500}        5.000           200.000         
  clkfbout_clockwiz                                                                                                     {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Q0_CLK1_GTREFCLK_PAD_P_IN                                                                                               5.279        0.000                      0                    7        0.172        0.000                      0                    7        2.483        0.000                       0                    19  
RGMII_RXC                                                                                                               4.460        0.000                      0                 1381        0.079        0.000                      0                 1381        3.232        0.000                       0                   607  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                             29.444        0.000                      0                  928        0.056        0.000                      0                  928       15.732        0.000                       0                   483  
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK        0.931        0.000                      0                11290        0.049        0.000                      0                11290       11.858        0.000                       0                  6032  
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK       21.083        0.000                      0                 1325        0.092        0.000                      0                 1325       11.858        0.000                       0                   961  
sgmii_clock                                                                                                             1.600        0.000                      0                 6791        0.084        0.000                      0                 6791        2.000        0.000                       0                  2974  
  clkfbout                                                                                                                                                                                                                                                          6.929        0.000                       0                     2  
  clkout0                                                                                                               3.506        0.000                      0                 1499        0.085        0.000                      0                 1499        3.600        0.000                       0                   711  
  clkout1                                                                                                               5.351        0.000                      0                   49        0.108        0.000                      0                   49        3.600        0.000                       0                    39  
system_clock                                                                                                            2.895        0.000                      0                   69        0.108        0.000                      0                   69        0.264        0.000                       0                    43  
  clk_out2_clockwiz                                                                                                    14.007        0.000                      0                 3889        0.054        0.000                      0                 3889        9.232        0.000                       0                  3511  
  clk_out3_clockwiz                                                                                                     1.495        0.000                      0                 7955        0.064        0.000                      0                 7955        4.286        0.000                       0                  3137  
  clk_out4_clockwiz                                                                                                     0.910        0.000                      0                  402        0.108        0.000                      0                  402        2.483        0.000                       0                   245  
  clk_out5_clockwiz                                                                                                     0.129        0.000                      0                11568        0.069        0.000                      0                11568        1.858        0.000                       0                  1355  
  clkfbout_clockwiz                                                                                                                                                                                                                                                 3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                        To Clock                                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                        --------                                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk                         RGMII_RXC                                                                                                               0.779        0.000                      0                    5        0.281        0.000                      0                    5  
clk_out2_clockwiz                                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                             19.256        0.000                      0                    8                                                                        
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK        4.040        0.000                      0                  605        0.056        0.000                      0                  605  
clk_out5_clockwiz                                                                                                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK        4.194        0.000                      0                   80                                                                        
clkout0                                                                                                           sgmii_clock                                                                                                             5.200        0.000                      0                   14                                                                        
sgmii_clock                                                                                                       clkout0                                                                                                                 5.256        0.000                      0                    3                                                                        
clkout1                                                                                                           clkout0                                                                                                                 4.884        0.000                      0                    3        1.702        0.000                      0                    3  
clkout0                                                                                                           clkout1                                                                                                                 0.349        0.000                      0                    2        6.106        0.000                      0                    2  
clkout0                                                                                                           gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk                               0.355        0.000                      0                    5        0.346        0.000                      0                    5  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                        clk_out2_clockwiz                                                                                                      32.412        0.000                      0                    8                                                                        
clk_out5_clockwiz                                                                                                 clk_out3_clockwiz                                                                                                       4.264        0.000                      0                   14                                                                        
clk_out5_clockwiz                                                                                                 clk_out4_clockwiz                                                                                                       4.329        0.000                      0                   10                                                                        
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  clk_out5_clockwiz                                                                                                      24.264        0.000                      0                   80                                                                        
clk_out3_clockwiz                                                                                                 clk_out5_clockwiz                                                                                                       2.380        0.000                      0                   15        0.350        0.000                      0                    1  
clk_out4_clockwiz                                                                                                 clk_out5_clockwiz                                                                                                       5.655        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           RGMII_RXC                                                                                   RGMII_RXC                                                                                         6.052        0.000                      0                    6        0.302        0.000                      0                    6  
**async_default**                                                                           clk_out2_clockwiz                                                                           clk_out2_clockwiz                                                                                18.400        0.000                      0                  105        0.227        0.000                      0                  105  
**async_default**                                                                           clkout0                                                                                     clkout0                                                                                           4.895        0.000                      0                    5        1.362        0.000                      0                    5  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.289        0.000                      0                  100        0.236        0.000                      0                  100  
**async_default**                                                                           clkout0                                                                                     sgmii_clock                                                                                       0.903        0.000                      0                    5        2.879        0.000                      0                    5  
**async_default**                                                                           sgmii_clock                                                                                 sgmii_clock                                                                                       1.189        0.000                      0                  680        0.399        0.000                      0                  680  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Q0_CLK1_GTREFCLK_PAD_P_IN
  To Clock:  Q0_CLK1_GTREFCLK_PAD_P_IN

Setup :            0  Failing Endpoints,  Worst Slack        5.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@6.250ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 8.801 - 6.250 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    1.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.588     2.943    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.103     3.046 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.579     3.625    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y166        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.625 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.625    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X78Y166        FDRE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      6.250     6.250 r  
    U8                                                0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     6.250    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.250    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.668 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.532     8.200    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.066     8.266 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.535     8.801    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y166        FDRE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.074     9.875    
                         clock uncertainty           -0.035     9.840    
    SLICE_X78Y166        FDRE (Setup_fdre_C_D)        0.064     9.904    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                          9.904    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@6.250ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 8.808 - 6.250 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.588     2.943    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.103     3.046 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y155        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.634 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.634    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y155        FDRE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      6.250     6.250 r  
    U8                                                0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     6.250    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.250    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.668 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.532     8.200    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.066     8.266 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542     8.808    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y155        FDRE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.076     9.884    
                         clock uncertainty           -0.035     9.849    
    SLICE_X78Y155        FDRE (Setup_fdre_C_D)        0.064     9.913    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                          9.913    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@6.250ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 8.801 - 6.250 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    1.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.588     2.943    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.103     3.046 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.579     3.625    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y166        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     4.362 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.362    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      6.250     6.250 r  
    U8                                                0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     6.250    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.250    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.668 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.532     8.200    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.066     8.266 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.535     8.801    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.074     9.875    
                         clock uncertainty           -0.035     9.840    
    SLICE_X78Y166        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036     9.804    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                          9.804    
                         arrival time                          -4.362    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@6.250ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 8.801 - 6.250 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    1.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.588     2.943    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.103     3.046 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.579     3.625    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y166        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     4.368 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.368    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      6.250     6.250 r  
    U8                                                0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     6.250    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.250    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.668 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.532     8.200    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.066     8.266 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.535     8.801    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.074     9.875    
                         clock uncertainty           -0.035     9.840    
    SLICE_X78Y166        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022     9.818    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@6.250ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 8.808 - 6.250 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.588     2.943    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.103     3.046 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y155        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     4.377 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.377    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X78Y155        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      6.250     6.250 r  
    U8                                                0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     6.250    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.250    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.668 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.532     8.200    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.066     8.266 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542     8.808    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y155        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.076     9.884    
                         clock uncertainty           -0.035     9.849    
    SLICE_X78Y155        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022     9.827    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@6.250ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 8.801 - 6.250 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    1.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.588     2.943    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.103     3.046 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.579     3.625    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y166        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     4.360 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.360    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      6.250     6.250 r  
    U8                                                0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     6.250    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.250    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.668 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.532     8.200    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.066     8.266 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.535     8.801    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.074     9.875    
                         clock uncertainty           -0.035     9.840    
    SLICE_X78Y166        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026     9.814    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@6.250ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 8.808 - 6.250 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.588     2.943    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.103     3.046 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y155        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     4.369 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.369    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y155        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      6.250     6.250 r  
    U8                                                0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     6.250    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     6.250 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.250    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.668 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.532     8.200    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.066     8.266 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542     8.808    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y155        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.076     9.884    
                         clock uncertainty           -0.035     9.849    
    SLICE_X78Y155        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026     9.823    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                          9.823    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                  5.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.146     0.587    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.280     0.890    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y166        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.161 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.161    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.176     0.908    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.430     1.383    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.493     0.890    
    SLICE_X78Y166        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.989    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.146     0.587    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y155        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.166 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.166    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y155        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.176     0.908    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y155        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y155        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.994    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.146     0.587    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.280     0.890    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y166        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.166 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.166    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.176     0.908    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.430     1.383    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.493     0.890    
    SLICE_X78Y166        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.992    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.146     0.587    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y155        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.171 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.171    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X78Y155        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.176     0.908    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y155        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y155        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.997    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.146     0.587    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.280     0.890    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y166        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.166 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.166    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.176     0.908    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.430     1.383    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.493     0.890    
    SLICE_X78Y166        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     0.984    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.146     0.587    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.280     0.890    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y166        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y166        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.288 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.288    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X78Y166        FDRE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.176     0.908    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.430     1.383    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y166        FDRE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.493     0.890    
    SLICE_X78Y166        FDRE (Hold_fdre_C_D)         0.087     0.977    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.146     0.587    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.023     0.610 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y155        SRLC32E                                      r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.293 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.293    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y155        FDRE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=9, routed)           0.176     0.908    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/gt0_gtrefclk1_in
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.045     0.953 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y155        FDRE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y155        FDRE (Hold_fdre_C_D)         0.087     0.982    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_CLK1_GTREFCLK_PAD_P_IN
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { Q0_CLK1_GTREFCLK_PAD_P_IN }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         6.250       4.712      GTXE2_CHANNEL_X0Y0  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/GTREFCLK1
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         6.250       4.712      GTXE2_CHANNEL_X0Y1  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/GTREFCLK1
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         6.250       4.712      GTXE2_CHANNEL_X0Y2  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/GTREFCLK1
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         6.250       4.712      GTXE2_CHANNEL_X0Y3  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/GTREFCLK1
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         6.250       4.712      GTXE2_CHANNEL_X0Y4  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt4_gtwizard_0_i/gtxe2_i/GTREFCLK1
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         6.250       4.712      GTXE2_CHANNEL_X0Y5  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt5_gtwizard_0_i/gtxe2_i/GTREFCLK1
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         6.250       4.712      GTXE2_CHANNEL_X0Y6  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt6_gtwizard_0_i/gtxe2_i/GTREFCLK1
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         6.250       4.712      GTXE2_CHANNEL_X0Y7  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt7_gtwizard_0_i/gtxe2_i/GTREFCLK1
Min Period        n/a     BUFH/I                   n/a            1.408         6.250       4.842      BUFHCE_X0Y36        gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/refclk_buf/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         6.250       4.842      IBUFDS_GTE2_X0Y1    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/I
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y155       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y155       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y155       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y155       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y155       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y155       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y166       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y166       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y166       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y166       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y155       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y155       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y155       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y155       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y155       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y155       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y166       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y166       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y166       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         3.125       2.483      SLICE_X78Y166       gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RXC
  To Clock:  RGMII_RXC

Setup :            0  Failing Endpoints,  Worst Slack        4.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.512ns (14.460%)  route 3.029ns (85.540%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 10.360 - 8.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.580     2.573    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X4Y142         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.204     2.777 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=226, routed)         2.233     5.010    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/CE_IN
    SLICE_X15Y145        LUT3 (Prop_lut3_I2_O)        0.133     5.143 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[7]_i_1/O
                         net (fo=10, routed)          0.356     5.500    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[7]_i_1_n_0
    SLICE_X13Y144        LUT5 (Prop_lut5_I3_O)        0.132     5.632 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH[1]_i_2/O
                         net (fo=1, routed)           0.439     6.071    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH[1]_i_2_n_0
    SLICE_X13Y145        LUT6 (Prop_lut6_I4_O)        0.043     6.114 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH[1]_i_1/O
                         net (fo=1, routed)           0.000     6.114    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH[1]_i_1_n_0
    SLICE_X13Y145        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.582    10.360    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/RX_CLK
    SLICE_X13Y145        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH_reg[1]/C
                         clock pessimism              0.215    10.575    
                         clock uncertainty           -0.035    10.540    
    SLICE_X13Y145        FDRE (Setup_fdre_C_D)        0.034    10.574    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/VLAN_MATCH_reg[1]
  -------------------------------------------------------------------
                         required time                         10.574    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG1_OUT2_reg/R
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.266ns (9.400%)  route 2.564ns (90.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 10.299 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.648     2.641    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.223     2.864 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         2.176     5.040    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/BAD_FRAME_reg
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.043     5.083 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG7_OUT2_i_1__0/O
                         net (fo=10, routed)          0.388     5.471    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/REG0_OUT2
    SLICE_X4Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG1_OUT2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.521    10.299    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X4Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG1_OUT2_reg/C
                         clock pessimism              0.215    10.514    
                         clock uncertainty           -0.035    10.479    
    SLICE_X4Y139         FDRE (Setup_fdre_C_R)       -0.304    10.175    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG1_OUT2_reg
  -------------------------------------------------------------------
                         required time                         10.175    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG5_OUT2_reg/R
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.266ns (9.400%)  route 2.564ns (90.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 10.299 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.648     2.641    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.223     2.864 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         2.176     5.040    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/BAD_FRAME_reg
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.043     5.083 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG7_OUT2_i_1__0/O
                         net (fo=10, routed)          0.388     5.471    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/REG0_OUT2
    SLICE_X4Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG5_OUT2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.521    10.299    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X4Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG5_OUT2_reg/C
                         clock pessimism              0.215    10.514    
                         clock uncertainty           -0.035    10.479    
    SLICE_X4Y139         FDRE (Setup_fdre_C_R)       -0.304    10.175    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG5_OUT2_reg
  -------------------------------------------------------------------
                         required time                         10.175    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG6_OUT2_reg/R
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.266ns (9.400%)  route 2.564ns (90.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 10.299 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.648     2.641    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.223     2.864 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         2.176     5.040    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/BAD_FRAME_reg
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.043     5.083 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG7_OUT2_i_1__0/O
                         net (fo=10, routed)          0.388     5.471    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/REG0_OUT2
    SLICE_X4Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG6_OUT2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.521    10.299    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X4Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG6_OUT2_reg/C
                         clock pessimism              0.215    10.514    
                         clock uncertainty           -0.035    10.479    
    SLICE_X4Y139         FDRE (Setup_fdre_C_R)       -0.304    10.175    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG6_OUT2_reg
  -------------------------------------------------------------------
                         required time                         10.175    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG7_OUT2_reg/R
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.266ns (9.400%)  route 2.564ns (90.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 10.299 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.648     2.641    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.223     2.864 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         2.176     5.040    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/BAD_FRAME_reg
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.043     5.083 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG7_OUT2_i_1__0/O
                         net (fo=10, routed)          0.388     5.471    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/REG0_OUT2
    SLICE_X4Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG7_OUT2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.521    10.299    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X4Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG7_OUT2_reg/C
                         clock pessimism              0.215    10.514    
                         clock uncertainty           -0.035    10.479    
    SLICE_X4Y139         FDRE (Setup_fdre_C_R)       -0.304    10.175    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG7_OUT2_reg
  -------------------------------------------------------------------
                         required time                         10.175    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG8_OUT2_reg/R
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.266ns (9.400%)  route 2.564ns (90.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 10.299 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.648     2.641    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.223     2.864 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         2.176     5.040    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/BAD_FRAME_reg
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.043     5.083 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG7_OUT2_i_1__0/O
                         net (fo=10, routed)          0.388     5.471    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/REG0_OUT2
    SLICE_X4Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG8_OUT2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.521    10.299    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X4Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG8_OUT2_reg/C
                         clock pessimism              0.215    10.514    
                         clock uncertainty           -0.035    10.479    
    SLICE_X4Y139         FDRE (Setup_fdre_C_R)       -0.304    10.175    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG8_OUT2_reg
  -------------------------------------------------------------------
                         required time                         10.175    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG9_OUT2_reg/R
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.266ns (9.400%)  route 2.564ns (90.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 10.299 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.648     2.641    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.223     2.864 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         2.176     5.040    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/BAD_FRAME_reg
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.043     5.083 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG7_OUT2_i_1__0/O
                         net (fo=10, routed)          0.388     5.471    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/REG0_OUT2
    SLICE_X4Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG9_OUT2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.521    10.299    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X4Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG9_OUT2_reg/C
                         clock pessimism              0.215    10.514    
                         clock uncertainty           -0.035    10.479    
    SLICE_X4Y139         FDRE (Setup_fdre_C_R)       -0.304    10.175    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG9_OUT2_reg
  -------------------------------------------------------------------
                         required time                         10.175    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG0_OUT2_reg/R
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.266ns (9.407%)  route 2.562ns (90.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 10.299 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.648     2.641    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.223     2.864 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         2.176     5.040    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/BAD_FRAME_reg
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.043     5.083 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG7_OUT2_i_1__0/O
                         net (fo=10, routed)          0.386     5.469    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/REG0_OUT2
    SLICE_X5Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG0_OUT2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.521    10.299    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X5Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG0_OUT2_reg/C
                         clock pessimism              0.215    10.514    
                         clock uncertainty           -0.035    10.479    
    SLICE_X5Y139         FDRE (Setup_fdre_C_R)       -0.304    10.175    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG0_OUT2_reg
  -------------------------------------------------------------------
                         required time                         10.175    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG2_OUT2_reg/R
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.266ns (9.407%)  route 2.562ns (90.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 10.299 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.648     2.641    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.223     2.864 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         2.176     5.040    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/BAD_FRAME_reg
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.043     5.083 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG7_OUT2_i_1__0/O
                         net (fo=10, routed)          0.386     5.469    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/REG0_OUT2
    SLICE_X5Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG2_OUT2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.521    10.299    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X5Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG2_OUT2_reg/C
                         clock pessimism              0.215    10.514    
                         clock uncertainty           -0.035    10.479    
    SLICE_X5Y139         FDRE (Setup_fdre_C_R)       -0.304    10.175    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG2_OUT2_reg
  -------------------------------------------------------------------
                         required time                         10.175    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG3_OUT2_reg/R
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.266ns (9.407%)  route 2.562ns (90.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 10.299 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.648     2.641    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.223     2.864 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         2.176     5.040    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/BAD_FRAME_reg
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.043     5.083 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG7_OUT2_i_1__0/O
                         net (fo=10, routed)          0.386     5.469    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/REG0_OUT2
    SLICE_X5Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG3_OUT2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.521    10.299    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X5Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG3_OUT2_reg/C
                         clock pessimism              0.215    10.514    
                         clock uncertainty           -0.035    10.479    
    SLICE_X5Y139         FDRE (Setup_fdre_C_R)       -0.304    10.175    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.REG3_OUT2_reg
  -------------------------------------------------------------------
                         required time                         10.175    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  4.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.207%)  route 0.143ns (58.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.302     1.249    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X11Y135        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y135        FDRE (Prop_fdre_C_Q)         0.100     1.349 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/Q
                         net (fo=1, routed)           0.143     1.492    gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_mac_tdata[7]
    SLICE_X10Y132        SRL16E                                       r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.336     1.486    gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X10Y132        SRL16E                                       r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/CLK
                         clock pessimism             -0.227     1.259    
    SLICE_X10Y132        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.413    gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.307     1.254    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CLK
    SLICE_X15Y141        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_fdre_C_Q)         0.100     1.354 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[6]/Q
                         net (fo=1, routed)           0.056     1.410    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg_n_0_[6]
    SLICE_X14Y141        LUT6 (Prop_lut6_I5_O)        0.028     1.438 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC[14]_i_1/O
                         net (fo=1, routed)           0.000     1.438    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/p_1_in[14]
    SLICE_X14Y141        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.346     1.496    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CLK
    SLICE_X14Y141        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[14]/C
                         clock pessimism             -0.231     1.265    
    SLICE_X14Y141        FDRE (Hold_fdre_C_D)         0.087     1.352    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.305     1.252    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_1_SYNC/rx_axi_clk
    SLICE_X9Y147         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y147         FDRE (Prop_fdre_C_Q)         0.100     1.352 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     1.407    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_1_SYNC/data_sync0
    SLICE_X9Y147         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.343     1.493    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_1_SYNC/rx_axi_clk
    SLICE_X9Y147         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg1/C
                         clock pessimism             -0.241     1.252    
    SLICE_X9Y147         FDRE (Hold_fdre_C_D)         0.047     1.299    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rxspeedis10100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rxspeedis10100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.276     1.223    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rxspeedis10100gen/clk
    SLICE_X3Y145         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rxspeedis10100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.100     1.323 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rxspeedis10100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     1.378    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rxspeedis10100gen/data_sync0
    SLICE_X3Y145         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rxspeedis10100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.312     1.462    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rxspeedis10100gen/clk
    SLICE_X3Y145         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rxspeedis10100gen/data_sync_reg1/C
                         clock pessimism             -0.239     1.223    
    SLICE_X3Y145         FDRE (Hold_fdre_C_D)         0.047     1.270    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rxspeedis10100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.308     1.255    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/rx_axi_clk
    SLICE_X13Y146        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_fdre_C_Q)         0.100     1.355 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     1.410    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync0
    SLICE_X13Y146        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.347     1.497    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/rx_axi_clk
    SLICE_X13Y146        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1/C
                         clock pessimism             -0.242     1.255    
    SLICE_X13Y146        FDRE (Hold_fdre_C_D)         0.047     1.302    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sync_speed_is_10_100/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sync_speed_is_10_100/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.275     1.222    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sync_speed_is_10_100/rx_axi_clk
    SLICE_X3Y140         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sync_speed_is_10_100/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.100     1.322 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sync_speed_is_10_100/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     1.377    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sync_speed_is_10_100/data_sync0
    SLICE_X3Y140         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sync_speed_is_10_100/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.311     1.461    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sync_speed_is_10_100/rx_axi_clk
    SLICE_X3Y140         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sync_speed_is_10_100/data_sync_reg1/C
                         clock pessimism             -0.239     1.222    
    SLICE_X3Y140         FDRE (Hold_fdre_C_D)         0.047     1.269    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sync_speed_is_10_100/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.303     1.250    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_0_SYNC/rx_axi_clk
    SLICE_X9Y142         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDRE (Prop_fdre_C_Q)         0.100     1.350 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     1.405    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync0
    SLICE_X9Y142         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.341     1.491    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_0_SYNC/rx_axi_clk
    SLICE_X9Y142         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg1/C
                         clock pessimism             -0.241     1.250    
    SLICE_X9Y142         FDRE (Hold_fdre_C_D)         0.047     1.297    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.107ns (25.069%)  route 0.320ns (74.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.300     1.247    gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X10Y132        FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y132        FDRE (Prop_fdre_C_Q)         0.107     1.354 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[5]/Q
                         net (fo=1, routed)           0.320     1.674    gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_din[5]
    RAMB36_X0Y25         RAMB36E1                                     r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.360     1.510    gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/rx_mac_aclk
    RAMB36_X0Y25         RAMB36E1                                     r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.203     1.307    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.258     1.565    gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.277     1.224    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X4Y147         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y147         FDRE (Prop_fdre_C_Q)         0.100     1.324 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/Q
                         net (fo=1, routed)           0.060     1.384    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync0
    SLICE_X4Y147         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.314     1.464    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X4Y147         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/C
                         clock pessimism             -0.240     1.224    
    SLICE_X4Y147         FDRE (Hold_fdre_C_D)         0.047     1.271    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.375%)  route 0.057ns (30.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.264     1.211    gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X5Y126         FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.100     1.311 f  gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_reg[11]/Q
                         net (fo=1, routed)           0.057     1.368    gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_reg_n_1_[11]
    SLICE_X4Y126         LUT5 (Prop_lut5_I4_O)        0.028     1.396 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_full_i_1/O
                         net (fo=1, routed)           0.000     1.396    gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_full0
    SLICE_X4Y126         FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.298     1.448    gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X4Y126         FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_full_reg/C
                         clock pessimism             -0.226     1.222    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.060     1.282    gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_full_reg
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RGMII_RXC
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RGMII_RXC }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I              n/a            1.851         8.000       6.149      BUFR_X0Y9      gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y25   gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     BUFIO/I             n/a            1.249         8.000       6.751      BUFIO_X0Y9     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y128  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y119  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y121  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y122  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y123  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X6Y129   gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X6Y129   gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync2/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y143  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y143  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y143  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y143  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y143  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y143  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y143  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y143  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y144   gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y144   gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y143  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y143  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y143  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y143  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y143  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y143  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y143  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X10Y143  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y144   gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X6Y144   gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.792ns (22.439%)  route 2.738ns (77.561%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 36.754 - 33.000 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.396     4.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y136        FDRE (Prop_fdre_C_Q)         0.204     4.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.760     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X84Y133        LUT4 (Prop_lut4_I3_O)        0.126     5.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.712     6.135    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X86Y134        LUT6 (Prop_lut6_I1_O)        0.043     6.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.791     7.207    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X80Y135        LUT5 (Prop_lut5_I1_O)        0.050     7.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.474     7.731    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y138        LUT3 (Prop_lut3_I1_O)        0.132     7.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X81Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.264    36.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.555    37.309    
                         clock uncertainty           -0.035    37.274    
    SLICE_X81Y138        FDRE (Setup_fdre_C_D)        0.033    37.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.307    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 29.444    

Slack (MET) :             29.534ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.792ns (23.028%)  route 2.647ns (76.972%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 36.754 - 33.000 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.396     4.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y136        FDRE (Prop_fdre_C_Q)         0.204     4.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.760     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X84Y133        LUT4 (Prop_lut4_I3_O)        0.126     5.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.712     6.135    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X86Y134        LUT6 (Prop_lut6_I1_O)        0.043     6.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.791     7.207    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X80Y135        LUT5 (Prop_lut5_I1_O)        0.050     7.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.384     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y137        LUT3 (Prop_lut3_I1_O)        0.132     7.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X81Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.264    36.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.555    37.309    
                         clock uncertainty           -0.035    37.274    
    SLICE_X81Y137        FDRE (Setup_fdre_C_D)        0.033    37.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.307    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                 29.534    

Slack (MET) :             29.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.792ns (23.215%)  route 2.620ns (76.785%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 36.754 - 33.000 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.396     4.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y136        FDRE (Prop_fdre_C_Q)         0.204     4.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.760     5.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X84Y133        LUT4 (Prop_lut4_I3_O)        0.126     5.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.712     6.135    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X86Y134        LUT6 (Prop_lut6_I1_O)        0.043     6.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.791     7.207    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X80Y135        LUT5 (Prop_lut5_I1_O)        0.050     7.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.356     7.613    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y138        LUT3 (Prop_lut3_I1_O)        0.132     7.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.745    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X81Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.264    36.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.555    37.309    
                         clock uncertainty           -0.035    37.274    
    SLICE_X81Y138        FDRE (Setup_fdre_C_D)        0.034    37.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.308    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                 29.563    

Slack (MET) :             29.580ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.320ns (11.416%)  route 2.483ns (88.584%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 36.581 - 33.000 ) 
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.391     4.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y141        FDRE (Prop_fdre_C_Q)         0.223     4.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.103     5.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X55Y154        LUT3 (Prop_lut3_I2_O)        0.043     5.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.537     6.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X49Y156        LUT4 (Prop_lut4_I3_O)        0.054     6.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.843     7.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X59Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091    36.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X59Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.460    37.041    
                         clock uncertainty           -0.035    37.006    
    SLICE_X59Y155        FDRE (Setup_fdre_C_CE)      -0.295    36.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         36.711    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 29.580    

Slack (MET) :             29.580ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.320ns (11.416%)  route 2.483ns (88.584%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 36.581 - 33.000 ) 
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.391     4.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y141        FDRE (Prop_fdre_C_Q)         0.223     4.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.103     5.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X55Y154        LUT3 (Prop_lut3_I2_O)        0.043     5.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.537     6.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X49Y156        LUT4 (Prop_lut4_I3_O)        0.054     6.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.843     7.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X59Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091    36.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X59Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism              0.460    37.041    
                         clock uncertainty           -0.035    37.006    
    SLICE_X59Y155        FDRE (Setup_fdre_C_CE)      -0.295    36.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         36.711    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 29.580    

Slack (MET) :             29.580ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.320ns (11.416%)  route 2.483ns (88.584%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 36.581 - 33.000 ) 
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.391     4.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y141        FDRE (Prop_fdre_C_Q)         0.223     4.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.103     5.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X55Y154        LUT3 (Prop_lut3_I2_O)        0.043     5.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.537     6.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X49Y156        LUT4 (Prop_lut4_I3_O)        0.054     6.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.843     7.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X59Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091    36.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X59Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism              0.460    37.041    
                         clock uncertainty           -0.035    37.006    
    SLICE_X59Y155        FDRE (Setup_fdre_C_CE)      -0.295    36.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         36.711    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 29.580    

Slack (MET) :             29.580ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.320ns (11.416%)  route 2.483ns (88.584%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 36.581 - 33.000 ) 
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.391     4.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y141        FDRE (Prop_fdre_C_Q)         0.223     4.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.103     5.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X55Y154        LUT3 (Prop_lut3_I2_O)        0.043     5.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.537     6.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X49Y156        LUT4 (Prop_lut4_I3_O)        0.054     6.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.843     7.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X59Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091    36.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X59Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism              0.460    37.041    
                         clock uncertainty           -0.035    37.006    
    SLICE_X59Y155        FDRE (Setup_fdre_C_CE)      -0.295    36.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         36.711    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 29.580    

Slack (MET) :             29.580ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.320ns (11.416%)  route 2.483ns (88.584%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 36.581 - 33.000 ) 
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.391     4.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y141        FDRE (Prop_fdre_C_Q)         0.223     4.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.103     5.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X55Y154        LUT3 (Prop_lut3_I2_O)        0.043     5.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.537     6.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X49Y156        LUT4 (Prop_lut4_I3_O)        0.054     6.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.843     7.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X59Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091    36.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X59Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.460    37.041    
                         clock uncertainty           -0.035    37.006    
    SLICE_X59Y155        FDRE (Setup_fdre_C_CE)      -0.295    36.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         36.711    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 29.580    

Slack (MET) :             29.580ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.320ns (11.416%)  route 2.483ns (88.584%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 36.581 - 33.000 ) 
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.391     4.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y141        FDRE (Prop_fdre_C_Q)         0.223     4.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.103     5.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X55Y154        LUT3 (Prop_lut3_I2_O)        0.043     5.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.537     6.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X49Y156        LUT4 (Prop_lut4_I3_O)        0.054     6.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.843     7.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X59Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091    36.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X59Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism              0.460    37.041    
                         clock uncertainty           -0.035    37.006    
    SLICE_X59Y155        FDRE (Setup_fdre_C_CE)      -0.295    36.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         36.711    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 29.580    

Slack (MET) :             29.580ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.320ns (11.416%)  route 2.483ns (88.584%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 36.581 - 33.000 ) 
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.391     4.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y141        FDRE (Prop_fdre_C_Q)         0.223     4.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.103     5.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X55Y154        LUT3 (Prop_lut3_I2_O)        0.043     5.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.537     6.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X49Y156        LUT4 (Prop_lut4_I3_O)        0.054     6.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.843     7.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X59Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091    36.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X59Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                         clock pessimism              0.460    37.041    
                         clock uncertainty           -0.035    37.006    
    SLICE_X59Y155        FDRE (Setup_fdre_C_CE)      -0.295    36.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         36.711    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 29.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.680%)  route 0.101ns (50.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDCE (Prop_fdce_C_Q)         0.100     2.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.101     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X56Y149        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X56Y149        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.472     2.147    
    SLICE_X56Y149        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.079%)  route 0.104ns (50.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.544     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y150        FDCE (Prop_fdce_C_Q)         0.100     2.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.104     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X56Y150        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.743     2.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X56Y150        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.452     2.095    
    SLICE_X56Y150        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.544     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDCE (Prop_fdce_C_Q)         0.100     2.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.102     2.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X56Y151        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.743     2.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y151        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.452     2.095    
    SLICE_X56Y151        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.949%)  route 0.099ns (52.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDCE (Prop_fdce_C_Q)         0.091     2.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.099     2.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X56Y149        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X56Y149        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.472     2.147    
    SLICE_X56Y149        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.578%)  route 0.141ns (58.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.544     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y150        FDCE (Prop_fdce_C_Q)         0.100     2.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.141     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X56Y150        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.743     2.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X56Y150        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.452     2.095    
    SLICE_X56Y150        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.233%)  route 0.143ns (58.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDCE (Prop_fdce_C_Q)         0.100     2.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.143     2.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X56Y149        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X56Y149        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.472     2.147    
    SLICE_X56Y149        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.581ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y155        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDPE (Prop_fdpe_C_Q)         0.100     2.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X45Y155        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.777     2.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y155        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.466     2.115    
    SLICE_X45Y155        FDPE (Hold_fdpe_C_D)         0.047     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X59Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y138        FDRE (Prop_fdre_C_Q)         0.100     2.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.055     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X59Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.812     2.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X59Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                         clock pessimism             -0.486     2.130    
    SLICE_X59Y138        FDRE (Hold_fdre_C_D)         0.047     2.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X59Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y138        FDRE (Prop_fdre_C_Q)         0.100     2.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.055     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X59Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.812     2.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X59Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -0.486     2.130    
    SLICE_X59Y138        FDRE (Hold_fdre_C_D)         0.047     2.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.544     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X51Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDCE (Prop_fdce_C_Q)         0.100     2.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X51Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.743     2.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X51Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.466     2.081    
    SLICE_X51Y155        FDCE (Hold_fdce_C_D)         0.047     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.408         33.000      31.591     BUFGCTRL_X0Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X93Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X58Y147  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X64Y143  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X62Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X63Y143  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X60Y143  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X62Y143  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X61Y141  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X62Y139  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X56Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  To Clock:  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        23.971ns  (logic 3.448ns (14.384%)  route 20.523ns (85.616%))
  Logic Levels:           52  (LUT2=16 LUT3=3 LUT4=8 LUT5=8 LUT6=17)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 26.985 - 25.000 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.222     2.197    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X61Y195        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.223     2.420 f  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/Q
                         net (fo=14, routed)          0.854     3.274    Data_Checker_Inst/dataPrbs7Check_inst/p_0_in
    SLICE_X45Y194        LUT5 (Prop_lut5_I0_O)        0.043     3.317 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_623/O
                         net (fo=9, routed)           0.362     3.679    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[0]_256[29]
    SLICE_X43Y195        LUT6 (Prop_lut6_I2_O)        0.043     3.722 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_594/O
                         net (fo=7, routed)           0.329     4.051    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[1]_181[28]
    SLICE_X40Y195        LUT6 (Prop_lut6_I5_O)        0.043     4.094 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604/O
                         net (fo=4, routed)           0.374     4.468    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604_n_1
    SLICE_X38Y194        LUT5 (Prop_lut5_I0_O)        0.043     4.511 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596/O
                         net (fo=7, routed)           0.379     4.890    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596_n_1
    SLICE_X42Y195        LUT6 (Prop_lut6_I4_O)        0.043     4.933 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_527/O
                         net (fo=9, routed)           0.568     5.501    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[3]_245[28]
    SLICE_X40Y191        LUT2 (Prop_lut2_I1_O)        0.053     5.554 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536/O
                         net (fo=3, routed)           0.449     6.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536_n_1
    SLICE_X40Y191        LUT6 (Prop_lut6_I2_O)        0.135     6.138 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_479/O
                         net (fo=8, routed)           0.441     6.579    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[4]_168[27]
    SLICE_X44Y192        LUT4 (Prop_lut4_I1_O)        0.043     6.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472/O
                         net (fo=6, routed)           0.260     6.881    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472_n_1
    SLICE_X44Y191        LUT6 (Prop_lut6_I0_O)        0.043     6.924 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_424__2/O
                         net (fo=8, routed)           0.470     7.395    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[5]_246[26]
    SLICE_X49Y191        LUT5 (Prop_lut5_I2_O)        0.043     7.438 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     8.024    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     8.074 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     8.316    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     8.450 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     8.804    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     8.847 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     9.081    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     9.124 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     9.435    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.478 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     9.838    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     9.881 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484    10.365    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051    10.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378    10.795    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134    10.929 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538    11.467    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046    11.513 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259    11.772    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134    11.906 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308    12.214    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043    12.257 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336    12.593    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043    12.636 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113    12.749    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043    12.792 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    13.236    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    13.279 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    13.857    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    13.910 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    14.281    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    14.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    14.715    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    14.758 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    15.155    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    15.198 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    15.405    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    15.448 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    15.826    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    15.869 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    16.337    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    16.380 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    16.752    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    16.795 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    17.149    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    17.192 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    17.639    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    17.682 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    17.938    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    17.981 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    18.529    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    18.572 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    18.913    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    18.962 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    19.418    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    19.560 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    19.920    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    20.055 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    20.542    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    20.585 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    21.009    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    21.060 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    21.604    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    21.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    22.227    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    22.274 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    22.721    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    22.862 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    23.283    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    23.415 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    23.765    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    23.808 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    24.252    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    24.295 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    24.502    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    24.545 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.358    24.902    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X54Y208        LUT2 (Prop_lut2_I1_O)        0.043    24.945 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5/O
                         net (fo=8, routed)           0.219    25.164    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5_n_1
    SLICE_X56Y208        LUT6 (Prop_lut6_I3_O)        0.043    25.207 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5/O
                         net (fo=5, routed)           0.382    25.589    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5_n_1
    SLICE_X53Y207        LUT2 (Prop_lut2_I1_O)        0.043    25.632 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5/O
                         net (fo=7, routed)           0.486    26.118    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5_n_1
    SLICE_X54Y208        LUT4 (Prop_lut4_I0_O)        0.050    26.168 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[4]_i_1__5/O
                         net (fo=1, routed)           0.000    26.168    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[4]
    SLICE_X54Y208        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.073    26.985    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X54Y208        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[4]/C
                         clock pessimism              0.063    27.048    
                         clock uncertainty           -0.035    27.013    
    SLICE_X54Y208        FDRE (Setup_fdre_C_D)        0.086    27.099    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[4]
  -------------------------------------------------------------------
                         required time                         27.099    
                         arrival time                         -26.168    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        23.938ns  (logic 3.441ns (14.375%)  route 20.497ns (85.625%))
  Logic Levels:           52  (LUT2=16 LUT3=3 LUT4=8 LUT5=8 LUT6=17)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 26.986 - 25.000 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.222     2.197    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X61Y195        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.223     2.420 f  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/Q
                         net (fo=14, routed)          0.854     3.274    Data_Checker_Inst/dataPrbs7Check_inst/p_0_in
    SLICE_X45Y194        LUT5 (Prop_lut5_I0_O)        0.043     3.317 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_623/O
                         net (fo=9, routed)           0.362     3.679    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[0]_256[29]
    SLICE_X43Y195        LUT6 (Prop_lut6_I2_O)        0.043     3.722 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_594/O
                         net (fo=7, routed)           0.329     4.051    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[1]_181[28]
    SLICE_X40Y195        LUT6 (Prop_lut6_I5_O)        0.043     4.094 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604/O
                         net (fo=4, routed)           0.374     4.468    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604_n_1
    SLICE_X38Y194        LUT5 (Prop_lut5_I0_O)        0.043     4.511 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596/O
                         net (fo=7, routed)           0.379     4.890    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596_n_1
    SLICE_X42Y195        LUT6 (Prop_lut6_I4_O)        0.043     4.933 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_527/O
                         net (fo=9, routed)           0.568     5.501    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[3]_245[28]
    SLICE_X40Y191        LUT2 (Prop_lut2_I1_O)        0.053     5.554 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536/O
                         net (fo=3, routed)           0.449     6.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536_n_1
    SLICE_X40Y191        LUT6 (Prop_lut6_I2_O)        0.135     6.138 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_479/O
                         net (fo=8, routed)           0.441     6.579    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[4]_168[27]
    SLICE_X44Y192        LUT4 (Prop_lut4_I1_O)        0.043     6.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472/O
                         net (fo=6, routed)           0.260     6.881    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472_n_1
    SLICE_X44Y191        LUT6 (Prop_lut6_I0_O)        0.043     6.924 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_424__2/O
                         net (fo=8, routed)           0.470     7.395    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[5]_246[26]
    SLICE_X49Y191        LUT5 (Prop_lut5_I2_O)        0.043     7.438 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     8.024    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     8.074 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     8.316    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     8.450 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     8.804    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     8.847 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     9.081    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     9.124 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     9.435    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.478 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     9.838    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     9.881 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484    10.365    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051    10.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378    10.795    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134    10.929 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538    11.467    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046    11.513 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259    11.772    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134    11.906 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308    12.214    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043    12.257 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336    12.593    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043    12.636 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113    12.749    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043    12.792 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    13.236    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    13.279 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    13.857    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    13.910 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    14.281    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    14.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    14.715    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    14.758 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    15.155    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    15.198 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    15.405    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    15.448 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    15.826    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    15.869 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    16.337    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    16.380 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    16.752    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    16.795 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    17.149    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    17.192 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    17.639    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    17.682 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    17.938    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    17.981 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    18.529    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    18.572 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    18.913    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    18.962 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    19.418    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    19.560 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    19.920    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    20.055 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    20.542    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    20.585 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    21.009    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    21.060 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    21.604    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    21.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    22.227    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    22.274 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    22.721    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    22.862 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    23.283    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    23.415 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    23.765    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    23.808 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    24.252    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    24.295 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    24.502    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    24.545 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.358    24.902    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X54Y208        LUT2 (Prop_lut2_I1_O)        0.043    24.945 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5/O
                         net (fo=8, routed)           0.219    25.164    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5_n_1
    SLICE_X56Y208        LUT6 (Prop_lut6_I3_O)        0.043    25.207 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5/O
                         net (fo=5, routed)           0.382    25.589    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5_n_1
    SLICE_X53Y207        LUT2 (Prop_lut2_I1_O)        0.043    25.632 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5/O
                         net (fo=7, routed)           0.460    26.092    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5_n_1
    SLICE_X50Y207        LUT4 (Prop_lut4_I3_O)        0.043    26.135 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[7]_i_1__5/O
                         net (fo=1, routed)           0.000    26.135    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[7]
    SLICE_X50Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.074    26.986    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X50Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[7]/C
                         clock pessimism              0.063    27.049    
                         clock uncertainty           -0.035    27.014    
    SLICE_X50Y207        FDRE (Setup_fdre_C_D)        0.065    27.079    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[7]
  -------------------------------------------------------------------
                         required time                         27.079    
                         arrival time                         -26.135    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        23.851ns  (logic 3.441ns (14.427%)  route 20.410ns (85.573%))
  Logic Levels:           52  (LUT2=16 LUT3=3 LUT4=8 LUT5=8 LUT6=17)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 26.986 - 25.000 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.222     2.197    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X61Y195        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.223     2.420 f  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/Q
                         net (fo=14, routed)          0.854     3.274    Data_Checker_Inst/dataPrbs7Check_inst/p_0_in
    SLICE_X45Y194        LUT5 (Prop_lut5_I0_O)        0.043     3.317 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_623/O
                         net (fo=9, routed)           0.362     3.679    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[0]_256[29]
    SLICE_X43Y195        LUT6 (Prop_lut6_I2_O)        0.043     3.722 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_594/O
                         net (fo=7, routed)           0.329     4.051    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[1]_181[28]
    SLICE_X40Y195        LUT6 (Prop_lut6_I5_O)        0.043     4.094 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604/O
                         net (fo=4, routed)           0.374     4.468    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604_n_1
    SLICE_X38Y194        LUT5 (Prop_lut5_I0_O)        0.043     4.511 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596/O
                         net (fo=7, routed)           0.379     4.890    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596_n_1
    SLICE_X42Y195        LUT6 (Prop_lut6_I4_O)        0.043     4.933 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_527/O
                         net (fo=9, routed)           0.568     5.501    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[3]_245[28]
    SLICE_X40Y191        LUT2 (Prop_lut2_I1_O)        0.053     5.554 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536/O
                         net (fo=3, routed)           0.449     6.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536_n_1
    SLICE_X40Y191        LUT6 (Prop_lut6_I2_O)        0.135     6.138 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_479/O
                         net (fo=8, routed)           0.441     6.579    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[4]_168[27]
    SLICE_X44Y192        LUT4 (Prop_lut4_I1_O)        0.043     6.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472/O
                         net (fo=6, routed)           0.260     6.881    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472_n_1
    SLICE_X44Y191        LUT6 (Prop_lut6_I0_O)        0.043     6.924 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_424__2/O
                         net (fo=8, routed)           0.470     7.395    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[5]_246[26]
    SLICE_X49Y191        LUT5 (Prop_lut5_I2_O)        0.043     7.438 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     8.024    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     8.074 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     8.316    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     8.450 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     8.804    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     8.847 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     9.081    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     9.124 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     9.435    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.478 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     9.838    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     9.881 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484    10.365    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051    10.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378    10.795    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134    10.929 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538    11.467    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046    11.513 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259    11.772    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134    11.906 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308    12.214    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043    12.257 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336    12.593    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043    12.636 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113    12.749    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043    12.792 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    13.236    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    13.279 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    13.857    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    13.910 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    14.281    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    14.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    14.715    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    14.758 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    15.155    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    15.198 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    15.405    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    15.448 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    15.826    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    15.869 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    16.337    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    16.380 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    16.752    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    16.795 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    17.149    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    17.192 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    17.639    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    17.682 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    17.938    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    17.981 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    18.529    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    18.572 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    18.913    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    18.962 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    19.418    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    19.560 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    19.920    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    20.055 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    20.542    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    20.585 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    21.009    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    21.060 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    21.604    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    21.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    22.227    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    22.274 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    22.721    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    22.862 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    23.283    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    23.415 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    23.765    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    23.808 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    24.252    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    24.295 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    24.502    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    24.545 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.358    24.902    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X54Y208        LUT2 (Prop_lut2_I1_O)        0.043    24.945 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5/O
                         net (fo=8, routed)           0.219    25.164    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5_n_1
    SLICE_X56Y208        LUT6 (Prop_lut6_I3_O)        0.043    25.207 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5/O
                         net (fo=5, routed)           0.382    25.589    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5_n_1
    SLICE_X53Y207        LUT2 (Prop_lut2_I1_O)        0.043    25.632 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5/O
                         net (fo=7, routed)           0.373    26.005    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5_n_1
    SLICE_X53Y208        LUT4 (Prop_lut4_I0_O)        0.043    26.048 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[8]_i_1__5/O
                         net (fo=1, routed)           0.000    26.048    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[8]
    SLICE_X53Y208        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.074    26.986    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X53Y208        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[8]/C
                         clock pessimism              0.063    27.049    
                         clock uncertainty           -0.035    27.014    
    SLICE_X53Y208        FDRE (Setup_fdre_C_D)        0.034    27.048    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[8]
  -------------------------------------------------------------------
                         required time                         27.048    
                         arrival time                         -26.048    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        23.837ns  (logic 3.441ns (14.436%)  route 20.396ns (85.564%))
  Logic Levels:           52  (LUT2=16 LUT3=3 LUT4=7 LUT5=8 LUT6=18)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 26.985 - 25.000 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.222     2.197    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X61Y195        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.223     2.420 f  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/Q
                         net (fo=14, routed)          0.854     3.274    Data_Checker_Inst/dataPrbs7Check_inst/p_0_in
    SLICE_X45Y194        LUT5 (Prop_lut5_I0_O)        0.043     3.317 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_623/O
                         net (fo=9, routed)           0.362     3.679    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[0]_256[29]
    SLICE_X43Y195        LUT6 (Prop_lut6_I2_O)        0.043     3.722 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_594/O
                         net (fo=7, routed)           0.329     4.051    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[1]_181[28]
    SLICE_X40Y195        LUT6 (Prop_lut6_I5_O)        0.043     4.094 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604/O
                         net (fo=4, routed)           0.374     4.468    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604_n_1
    SLICE_X38Y194        LUT5 (Prop_lut5_I0_O)        0.043     4.511 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596/O
                         net (fo=7, routed)           0.379     4.890    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596_n_1
    SLICE_X42Y195        LUT6 (Prop_lut6_I4_O)        0.043     4.933 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_527/O
                         net (fo=9, routed)           0.568     5.501    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[3]_245[28]
    SLICE_X40Y191        LUT2 (Prop_lut2_I1_O)        0.053     5.554 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536/O
                         net (fo=3, routed)           0.449     6.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536_n_1
    SLICE_X40Y191        LUT6 (Prop_lut6_I2_O)        0.135     6.138 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_479/O
                         net (fo=8, routed)           0.441     6.579    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[4]_168[27]
    SLICE_X44Y192        LUT4 (Prop_lut4_I1_O)        0.043     6.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472/O
                         net (fo=6, routed)           0.260     6.881    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472_n_1
    SLICE_X44Y191        LUT6 (Prop_lut6_I0_O)        0.043     6.924 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_424__2/O
                         net (fo=8, routed)           0.470     7.395    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[5]_246[26]
    SLICE_X49Y191        LUT5 (Prop_lut5_I2_O)        0.043     7.438 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     8.024    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     8.074 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     8.316    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     8.450 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     8.804    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     8.847 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     9.081    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     9.124 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     9.435    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.478 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     9.838    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     9.881 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484    10.365    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051    10.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378    10.795    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134    10.929 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538    11.467    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046    11.513 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259    11.772    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134    11.906 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308    12.214    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043    12.257 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336    12.593    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043    12.636 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113    12.749    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043    12.792 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    13.236    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    13.279 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    13.857    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    13.910 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    14.281    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    14.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    14.715    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    14.758 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    15.155    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    15.198 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    15.405    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    15.448 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    15.826    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    15.869 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    16.337    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    16.380 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    16.752    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    16.795 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    17.149    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    17.192 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    17.639    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    17.682 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    17.938    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    17.981 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    18.529    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    18.572 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    18.913    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    18.962 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    19.418    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    19.560 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    19.920    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    20.055 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    20.542    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    20.585 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    21.009    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    21.060 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    21.604    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    21.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    22.227    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    22.274 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    22.721    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    22.862 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    23.283    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    23.415 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    23.765    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    23.808 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    24.252    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    24.295 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    24.502    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    24.545 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.358    24.902    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X54Y208        LUT2 (Prop_lut2_I1_O)        0.043    24.945 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5/O
                         net (fo=8, routed)           0.219    25.164    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5_n_1
    SLICE_X56Y208        LUT6 (Prop_lut6_I3_O)        0.043    25.207 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5/O
                         net (fo=5, routed)           0.334    25.541    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5_n_1
    SLICE_X51Y206        LUT2 (Prop_lut2_I1_O)        0.043    25.584 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_5__5/O
                         net (fo=4, routed)           0.407    25.991    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_5__5_n_1
    SLICE_X54Y208        LUT6 (Prop_lut6_I5_O)        0.043    26.034 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_1__5/O
                         net (fo=1, routed)           0.000    26.034    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[12]
    SLICE_X54Y208        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.073    26.985    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X54Y208        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[12]/C
                         clock pessimism              0.063    27.048    
                         clock uncertainty           -0.035    27.013    
    SLICE_X54Y208        FDRE (Setup_fdre_C_D)        0.064    27.077    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[12]
  -------------------------------------------------------------------
                         required time                         27.077    
                         arrival time                         -26.034    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        23.823ns  (logic 3.449ns (14.478%)  route 20.374ns (85.522%))
  Logic Levels:           52  (LUT2=16 LUT3=4 LUT4=7 LUT5=8 LUT6=17)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 26.986 - 25.000 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.222     2.197    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X61Y195        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.223     2.420 f  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/Q
                         net (fo=14, routed)          0.854     3.274    Data_Checker_Inst/dataPrbs7Check_inst/p_0_in
    SLICE_X45Y194        LUT5 (Prop_lut5_I0_O)        0.043     3.317 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_623/O
                         net (fo=9, routed)           0.362     3.679    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[0]_256[29]
    SLICE_X43Y195        LUT6 (Prop_lut6_I2_O)        0.043     3.722 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_594/O
                         net (fo=7, routed)           0.329     4.051    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[1]_181[28]
    SLICE_X40Y195        LUT6 (Prop_lut6_I5_O)        0.043     4.094 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604/O
                         net (fo=4, routed)           0.374     4.468    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604_n_1
    SLICE_X38Y194        LUT5 (Prop_lut5_I0_O)        0.043     4.511 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596/O
                         net (fo=7, routed)           0.379     4.890    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596_n_1
    SLICE_X42Y195        LUT6 (Prop_lut6_I4_O)        0.043     4.933 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_527/O
                         net (fo=9, routed)           0.568     5.501    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[3]_245[28]
    SLICE_X40Y191        LUT2 (Prop_lut2_I1_O)        0.053     5.554 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536/O
                         net (fo=3, routed)           0.449     6.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536_n_1
    SLICE_X40Y191        LUT6 (Prop_lut6_I2_O)        0.135     6.138 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_479/O
                         net (fo=8, routed)           0.441     6.579    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[4]_168[27]
    SLICE_X44Y192        LUT4 (Prop_lut4_I1_O)        0.043     6.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472/O
                         net (fo=6, routed)           0.260     6.881    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472_n_1
    SLICE_X44Y191        LUT6 (Prop_lut6_I0_O)        0.043     6.924 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_424__2/O
                         net (fo=8, routed)           0.470     7.395    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[5]_246[26]
    SLICE_X49Y191        LUT5 (Prop_lut5_I2_O)        0.043     7.438 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     8.024    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     8.074 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     8.316    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     8.450 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     8.804    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     8.847 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     9.081    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     9.124 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     9.435    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.478 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     9.838    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     9.881 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484    10.365    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051    10.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378    10.795    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134    10.929 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538    11.467    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046    11.513 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259    11.772    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134    11.906 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308    12.214    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043    12.257 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336    12.593    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043    12.636 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113    12.749    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043    12.792 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    13.236    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    13.279 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    13.857    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    13.910 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    14.281    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    14.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    14.715    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    14.758 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    15.155    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    15.198 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    15.405    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    15.448 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    15.826    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    15.869 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    16.337    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    16.380 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    16.752    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    16.795 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    17.149    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    17.192 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    17.639    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    17.682 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    17.938    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    17.981 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    18.529    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    18.572 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    18.913    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    18.962 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    19.418    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    19.560 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    19.920    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    20.055 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    20.542    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    20.585 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    21.009    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    21.060 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    21.604    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    21.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    22.227    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    22.274 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    22.721    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    22.862 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    23.283    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    23.415 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    23.765    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    23.808 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    24.252    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    24.295 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    24.502    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    24.545 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.358    24.902    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X54Y208        LUT2 (Prop_lut2_I1_O)        0.043    24.945 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5/O
                         net (fo=8, routed)           0.219    25.164    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5_n_1
    SLICE_X56Y208        LUT6 (Prop_lut6_I3_O)        0.043    25.207 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5/O
                         net (fo=5, routed)           0.334    25.541    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5_n_1
    SLICE_X51Y206        LUT2 (Prop_lut2_I1_O)        0.043    25.584 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_5__5/O
                         net (fo=4, routed)           0.385    25.969    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_5__5_n_1
    SLICE_X51Y207        LUT3 (Prop_lut3_I2_O)        0.051    26.020 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[2]_i_1__5/O
                         net (fo=1, routed)           0.000    26.020    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[2]
    SLICE_X51Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.074    26.986    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X51Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[2]/C
                         clock pessimism              0.063    27.049    
                         clock uncertainty           -0.035    27.014    
    SLICE_X51Y207        FDRE (Setup_fdre_C_D)        0.058    27.072    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[2]
  -------------------------------------------------------------------
                         required time                         27.072    
                         arrival time                         -26.020    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        23.799ns  (logic 3.441ns (14.459%)  route 20.358ns (85.541%))
  Logic Levels:           52  (LUT2=17 LUT3=3 LUT4=7 LUT5=8 LUT6=17)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 26.986 - 25.000 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.222     2.197    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X61Y195        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.223     2.420 f  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/Q
                         net (fo=14, routed)          0.854     3.274    Data_Checker_Inst/dataPrbs7Check_inst/p_0_in
    SLICE_X45Y194        LUT5 (Prop_lut5_I0_O)        0.043     3.317 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_623/O
                         net (fo=9, routed)           0.362     3.679    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[0]_256[29]
    SLICE_X43Y195        LUT6 (Prop_lut6_I2_O)        0.043     3.722 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_594/O
                         net (fo=7, routed)           0.329     4.051    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[1]_181[28]
    SLICE_X40Y195        LUT6 (Prop_lut6_I5_O)        0.043     4.094 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604/O
                         net (fo=4, routed)           0.374     4.468    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604_n_1
    SLICE_X38Y194        LUT5 (Prop_lut5_I0_O)        0.043     4.511 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596/O
                         net (fo=7, routed)           0.379     4.890    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596_n_1
    SLICE_X42Y195        LUT6 (Prop_lut6_I4_O)        0.043     4.933 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_527/O
                         net (fo=9, routed)           0.568     5.501    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[3]_245[28]
    SLICE_X40Y191        LUT2 (Prop_lut2_I1_O)        0.053     5.554 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536/O
                         net (fo=3, routed)           0.449     6.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536_n_1
    SLICE_X40Y191        LUT6 (Prop_lut6_I2_O)        0.135     6.138 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_479/O
                         net (fo=8, routed)           0.441     6.579    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[4]_168[27]
    SLICE_X44Y192        LUT4 (Prop_lut4_I1_O)        0.043     6.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472/O
                         net (fo=6, routed)           0.260     6.881    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472_n_1
    SLICE_X44Y191        LUT6 (Prop_lut6_I0_O)        0.043     6.924 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_424__2/O
                         net (fo=8, routed)           0.470     7.395    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[5]_246[26]
    SLICE_X49Y191        LUT5 (Prop_lut5_I2_O)        0.043     7.438 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     8.024    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     8.074 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     8.316    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     8.450 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     8.804    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     8.847 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     9.081    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     9.124 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     9.435    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.478 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     9.838    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     9.881 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484    10.365    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051    10.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378    10.795    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134    10.929 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538    11.467    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046    11.513 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259    11.772    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134    11.906 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308    12.214    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043    12.257 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336    12.593    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043    12.636 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113    12.749    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043    12.792 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    13.236    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    13.279 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    13.857    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    13.910 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    14.281    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    14.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    14.715    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    14.758 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    15.155    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    15.198 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    15.405    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    15.448 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    15.826    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    15.869 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    16.337    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    16.380 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    16.752    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    16.795 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    17.149    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    17.192 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    17.639    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    17.682 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    17.938    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    17.981 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    18.529    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    18.572 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    18.913    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    18.962 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    19.418    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    19.560 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    19.920    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    20.055 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    20.542    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    20.585 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    21.009    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    21.060 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    21.604    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    21.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    22.227    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    22.274 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    22.721    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    22.862 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    23.283    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    23.415 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    23.765    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    23.808 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    24.252    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    24.295 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    24.502    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    24.545 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.358    24.902    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X54Y208        LUT2 (Prop_lut2_I1_O)        0.043    24.945 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5/O
                         net (fo=8, routed)           0.219    25.164    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5_n_1
    SLICE_X56Y208        LUT6 (Prop_lut6_I3_O)        0.043    25.207 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5/O
                         net (fo=5, routed)           0.334    25.541    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5_n_1
    SLICE_X51Y206        LUT2 (Prop_lut2_I1_O)        0.043    25.584 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_5__5/O
                         net (fo=4, routed)           0.369    25.953    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_5__5_n_1
    SLICE_X51Y206        LUT2 (Prop_lut2_I0_O)        0.043    25.996 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[1]_i_1__5/O
                         net (fo=1, routed)           0.000    25.996    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[1]
    SLICE_X51Y206        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.074    26.986    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X51Y206        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[1]/C
                         clock pessimism              0.063    27.049    
                         clock uncertainty           -0.035    27.014    
    SLICE_X51Y206        FDRE (Setup_fdre_C_D)        0.034    27.048    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[1]
  -------------------------------------------------------------------
                         required time                         27.048    
                         arrival time                         -25.996    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        23.793ns  (logic 3.441ns (14.462%)  route 20.352ns (85.538%))
  Logic Levels:           52  (LUT2=16 LUT3=3 LUT4=7 LUT5=9 LUT6=17)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 26.986 - 25.000 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.222     2.197    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X61Y195        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.223     2.420 f  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/Q
                         net (fo=14, routed)          0.854     3.274    Data_Checker_Inst/dataPrbs7Check_inst/p_0_in
    SLICE_X45Y194        LUT5 (Prop_lut5_I0_O)        0.043     3.317 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_623/O
                         net (fo=9, routed)           0.362     3.679    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[0]_256[29]
    SLICE_X43Y195        LUT6 (Prop_lut6_I2_O)        0.043     3.722 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_594/O
                         net (fo=7, routed)           0.329     4.051    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[1]_181[28]
    SLICE_X40Y195        LUT6 (Prop_lut6_I5_O)        0.043     4.094 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604/O
                         net (fo=4, routed)           0.374     4.468    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604_n_1
    SLICE_X38Y194        LUT5 (Prop_lut5_I0_O)        0.043     4.511 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596/O
                         net (fo=7, routed)           0.379     4.890    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596_n_1
    SLICE_X42Y195        LUT6 (Prop_lut6_I4_O)        0.043     4.933 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_527/O
                         net (fo=9, routed)           0.568     5.501    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[3]_245[28]
    SLICE_X40Y191        LUT2 (Prop_lut2_I1_O)        0.053     5.554 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536/O
                         net (fo=3, routed)           0.449     6.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536_n_1
    SLICE_X40Y191        LUT6 (Prop_lut6_I2_O)        0.135     6.138 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_479/O
                         net (fo=8, routed)           0.441     6.579    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[4]_168[27]
    SLICE_X44Y192        LUT4 (Prop_lut4_I1_O)        0.043     6.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472/O
                         net (fo=6, routed)           0.260     6.881    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472_n_1
    SLICE_X44Y191        LUT6 (Prop_lut6_I0_O)        0.043     6.924 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_424__2/O
                         net (fo=8, routed)           0.470     7.395    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[5]_246[26]
    SLICE_X49Y191        LUT5 (Prop_lut5_I2_O)        0.043     7.438 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     8.024    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     8.074 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     8.316    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     8.450 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     8.804    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     8.847 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     9.081    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     9.124 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     9.435    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.478 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     9.838    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     9.881 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484    10.365    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051    10.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378    10.795    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134    10.929 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538    11.467    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046    11.513 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259    11.772    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134    11.906 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308    12.214    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043    12.257 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336    12.593    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043    12.636 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113    12.749    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043    12.792 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    13.236    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    13.279 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    13.857    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    13.910 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    14.281    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    14.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    14.715    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    14.758 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    15.155    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    15.198 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    15.405    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    15.448 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    15.826    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    15.869 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    16.337    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    16.380 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    16.752    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    16.795 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    17.149    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    17.192 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    17.639    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    17.682 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    17.938    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    17.981 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    18.529    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    18.572 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    18.913    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    18.962 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    19.418    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    19.560 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    19.920    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    20.055 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    20.542    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    20.585 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    21.009    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    21.060 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    21.604    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    21.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    22.227    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    22.274 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    22.721    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    22.862 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    23.283    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    23.415 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    23.765    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    23.808 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    24.252    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    24.295 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    24.502    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    24.545 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.358    24.902    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X54Y208        LUT2 (Prop_lut2_I1_O)        0.043    24.945 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5/O
                         net (fo=8, routed)           0.219    25.164    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5_n_1
    SLICE_X56Y208        LUT6 (Prop_lut6_I3_O)        0.043    25.207 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5/O
                         net (fo=5, routed)           0.382    25.589    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5_n_1
    SLICE_X53Y207        LUT2 (Prop_lut2_I1_O)        0.043    25.632 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5/O
                         net (fo=7, routed)           0.315    25.947    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5_n_1
    SLICE_X51Y207        LUT5 (Prop_lut5_I4_O)        0.043    25.990 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[10]_i_1__3/O
                         net (fo=1, routed)           0.000    25.990    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[10]
    SLICE_X51Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.074    26.986    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X51Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[10]/C
                         clock pessimism              0.063    27.049    
                         clock uncertainty           -0.035    27.014    
    SLICE_X51Y207        FDRE (Setup_fdre_C_D)        0.033    27.047    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[10]
  -------------------------------------------------------------------
                         required time                         27.047    
                         arrival time                         -25.990    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        23.789ns  (logic 3.441ns (14.465%)  route 20.348ns (85.535%))
  Logic Levels:           52  (LUT2=16 LUT3=3 LUT4=7 LUT5=8 LUT6=18)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 26.986 - 25.000 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.222     2.197    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X61Y195        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.223     2.420 f  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/Q
                         net (fo=14, routed)          0.854     3.274    Data_Checker_Inst/dataPrbs7Check_inst/p_0_in
    SLICE_X45Y194        LUT5 (Prop_lut5_I0_O)        0.043     3.317 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_623/O
                         net (fo=9, routed)           0.362     3.679    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[0]_256[29]
    SLICE_X43Y195        LUT6 (Prop_lut6_I2_O)        0.043     3.722 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_594/O
                         net (fo=7, routed)           0.329     4.051    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[1]_181[28]
    SLICE_X40Y195        LUT6 (Prop_lut6_I5_O)        0.043     4.094 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604/O
                         net (fo=4, routed)           0.374     4.468    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604_n_1
    SLICE_X38Y194        LUT5 (Prop_lut5_I0_O)        0.043     4.511 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596/O
                         net (fo=7, routed)           0.379     4.890    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596_n_1
    SLICE_X42Y195        LUT6 (Prop_lut6_I4_O)        0.043     4.933 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_527/O
                         net (fo=9, routed)           0.568     5.501    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[3]_245[28]
    SLICE_X40Y191        LUT2 (Prop_lut2_I1_O)        0.053     5.554 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536/O
                         net (fo=3, routed)           0.449     6.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536_n_1
    SLICE_X40Y191        LUT6 (Prop_lut6_I2_O)        0.135     6.138 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_479/O
                         net (fo=8, routed)           0.441     6.579    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[4]_168[27]
    SLICE_X44Y192        LUT4 (Prop_lut4_I1_O)        0.043     6.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472/O
                         net (fo=6, routed)           0.260     6.881    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472_n_1
    SLICE_X44Y191        LUT6 (Prop_lut6_I0_O)        0.043     6.924 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_424__2/O
                         net (fo=8, routed)           0.470     7.395    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[5]_246[26]
    SLICE_X49Y191        LUT5 (Prop_lut5_I2_O)        0.043     7.438 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     8.024    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     8.074 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     8.316    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     8.450 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     8.804    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     8.847 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     9.081    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     9.124 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     9.435    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.478 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     9.838    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     9.881 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484    10.365    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051    10.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378    10.795    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134    10.929 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538    11.467    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046    11.513 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259    11.772    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134    11.906 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308    12.214    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043    12.257 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336    12.593    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043    12.636 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113    12.749    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043    12.792 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    13.236    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    13.279 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    13.857    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    13.910 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    14.281    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    14.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    14.715    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    14.758 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    15.155    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    15.198 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    15.405    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    15.448 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    15.826    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    15.869 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    16.337    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    16.380 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    16.752    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    16.795 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    17.149    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    17.192 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    17.639    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    17.682 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    17.938    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    17.981 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    18.529    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    18.572 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    18.913    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    18.962 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    19.418    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    19.560 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    19.920    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    20.055 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    20.542    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    20.585 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    21.009    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    21.060 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    21.604    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    21.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    22.227    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    22.274 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    22.721    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    22.862 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    23.283    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    23.415 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    23.765    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    23.808 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    24.252    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    24.295 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    24.502    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    24.545 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.358    24.902    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X54Y208        LUT2 (Prop_lut2_I1_O)        0.043    24.945 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5/O
                         net (fo=8, routed)           0.219    25.164    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5_n_1
    SLICE_X56Y208        LUT6 (Prop_lut6_I3_O)        0.043    25.207 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5/O
                         net (fo=5, routed)           0.382    25.589    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5_n_1
    SLICE_X53Y207        LUT2 (Prop_lut2_I1_O)        0.043    25.632 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5/O
                         net (fo=7, routed)           0.311    25.943    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5_n_1
    SLICE_X53Y208        LUT6 (Prop_lut6_I0_O)        0.043    25.986 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[11]_i_1__5/O
                         net (fo=1, routed)           0.000    25.986    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[11]
    SLICE_X53Y208        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.074    26.986    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X53Y208        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[11]/C
                         clock pessimism              0.063    27.049    
                         clock uncertainty           -0.035    27.014    
    SLICE_X53Y208        FDRE (Setup_fdre_C_D)        0.034    27.048    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[11]
  -------------------------------------------------------------------
                         required time                         27.048    
                         arrival time                         -25.986    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        23.812ns  (logic 3.441ns (14.451%)  route 20.371ns (85.549%))
  Logic Levels:           52  (LUT2=16 LUT3=3 LUT4=7 LUT5=8 LUT6=18)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 26.986 - 25.000 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.222     2.197    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X61Y195        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.223     2.420 f  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/Q
                         net (fo=14, routed)          0.854     3.274    Data_Checker_Inst/dataPrbs7Check_inst/p_0_in
    SLICE_X45Y194        LUT5 (Prop_lut5_I0_O)        0.043     3.317 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_623/O
                         net (fo=9, routed)           0.362     3.679    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[0]_256[29]
    SLICE_X43Y195        LUT6 (Prop_lut6_I2_O)        0.043     3.722 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_594/O
                         net (fo=7, routed)           0.329     4.051    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[1]_181[28]
    SLICE_X40Y195        LUT6 (Prop_lut6_I5_O)        0.043     4.094 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604/O
                         net (fo=4, routed)           0.374     4.468    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604_n_1
    SLICE_X38Y194        LUT5 (Prop_lut5_I0_O)        0.043     4.511 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596/O
                         net (fo=7, routed)           0.379     4.890    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596_n_1
    SLICE_X42Y195        LUT6 (Prop_lut6_I4_O)        0.043     4.933 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_527/O
                         net (fo=9, routed)           0.568     5.501    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[3]_245[28]
    SLICE_X40Y191        LUT2 (Prop_lut2_I1_O)        0.053     5.554 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536/O
                         net (fo=3, routed)           0.449     6.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536_n_1
    SLICE_X40Y191        LUT6 (Prop_lut6_I2_O)        0.135     6.138 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_479/O
                         net (fo=8, routed)           0.441     6.579    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[4]_168[27]
    SLICE_X44Y192        LUT4 (Prop_lut4_I1_O)        0.043     6.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472/O
                         net (fo=6, routed)           0.260     6.881    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472_n_1
    SLICE_X44Y191        LUT6 (Prop_lut6_I0_O)        0.043     6.924 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_424__2/O
                         net (fo=8, routed)           0.470     7.395    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[5]_246[26]
    SLICE_X49Y191        LUT5 (Prop_lut5_I2_O)        0.043     7.438 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     8.024    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     8.074 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     8.316    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     8.450 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     8.804    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     8.847 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     9.081    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     9.124 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     9.435    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.478 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     9.838    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     9.881 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484    10.365    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051    10.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378    10.795    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134    10.929 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538    11.467    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046    11.513 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259    11.772    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134    11.906 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308    12.214    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043    12.257 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336    12.593    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043    12.636 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113    12.749    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043    12.792 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    13.236    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    13.279 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    13.857    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    13.910 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    14.281    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    14.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    14.715    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    14.758 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    15.155    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    15.198 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    15.405    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    15.448 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    15.826    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    15.869 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    16.337    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    16.380 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    16.752    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    16.795 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    17.149    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    17.192 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    17.639    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    17.682 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    17.938    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    17.981 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    18.529    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    18.572 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    18.913    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    18.962 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    19.418    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    19.560 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    19.920    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    20.055 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    20.542    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    20.585 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    21.009    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    21.060 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    21.604    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    21.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    22.227    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    22.274 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    22.721    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    22.862 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    23.283    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    23.415 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    23.765    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    23.808 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    24.252    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    24.295 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    24.502    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    24.545 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.358    24.902    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X54Y208        LUT2 (Prop_lut2_I1_O)        0.043    24.945 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5/O
                         net (fo=8, routed)           0.219    25.164    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5_n_1
    SLICE_X56Y208        LUT6 (Prop_lut6_I3_O)        0.043    25.207 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5/O
                         net (fo=5, routed)           0.382    25.589    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5_n_1
    SLICE_X53Y207        LUT2 (Prop_lut2_I1_O)        0.043    25.632 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5/O
                         net (fo=7, routed)           0.334    25.966    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5_n_1
    SLICE_X54Y207        LUT6 (Prop_lut6_I0_O)        0.043    26.009 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_1__5/O
                         net (fo=1, routed)           0.000    26.009    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[26]
    SLICE_X54Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.074    26.986    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X54Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[26]/C
                         clock pessimism              0.063    27.049    
                         clock uncertainty           -0.035    27.014    
    SLICE_X54Y207        FDRE (Setup_fdre_C_D)        0.066    27.080    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[26]
  -------------------------------------------------------------------
                         required time                         27.080    
                         arrival time                         -26.009    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        23.758ns  (logic 3.493ns (14.702%)  route 20.265ns (85.298%))
  Logic Levels:           51  (LUT2=15 LUT3=3 LUT4=8 LUT5=8 LUT6=17)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 26.986 - 25.000 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.222     2.197    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X61Y195        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.223     2.420 f  Data_Checker_Inst/dataPrbs7Check_inst/Bit_Error_reg[1]/Q
                         net (fo=14, routed)          0.854     3.274    Data_Checker_Inst/dataPrbs7Check_inst/p_0_in
    SLICE_X45Y194        LUT5 (Prop_lut5_I0_O)        0.043     3.317 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_623/O
                         net (fo=9, routed)           0.362     3.679    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[0]_256[29]
    SLICE_X43Y195        LUT6 (Prop_lut6_I2_O)        0.043     3.722 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_594/O
                         net (fo=7, routed)           0.329     4.051    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[1]_181[28]
    SLICE_X40Y195        LUT6 (Prop_lut6_I5_O)        0.043     4.094 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604/O
                         net (fo=4, routed)           0.374     4.468    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_604_n_1
    SLICE_X38Y194        LUT5 (Prop_lut5_I0_O)        0.043     4.511 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596/O
                         net (fo=7, routed)           0.379     4.890    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_596_n_1
    SLICE_X42Y195        LUT6 (Prop_lut6_I4_O)        0.043     4.933 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_527/O
                         net (fo=9, routed)           0.568     5.501    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[3]_245[28]
    SLICE_X40Y191        LUT2 (Prop_lut2_I1_O)        0.053     5.554 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536/O
                         net (fo=3, routed)           0.449     6.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_536_n_1
    SLICE_X40Y191        LUT6 (Prop_lut6_I2_O)        0.135     6.138 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_479/O
                         net (fo=8, routed)           0.441     6.579    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[4]_168[27]
    SLICE_X44Y192        LUT4 (Prop_lut4_I1_O)        0.043     6.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472/O
                         net (fo=6, routed)           0.260     6.881    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_472_n_1
    SLICE_X44Y191        LUT6 (Prop_lut6_I0_O)        0.043     6.924 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_424__2/O
                         net (fo=8, routed)           0.470     7.395    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[5]_246[26]
    SLICE_X49Y191        LUT5 (Prop_lut5_I2_O)        0.043     7.438 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     8.024    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     8.074 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     8.316    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     8.450 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     8.804    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     8.847 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     9.081    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     9.124 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     9.435    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.478 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     9.838    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     9.881 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484    10.365    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051    10.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378    10.795    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134    10.929 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538    11.467    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046    11.513 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259    11.772    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134    11.906 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308    12.214    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043    12.257 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336    12.593    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043    12.636 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113    12.749    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043    12.792 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    13.236    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    13.279 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    13.857    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    13.910 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    14.281    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    14.416 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    14.715    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    14.758 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    15.155    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    15.198 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    15.405    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    15.448 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    15.826    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    15.869 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    16.337    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    16.380 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    16.752    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    16.795 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    17.149    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    17.192 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    17.639    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    17.682 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    17.938    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    17.981 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    18.529    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    18.572 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    18.913    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    18.962 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    19.418    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    19.560 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    19.920    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    20.055 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    20.542    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    20.585 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    21.009    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    21.060 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    21.604    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    21.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    22.227    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    22.274 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    22.721    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    22.862 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    23.283    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    23.415 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    23.765    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    23.808 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    24.252    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    24.295 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    24.502    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    24.545 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.331    24.875    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X55Y207        LUT6 (Prop_lut6_I1_O)        0.043    24.918 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_5__5/O
                         net (fo=8, routed)           0.390    25.308    Data_Checker_Inst/dataPrbs7Check_inst/genblk1[27].CRC32_8gen_inst/p_89_in
    SLICE_X54Y207        LUT2 (Prop_lut2_I1_O)        0.047    25.355 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_2__5/O
                         net (fo=7, routed)           0.466    25.821    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_2__5_n_1
    SLICE_X50Y207        LUT4 (Prop_lut4_I0_O)        0.134    25.955 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[5]_i_1__5/O
                         net (fo=1, routed)           0.000    25.955    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[5]
    SLICE_X50Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.074    26.986    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X50Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[5]/C
                         clock pessimism              0.063    27.049    
                         clock uncertainty           -0.035    27.014    
    SLICE_X50Y207        FDRE (Setup_fdre_C_D)        0.064    27.078    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[5]
  -------------------------------------------------------------------
                         required time                         27.078    
                         arrival time                         -25.955    
  -------------------------------------------------------------------
                         slack                                  1.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/INJECT_CNT_OLD_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[199]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.254ns (81.827%)  route 0.056ns (18.173%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.553     0.923    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X101Y199       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/INJECT_CNT_OLD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y199       FDRE (Prop_fdre_C_Q)         0.100     1.023 r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/INJECT_CNT_OLD_reg[10]/Q
                         net (fo=1, routed)           0.056     1.079    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg_reg[202][10]
    SLICE_X100Y199       LUT2 (Prop_lut2_I1_O)        0.028     1.107 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg[198]_i_3__2/O
                         net (fo=1, routed)           0.000     1.107    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg[198]_i_3__2_n_1
    SLICE_X100Y199       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.192 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg_reg[198]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.192    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg_reg[198]_i_1__2_n_1
    SLICE_X100Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.233 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg_reg[202]_i_1__2/O[0]
                         net (fo=2, routed)           0.000     1.233    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[202]_0[12]
    SLICE_X100Y200       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[199]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.744     1.155    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X100Y200       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[199]/C
                         clock pessimism             -0.041     1.114    
    SLICE_X100Y200       FDRE (Hold_fdre_C_D)         0.070     1.184    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[199]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/INJECT_CNT_OLD_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[201]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.265ns (82.449%)  route 0.056ns (17.551%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.553     0.923    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X101Y199       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/INJECT_CNT_OLD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y199       FDRE (Prop_fdre_C_Q)         0.100     1.023 r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/INJECT_CNT_OLD_reg[10]/Q
                         net (fo=1, routed)           0.056     1.079    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg_reg[202][10]
    SLICE_X100Y199       LUT2 (Prop_lut2_I1_O)        0.028     1.107 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg[198]_i_3__2/O
                         net (fo=1, routed)           0.000     1.107    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg[198]_i_3__2_n_1
    SLICE_X100Y199       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.192 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg_reg[198]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.192    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg_reg[198]_i_1__2_n_1
    SLICE_X100Y200       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.244 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg_reg[202]_i_1__2/O[2]
                         net (fo=3, routed)           0.000     1.244    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[202]_0[14]
    SLICE_X100Y200       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[201]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.744     1.155    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X100Y200       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[201]/C
                         clock pessimism             -0.041     1.114    
    SLICE_X100Y200       FDRE (Hold_fdre_C_D)         0.070     1.184    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[201]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/INJECT_CNT_OLD_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.273ns (82.875%)  route 0.056ns (17.125%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.553     0.923    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X101Y199       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/INJECT_CNT_OLD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y199       FDRE (Prop_fdre_C_Q)         0.100     1.023 r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/INJECT_CNT_OLD_reg[10]/Q
                         net (fo=1, routed)           0.056     1.079    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg_reg[202][10]
    SLICE_X100Y199       LUT2 (Prop_lut2_I1_O)        0.028     1.107 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg[198]_i_3__2/O
                         net (fo=1, routed)           0.000     1.107    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg[198]_i_3__2_n_1
    SLICE_X100Y199       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.192 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg_reg[198]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.192    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg_reg[198]_i_1__2_n_1
    SLICE_X100Y200       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.252 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg_reg[202]_i_1__2/O[1]
                         net (fo=4, routed)           0.000     1.252    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[202]_0[13]
    SLICE_X100Y200       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.744     1.155    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X100Y200       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[200]/C
                         clock pessimism             -0.041     1.114    
    SLICE_X100Y200       FDRE (Hold_fdre_C_D)         0.070     1.184    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[200]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/INJECT_CNT_OLD_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[202]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.278ns (83.131%)  route 0.056ns (16.869%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.553     0.923    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X101Y199       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/INJECT_CNT_OLD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y199       FDRE (Prop_fdre_C_Q)         0.100     1.023 r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/INJECT_CNT_OLD_reg[10]/Q
                         net (fo=1, routed)           0.056     1.079    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg_reg[202][10]
    SLICE_X100Y199       LUT2 (Prop_lut2_I1_O)        0.028     1.107 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg[198]_i_3__2/O
                         net (fo=1, routed)           0.000     1.107    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg[198]_i_3__2_n_1
    SLICE_X100Y199       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.192 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg_reg[198]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.192    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg_reg[198]_i_1__2_n_1
    SLICE_X100Y200       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     1.257 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/dataOutReg_reg[202]_i_1__2/O[3]
                         net (fo=4, routed)           0.000     1.257    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[202]_0[15]
    SLICE_X100Y200       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.744     1.155    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X100Y200       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[202]/C
                         clock pessimism             -0.041     1.114    
    SLICE_X100Y200       FDRE (Hold_fdre_C_D)         0.070     1.184    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[202]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/Bit_Error_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.091ns (32.523%)  route 0.189ns (67.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.558     0.928    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X109Y199       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/Bit_Error_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y199       FDRE (Prop_fdre_C_Q)         0.091     1.019 r  Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/Bit_Error_reg[22]/Q
                         net (fo=8, routed)           0.189     1.208    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/p_22_in
    SLICE_X111Y202       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.749     1.160    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X111Y202       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[113]/C
                         clock pessimism             -0.041     1.119    
    SLICE_X111Y202       FDRE (Hold_fdre_C_D)         0.002     1.121    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[113]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.387%)  route 0.062ns (32.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.558     0.928    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X119Y191       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y191       FDRE (Prop_fdre_C_Q)         0.100     1.028 r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/Q
                         net (fo=2, routed)           0.062     1.090    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext[2]
    SLICE_X118Y191       LUT6 (Prop_lut6_I1_O)        0.028     1.118 r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1/O
                         net (fo=1, routed)           0.000     1.118    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0
    SLICE_X118Y191       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.758     1.169    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y191       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.230     0.939    
    SLICE_X118Y191       FDRE (Hold_fdre_C_D)         0.087     1.026    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/loop_rx_ch[7].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[241]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.118ns (26.669%)  route 0.324ns (73.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.538     0.908    Data_Checker_Inst/loop_rx_ch[7].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X110Y216       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[7].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[241]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y216       FDRE (Prop_fdre_C_Q)         0.118     1.026 r  Data_Checker_Inst/loop_rx_ch[7].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[241]/Q
                         net (fo=1, routed)           0.324     1.350    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/din[7]
    RAMB36_X3Y45         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.765     1.176    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y45         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.214     0.962    
    RAMB36_X3Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.258    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/DataOrigin_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.491%)  route 0.251ns (71.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.542     0.912    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X107Y205       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/DataOrigin_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y205       FDRE (Prop_fdre_C_Q)         0.100     1.012 r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/DataOrigin_reg[30]/Q
                         net (fo=2, routed)           0.251     1.263    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/DataOrigin[30]
    SLICE_X107Y192       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.755     1.166    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X107Y192       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[153]/C
                         clock pessimism             -0.041     1.125    
    SLICE_X107Y192       FDRE (Hold_fdre_C_D)         0.043     1.168    Data_Checker_Inst/loop_rx_ch[5].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[153]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.091ns (30.037%)  route 0.212ns (69.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.532     0.902    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y176        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y176        FDRE (Prop_fdre_C_Q)         0.091     0.993 r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.212     1.205    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[2]
    RAMB36_X2Y35         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.761     1.172    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y35         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.209     0.963    
    RAMB36_X2Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.147     1.110    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.100ns (59.265%)  route 0.069ns (40.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.529     0.899    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y206        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y206        FDRE (Prop_fdre_C_Q)         0.100     0.999 r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/Q
                         net (fo=3, routed)           0.069     1.068    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext[1]
    SLICE_X82Y206        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.733     1.144    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y206        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.234     0.910    
    SLICE_X82Y206        FDRE (Hold_fdre_C_D)         0.059     0.969    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y0  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y0  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y1  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y1  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y2  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y2  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y3  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y3  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y4  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt4_gtwizard_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y4  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt4_gtwizard_0_i/gtxe2_i/RXUSRCLK2
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X62Y182       Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X62Y182       Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X94Y182       Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X94Y182       Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X74Y193       Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X74Y193       Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X74Y193       Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X74Y193       Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X90Y197       Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X90Y197       Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X62Y182       Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X62Y182       Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X94Y182       Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X94Y182       Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X74Y193       Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X74Y193       Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X74Y193       Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X74Y193       Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X90Y197       Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X90Y197       Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  To Clock:  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       21.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.083ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.309ns (8.805%)  route 3.200ns (91.195%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 27.001 - 25.000 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.296     2.271    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X125Y196       FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y196       FDRE (Prop_fdre_C_Q)         0.223     2.494 f  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/Q
                         net (fo=3, routed)           0.837     3.331    Data_Source_Inst/DataX0Y3_inst/counter_reg[26]
    SLICE_X126Y194       LUT6 (Prop_lut6_I3_O)        0.043     3.374 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7/O
                         net (fo=1, routed)           0.516     3.891    Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7_n_1
    SLICE_X124Y192       LUT6 (Prop_lut6_I0_O)        0.043     3.934 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_1__7/O
                         net (fo=16, routed)          1.847     5.780    Data_Source_Inst/DataX0Y3_inst/errorInjReg
    SLICE_X56Y190        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.089    27.001    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y190        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[12]/C
                         clock pessimism              0.076    27.077    
                         clock uncertainty           -0.035    27.042    
    SLICE_X56Y190        FDRE (Setup_fdre_C_CE)      -0.178    26.864    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[12]
  -------------------------------------------------------------------
                         required time                         26.864    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                 21.083    

Slack (MET) :             21.083ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.309ns (8.805%)  route 3.200ns (91.195%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 27.001 - 25.000 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.296     2.271    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X125Y196       FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y196       FDRE (Prop_fdre_C_Q)         0.223     2.494 f  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/Q
                         net (fo=3, routed)           0.837     3.331    Data_Source_Inst/DataX0Y3_inst/counter_reg[26]
    SLICE_X126Y194       LUT6 (Prop_lut6_I3_O)        0.043     3.374 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7/O
                         net (fo=1, routed)           0.516     3.891    Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7_n_1
    SLICE_X124Y192       LUT6 (Prop_lut6_I0_O)        0.043     3.934 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_1__7/O
                         net (fo=16, routed)          1.847     5.780    Data_Source_Inst/DataX0Y3_inst/errorInjReg
    SLICE_X56Y190        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.089    27.001    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y190        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[13]/C
                         clock pessimism              0.076    27.077    
                         clock uncertainty           -0.035    27.042    
    SLICE_X56Y190        FDRE (Setup_fdre_C_CE)      -0.178    26.864    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[13]
  -------------------------------------------------------------------
                         required time                         26.864    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                 21.083    

Slack (MET) :             21.083ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.309ns (8.805%)  route 3.200ns (91.195%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 27.001 - 25.000 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.296     2.271    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X125Y196       FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y196       FDRE (Prop_fdre_C_Q)         0.223     2.494 f  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/Q
                         net (fo=3, routed)           0.837     3.331    Data_Source_Inst/DataX0Y3_inst/counter_reg[26]
    SLICE_X126Y194       LUT6 (Prop_lut6_I3_O)        0.043     3.374 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7/O
                         net (fo=1, routed)           0.516     3.891    Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7_n_1
    SLICE_X124Y192       LUT6 (Prop_lut6_I0_O)        0.043     3.934 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_1__7/O
                         net (fo=16, routed)          1.847     5.780    Data_Source_Inst/DataX0Y3_inst/errorInjReg
    SLICE_X56Y190        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.089    27.001    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y190        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[14]/C
                         clock pessimism              0.076    27.077    
                         clock uncertainty           -0.035    27.042    
    SLICE_X56Y190        FDRE (Setup_fdre_C_CE)      -0.178    26.864    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[14]
  -------------------------------------------------------------------
                         required time                         26.864    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                 21.083    

Slack (MET) :             21.083ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.309ns (8.805%)  route 3.200ns (91.195%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 27.001 - 25.000 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.296     2.271    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X125Y196       FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y196       FDRE (Prop_fdre_C_Q)         0.223     2.494 f  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/Q
                         net (fo=3, routed)           0.837     3.331    Data_Source_Inst/DataX0Y3_inst/counter_reg[26]
    SLICE_X126Y194       LUT6 (Prop_lut6_I3_O)        0.043     3.374 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7/O
                         net (fo=1, routed)           0.516     3.891    Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7_n_1
    SLICE_X124Y192       LUT6 (Prop_lut6_I0_O)        0.043     3.934 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_1__7/O
                         net (fo=16, routed)          1.847     5.780    Data_Source_Inst/DataX0Y3_inst/errorInjReg
    SLICE_X56Y190        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.089    27.001    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y190        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[15]/C
                         clock pessimism              0.076    27.077    
                         clock uncertainty           -0.035    27.042    
    SLICE_X56Y190        FDRE (Setup_fdre_C_CE)      -0.178    26.864    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[15]
  -------------------------------------------------------------------
                         required time                         26.864    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                 21.083    

Slack (MET) :             21.168ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.309ns (9.027%)  route 3.114ns (90.973%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 27.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.296     2.271    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X125Y196       FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y196       FDRE (Prop_fdre_C_Q)         0.223     2.494 f  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/Q
                         net (fo=3, routed)           0.837     3.331    Data_Source_Inst/DataX0Y3_inst/counter_reg[26]
    SLICE_X126Y194       LUT6 (Prop_lut6_I3_O)        0.043     3.374 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7/O
                         net (fo=1, routed)           0.516     3.891    Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7_n_1
    SLICE_X124Y192       LUT6 (Prop_lut6_I0_O)        0.043     3.934 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_1__7/O
                         net (fo=16, routed)          1.760     5.694    Data_Source_Inst/DataX0Y3_inst/errorInjReg
    SLICE_X56Y189        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.088    27.000    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y189        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[10]/C
                         clock pessimism              0.076    27.076    
                         clock uncertainty           -0.035    27.041    
    SLICE_X56Y189        FDRE (Setup_fdre_C_CE)      -0.178    26.863    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[10]
  -------------------------------------------------------------------
                         required time                         26.863    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                 21.168    

Slack (MET) :             21.168ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.309ns (9.027%)  route 3.114ns (90.973%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 27.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.296     2.271    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X125Y196       FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y196       FDRE (Prop_fdre_C_Q)         0.223     2.494 f  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/Q
                         net (fo=3, routed)           0.837     3.331    Data_Source_Inst/DataX0Y3_inst/counter_reg[26]
    SLICE_X126Y194       LUT6 (Prop_lut6_I3_O)        0.043     3.374 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7/O
                         net (fo=1, routed)           0.516     3.891    Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7_n_1
    SLICE_X124Y192       LUT6 (Prop_lut6_I0_O)        0.043     3.934 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_1__7/O
                         net (fo=16, routed)          1.760     5.694    Data_Source_Inst/DataX0Y3_inst/errorInjReg
    SLICE_X56Y189        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.088    27.000    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y189        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[11]/C
                         clock pessimism              0.076    27.076    
                         clock uncertainty           -0.035    27.041    
    SLICE_X56Y189        FDRE (Setup_fdre_C_CE)      -0.178    26.863    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[11]
  -------------------------------------------------------------------
                         required time                         26.863    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                 21.168    

Slack (MET) :             21.168ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.309ns (9.027%)  route 3.114ns (90.973%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 27.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.296     2.271    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X125Y196       FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y196       FDRE (Prop_fdre_C_Q)         0.223     2.494 f  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/Q
                         net (fo=3, routed)           0.837     3.331    Data_Source_Inst/DataX0Y3_inst/counter_reg[26]
    SLICE_X126Y194       LUT6 (Prop_lut6_I3_O)        0.043     3.374 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7/O
                         net (fo=1, routed)           0.516     3.891    Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7_n_1
    SLICE_X124Y192       LUT6 (Prop_lut6_I0_O)        0.043     3.934 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_1__7/O
                         net (fo=16, routed)          1.760     5.694    Data_Source_Inst/DataX0Y3_inst/errorInjReg
    SLICE_X56Y189        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.088    27.000    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y189        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[8]/C
                         clock pessimism              0.076    27.076    
                         clock uncertainty           -0.035    27.041    
    SLICE_X56Y189        FDRE (Setup_fdre_C_CE)      -0.178    26.863    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[8]
  -------------------------------------------------------------------
                         required time                         26.863    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                 21.168    

Slack (MET) :             21.168ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.309ns (9.027%)  route 3.114ns (90.973%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 27.000 - 25.000 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.296     2.271    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X125Y196       FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y196       FDRE (Prop_fdre_C_Q)         0.223     2.494 f  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/Q
                         net (fo=3, routed)           0.837     3.331    Data_Source_Inst/DataX0Y3_inst/counter_reg[26]
    SLICE_X126Y194       LUT6 (Prop_lut6_I3_O)        0.043     3.374 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7/O
                         net (fo=1, routed)           0.516     3.891    Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7_n_1
    SLICE_X124Y192       LUT6 (Prop_lut6_I0_O)        0.043     3.934 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_1__7/O
                         net (fo=16, routed)          1.760     5.694    Data_Source_Inst/DataX0Y3_inst/errorInjReg
    SLICE_X56Y189        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.088    27.000    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y189        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[9]/C
                         clock pessimism              0.076    27.076    
                         clock uncertainty           -0.035    27.041    
    SLICE_X56Y189        FDRE (Setup_fdre_C_CE)      -0.178    26.863    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[9]
  -------------------------------------------------------------------
                         required time                         26.863    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                 21.168    

Slack (MET) :             21.173ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.309ns (9.042%)  route 3.108ns (90.958%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 26.999 - 25.000 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.296     2.271    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X125Y196       FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y196       FDRE (Prop_fdre_C_Q)         0.223     2.494 f  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/Q
                         net (fo=3, routed)           0.837     3.331    Data_Source_Inst/DataX0Y3_inst/counter_reg[26]
    SLICE_X126Y194       LUT6 (Prop_lut6_I3_O)        0.043     3.374 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7/O
                         net (fo=1, routed)           0.516     3.891    Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7_n_1
    SLICE_X124Y192       LUT6 (Prop_lut6_I0_O)        0.043     3.934 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_1__7/O
                         net (fo=16, routed)          1.755     5.688    Data_Source_Inst/DataX0Y3_inst/errorInjReg
    SLICE_X56Y187        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.087    26.999    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y187        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
                         clock pessimism              0.076    27.075    
                         clock uncertainty           -0.035    27.040    
    SLICE_X56Y187        FDRE (Setup_fdre_C_CE)      -0.178    26.862    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.862    
                         arrival time                          -5.688    
  -------------------------------------------------------------------
                         slack                                 21.173    

Slack (MET) :             21.173ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.309ns (9.042%)  route 3.108ns (90.958%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 26.999 - 25.000 ) 
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.296     2.271    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X125Y196       FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y196       FDRE (Prop_fdre_C_Q)         0.223     2.494 f  Data_Source_Inst/DataX0Y3_inst/counter_reg[26]/Q
                         net (fo=3, routed)           0.837     3.331    Data_Source_Inst/DataX0Y3_inst/counter_reg[26]
    SLICE_X126Y194       LUT6 (Prop_lut6_I3_O)        0.043     3.374 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7/O
                         net (fo=1, routed)           0.516     3.891    Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_3__7_n_1
    SLICE_X124Y192       LUT6 (Prop_lut6_I0_O)        0.043     3.934 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg[0]_i_1__7/O
                         net (fo=16, routed)          1.755     5.688    Data_Source_Inst/DataX0Y3_inst/errorInjReg
    SLICE_X56Y187        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.087    26.999    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y187        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[1]/C
                         clock pessimism              0.076    27.075    
                         clock uncertainty           -0.035    27.040    
    SLICE_X56Y187        FDRE (Setup_fdre_C_CE)      -0.178    26.862    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.862    
                         arrival time                          -5.688    
  -------------------------------------------------------------------
                         slack                                 21.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.253ns (71.272%)  route 0.102ns (28.728%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.592     0.962    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X143Y199       FDRE                                         r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y199       FDRE (Prop_fdre_C_Q)         0.100     1.062 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[23]/Q
                         net (fo=3, routed)           0.101     1.163    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[23]
    SLICE_X143Y199       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.275 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.276    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[20]_i_1__4_n_1
    SLICE_X143Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.317 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[24]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.317    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[24]_i_1__4_n_8
    SLICE_X143Y200       FDRE                                         r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.784     1.195    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X143Y200       FDRE                                         r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[24]/C
                         clock pessimism             -0.041     1.154    
    SLICE_X143Y200       FDRE (Hold_fdre_C_D)         0.071     1.225    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/prbs71_reg[51]/C
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/DataX0Y3_inst/prbs71_reg[39]_srl3___Data_Source_Inst_DataX0Y3_inst_prbs71_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.584     0.954    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X131Y184       FDSE                                         r  Data_Source_Inst/DataX0Y3_inst/prbs71_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y184       FDSE (Prop_fdse_C_Q)         0.100     1.054 r  Data_Source_Inst/DataX0Y3_inst/prbs71_reg[51]/Q
                         net (fo=1, routed)           0.107     1.161    Data_Source_Inst/DataX0Y3_inst/prbs71_reg_n_1_[51]
    SLICE_X130Y184       SRL16E                                       r  Data_Source_Inst/DataX0Y3_inst/prbs71_reg[39]_srl3___Data_Source_Inst_DataX0Y3_inst_prbs71_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.782     1.193    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X130Y184       SRL16E                                       r  Data_Source_Inst/DataX0Y3_inst/prbs71_reg[39]_srl3___Data_Source_Inst_DataX0Y3_inst_prbs71_reg_r_6/CLK
                         clock pessimism             -0.228     0.965    
    SLICE_X130Y184       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.064    Data_Source_Inst/DataX0Y3_inst/prbs71_reg[39]_srl3___Data_Source_Inst_DataX0Y3_inst_prbs71_reg_r_6
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.266ns (69.829%)  route 0.115ns (30.171%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.558     0.928    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X108Y199       FDRE                                         r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y199       FDRE (Prop_fdre_C_Q)         0.118     1.046 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[10]/Q
                         net (fo=5, routed)           0.114     1.160    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[11]_0[2]
    SLICE_X108Y199       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.267 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.268    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[8]_i_1__5_n_1
    SLICE_X108Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.309 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[12]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.309    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[12]_i_1__5_n_8
    SLICE_X108Y200       FDRE                                         r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.749     1.160    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X108Y200       FDRE                                         r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[12]/C
                         clock pessimism             -0.041     1.119    
    SLICE_X108Y200       FDRE (Hold_fdre_C_D)         0.092     1.211    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.264ns (72.135%)  route 0.102ns (27.865%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.592     0.962    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X143Y199       FDRE                                         r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y199       FDRE (Prop_fdre_C_Q)         0.100     1.062 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[23]/Q
                         net (fo=3, routed)           0.101     1.163    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[23]
    SLICE_X143Y199       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.275 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.276    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[20]_i_1__4_n_1
    SLICE_X143Y200       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.328 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[24]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.328    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[24]_i_1__4_n_6
    SLICE_X143Y200       FDRE                                         r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.784     1.195    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X143Y200       FDRE                                         r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[26]/C
                         clock pessimism             -0.041     1.154    
    SLICE_X143Y200       FDRE (Hold_fdre_C_D)         0.071     1.225    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/random_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt5_gtwizard_0_i/gtxe2_i/TXDATA[26]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.091ns (27.606%)  route 0.239ns (72.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.574     0.944    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X145Y212       FDRE                                         r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/random_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y212       FDRE (Prop_fdre_C_Q)         0.091     1.035 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/random_reg[5]/Q
                         net (fo=1, routed)           0.239     1.274    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt5_gtwizard_0_i/gt5_txdata_in[26]
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt5_gtwizard_0_i/gtxe2_i/TXDATA[26]
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.947     1.358    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt5_gtwizard_0_i/gt5_txusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt5_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.233     1.125    
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[26])
                                                      0.040     1.165    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt5_gtwizard_0_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.278ns (70.751%)  route 0.115ns (29.249%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.558     0.928    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X108Y199       FDRE                                         r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y199       FDRE (Prop_fdre_C_Q)         0.118     1.046 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[10]/Q
                         net (fo=5, routed)           0.114     1.160    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[11]_0[2]
    SLICE_X108Y199       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.267 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.268    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[8]_i_1__5_n_1
    SLICE_X108Y200       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     1.321 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[12]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.321    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[12]_i_1__5_n_6
    SLICE_X108Y200       FDRE                                         r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.749     1.160    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X108Y200       FDRE                                         r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[14]/C
                         clock pessimism             -0.041     1.119    
    SLICE_X108Y200       FDRE (Hold_fdre_C_D)         0.092     1.211    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.272ns (72.731%)  route 0.102ns (27.269%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.592     0.962    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X143Y199       FDRE                                         r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y199       FDRE (Prop_fdre_C_Q)         0.100     1.062 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[23]/Q
                         net (fo=3, routed)           0.101     1.163    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[23]
    SLICE_X143Y199       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.275 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.276    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[20]_i_1__4_n_1
    SLICE_X143Y200       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.336 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[24]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     1.336    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[24]_i_1__4_n_7
    SLICE_X143Y200       FDRE                                         r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.784     1.195    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X143Y200       FDRE                                         r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[25]/C
                         clock pessimism             -0.041     1.154    
    SLICE_X143Y200       FDRE (Hold_fdre_C_D)         0.071     1.225    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/prbs71_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/DataX0Y3_inst/prbs71_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.588     0.958    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X140Y187       FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/prbs71_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y187       FDRE (Prop_fdre_C_Q)         0.100     1.058 r  Data_Source_Inst/DataX0Y3_inst/prbs71_reg[10]/Q
                         net (fo=1, routed)           0.060     1.118    Data_Source_Inst/DataX0Y3_inst/prbs71_reg_n_1_[10]
    SLICE_X140Y187       FDSE                                         r  Data_Source_Inst/DataX0Y3_inst/prbs71_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.788     1.199    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X140Y187       FDSE                                         r  Data_Source_Inst/DataX0Y3_inst/prbs71_reg[6]/C
                         clock pessimism             -0.241     0.958    
    SLICE_X140Y187       FDSE (Hold_fdse_C_D)         0.047     1.005    Data_Source_Inst/DataX0Y3_inst/prbs71_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.277ns (73.091%)  route 0.102ns (26.909%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.592     0.962    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X143Y199       FDRE                                         r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y199       FDRE (Prop_fdre_C_Q)         0.100     1.062 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[23]/Q
                         net (fo=3, routed)           0.101     1.163    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[23]
    SLICE_X143Y199       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.275 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.276    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[20]_i_1__4_n_1
    SLICE_X143Y200       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     1.341 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[24]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.341    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[24]_i_1__4_n_5
    SLICE_X143Y200       FDRE                                         r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.784     1.195    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X143Y200       FDRE                                         r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[27]/C
                         clock pessimism             -0.041     1.154    
    SLICE_X143Y200       FDRE (Hold_fdre_C_D)         0.071     1.225    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.263%)  route 0.115ns (28.737%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.558     0.928    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X108Y199       FDRE                                         r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y199       FDRE (Prop_fdre_C_Q)         0.118     1.046 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[10]/Q
                         net (fo=5, routed)           0.114     1.160    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[11]_0[2]
    SLICE_X108Y199       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.267 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.268    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[8]_i_1__5_n_1
    SLICE_X108Y200       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.328 r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[12]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     1.328    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[12]_i_1__5_n_7
    SLICE_X108Y200       FDRE                                         r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.749     1.160    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X108Y200       FDRE                                         r  Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[13]/C
                         clock pessimism             -0.041     1.119    
    SLICE_X108Y200       FDRE (Hold_fdre_C_D)         0.092     1.211    Data_Source_Inst/loop_tx_ch[5].PRBS31Gen32b_inst/errorInjReg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y0  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y0  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y1  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y1  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y2  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y2  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y3  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y3  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y4  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt4_gtwizard_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         25.000      21.898     GTXE2_CHANNEL_X0Y4  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt4_gtwizard_0_i/gtxe2_i/TXUSRCLK2
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X130Y187      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[107]_srl2____Data_Source_Inst_DataX0Y3_inst_prbs71_reg_s_0/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X130Y187      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[107]_srl2____Data_Source_Inst_DataX0Y3_inst_prbs71_reg_s_0/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X138Y184      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[108]_srl2___Data_Source_Inst_DataX0Y3_inst_prbs71_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X138Y184      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[108]_srl2___Data_Source_Inst_DataX0Y3_inst_prbs71_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X130Y187      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[110]_srl5____Data_Source_Inst_DataX0Y3_inst_prbs71_reg_s_3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X130Y187      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[110]_srl5____Data_Source_Inst_DataX0Y3_inst_prbs71_reg_s_3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X130Y184      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[11]_srl4___Data_Source_Inst_DataX0Y3_inst_prbs71_reg_r_7/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X130Y184      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[11]_srl4___Data_Source_Inst_DataX0Y3_inst_prbs71_reg_r_7/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X130Y184      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[39]_srl3___Data_Source_Inst_DataX0Y3_inst_prbs71_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X130Y184      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[39]_srl3___Data_Source_Inst_DataX0Y3_inst_prbs71_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X130Y187      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[107]_srl2____Data_Source_Inst_DataX0Y3_inst_prbs71_reg_s_0/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X130Y187      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[107]_srl2____Data_Source_Inst_DataX0Y3_inst_prbs71_reg_s_0/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X138Y184      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[108]_srl2___Data_Source_Inst_DataX0Y3_inst_prbs71_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X138Y184      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[108]_srl2___Data_Source_Inst_DataX0Y3_inst_prbs71_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X130Y187      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[110]_srl5____Data_Source_Inst_DataX0Y3_inst_prbs71_reg_s_3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X130Y187      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[110]_srl5____Data_Source_Inst_DataX0Y3_inst_prbs71_reg_s_3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X130Y184      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[11]_srl4___Data_Source_Inst_DataX0Y3_inst_prbs71_reg_r_7/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X130Y184      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[11]_srl4___Data_Source_Inst_DataX0Y3_inst_prbs71_reg_r_7/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X130Y184      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[39]_srl3___Data_Source_Inst_DataX0Y3_inst_prbs71_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         12.500      11.858     SLICE_X130Y184      Data_Source_Inst/DataX0Y3_inst/prbs71_reg[39]_srl3___Data_Source_Inst_DataX0Y3_inst_prbs71_reg_r_6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sgmii_clock
  To Clock:  sgmii_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sgmii_clock rise@8.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 2.125ns (34.933%)  route 3.958ns (65.067%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 11.856 - 8.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.672     5.239    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/clk_sgmii
    RAMB18_X0Y24         RAMB18E1                                     r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     7.039 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/DOBDO[3]
                         net (fo=1, routed)           0.715     7.754    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/DOB[0,7][4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.043     7.797 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D[0][3]_i_3/O
                         net (fo=1, routed)           0.000     7.797    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D_reg[0][3]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_I1_O)      0.117     7.914 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D_reg[0][3]_i_1/O
                         net (fo=3, routed)           2.609    10.522    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/TX_PAYLOAD_DATA[3]
    SLICE_X51Y123        LUT6 (Prop_lut6_I1_O)        0.122    10.644 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local[3]_i_3/O
                         net (fo=1, routed)           0.634    11.279    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local[3]_i_3_n_1
    SLICE_X42Y127        LUT6 (Prop_lut6_I1_O)        0.043    11.322 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local[3]_i_1/O
                         net (fo=1, routed)           0.000    11.322    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local[3]_i_1_n_1
    SLICE_X42Y127        FDCE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.311    11.856    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/clk_sgmii
    SLICE_X42Y127        FDCE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local_reg[3]/C
                         clock pessimism              1.037    12.893    
                         clock uncertainty           -0.035    12.858    
    SLICE_X42Y127        FDCE (Setup_fdce_C_D)        0.064    12.922    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local_reg[3]
  -------------------------------------------------------------------
                         required time                         12.922    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[5].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sgmii_clock rise@8.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 2.155ns (35.650%)  route 3.890ns (64.350%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 11.856 - 8.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.675     5.242    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[5].RAMB16_S9_S9_001/clk_sgmii
    RAMB18_X0Y22         RAMB18E1                                     r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[5].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      1.800     7.042 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[5].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/DOBDO[2]
                         net (fo=1, routed)           0.810     7.851    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D_reg[0][7]_0[2]
    SLICE_X8Y65          LUT6 (Prop_lut6_I3_O)        0.043     7.894 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D[0][2]_i_3/O
                         net (fo=1, routed)           0.000     7.894    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D_reg[0][2]
    SLICE_X8Y65          MUXF7 (Prop_muxf7_I1_O)      0.103     7.997 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D_reg[0][2]_i_1/O
                         net (fo=3, routed)           2.372    10.370    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/TX_PAYLOAD_DATA[2]
    SLICE_X47Y122        LUT6 (Prop_lut6_I1_O)        0.123    10.493 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local[2]_i_13/O
                         net (fo=1, routed)           0.416    10.909    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local[2]_i_13_n_1
    SLICE_X49Y125        LUT6 (Prop_lut6_I4_O)        0.043    10.952 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local[2]_i_6/O
                         net (fo=1, routed)           0.292    11.244    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local[2]_i_6_n_1
    SLICE_X44Y127        LUT6 (Prop_lut6_I5_O)        0.043    11.287 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local[2]_i_1/O
                         net (fo=1, routed)           0.000    11.287    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local[2]_i_1_n_1
    SLICE_X44Y127        FDCE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.311    11.856    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/clk_sgmii
    SLICE_X44Y127        FDCE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local_reg[2]/C
                         clock pessimism              1.037    12.893    
                         clock uncertainty           -0.035    12.858    
    SLICE_X44Y127        FDCE (Setup_fdce_C_D)        0.033    12.891    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local_reg[2]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 gig_eth_inst/mac_rx_sof_reg/C
                            (falling edge-triggered cell FDCE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/BYTE_COUNT_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sgmii_clock rise@8.000ns - sgmii_clock fall@4.000ns)
  Data Path Delay:        2.137ns  (logic 0.363ns (16.989%)  route 1.774ns (83.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 11.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 9.023 - 4.000 ) 
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock fall edge)
                                                      4.000     4.000 f  
    G8                                                0.000     4.000 f  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     4.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     6.355 f  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     7.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     7.567 f  BUFG_inst/O
                         net (fo=2972, routed)        1.456     9.023    gig_eth_inst/clk_sgmii
    SLICE_X12Y123        FDCE                                         r  gig_eth_inst/mac_rx_sof_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDCE (Prop_fdce_C_Q)         0.240     9.263 r  gig_eth_inst/mac_rx_sof_reg/Q
                         net (fo=40, routed)          0.720     9.984    gig_eth_inst/mac_rx_sof_reg_n_1
    SLICE_X12Y118        LUT2 (Prop_lut2_I1_O)        0.123    10.107 r  gig_eth_inst/BYTE_COUNT[10]_i_1__1/O
                         net (fo=22, routed)          1.053    11.160    gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/BYTE_COUNT_reg[0]_1[0]
    SLICE_X7Y115         FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/BYTE_COUNT_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.387    11.932    gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/clk_sgmii
    SLICE_X7Y115         FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/BYTE_COUNT_reg[10]/C
                         clock pessimism              1.110    13.042    
                         clock uncertainty           -0.035    13.007    
    SLICE_X7Y115         FDCE (Setup_fdce_C_CE)      -0.201    12.806    gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/BYTE_COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[4].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sgmii_clock rise@8.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 2.610ns (43.685%)  route 3.365ns (56.315%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 11.852 - 8.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.661     5.228    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[4].RAMB16_S9_S9_001/clk_sgmii
    RAMB18_X0Y29         RAMB18E1                                     r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[4].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y29         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     7.028 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[4].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/DOBDO[0]
                         net (fo=1, routed)           0.805     7.833    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D_reg[0][7]_1[0]
    SLICE_X8Y64          LUT6 (Prop_lut6_I5_O)        0.043     7.876 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D[0][0]_i_3/O
                         net (fo=1, routed)           0.000     7.876    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D_reg[0][0]
    SLICE_X8Y64          MUXF7 (Prop_muxf7_I1_O)      0.103     7.979 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D_reg[0][0]_i_1/O
                         net (fo=3, routed)           2.553    10.531    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TX_PAYLOAD_DATA[0]
    SLICE_X46Y121        LUT3 (Prop_lut3_I2_O)        0.123    10.654 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM[0][3]_i_5/O
                         net (fo=1, routed)           0.000    10.654    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM[0][3]_i_5_n_1
    SLICE_X46Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    10.900 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.900    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][3]_i_1_n_1
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.954 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.954    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][7]_i_1_n_1
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.008 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.008    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][11]_i_1_n_1
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.062 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.007    11.069    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][15]_i_1_n_1
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.202 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][16]_i_2/CO[0]
                         net (fo=1, routed)           0.000    11.202    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001_n_9
    SLICE_X46Y125        FDRE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.307    11.852    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/clk_sgmii
    SLICE_X46Y125        FDRE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][16]/C
                         clock pessimism              1.037    12.889    
                         clock uncertainty           -0.035    12.854    
    SLICE_X46Y125        FDRE (Setup_fdre_C_D)        0.073    12.927    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][16]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[5].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sgmii_clock rise@8.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 2.168ns (36.700%)  route 3.739ns (63.300%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 11.856 - 8.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.675     5.242    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[5].RAMB16_S9_S9_001/clk_sgmii
    RAMB18_X0Y22         RAMB18E1                                     r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[5].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      1.800     7.042 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[5].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/DOBDO[5]
                         net (fo=1, routed)           0.767     7.808    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D_reg[0][7]_0[5]
    SLICE_X8Y66          LUT6 (Prop_lut6_I3_O)        0.043     7.851 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D[0][5]_i_3/O
                         net (fo=1, routed)           0.000     7.851    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D_reg[0][5]
    SLICE_X8Y66          MUXF7 (Prop_muxf7_I1_O)      0.117     7.968 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D_reg[0][5]_i_1/O
                         net (fo=3, routed)           2.391    10.360    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/TX_PAYLOAD_DATA[5]
    SLICE_X51Y126        LUT6 (Prop_lut6_I4_O)        0.122    10.482 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local[5]_i_11/O
                         net (fo=1, routed)           0.236    10.718    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local[5]_i_11_n_1
    SLICE_X51Y126        LUT6 (Prop_lut6_I3_O)        0.043    10.761 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local[5]_i_6/O
                         net (fo=1, routed)           0.345    11.106    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local[5]_i_6_n_1
    SLICE_X44Y127        LUT6 (Prop_lut6_I5_O)        0.043    11.149 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local[5]_i_1/O
                         net (fo=1, routed)           0.000    11.149    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local[5]_i_1_n_1
    SLICE_X44Y127        FDCE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.311    11.856    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/clk_sgmii
    SLICE_X44Y127        FDCE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local_reg[5]/C
                         clock pessimism              1.037    12.893    
                         clock uncertainty           -0.035    12.858    
    SLICE_X44Y127        FDCE (Setup_fdce_C_D)        0.034    12.892    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local_reg[5]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[4].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sgmii_clock rise@8.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 2.588ns (43.530%)  route 3.357ns (56.470%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 11.852 - 8.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.661     5.228    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[4].RAMB16_S9_S9_001/clk_sgmii
    RAMB18_X0Y29         RAMB18E1                                     r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[4].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y29         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     7.028 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[4].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/DOBDO[0]
                         net (fo=1, routed)           0.805     7.833    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D_reg[0][7]_1[0]
    SLICE_X8Y64          LUT6 (Prop_lut6_I5_O)        0.043     7.876 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D[0][0]_i_3/O
                         net (fo=1, routed)           0.000     7.876    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D_reg[0][0]
    SLICE_X8Y64          MUXF7 (Prop_muxf7_I1_O)      0.103     7.979 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D_reg[0][0]_i_1/O
                         net (fo=3, routed)           2.553    10.531    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TX_PAYLOAD_DATA[0]
    SLICE_X46Y121        LUT3 (Prop_lut3_I2_O)        0.123    10.654 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM[0][3]_i_5/O
                         net (fo=1, routed)           0.000    10.654    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM[0][3]_i_5_n_1
    SLICE_X46Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    10.900 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.900    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][3]_i_1_n_1
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.954 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.954    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][7]_i_1_n_1
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.008 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.008    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][11]_i_1_n_1
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.173 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.173    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001_n_12
    SLICE_X46Y124        FDRE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.307    11.852    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/clk_sgmii
    SLICE_X46Y124        FDRE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][13]/C
                         clock pessimism              1.037    12.889    
                         clock uncertainty           -0.035    12.854    
    SLICE_X46Y124        FDRE (Setup_fdre_C_D)        0.076    12.930    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][13]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                         -11.173    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[4].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sgmii_clock rise@8.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 2.574ns (43.396%)  route 3.357ns (56.604%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 11.852 - 8.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.661     5.228    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[4].RAMB16_S9_S9_001/clk_sgmii
    RAMB18_X0Y29         RAMB18E1                                     r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[4].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y29         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     7.028 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[4].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/DOBDO[0]
                         net (fo=1, routed)           0.805     7.833    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D_reg[0][7]_1[0]
    SLICE_X8Y64          LUT6 (Prop_lut6_I5_O)        0.043     7.876 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D[0][0]_i_3/O
                         net (fo=1, routed)           0.000     7.876    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D_reg[0][0]
    SLICE_X8Y64          MUXF7 (Prop_muxf7_I1_O)      0.103     7.979 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_DATA_D_reg[0][0]_i_1/O
                         net (fo=3, routed)           2.553    10.531    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TX_PAYLOAD_DATA[0]
    SLICE_X46Y121        LUT3 (Prop_lut3_I2_O)        0.123    10.654 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM[0][3]_i_5/O
                         net (fo=1, routed)           0.000    10.654    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM[0][3]_i_5_n_1
    SLICE_X46Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    10.900 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.900    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][3]_i_1_n_1
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.954 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.954    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][7]_i_1_n_1
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.008 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.008    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][11]_i_1_n_1
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    11.159 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][15]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.159    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001_n_10
    SLICE_X46Y124        FDRE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.307    11.852    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/clk_sgmii
    SLICE_X46Y124        FDRE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][15]/C
                         clock pessimism              1.037    12.889    
                         clock uncertainty           -0.035    12.854    
    SLICE_X46Y124        FDRE (Setup_fdre_C_D)        0.076    12.930    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM_reg[0][15]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 gig_eth_inst/mac_rx_sof_reg/C
                            (falling edge-triggered cell FDCE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_PING/BYTE_COUNT_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sgmii_clock rise@8.000ns - sgmii_clock fall@4.000ns)
  Data Path Delay:        1.952ns  (logic 0.363ns (18.598%)  route 1.589ns (81.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 11.880 - 8.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 9.023 - 4.000 ) 
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock fall edge)
                                                      4.000     4.000 f  
    G8                                                0.000     4.000 f  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     4.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     6.355 f  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     7.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     7.567 f  BUFG_inst/O
                         net (fo=2972, routed)        1.456     9.023    gig_eth_inst/clk_sgmii
    SLICE_X12Y123        FDCE                                         r  gig_eth_inst/mac_rx_sof_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDCE (Prop_fdce_C_Q)         0.240     9.263 r  gig_eth_inst/mac_rx_sof_reg/Q
                         net (fo=40, routed)          0.720     9.984    gig_eth_inst/mac_rx_sof_reg_n_1
    SLICE_X12Y118        LUT2 (Prop_lut2_I1_O)        0.123    10.107 r  gig_eth_inst/BYTE_COUNT[10]_i_1__1/O
                         net (fo=22, routed)          0.868    10.975    gig_eth_inst/tcp_server_inst/Inst_PING/BYTE_COUNT_reg[10]_0[0]
    SLICE_X9Y110         FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_PING/BYTE_COUNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.335    11.880    gig_eth_inst/tcp_server_inst/Inst_PING/clk_sgmii
    SLICE_X9Y110         FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_PING/BYTE_COUNT_reg[2]/C
                         clock pessimism              1.110    12.990    
                         clock uncertainty           -0.035    12.955    
    SLICE_X9Y110         FDCE (Setup_fdce_C_CE)      -0.201    12.754    gig_eth_inst/tcp_server_inst/Inst_PING/BYTE_COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 gig_eth_inst/mac_rx_sof_reg/C
                            (falling edge-triggered cell FDCE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_PING/BYTE_COUNT_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sgmii_clock rise@8.000ns - sgmii_clock fall@4.000ns)
  Data Path Delay:        1.952ns  (logic 0.363ns (18.598%)  route 1.589ns (81.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 11.880 - 8.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 9.023 - 4.000 ) 
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock fall edge)
                                                      4.000     4.000 f  
    G8                                                0.000     4.000 f  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     4.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     6.355 f  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     7.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     7.567 f  BUFG_inst/O
                         net (fo=2972, routed)        1.456     9.023    gig_eth_inst/clk_sgmii
    SLICE_X12Y123        FDCE                                         r  gig_eth_inst/mac_rx_sof_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDCE (Prop_fdce_C_Q)         0.240     9.263 r  gig_eth_inst/mac_rx_sof_reg/Q
                         net (fo=40, routed)          0.720     9.984    gig_eth_inst/mac_rx_sof_reg_n_1
    SLICE_X12Y118        LUT2 (Prop_lut2_I1_O)        0.123    10.107 r  gig_eth_inst/BYTE_COUNT[10]_i_1__1/O
                         net (fo=22, routed)          0.868    10.975    gig_eth_inst/tcp_server_inst/Inst_PING/BYTE_COUNT_reg[10]_0[0]
    SLICE_X9Y110         FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_PING/BYTE_COUNT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.335    11.880    gig_eth_inst/tcp_server_inst/Inst_PING/clk_sgmii
    SLICE_X9Y110         FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_PING/BYTE_COUNT_reg[3]/C
                         clock pessimism              1.110    12.990    
                         clock uncertainty           -0.035    12.955    
    SLICE_X9Y110         FDCE (Setup_fdce_C_CE)      -0.201    12.754    gig_eth_inst/tcp_server_inst/Inst_PING/BYTE_COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 gig_eth_inst/mac_rx_sof_reg/C
                            (falling edge-triggered cell FDCE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_PING/BYTE_COUNT_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sgmii_clock rise@8.000ns - sgmii_clock fall@4.000ns)
  Data Path Delay:        1.952ns  (logic 0.363ns (18.598%)  route 1.589ns (81.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 11.880 - 8.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 9.023 - 4.000 ) 
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock fall edge)
                                                      4.000     4.000 f  
    G8                                                0.000     4.000 f  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     4.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     6.355 f  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     7.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     7.567 f  BUFG_inst/O
                         net (fo=2972, routed)        1.456     9.023    gig_eth_inst/clk_sgmii
    SLICE_X12Y123        FDCE                                         r  gig_eth_inst/mac_rx_sof_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDCE (Prop_fdce_C_Q)         0.240     9.263 r  gig_eth_inst/mac_rx_sof_reg/Q
                         net (fo=40, routed)          0.720     9.984    gig_eth_inst/mac_rx_sof_reg_n_1
    SLICE_X12Y118        LUT2 (Prop_lut2_I1_O)        0.123    10.107 r  gig_eth_inst/BYTE_COUNT[10]_i_1__1/O
                         net (fo=22, routed)          0.868    10.975    gig_eth_inst/tcp_server_inst/Inst_PING/BYTE_COUNT_reg[10]_0[0]
    SLICE_X9Y110         FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_PING/BYTE_COUNT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.335    11.880    gig_eth_inst/tcp_server_inst/Inst_PING/clk_sgmii
    SLICE_X9Y110         FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_PING/BYTE_COUNT_reg[4]/C
                         clock pessimism              1.110    12.990    
                         clock uncertainty           -0.035    12.955    
    SLICE_X9Y110         FDCE (Setup_fdce_C_CE)      -0.201    12.754    gig_eth_inst/tcp_server_inst/Inst_PING/BYTE_COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  1.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.118ns (20.930%)  route 0.446ns (79.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.696     1.704    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/clk_sgmii
    SLICE_X14Y59         FDRE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.118     1.822 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_reg[1]/Q
                         net (fo=10, routed)          0.446     2.268    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/ADDRA[1]
    RAMB18_X0Y19         RAMB18E1                                     r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        1.041     2.384    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/clk_sgmii
    RAMB18_X0Y19         RAMB18E1                                     r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKARDCLK
                         clock pessimism             -0.383     2.001    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.184    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.118ns (20.930%)  route 0.446ns (79.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.696     1.704    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/clk_sgmii
    SLICE_X14Y59         FDRE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.118     1.822 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_reg[1]/Q
                         net (fo=10, routed)          0.446     2.268    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/ADDRA[1]
    RAMB18_X0Y18         RAMB18E1                                     r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        1.041     2.384    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/clk_sgmii
    RAMB18_X0Y18         RAMB18E1                                     r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKARDCLK
                         clock pessimism             -0.383     2.001    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.184    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_TCP_ACK_NO_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/RX_VALID_ACK_GENx[0].RX_TCP_ACK_NO_D_local_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.623     1.631    gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/clk_sgmii
    SLICE_X47Y118        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_TCP_ACK_NO_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDCE (Prop_fdce_C_Q)         0.100     1.731 r  gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_TCP_ACK_NO_reg[26]/Q
                         net (fo=1, routed)           0.055     1.786    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/RX_TCP_ACK_NO[26]
    SLICE_X46Y118        FDRE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/RX_VALID_ACK_GENx[0].RX_TCP_ACK_NO_D_local_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.840     2.183    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/clk_sgmii
    SLICE_X46Y118        FDRE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/RX_VALID_ACK_GENx[0].RX_TCP_ACK_NO_D_local_reg[0][26]/C
                         clock pessimism             -0.541     1.642    
    SLICE_X46Y118        FDRE (Hold_fdre_C_D)         0.059     1.701    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/RX_VALID_ACK_GENx[0].RX_TCP_ACK_NO_D_local_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TCP_ISN_D_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TX_SEQ_NO_GENx[0].TX_SEQ_NO_local_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.630     1.638    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/clk_sgmii
    SLICE_X43Y111        FDRE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TCP_ISN_D_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDRE (Prop_fdre_C_Q)         0.100     1.738 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TCP_ISN_D_reg[7]/Q
                         net (fo=1, routed)           0.056     1.794    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TCP_ISN_D[7]
    SLICE_X42Y111        LUT5 (Prop_lut5_I0_O)        0.028     1.822 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TX_SEQ_NO_GENx[0].TX_SEQ_NO_local[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.822    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TX_SEQ_NO_GENx[0].TX_SEQ_NO_local[0][7]_i_1_n_1
    SLICE_X42Y111        FDRE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TX_SEQ_NO_GENx[0].TX_SEQ_NO_local_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.849     2.192    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/clk_sgmii
    SLICE_X42Y111        FDRE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TX_SEQ_NO_GENx[0].TX_SEQ_NO_local_reg[0][7]/C
                         clock pessimism             -0.543     1.649    
    SLICE_X42Y111        FDRE (Hold_fdre_C_D)         0.087     1.736    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TX_SEQ_NO_GENx[0].TX_SEQ_NO_local_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_ARP/MAC_TX_DATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.631     1.639    gig_eth_inst/tcp_server_inst/Inst_ARP/clk_sgmii
    SLICE_X23Y123        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDCE (Prop_fdce_C_Q)         0.100     1.739 r  gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[14]/Q
                         net (fo=1, routed)           0.056     1.795    gig_eth_inst/tcp_server_inst/Inst_ARP/data18[6]
    SLICE_X22Y123        LUT6 (Prop_lut6_I5_O)        0.028     1.823 r  gig_eth_inst/tcp_server_inst/Inst_ARP/MAC_TX_DATA[6]_i_1/O
                         net (fo=1, routed)           0.000     1.823    gig_eth_inst/tcp_server_inst/Inst_ARP/MAC_TX_DATA[6]_i_1_n_1
    SLICE_X22Y123        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_ARP/MAC_TX_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.848     2.191    gig_eth_inst/tcp_server_inst/Inst_ARP/clk_sgmii
    SLICE_X22Y123        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_ARP/MAC_TX_DATA_reg[6]/C
                         clock pessimism             -0.541     1.650    
    SLICE_X22Y123        FDCE (Hold_fdce_C_D)         0.087     1.737    gig_eth_inst/tcp_server_inst/Inst_ARP/MAC_TX_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 gig_eth_inst/tcp_server_inst/Inst_PING/WPTR_CONFIRMED_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_PING/WPTR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.645     1.653    gig_eth_inst/tcp_server_inst/Inst_PING/clk_sgmii
    SLICE_X15Y106        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_PING/WPTR_CONFIRMED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDCE (Prop_fdce_C_Q)         0.100     1.753 r  gig_eth_inst/tcp_server_inst/Inst_PING/WPTR_CONFIRMED_reg[0]/Q
                         net (fo=3, routed)           0.062     1.815    gig_eth_inst/tcp_server_inst/Inst_PING/WPTR_CONFIRMED[0]
    SLICE_X14Y106        LUT3 (Prop_lut3_I0_O)        0.028     1.843 r  gig_eth_inst/tcp_server_inst/Inst_PING/WPTR[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    gig_eth_inst/tcp_server_inst/Inst_PING/WPTR[0]_i_1_n_1
    SLICE_X14Y106        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_PING/WPTR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.865     2.208    gig_eth_inst/tcp_server_inst/Inst_PING/clk_sgmii
    SLICE_X14Y106        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_PING/WPTR_reg[0]/C
                         clock pessimism             -0.544     1.664    
    SLICE_X14Y106        FDCE (Hold_fdce_C_D)         0.087     1.751    gig_eth_inst/tcp_server_inst/Inst_PING/WPTR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.118ns (20.584%)  route 0.455ns (79.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.695     1.703    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/clk_sgmii
    SLICE_X14Y61         FDRE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.118     1.821 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_reg[10]/Q
                         net (fo=10, routed)          0.455     2.276    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/ADDRA[10]
    RAMB18_X0Y19         RAMB18E1                                     r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        1.041     2.384    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/clk_sgmii
    RAMB18_X0Y19         RAMB18E1                                     r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKARDCLK
                         clock pessimism             -0.383     2.001    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.184    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.118ns (20.584%)  route 0.455ns (79.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.695     1.703    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/clk_sgmii
    SLICE_X14Y61         FDRE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.118     1.821 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_reg[10]/Q
                         net (fo=10, routed)          0.455     2.276    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/ADDRA[10]
    RAMB18_X0Y18         RAMB18E1                                     r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        1.041     2.384    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/clk_sgmii
    RAMB18_X0Y18         RAMB18E1                                     r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKARDCLK
                         clock pessimism             -0.383     2.001    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.184    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.118ns (20.450%)  route 0.459ns (79.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.695     1.703    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/clk_sgmii
    SLICE_X14Y60         FDRE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.118     1.821 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_reg[7]/Q
                         net (fo=10, routed)          0.459     2.280    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/ADDRA[7]
    RAMB18_X0Y19         RAMB18E1                                     r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        1.041     2.384    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/clk_sgmii
    RAMB18_X0Y19         RAMB18E1                                     r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKARDCLK
                         clock pessimism             -0.383     2.001    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.184    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[3].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.118ns (20.450%)  route 0.459ns (79.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.695     1.703    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/clk_sgmii
    SLICE_X14Y60         FDRE                                         r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.118     1.821 r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_reg[7]/Q
                         net (fo=10, routed)          0.459     2.280    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/ADDRA[7]
    RAMB18_X0Y18         RAMB18E1                                     r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        1.041     2.384    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/clk_sgmii
    RAMB18_X0Y18         RAMB18E1                                     r  gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKARDCLK
                         clock pessimism             -0.383     2.001    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.184    gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[7].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sgmii_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SGMIICLK_Q0_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB18_X2Y52     control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X3Y56     gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y44     gig_eth_inst/tcp_server_inst/Inst_PING/RAMB16_S9_S9_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y44     gig_eth_inst/tcp_server_inst/Inst_PING/RAMB16_S9_S9_inst/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y20     gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[0].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y20     gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[0].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y15     gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[1].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y15     gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[1].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y17     gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[2].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y17     gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RAMB_16_S9_S9_X[0].RAMB_16_S9_S9_Y[2].RAMB16_S9_S9_001/RAMB16_S9_S9gen.RAMB16_S9_S9_inst/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y5  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y5  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y5  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X70Y134    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X70Y134    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X6Y157     gig_eth_inst/axi_lite_controller/count_shift_reg[19]_srl20/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X6Y157     gig_eth_inst/axi_lite_controller/count_shift_reg[19]_srl20/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X86Y140    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X86Y140    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X86Y140    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X86Y140    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y5  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y5  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X70Y134    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X70Y134    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X6Y157     gig_eth_inst/axi_lite_controller/count_shift_reg[19]_srl20/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X6Y157     gig_eth_inst/axi_lite_controller/count_shift_reg[19]_srl20/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X86Y140    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X86Y140    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X86Y140    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X86Y140    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y5  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y5  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y5  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y5  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.277ns (6.923%)  route 3.724ns (93.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.868ns = ( 14.868 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.472ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.893    10.477    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X15Y169        LUT2 (Prop_lut2_I1_O)        0.054    10.531 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1/O
                         net (fo=77, routed)          1.831    12.362    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0
    SLICE_X4Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    11.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    13.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.219    14.868    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X4Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[2]/C
                         clock pessimism              1.472    16.340    
                         clock uncertainty           -0.074    16.266    
    SLICE_X4Y162         FDRE (Setup_fdre_C_R)       -0.398    15.868    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[2]
  -------------------------------------------------------------------
                         required time                         15.868    
                         arrival time                         -12.362    
  -------------------------------------------------------------------
                         slack                                  3.506    

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.277ns (6.923%)  route 3.724ns (93.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.868ns = ( 14.868 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.472ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.893    10.477    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X15Y169        LUT2 (Prop_lut2_I1_O)        0.054    10.531 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1/O
                         net (fo=77, routed)          1.831    12.362    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0
    SLICE_X4Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    11.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    13.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.219    14.868    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X4Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[6]/C
                         clock pessimism              1.472    16.340    
                         clock uncertainty           -0.074    16.266    
    SLICE_X4Y162         FDRE (Setup_fdre_C_R)       -0.398    15.868    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[6]
  -------------------------------------------------------------------
                         required time                         15.868    
                         arrival time                         -12.362    
  -------------------------------------------------------------------
                         slack                                  3.506    

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.277ns (6.923%)  route 3.724ns (93.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.868ns = ( 14.868 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.472ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.893    10.477    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X15Y169        LUT2 (Prop_lut2_I1_O)        0.054    10.531 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1/O
                         net (fo=77, routed)          1.831    12.362    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0
    SLICE_X4Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    11.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    13.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.219    14.868    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X4Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[7]/C
                         clock pessimism              1.472    16.340    
                         clock uncertainty           -0.074    16.266    
    SLICE_X4Y162         FDRE (Setup_fdre_C_R)       -0.398    15.868    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[7]
  -------------------------------------------------------------------
                         required time                         15.868    
                         arrival time                         -12.362    
  -------------------------------------------------------------------
                         slack                                  3.506    

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.277ns (6.923%)  route 3.724ns (93.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.868ns = ( 14.868 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.472ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.893    10.477    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X15Y169        LUT2 (Prop_lut2_I1_O)        0.054    10.531 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1/O
                         net (fo=77, routed)          1.831    12.362    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0
    SLICE_X4Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    11.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    13.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.219    14.868    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X4Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[8]/C
                         clock pessimism              1.472    16.340    
                         clock uncertainty           -0.074    16.266    
    SLICE_X4Y162         FDRE (Setup_fdre_C_R)       -0.398    15.868    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[8]
  -------------------------------------------------------------------
                         required time                         15.868    
                         arrival time                         -12.362    
  -------------------------------------------------------------------
                         slack                                  3.506    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.277ns (7.239%)  route 3.550ns (92.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.817ns = ( 14.817 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.893    10.477    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X15Y169        LUT2 (Prop_lut2_I1_O)        0.054    10.531 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1/O
                         net (fo=77, routed)          1.656    12.188    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0
    SLICE_X16Y154        FDSE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    11.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    13.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.168    14.817    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X16Y154        FDSE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[10]/C
                         clock pessimism              1.445    16.262    
                         clock uncertainty           -0.074    16.188    
    SLICE_X16Y154        FDSE (Setup_fdse_C_S)       -0.375    15.813    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[10]
  -------------------------------------------------------------------
                         required time                         15.813    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.277ns (7.239%)  route 3.550ns (92.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.817ns = ( 14.817 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.893    10.477    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X15Y169        LUT2 (Prop_lut2_I1_O)        0.054    10.531 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1/O
                         net (fo=77, routed)          1.656    12.188    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0
    SLICE_X16Y154        FDSE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    11.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    13.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.168    14.817    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X16Y154        FDSE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[1]/C
                         clock pessimism              1.445    16.262    
                         clock uncertainty           -0.074    16.188    
    SLICE_X16Y154        FDSE (Setup_fdse_C_S)       -0.375    15.813    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[1]
  -------------------------------------------------------------------
                         required time                         15.813    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.277ns (7.239%)  route 3.550ns (92.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.817ns = ( 14.817 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.893    10.477    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X15Y169        LUT2 (Prop_lut2_I1_O)        0.054    10.531 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1/O
                         net (fo=77, routed)          1.656    12.188    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0
    SLICE_X16Y154        FDSE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    11.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    13.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.168    14.817    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X16Y154        FDSE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[2]/C
                         clock pessimism              1.445    16.262    
                         clock uncertainty           -0.074    16.188    
    SLICE_X16Y154        FDSE (Setup_fdse_C_S)       -0.375    15.813    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[2]
  -------------------------------------------------------------------
                         required time                         15.813    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.277ns (7.239%)  route 3.550ns (92.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.817ns = ( 14.817 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.893    10.477    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X15Y169        LUT2 (Prop_lut2_I1_O)        0.054    10.531 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1/O
                         net (fo=77, routed)          1.656    12.188    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0
    SLICE_X16Y154        FDSE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    11.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    13.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.168    14.817    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X16Y154        FDSE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[7]/C
                         clock pessimism              1.445    16.262    
                         clock uncertainty           -0.074    16.188    
    SLICE_X16Y154        FDSE (Setup_fdse_C_S)       -0.375    15.813    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[7]
  -------------------------------------------------------------------
                         required time                         15.813    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.277ns (7.239%)  route 3.550ns (92.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.817ns = ( 14.817 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.893    10.477    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X15Y169        LUT2 (Prop_lut2_I1_O)        0.054    10.531 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1/O
                         net (fo=77, routed)          1.656    12.188    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0
    SLICE_X16Y154        FDSE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    11.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    13.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.168    14.817    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X16Y154        FDSE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[8]/C
                         clock pessimism              1.445    16.262    
                         clock uncertainty           -0.074    16.188    
    SLICE_X16Y154        FDSE (Setup_fdse_C_S)       -0.375    15.813    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[8]
  -------------------------------------------------------------------
                         required time                         15.813    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.277ns (7.239%)  route 3.550ns (92.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.817ns = ( 14.817 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.893    10.477    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_ENABLE_reg_0
    SLICE_X15Y169        LUT2 (Prop_lut2_I1_O)        0.054    10.531 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1/O
                         net (fo=77, routed)          1.656    12.188    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_0
    SLICE_X16Y154        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    11.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    13.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.168    14.817    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X16Y154        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[9]/C
                         clock pessimism              1.445    16.262    
                         clock uncertainty           -0.074    16.188    
    SLICE_X16Y154        FDRE (Setup_fdre_C_R)       -0.375    15.813    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[9]
  -------------------------------------------------------------------
                         required time                         15.813    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                  3.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.986ns
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.622     3.146    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X3Y165         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.100     3.246 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[4]/Q
                         net (fo=1, routed)           0.055     3.301    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/sync_speed_is_10_100/gmii_txd_to_phy_reg[3][4]
    SLICE_X2Y165         LUT5 (Prop_lut5_I0_O)        0.028     3.329 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/sync_speed_is_10_100/gmii_txd_to_phy[0]_i_1/O
                         net (fo=1, routed)           0.000     3.329    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/sync_speed_is_10_100_n_9
    SLICE_X2Y165         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.820     3.986    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X2Y165         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[0]/C
                         clock pessimism             -0.829     3.157    
    SLICE_X2Y165         FDRE (Hold_fdre_C_D)         0.087     3.244    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.244    
                         arrival time                           3.329    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.986ns
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.622     3.146    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X3Y165         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.100     3.246 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg2_reg[1]/Q
                         net (fo=1, routed)           0.055     3.301    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/sync_speed_is_10_100/gmii_txd_to_phy_reg[3][1]
    SLICE_X2Y165         LUT5 (Prop_lut5_I2_O)        0.028     3.329 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/sync_speed_is_10_100/gmii_txd_to_phy[1]_i_1/O
                         net (fo=1, routed)           0.000     3.329    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/sync_speed_is_10_100_n_8
    SLICE_X2Y165         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.820     3.986    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X2Y165         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[1]/C
                         clock pessimism             -0.829     3.157    
    SLICE_X2Y165         FDRE (Hold_fdre_C_D)         0.087     3.244    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.244    
                         arrival time                           3.329    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__50/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_valid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.970%)  route 0.063ns (33.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.950ns
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.586     3.110    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X15Y168        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__50/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y168        FDRE (Prop_fdre_C_Q)         0.100     3.210 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__50/Q
                         net (fo=4, routed)           0.063     3.273    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__50_0
    SLICE_X14Y168        LUT6 (Prop_lut6_I1_O)        0.028     3.301 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_valid_int_i_1/O
                         net (fo=1, routed)           0.000     3.301    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_valid_int_i_1_n_0
    SLICE_X14Y168        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_valid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.784     3.950    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y168        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_valid_int_reg/C
                         clock pessimism             -0.829     3.121    
    SLICE_X14Y168        FDRE (Hold_fdre_C_D)         0.087     3.208    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_valid_int_reg
  -------------------------------------------------------------------
                         required time                         -3.208    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.149ns (34.212%)  route 0.287ns (65.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.032ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.593     3.117    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X16Y150        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.118     3.235 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[47]/Q
                         net (fo=1, routed)           0.287     3.522    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[47]
    SLICE_X17Y148        LUT3 (Prop_lut3_I2_O)        0.031     3.553 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[39]_i_1/O
                         net (fo=1, routed)           0.000     3.553    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[39]_i_1_n_0
    SLICE_X17Y148        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.866     4.032    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X17Y148        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[39]/C
                         clock pessimism             -0.650     3.382    
    SLICE_X17Y148        FDRE (Hold_fdre_C_D)         0.075     3.457    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[39]
  -------------------------------------------------------------------
                         required time                         -3.457    
                         arrival time                           3.553    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.641     3.165    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X13Y135        FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.100     3.265 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     3.320    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync0
    SLICE_X13Y135        FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.860     4.026    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X13Y135        FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/C
                         clock pessimism             -0.861     3.165    
    SLICE_X13Y135        FDRE (Hold_fdre_C_D)         0.047     3.212    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -3.212    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.959ns
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.592     3.116    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/tx_axi_clk
    SLICE_X9Y159         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y159         FDRE (Prop_fdre_C_Q)         0.100     3.216 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     3.271    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync0
    SLICE_X9Y159         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.793     3.959    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/tx_axi_clk
    SLICE_X9Y159         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg1/C
                         clock pessimism             -0.843     3.116    
    SLICE_X9Y159         FDRE (Hold_fdre_C_D)         0.047     3.163    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.959ns
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.592     3.116    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_1_SYNC/tx_axi_clk
    SLICE_X11Y157        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y157        FDRE (Prop_fdre_C_Q)         0.100     3.216 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     3.271    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_1_SYNC/data_sync0
    SLICE_X11Y157        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.793     3.959    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_1_SYNC/tx_axi_clk
    SLICE_X11Y157        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg1/C
                         clock pessimism             -0.843     3.116    
    SLICE_X11Y157        FDRE (Hold_fdre_C_D)         0.047     3.163    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.643     3.167    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X19Y141        FDPE                                         r  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y141        FDPE (Prop_fdpe_C_Q)         0.100     3.267 r  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.055     3.322    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync_reg0
    SLICE_X19Y141        FDPE                                         r  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.864     4.030    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X19Y141        FDPE                                         r  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.863     3.167    
    SLICE_X19Y141        FDPE (Hold_fdpe_C_D)         0.047     3.214    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -3.214    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG_reg[1][0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.100ns (53.206%)  route 0.088ns (46.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.958ns
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.591     3.115    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X9Y161         FDSE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDSE (Prop_fdse_C_Q)         0.100     3.215 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG_reg[1][0]/Q
                         net (fo=2, routed)           0.088     3.303    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG_reg[1]_0[0]
    SLICE_X8Y161         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.792     3.958    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X8Y161         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[0]/C
                         clock pessimism             -0.832     3.126    
    SLICE_X8Y161         FDRE (Hold_fdre_C_D)         0.063     3.189    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/LEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.189    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__32/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.781%)  route 0.188ns (65.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.960ns
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.645     3.169    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X19Y148        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__32/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y148        FDRE (Prop_fdre_C_Q)         0.100     3.269 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__32/Q
                         net (fo=4, routed)           0.188     3.457    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[38]_0[0]
    SLICE_X16Y150        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.794     3.960    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X16Y150        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[46]/C
                         clock pessimism             -0.650     3.310    
    SLICE_X16Y150        FDRE (Hold_fdre_C_CE)        0.030     3.340    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[46]
  -------------------------------------------------------------------
                         required time                         -3.340    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y27     gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.408         8.000       6.591      BUFGCTRL_X0Y16   gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y5  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y167    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ctl_output/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y171    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X20Y160    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_sequential_pause_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X16Y157    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y5  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X20Y160    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_sequential_pause_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X20Y160    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_sequential_pause_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X16Y157    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X16Y157    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X16Y157    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X16Y157    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X16Y157    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X16Y157    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg4/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         4.000       3.600      SLICE_X14Y158    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         4.000       3.600      SLICE_X14Y158    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X5Y168     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X5Y168     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y168     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y168     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X5Y168     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X5Y168     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y166     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/control_enable_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y166     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/control_enable_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X2Y167     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/phy_tx_enable_reg_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X2Y167     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/phy_tx_enable_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.250ns  (logic 0.544ns (24.180%)  route 1.706ns (75.820%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.864ns = ( 16.864 - 10.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 10.354 - 2.000 ) 
    Clock Pessimism Removal (CPR):    1.469ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     4.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     5.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     7.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.702     8.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.346    10.354    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.236    10.590 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/Q
                         net (fo=10, routed)          0.566    11.156    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]
    SLICE_X5Y168         LUT2 (Prop_lut2_I1_O)        0.129    11.285 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_4/O
                         net (fo=1, routed)           0.466    11.751    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_4_n_0
    SLICE_X4Y168         LUT6 (Prop_lut6_I2_O)        0.136    11.887 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_3/O
                         net (fo=5, routed)           0.282    12.169    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_3_n_0
    SLICE_X3Y169         LUT5 (Prop_lut5_I3_O)        0.043    12.212 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.392    12.604    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X3Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    G8                                                0.000    10.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000    10.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    12.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    13.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.570    15.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.215    16.864    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X3Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/C
                         clock pessimism              1.469    18.333    
                         clock uncertainty           -0.074    18.259    
    SLICE_X3Y169         FDRE (Setup_fdre_C_R)       -0.304    17.955    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         17.955    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.250ns  (logic 0.544ns (24.180%)  route 1.706ns (75.820%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.864ns = ( 16.864 - 10.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 10.354 - 2.000 ) 
    Clock Pessimism Removal (CPR):    1.469ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     4.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     5.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     7.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.702     8.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.346    10.354    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.236    10.590 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/Q
                         net (fo=10, routed)          0.566    11.156    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]
    SLICE_X5Y168         LUT2 (Prop_lut2_I1_O)        0.129    11.285 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_4/O
                         net (fo=1, routed)           0.466    11.751    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_4_n_0
    SLICE_X4Y168         LUT6 (Prop_lut6_I2_O)        0.136    11.887 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_3/O
                         net (fo=5, routed)           0.282    12.169    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_3_n_0
    SLICE_X3Y169         LUT5 (Prop_lut5_I3_O)        0.043    12.212 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.392    12.604    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X3Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    G8                                                0.000    10.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000    10.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    12.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    13.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.570    15.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.215    16.864    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X3Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[5]/C
                         clock pessimism              1.469    18.333    
                         clock uncertainty           -0.074    18.259    
    SLICE_X3Y169         FDRE (Setup_fdre_C_R)       -0.304    17.955    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         17.955    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.250ns  (logic 0.544ns (24.180%)  route 1.706ns (75.820%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.864ns = ( 16.864 - 10.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 10.354 - 2.000 ) 
    Clock Pessimism Removal (CPR):    1.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     4.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     5.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     7.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.702     8.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.346    10.354    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.236    10.590 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/Q
                         net (fo=10, routed)          0.566    11.156    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]
    SLICE_X5Y168         LUT2 (Prop_lut2_I1_O)        0.129    11.285 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_4/O
                         net (fo=1, routed)           0.466    11.751    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_4_n_0
    SLICE_X4Y168         LUT6 (Prop_lut6_I2_O)        0.136    11.887 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_3/O
                         net (fo=5, routed)           0.282    12.169    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_3_n_0
    SLICE_X3Y169         LUT5 (Prop_lut5_I3_O)        0.043    12.212 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.392    12.604    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    G8                                                0.000    10.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000    10.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    12.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    13.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.570    15.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.215    16.864    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/C
                         clock pessimism              1.490    18.354    
                         clock uncertainty           -0.074    18.280    
    SLICE_X2Y169         FDRE (Setup_fdre_C_R)       -0.281    17.999    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         17.999    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.250ns  (logic 0.544ns (24.180%)  route 1.706ns (75.820%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.864ns = ( 16.864 - 10.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 10.354 - 2.000 ) 
    Clock Pessimism Removal (CPR):    1.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     4.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     5.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     7.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.702     8.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.346    10.354    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.236    10.590 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/Q
                         net (fo=10, routed)          0.566    11.156    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]
    SLICE_X5Y168         LUT2 (Prop_lut2_I1_O)        0.129    11.285 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_4/O
                         net (fo=1, routed)           0.466    11.751    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_4_n_0
    SLICE_X4Y168         LUT6 (Prop_lut6_I2_O)        0.136    11.887 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_3/O
                         net (fo=5, routed)           0.282    12.169    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_3_n_0
    SLICE_X3Y169         LUT5 (Prop_lut5_I3_O)        0.043    12.212 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.392    12.604    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    G8                                                0.000    10.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000    10.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    12.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    13.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.570    15.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.215    16.864    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
                         clock pessimism              1.490    18.354    
                         clock uncertainty           -0.074    18.280    
    SLICE_X2Y169         FDRE (Setup_fdre_C_R)       -0.281    17.999    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         17.999    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.250ns  (logic 0.544ns (24.180%)  route 1.706ns (75.820%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.864ns = ( 16.864 - 10.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 10.354 - 2.000 ) 
    Clock Pessimism Removal (CPR):    1.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     4.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     5.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     7.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.702     8.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.346    10.354    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.236    10.590 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/Q
                         net (fo=10, routed)          0.566    11.156    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]
    SLICE_X5Y168         LUT2 (Prop_lut2_I1_O)        0.129    11.285 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_4/O
                         net (fo=1, routed)           0.466    11.751    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_4_n_0
    SLICE_X4Y168         LUT6 (Prop_lut6_I2_O)        0.136    11.887 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_3/O
                         net (fo=5, routed)           0.282    12.169    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_3_n_0
    SLICE_X3Y169         LUT5 (Prop_lut5_I3_O)        0.043    12.212 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.392    12.604    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    G8                                                0.000    10.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000    10.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    12.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    13.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.570    15.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.215    16.864    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[3]/C
                         clock pessimism              1.490    18.354    
                         clock uncertainty           -0.074    18.280    
    SLICE_X2Y169         FDRE (Setup_fdre_C_R)       -0.281    17.999    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         17.999    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.250ns  (logic 0.544ns (24.180%)  route 1.706ns (75.820%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.864ns = ( 16.864 - 10.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 10.354 - 2.000 ) 
    Clock Pessimism Removal (CPR):    1.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     4.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     5.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     7.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.702     8.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.346    10.354    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.236    10.590 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/Q
                         net (fo=10, routed)          0.566    11.156    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]
    SLICE_X5Y168         LUT2 (Prop_lut2_I1_O)        0.129    11.285 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_4/O
                         net (fo=1, routed)           0.466    11.751    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_4_n_0
    SLICE_X4Y168         LUT6 (Prop_lut6_I2_O)        0.136    11.887 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_3/O
                         net (fo=5, routed)           0.282    12.169    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_3_n_0
    SLICE_X3Y169         LUT5 (Prop_lut5_I3_O)        0.043    12.212 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.392    12.604    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1_n_0
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    G8                                                0.000    10.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000    10.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    12.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    13.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.570    15.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.215    16.864    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]/C
                         clock pessimism              1.490    18.354    
                         clock uncertainty           -0.074    18.280    
    SLICE_X2Y169         FDRE (Setup_fdre_C_R)       -0.281    17.999    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         17.999    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.292ns  (logic 0.544ns (23.738%)  route 1.748ns (76.262%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.863ns = ( 16.863 - 10.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 10.354 - 2.000 ) 
    Clock Pessimism Removal (CPR):    1.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     4.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     5.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     7.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.702     8.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.346    10.354    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.236    10.590 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/Q
                         net (fo=10, routed)          0.566    11.156    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]
    SLICE_X5Y168         LUT2 (Prop_lut2_I1_O)        0.129    11.285 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_4/O
                         net (fo=1, routed)           0.466    11.751    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_4_n_0
    SLICE_X4Y168         LUT6 (Prop_lut6_I2_O)        0.136    11.887 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_3/O
                         net (fo=5, routed)           0.715    12.603    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_3_n_0
    SLICE_X4Y168         LUT5 (Prop_lut5_I3_O)        0.043    12.646 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_1/O
                         net (fo=1, routed)           0.000    12.646    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int0
    SLICE_X4Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    G8                                                0.000    10.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000    10.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    12.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    13.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.570    15.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.214    16.863    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X4Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/C
                         clock pessimism              1.445    18.308    
                         clock uncertainty           -0.074    18.234    
    SLICE_X4Y168         FDRE (Setup_fdre_C_D)        0.034    18.268    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg
  -------------------------------------------------------------------
                         required time                         18.268    
                         arrival time                         -12.646    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.300ns  (logic 0.552ns (24.003%)  route 1.748ns (75.997%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.863ns = ( 16.863 - 10.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 10.354 - 2.000 ) 
    Clock Pessimism Removal (CPR):    1.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     4.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     5.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     7.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.702     8.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.346    10.354    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.236    10.590 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/Q
                         net (fo=10, routed)          0.566    11.156    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]
    SLICE_X5Y168         LUT2 (Prop_lut2_I1_O)        0.129    11.285 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_4/O
                         net (fo=1, routed)           0.466    11.751    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_4_n_0
    SLICE_X4Y168         LUT6 (Prop_lut6_I2_O)        0.136    11.887 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_3/O
                         net (fo=5, routed)           0.715    12.603    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_3_n_0
    SLICE_X4Y168         LUT4 (Prop_lut4_I0_O)        0.051    12.654 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=1, routed)           0.000    12.654    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter0
    SLICE_X4Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    G8                                                0.000    10.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000    10.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    12.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    13.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.570    15.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.214    16.863    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X4Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/C
                         clock pessimism              1.445    18.308    
                         clock uncertainty           -0.074    18.234    
    SLICE_X4Y168         FDRE (Setup_fdre_C_D)        0.058    18.292    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg
  -------------------------------------------------------------------
                         required time                         18.292    
                         arrival time                         -12.654    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/R
                            (rising edge-triggered cell ODDR clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.504ns  (logic 0.204ns (13.563%)  route 1.300ns (86.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.930ns = ( 16.930 - 10.000 ) 
    Source Clock Delay      (SCD):    8.350ns = ( 10.350 - 2.000 ) 
    Clock Pessimism Removal (CPR):    1.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     4.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     5.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     7.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.702     8.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.342    10.350    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/clk
    SLICE_X0Y172         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.204    10.554 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg4/Q
                         net (fo=1, routed)           1.300    11.854    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/data_out
    OLOGIC_X0Y181        ODDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    G8                                                0.000    10.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000    10.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    12.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    13.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.570    15.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.281    16.930    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/C
                         clock pessimism              1.445    18.375    
                         clock uncertainty           -0.074    18.301    
    OLOGIC_X0Y181        ODDR (Setup_oddr_C_R)       -0.461    17.840    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr
  -------------------------------------------------------------------
                         required time                         17.840    
                         arrival time                         -11.854    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/div_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.911ns  (logic 0.544ns (28.469%)  route 1.367ns (71.531%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.864ns = ( 16.864 - 10.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 10.354 - 2.000 ) 
    Clock Pessimism Removal (CPR):    1.468ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     4.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     5.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     7.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.702     8.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.346    10.354    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.236    10.590 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/Q
                         net (fo=10, routed)          0.566    11.156    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]
    SLICE_X5Y168         LUT2 (Prop_lut2_I1_O)        0.129    11.285 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_4/O
                         net (fo=1, routed)           0.466    11.751    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_4_n_0
    SLICE_X4Y168         LUT6 (Prop_lut6_I2_O)        0.136    11.887 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_3/O
                         net (fo=5, routed)           0.334    12.222    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_3_n_0
    SLICE_X3Y168         LUT6 (Prop_lut6_I2_O)        0.043    12.265 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/div_2_i_1/O
                         net (fo=1, routed)           0.000    12.265    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/div_2_i_1_n_0
    SLICE_X3Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/div_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    G8                                                0.000    10.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000    10.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    12.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    13.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.570    15.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    15.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.215    16.864    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X3Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/div_2_reg/C
                         clock pessimism              1.468    18.332    
                         clock uncertainty           -0.074    18.258    
    SLICE_X3Y168         FDRE (Setup_fdre_C_D)        0.034    18.292    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/div_2_reg
  -------------------------------------------------------------------
                         required time                         18.292    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  6.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 5.981 - 2.000 ) 
    Source Clock Delay      (SCD):    3.140ns = ( 5.140 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     2.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     2.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     3.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     4.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.616     5.140    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/clk
    SLICE_X5Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y169         FDRE (Prop_fdre_C_Q)         0.100     5.240 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     5.295    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync0
    SLICE_X5Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     2.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     3.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     4.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.815     5.981    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/clk
    SLICE_X5Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg1/C
                         clock pessimism             -0.841     5.140    
    SLICE_X5Y169         FDRE (Hold_fdre_C_D)         0.047     5.187    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -5.187    
                         arrival time                           5.295    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis10100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis10100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 5.983 - 2.000 ) 
    Source Clock Delay      (SCD):    3.143ns = ( 5.143 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.840ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     2.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     2.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     3.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     4.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.619     5.143    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis10100gen/clk
    SLICE_X3Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis10100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.100     5.243 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis10100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     5.298    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis10100gen/data_sync0
    SLICE_X3Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis10100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     2.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     3.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     4.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.817     5.983    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis10100gen/clk
    SLICE_X3Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis10100gen/data_sync_reg1/C
                         clock pessimism             -0.840     5.143    
    SLICE_X3Y168         FDRE (Hold_fdre_C_D)         0.047     5.190    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis10100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -5.190    
                         arrival time                           5.298    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 5.979 - 2.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 5.139 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.840ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     2.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     2.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     3.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     4.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.615     5.139    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/clk
    SLICE_X0Y172         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.100     5.239 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.060     5.299    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync0
    SLICE_X0Y172         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     2.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     3.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     4.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.813     5.979    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/clk
    SLICE_X0Y172         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg1/C
                         clock pessimism             -0.840     5.139    
    SLICE_X0Y172         FDRE (Hold_fdre_C_D)         0.047     5.186    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -5.186    
                         arrival time                           5.299    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 5.983 - 2.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 5.142 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     2.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     2.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     3.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     4.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.618     5.142    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/clk
    SLICE_X4Y167         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y167         FDRE (Prop_fdre_C_Q)         0.100     5.242 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.060     5.302    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync0
    SLICE_X4Y167         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     2.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     3.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     4.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.817     5.983    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/clk
    SLICE_X4Y167         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg1/C
                         clock pessimism             -0.841     5.142    
    SLICE_X4Y167         FDRE (Hold_fdre_C_D)         0.047     5.189    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/txspeedis100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -5.189    
                         arrival time                           5.302    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.935%)  route 0.070ns (41.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 5.981 - 2.000 ) 
    Source Clock Delay      (SCD):    3.140ns = ( 5.140 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     2.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     2.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     3.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     4.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.616     5.140    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X4Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDRE (Prop_fdre_C_Q)         0.100     5.240 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg/Q
                         net (fo=2, routed)           0.070     5.310    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int
    SLICE_X4Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     2.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     3.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     4.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.815     5.981    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X4Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int1_reg/C
                         clock pessimism             -0.841     5.140    
    SLICE_X4Y169         FDRE (Hold_fdre_C_D)         0.047     5.187    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int1_reg
  -------------------------------------------------------------------
                         required time                         -5.187    
                         arrival time                           5.310    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.247ns  (logic 0.130ns (52.691%)  route 0.117ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 5.982 - 2.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 5.142 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     2.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     2.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     3.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     4.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.618     5.142    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X3Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_fdre_C_Q)         0.100     5.242 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/Q
                         net (fo=11, routed)          0.117     5.359    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]
    SLICE_X2Y169         LUT3 (Prop_lut3_I1_O)        0.030     5.389 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     5.389    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/p_0_in[2]
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     2.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     3.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     4.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.816     5.982    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
                         clock pessimism             -0.829     5.153    
    SLICE_X2Y169         FDRE (Hold_fdre_C_D)         0.096     5.249    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.249    
                         arrival time                           5.389    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.251ns  (logic 0.132ns (52.648%)  route 0.119ns (47.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 5.982 - 2.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 5.142 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     2.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     2.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     3.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     4.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.618     5.142    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X3Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_fdre_C_Q)         0.100     5.242 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/Q
                         net (fo=11, routed)          0.119     5.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]
    SLICE_X2Y169         LUT5 (Prop_lut5_I1_O)        0.032     5.393 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     5.393    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/p_0_in[4]
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     2.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     3.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     4.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.816     5.982    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]/C
                         clock pessimism             -0.829     5.153    
    SLICE_X2Y169         FDRE (Hold_fdre_C_D)         0.096     5.249    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.249    
                         arrival time                           5.393    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.304%)  route 0.117ns (47.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 5.982 - 2.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 5.142 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     2.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     2.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     3.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     4.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.618     5.142    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X3Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_fdre_C_Q)         0.100     5.242 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/Q
                         net (fo=11, routed)          0.117     5.359    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]
    SLICE_X2Y169         LUT2 (Prop_lut2_I0_O)        0.028     5.387 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.387    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/p_0_in[1]
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     2.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     3.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     4.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.816     5.982    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/C
                         clock pessimism             -0.829     5.153    
    SLICE_X2Y169         FDRE (Hold_fdre_C_D)         0.087     5.240    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.240    
                         arrival time                           5.387    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.880%)  route 0.119ns (48.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 5.982 - 2.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 5.142 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     2.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     2.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     3.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     4.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.618     5.142    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X3Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_fdre_C_Q)         0.100     5.242 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/Q
                         net (fo=11, routed)          0.119     5.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]
    SLICE_X2Y169         LUT4 (Prop_lut4_I3_O)        0.028     5.389 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     5.389    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/p_0_in[3]
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     2.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     3.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     4.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.816     5.982    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X2Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[3]/C
                         clock pessimism             -0.829     5.153    
    SLICE_X2Y169         FDRE (Hold_fdre_C_D)         0.087     5.240    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.240    
                         arrival time                           5.389    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.399%)  route 0.099ns (43.601%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 5.983 - 2.000 ) 
    Source Clock Delay      (SCD):    3.143ns = ( 5.143 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.840ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     2.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     2.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     3.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     4.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.619     5.143    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X3Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.100     5.243 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.099     5.342    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall
    SLICE_X3Y168         LUT5 (Prop_lut5_I0_O)        0.028     5.370 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_i_1/O
                         net (fo=1, routed)           0.000     5.370    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_i_1_n_0
    SLICE_X3Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     2.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     3.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     4.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.817     5.983    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X3Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/C
                         clock pessimism             -0.840     5.143    
    SLICE_X3Y168         FDRE (Hold_fdre_C_D)         0.061     5.204    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg
  -------------------------------------------------------------------
                         required time                         -5.204    
                         arrival time                           5.370    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.408         8.000       6.591      BUFGCTRL_X0Y17   gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y5  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X4Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int1_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X4Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X2Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X2Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X4Y168     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X5Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg1/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X5Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg2/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y5  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y168     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y168     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y168     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y168     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y169     gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_int1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  system_clock
  To Clock:  system_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.895ns  (required time - arrival time)
  Source:                 global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (system_clock rise@5.000ns - system_clock rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.418ns (23.828%)  route 1.336ns (76.172%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 9.382 - 5.000 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.528     4.752    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y101       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y101       FDCE (Prop_fdce_C_Q)         0.204     4.956 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/Q
                         net (fo=2, routed)           0.514     5.470    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg_n_1_[4]
    SLICE_X149Y102       LUT4 (Prop_lut4_I1_O)        0.123     5.593 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5/O
                         net (fo=1, routed)           0.360     5.953    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5_n_1
    SLICE_X149Y102       LUT6 (Prop_lut6_I1_O)        0.043     5.996 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3/O
                         net (fo=2, routed)           0.150     6.146    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3_n_1
    SLICE_X149Y102       LUT2 (Prop_lut2_I1_O)        0.048     6.194 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1/O
                         net (fo=14, routed)          0.312     6.506    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1_n_1
    SLICE_X149Y102       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.391     9.382    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y102       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[0]/C
                         clock pessimism              0.344     9.727    
                         clock uncertainty           -0.035     9.691    
    SLICE_X149Y102       FDCE (Setup_fdce_C_CE)      -0.290     9.401    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  2.895    

Slack (MET) :             2.895ns  (required time - arrival time)
  Source:                 global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (system_clock rise@5.000ns - system_clock rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.418ns (23.828%)  route 1.336ns (76.172%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 9.382 - 5.000 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.528     4.752    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y101       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y101       FDCE (Prop_fdce_C_Q)         0.204     4.956 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/Q
                         net (fo=2, routed)           0.514     5.470    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg_n_1_[4]
    SLICE_X149Y102       LUT4 (Prop_lut4_I1_O)        0.123     5.593 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5/O
                         net (fo=1, routed)           0.360     5.953    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5_n_1
    SLICE_X149Y102       LUT6 (Prop_lut6_I1_O)        0.043     5.996 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3/O
                         net (fo=2, routed)           0.150     6.146    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3_n_1
    SLICE_X149Y102       LUT2 (Prop_lut2_I1_O)        0.048     6.194 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1/O
                         net (fo=14, routed)          0.312     6.506    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1_n_1
    SLICE_X149Y102       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.391     9.382    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y102       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[5]/C
                         clock pessimism              0.344     9.727    
                         clock uncertainty           -0.035     9.691    
    SLICE_X149Y102       FDCE (Setup_fdce_C_CE)      -0.290     9.401    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  2.895    

Slack (MET) :             2.895ns  (required time - arrival time)
  Source:                 global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (system_clock rise@5.000ns - system_clock rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.418ns (23.828%)  route 1.336ns (76.172%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 9.382 - 5.000 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.528     4.752    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y101       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y101       FDCE (Prop_fdce_C_Q)         0.204     4.956 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/Q
                         net (fo=2, routed)           0.514     5.470    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg_n_1_[4]
    SLICE_X149Y102       LUT4 (Prop_lut4_I1_O)        0.123     5.593 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5/O
                         net (fo=1, routed)           0.360     5.953    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5_n_1
    SLICE_X149Y102       LUT6 (Prop_lut6_I1_O)        0.043     5.996 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3/O
                         net (fo=2, routed)           0.150     6.146    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3_n_1
    SLICE_X149Y102       LUT2 (Prop_lut2_I1_O)        0.048     6.194 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1/O
                         net (fo=14, routed)          0.312     6.506    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1_n_1
    SLICE_X149Y102       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.391     9.382    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y102       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[8]/C
                         clock pessimism              0.344     9.727    
                         clock uncertainty           -0.035     9.691    
    SLICE_X149Y102       FDCE (Setup_fdce_C_CE)      -0.290     9.401    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[8]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  2.895    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (system_clock rise@5.000ns - system_clock rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.418ns (24.128%)  route 1.314ns (75.872%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 9.382 - 5.000 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.528     4.752    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y101       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y101       FDCE (Prop_fdce_C_Q)         0.204     4.956 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/Q
                         net (fo=2, routed)           0.514     5.470    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg_n_1_[4]
    SLICE_X149Y102       LUT4 (Prop_lut4_I1_O)        0.123     5.593 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5/O
                         net (fo=1, routed)           0.360     5.953    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5_n_1
    SLICE_X149Y102       LUT6 (Prop_lut6_I1_O)        0.043     5.996 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3/O
                         net (fo=2, routed)           0.150     6.146    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3_n_1
    SLICE_X149Y102       LUT2 (Prop_lut2_I1_O)        0.048     6.194 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1/O
                         net (fo=14, routed)          0.290     6.484    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1_n_1
    SLICE_X149Y103       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.391     9.382    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y103       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[10]/C
                         clock pessimism              0.344     9.727    
                         clock uncertainty           -0.035     9.691    
    SLICE_X149Y103       FDCE (Setup_fdce_C_CE)      -0.290     9.401    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[10]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (system_clock rise@5.000ns - system_clock rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.418ns (24.128%)  route 1.314ns (75.872%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 9.382 - 5.000 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.528     4.752    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y101       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y101       FDCE (Prop_fdce_C_Q)         0.204     4.956 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/Q
                         net (fo=2, routed)           0.514     5.470    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg_n_1_[4]
    SLICE_X149Y102       LUT4 (Prop_lut4_I1_O)        0.123     5.593 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5/O
                         net (fo=1, routed)           0.360     5.953    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5_n_1
    SLICE_X149Y102       LUT6 (Prop_lut6_I1_O)        0.043     5.996 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3/O
                         net (fo=2, routed)           0.150     6.146    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3_n_1
    SLICE_X149Y102       LUT2 (Prop_lut2_I1_O)        0.048     6.194 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1/O
                         net (fo=14, routed)          0.290     6.484    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1_n_1
    SLICE_X149Y103       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.391     9.382    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y103       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[11]/C
                         clock pessimism              0.344     9.727    
                         clock uncertainty           -0.035     9.691    
    SLICE_X149Y103       FDCE (Setup_fdce_C_CE)      -0.290     9.401    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[11]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (system_clock rise@5.000ns - system_clock rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.418ns (24.128%)  route 1.314ns (75.872%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 9.382 - 5.000 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.528     4.752    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y101       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y101       FDCE (Prop_fdce_C_Q)         0.204     4.956 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/Q
                         net (fo=2, routed)           0.514     5.470    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg_n_1_[4]
    SLICE_X149Y102       LUT4 (Prop_lut4_I1_O)        0.123     5.593 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5/O
                         net (fo=1, routed)           0.360     5.953    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5_n_1
    SLICE_X149Y102       LUT6 (Prop_lut6_I1_O)        0.043     5.996 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3/O
                         net (fo=2, routed)           0.150     6.146    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3_n_1
    SLICE_X149Y102       LUT2 (Prop_lut2_I1_O)        0.048     6.194 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1/O
                         net (fo=14, routed)          0.290     6.484    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1_n_1
    SLICE_X149Y103       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.391     9.382    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y103       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[13]/C
                         clock pessimism              0.344     9.727    
                         clock uncertainty           -0.035     9.691    
    SLICE_X149Y103       FDCE (Setup_fdce_C_CE)      -0.290     9.401    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (system_clock rise@5.000ns - system_clock rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.418ns (24.128%)  route 1.314ns (75.872%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 9.382 - 5.000 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.528     4.752    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y101       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y101       FDCE (Prop_fdce_C_Q)         0.204     4.956 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/Q
                         net (fo=2, routed)           0.514     5.470    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg_n_1_[4]
    SLICE_X149Y102       LUT4 (Prop_lut4_I1_O)        0.123     5.593 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5/O
                         net (fo=1, routed)           0.360     5.953    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5_n_1
    SLICE_X149Y102       LUT6 (Prop_lut6_I1_O)        0.043     5.996 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3/O
                         net (fo=2, routed)           0.150     6.146    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3_n_1
    SLICE_X149Y102       LUT2 (Prop_lut2_I1_O)        0.048     6.194 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1/O
                         net (fo=14, routed)          0.290     6.484    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1_n_1
    SLICE_X149Y103       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.391     9.382    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y103       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[6]/C
                         clock pessimism              0.344     9.727    
                         clock uncertainty           -0.035     9.691    
    SLICE_X149Y103       FDCE (Setup_fdce_C_CE)      -0.290     9.401    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[6]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (system_clock rise@5.000ns - system_clock rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.418ns (24.128%)  route 1.314ns (75.872%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 9.382 - 5.000 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.528     4.752    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y101       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y101       FDCE (Prop_fdce_C_Q)         0.204     4.956 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/Q
                         net (fo=2, routed)           0.514     5.470    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg_n_1_[4]
    SLICE_X149Y102       LUT4 (Prop_lut4_I1_O)        0.123     5.593 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5/O
                         net (fo=1, routed)           0.360     5.953    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5_n_1
    SLICE_X149Y102       LUT6 (Prop_lut6_I1_O)        0.043     5.996 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3/O
                         net (fo=2, routed)           0.150     6.146    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3_n_1
    SLICE_X149Y102       LUT2 (Prop_lut2_I1_O)        0.048     6.194 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1/O
                         net (fo=14, routed)          0.290     6.484    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1_n_1
    SLICE_X149Y103       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.391     9.382    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y103       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[7]/C
                         clock pessimism              0.344     9.727    
                         clock uncertainty           -0.035     9.691    
    SLICE_X149Y103       FDCE (Setup_fdce_C_CE)      -0.290     9.401    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[7]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (system_clock rise@5.000ns - system_clock rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.418ns (24.128%)  route 1.314ns (75.872%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 9.382 - 5.000 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.528     4.752    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y101       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y101       FDCE (Prop_fdce_C_Q)         0.204     4.956 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/Q
                         net (fo=2, routed)           0.514     5.470    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg_n_1_[4]
    SLICE_X149Y102       LUT4 (Prop_lut4_I1_O)        0.123     5.593 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5/O
                         net (fo=1, routed)           0.360     5.953    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5_n_1
    SLICE_X149Y102       LUT6 (Prop_lut6_I1_O)        0.043     5.996 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3/O
                         net (fo=2, routed)           0.150     6.146    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3_n_1
    SLICE_X149Y102       LUT2 (Prop_lut2_I1_O)        0.048     6.194 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1/O
                         net (fo=14, routed)          0.290     6.484    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1_n_1
    SLICE_X149Y103       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.391     9.382    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y103       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[9]/C
                         clock pessimism              0.344     9.727    
                         clock uncertainty           -0.035     9.691    
    SLICE_X149Y103       FDCE (Setup_fdce_C_CE)      -0.290     9.401    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[9]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (system_clock rise@5.000ns - system_clock rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.418ns (24.128%)  route 1.314ns (75.872%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 9.382 - 5.000 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.528     4.752    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y101       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y101       FDCE (Prop_fdce_C_Q)         0.204     4.956 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[4]/Q
                         net (fo=2, routed)           0.514     5.470    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg_n_1_[4]
    SLICE_X149Y102       LUT4 (Prop_lut4_I1_O)        0.123     5.593 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5/O
                         net (fo=1, routed)           0.360     5.953    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_5_n_1
    SLICE_X149Y102       LUT6 (Prop_lut6_I1_O)        0.043     5.996 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3/O
                         net (fo=2, routed)           0.150     6.146    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_3_n_1
    SLICE_X149Y102       LUT2 (Prop_lut2_I1_O)        0.048     6.194 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1/O
                         net (fo=14, routed)          0.290     6.484    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1_n_1
    SLICE_X148Y103       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.391     9.382    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X148Y103       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[12]/C
                         clock pessimism              0.344     9.727    
                         clock uncertainty           -0.035     9.691    
    SLICE_X148Y103       FDCE (Setup_fdce_C_CE)      -0.267     9.424    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[12]
  -------------------------------------------------------------------
                         required time                          9.424    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  2.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst/IBUFDS_inst_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/BUFG_inst/O
                         net (fo=21, routed)          0.620     2.096    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X37Y126        FDPE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDPE (Prop_fdpe_C_Q)         0.100     2.196 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.055     2.251    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg0
    SLICE_X37Y126        FDPE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst/IBUFDS_inst_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/BUFG_inst/O
                         net (fo=21, routed)          0.838     2.468    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X37Y126        FDPE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                         clock pessimism             -0.371     2.096    
    SLICE_X37Y126        FDPE (Hold_fdpe_C_D)         0.047     2.143    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.091ns (58.903%)  route 0.063ns (41.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst/IBUFDS_inst_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/BUFG_inst/O
                         net (fo=21, routed)          0.627     2.103    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/sys_clk
    SLICE_X40Y136        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDRE (Prop_fdre_C_Q)         0.091     2.194 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/Q
                         net (fo=2, routed)           0.063     2.258    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_1_[7]
    SLICE_X41Y136        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst/IBUFDS_inst_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/BUFG_inst/O
                         net (fo=21, routed)          0.846     2.476    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/sys_clk
    SLICE_X41Y136        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                         clock pessimism             -0.361     2.114    
    SLICE_X41Y136        FDRE (Hold_fdre_C_D)         0.008     2.122    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.342%)  route 0.103ns (50.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst/IBUFDS_inst_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/BUFG_inst/O
                         net (fo=21, routed)          0.627     2.103    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/sys_clk
    SLICE_X40Y136        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDRE (Prop_fdre_C_Q)         0.100     2.203 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/Q
                         net (fo=2, routed)           0.103     2.306    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_1_[4]
    SLICE_X40Y136        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst/IBUFDS_inst_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/BUFG_inst/O
                         net (fo=21, routed)          0.846     2.476    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/sys_clk
    SLICE_X40Y136        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                         clock pessimism             -0.372     2.103    
    SLICE_X40Y136        FDRE (Hold_fdre_C_D)         0.044     2.147    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.157ns (67.599%)  route 0.075ns (32.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.675     2.151    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X147Y102       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y102       FDCE (Prop_fdce_C_Q)         0.091     2.242 f  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState_reg[2]/Q
                         net (fo=7, routed)           0.075     2.318    global_clock_reset_inst/globalresetter_inst/rstState__0[2]
    SLICE_X147Y102       LUT3 (Prop_lut3_I0_O)        0.066     2.384 r  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.384    global_clock_reset_inst/globalresetter_inst/rstState__1[1]
    SLICE_X147Y102       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.896     2.526    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X147Y102       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState_reg[1]/C
                         clock pessimism             -0.374     2.151    
    SLICE_X147Y102       FDCE (Hold_fdce_C_D)         0.060     2.211    global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.513%)  route 0.105ns (53.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst/IBUFDS_inst_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/BUFG_inst/O
                         net (fo=21, routed)          0.627     2.103    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/sys_clk
    SLICE_X40Y136        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDRE (Prop_fdre_C_Q)         0.091     2.194 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/Q
                         net (fo=2, routed)           0.105     2.299    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_1_[6]
    SLICE_X40Y136        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst/IBUFDS_inst_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/BUFG_inst/O
                         net (fo=21, routed)          0.846     2.476    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/sys_clk
    SLICE_X40Y136        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                         clock pessimism             -0.372     2.103    
    SLICE_X40Y136        FDRE (Hold_fdre_C_D)         0.013     2.116    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.155ns (63.506%)  route 0.089ns (36.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst/IBUFDS_inst_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/BUFG_inst/O
                         net (fo=21, routed)          0.627     2.103    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/sys_clk
    SLICE_X40Y136        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDRE (Prop_fdre_C_Q)         0.091     2.194 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/Q
                         net (fo=2, routed)           0.089     2.284    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_1_[6]
    SLICE_X40Y136        LUT6 (Prop_lut6_I2_O)        0.064     2.348 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_i_1/O
                         net (fo=1, routed)           0.000     2.348    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_0
    SLICE_X40Y136        FDSE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst/IBUFDS_inst_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/BUFG_inst/O
                         net (fo=21, routed)          0.846     2.476    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/sys_clk
    SLICE_X40Y136        FDSE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                         clock pessimism             -0.372     2.103    
    SLICE_X40Y136        FDSE (Hold_fdse_C_D)         0.060     2.163    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.212%)  route 0.121ns (54.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst/IBUFDS_inst_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/BUFG_inst/O
                         net (fo=21, routed)          0.627     2.103    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/sys_clk
    SLICE_X40Y136        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDRE (Prop_fdre_C_Q)         0.100     2.203 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/Q
                         net (fo=2, routed)           0.121     2.325    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_1_[3]
    SLICE_X40Y136        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst/IBUFDS_inst_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/BUFG_inst/O
                         net (fo=21, routed)          0.846     2.476    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/sys_clk
    SLICE_X40Y136        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism             -0.372     2.103    
    SLICE_X40Y136        FDRE (Hold_fdre_C_D)         0.033     2.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst/IBUFDS_inst_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/BUFG_inst/O
                         net (fo=21, routed)          0.620     2.096    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X37Y126        FDPE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDPE (Prop_fdpe_C_Q)         0.091     2.187 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.106     2.294    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg1
    SLICE_X37Y126        FDPE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst/IBUFDS_inst_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/BUFG_inst/O
                         net (fo=21, routed)          0.838     2.468    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X37Y126        FDPE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
                         clock pessimism             -0.371     2.096    
    SLICE_X37Y126        FDPE (Hold_fdpe_C_D)         0.006     2.102    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.091ns (44.212%)  route 0.115ns (55.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst/IBUFDS_inst_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/BUFG_inst/O
                         net (fo=21, routed)          0.627     2.103    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/sys_clk
    SLICE_X41Y136        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDRE (Prop_fdre_C_Q)         0.091     2.194 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.115     2.309    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_1_[8]
    SLICE_X41Y136        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst/IBUFDS_inst_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/BUFG_inst/O
                         net (fo=21, routed)          0.846     2.476    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/sys_clk
    SLICE_X41Y136        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                         clock pessimism             -0.372     2.103    
    SLICE_X41Y136        FDRE (Hold_fdre_C_D)         0.011     2.114    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by system_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.129ns (48.655%)  route 0.136ns (51.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.675     2.151    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y102       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y102       FDCE (Prop_fdce_C_Q)         0.100     2.251 f  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[0]/Q
                         net (fo=3, routed)           0.136     2.388    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg_n_1_[0]
    SLICE_X149Y102       LUT2 (Prop_lut2_I1_O)        0.029     2.417 r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.417    global_clock_reset_inst/globalresetter_inst/rstCtr[0]
    SLICE_X149Y102       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.896     2.526    global_clock_reset_inst/globalresetter_inst/CLK
    SLICE_X149Y102       FDCE                                         r  global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[0]/C
                         clock pessimism             -0.374     2.151    
    SLICE_X149Y102       FDCE (Hold_fdce_C_D)         0.070     2.221    global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_clock
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYS_CLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591      BUFGCTRL_X0Y11   clockwiz_inst_i_1/I
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591      BUFGCTRL_X0Y3    global_clock_reset_inst/BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X41Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X40Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X40Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X40Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X40Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X41Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X41Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X41Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X40Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X40Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X40Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X40Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X40Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X40Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDSE/C             n/a            0.350         2.500       2.150      SLICE_X41Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.350         2.500       2.150      SLICE_X41Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X41Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X41Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X41Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X41Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X41Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X41Y136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clockwiz
  To Clock:  clk_out2_clockwiz

Setup :            0  Failing Endpoints,  Worst Slack       14.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.007ns  (required time - arrival time)
  Source:                 vio_0_inst/inst/PROBE_IN_INST/read_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[461]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 0.223ns (4.006%)  route 5.344ns (95.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 24.078 - 20.000 ) 
    Source Clock Delay      (SCD):    4.445ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.221     4.445    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X63Y152        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y152        FDRE (Prop_fdre_C_Q)         0.223     4.668 r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg/Q
                         net (fo=192, routed)         5.344    10.012    vio_0_inst/inst/PROBE_IN_INST/read_done
    SLICE_X51Y162        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[461]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.087    24.078    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X51Y162        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[461]/C
                         clock pessimism              0.318    24.397    
                         clock uncertainty           -0.074    24.322    
    SLICE_X51Y162        FDRE (Setup_fdre_C_R)       -0.304    24.018    vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[461]
  -------------------------------------------------------------------
                         required time                         24.018    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                 14.007    

Slack (MET) :             14.007ns  (required time - arrival time)
  Source:                 vio_0_inst/inst/PROBE_IN_INST/read_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[477]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 0.223ns (4.006%)  route 5.344ns (95.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 24.078 - 20.000 ) 
    Source Clock Delay      (SCD):    4.445ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.221     4.445    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X63Y152        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y152        FDRE (Prop_fdre_C_Q)         0.223     4.668 r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg/Q
                         net (fo=192, routed)         5.344    10.012    vio_0_inst/inst/PROBE_IN_INST/read_done
    SLICE_X51Y162        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[477]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.087    24.078    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X51Y162        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[477]/C
                         clock pessimism              0.318    24.397    
                         clock uncertainty           -0.074    24.322    
    SLICE_X51Y162        FDRE (Setup_fdre_C_R)       -0.304    24.018    vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[477]
  -------------------------------------------------------------------
                         required time                         24.018    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                 14.007    

Slack (MET) :             14.030ns  (required time - arrival time)
  Source:                 vio_0_inst/inst/PROBE_IN_INST/read_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[493]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 0.223ns (4.006%)  route 5.344ns (95.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 24.078 - 20.000 ) 
    Source Clock Delay      (SCD):    4.445ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.221     4.445    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X63Y152        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y152        FDRE (Prop_fdre_C_Q)         0.223     4.668 r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg/Q
                         net (fo=192, routed)         5.344    10.012    vio_0_inst/inst/PROBE_IN_INST/read_done
    SLICE_X50Y162        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[493]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.087    24.078    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X50Y162        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[493]/C
                         clock pessimism              0.318    24.397    
                         clock uncertainty           -0.074    24.322    
    SLICE_X50Y162        FDRE (Setup_fdre_C_R)       -0.281    24.041    vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[493]
  -------------------------------------------------------------------
                         required time                         24.041    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                 14.030    

Slack (MET) :             14.030ns  (required time - arrival time)
  Source:                 vio_0_inst/inst/PROBE_IN_INST/read_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[509]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 0.223ns (4.006%)  route 5.344ns (95.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 24.078 - 20.000 ) 
    Source Clock Delay      (SCD):    4.445ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.221     4.445    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X63Y152        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y152        FDRE (Prop_fdre_C_Q)         0.223     4.668 r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg/Q
                         net (fo=192, routed)         5.344    10.012    vio_0_inst/inst/PROBE_IN_INST/read_done
    SLICE_X50Y162        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[509]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.087    24.078    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X50Y162        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[509]/C
                         clock pessimism              0.318    24.397    
                         clock uncertainty           -0.074    24.322    
    SLICE_X50Y162        FDRE (Setup_fdre_C_R)       -0.281    24.041    vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[509]
  -------------------------------------------------------------------
                         required time                         24.041    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                 14.030    

Slack (MET) :             14.088ns  (required time - arrival time)
  Source:                 vio_0_inst/inst/PROBE_IN_INST/read_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[525]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 0.223ns (4.064%)  route 5.265ns (95.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 24.080 - 20.000 ) 
    Source Clock Delay      (SCD):    4.445ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.221     4.445    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X63Y152        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y152        FDRE (Prop_fdre_C_Q)         0.223     4.668 r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg/Q
                         net (fo=192, routed)         5.265     9.932    vio_0_inst/inst/PROBE_IN_INST/read_done
    SLICE_X51Y159        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[525]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.089    24.080    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X51Y159        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[525]/C
                         clock pessimism              0.318    24.399    
                         clock uncertainty           -0.074    24.324    
    SLICE_X51Y159        FDRE (Setup_fdre_C_R)       -0.304    24.020    vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[525]
  -------------------------------------------------------------------
                         required time                         24.020    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                 14.088    

Slack (MET) :             14.088ns  (required time - arrival time)
  Source:                 vio_0_inst/inst/PROBE_IN_INST/read_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[541]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 0.223ns (4.064%)  route 5.265ns (95.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 24.080 - 20.000 ) 
    Source Clock Delay      (SCD):    4.445ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.221     4.445    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X63Y152        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y152        FDRE (Prop_fdre_C_Q)         0.223     4.668 r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg/Q
                         net (fo=192, routed)         5.265     9.932    vio_0_inst/inst/PROBE_IN_INST/read_done
    SLICE_X51Y159        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[541]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.089    24.080    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X51Y159        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[541]/C
                         clock pessimism              0.318    24.399    
                         clock uncertainty           -0.074    24.324    
    SLICE_X51Y159        FDRE (Setup_fdre_C_R)       -0.304    24.020    vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[541]
  -------------------------------------------------------------------
                         required time                         24.020    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                 14.088    

Slack (MET) :             14.088ns  (required time - arrival time)
  Source:                 vio_0_inst/inst/PROBE_IN_INST/read_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[557]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 0.223ns (4.064%)  route 5.265ns (95.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 24.080 - 20.000 ) 
    Source Clock Delay      (SCD):    4.445ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.221     4.445    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X63Y152        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y152        FDRE (Prop_fdre_C_Q)         0.223     4.668 r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg/Q
                         net (fo=192, routed)         5.265     9.932    vio_0_inst/inst/PROBE_IN_INST/read_done
    SLICE_X51Y159        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[557]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.089    24.080    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X51Y159        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[557]/C
                         clock pessimism              0.318    24.399    
                         clock uncertainty           -0.074    24.324    
    SLICE_X51Y159        FDRE (Setup_fdre_C_R)       -0.304    24.020    vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[557]
  -------------------------------------------------------------------
                         required time                         24.020    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                 14.088    

Slack (MET) :             14.088ns  (required time - arrival time)
  Source:                 vio_0_inst/inst/PROBE_IN_INST/read_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[573]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 0.223ns (4.064%)  route 5.265ns (95.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 24.080 - 20.000 ) 
    Source Clock Delay      (SCD):    4.445ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.221     4.445    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X63Y152        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y152        FDRE (Prop_fdre_C_Q)         0.223     4.668 r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg/Q
                         net (fo=192, routed)         5.265     9.932    vio_0_inst/inst/PROBE_IN_INST/read_done
    SLICE_X51Y159        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[573]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.089    24.080    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X51Y159        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[573]/C
                         clock pessimism              0.318    24.399    
                         clock uncertainty           -0.074    24.324    
    SLICE_X51Y159        FDRE (Setup_fdre_C_R)       -0.304    24.020    vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[573]
  -------------------------------------------------------------------
                         required time                         24.020    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                 14.088    

Slack (MET) :             14.121ns  (required time - arrival time)
  Source:                 vio_0_inst/inst/PROBE_IN_INST/read_done_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_0_inst/inst/PROBE_IN_INST/dn_activity_reg[416]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 0.236ns (4.303%)  route 5.248ns (95.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 24.266 - 20.000 ) 
    Source Clock Delay      (SCD):    4.445ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.221     4.445    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X62Y152        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y152        FDRE (Prop_fdre_C_Q)         0.236     4.681 r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg_rep__1/Q
                         net (fo=192, routed)         5.248     9.929    vio_0_inst/inst/PROBE_IN_INST/read_done_reg_rep__1_n_0
    SLICE_X100Y141       FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/dn_activity_reg[416]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.275    24.266    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X100Y141       FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/dn_activity_reg[416]/C
                         clock pessimism              0.245    24.512    
                         clock uncertainty           -0.074    24.437    
    SLICE_X100Y141       FDRE (Setup_fdre_C_R)       -0.387    24.050    vio_0_inst/inst/PROBE_IN_INST/dn_activity_reg[416]
  -------------------------------------------------------------------
                         required time                         24.050    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                 14.121    

Slack (MET) :             14.121ns  (required time - arrival time)
  Source:                 vio_0_inst/inst/PROBE_IN_INST/read_done_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_0_inst/inst/PROBE_IN_INST/dn_activity_reg[432]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 0.236ns (4.303%)  route 5.248ns (95.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 24.266 - 20.000 ) 
    Source Clock Delay      (SCD):    4.445ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.221     4.445    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X62Y152        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y152        FDRE (Prop_fdre_C_Q)         0.236     4.681 r  vio_0_inst/inst/PROBE_IN_INST/read_done_reg_rep__1/Q
                         net (fo=192, routed)         5.248     9.929    vio_0_inst/inst/PROBE_IN_INST/read_done_reg_rep__1_n_0
    SLICE_X100Y141       FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/dn_activity_reg[432]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.275    24.266    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X100Y141       FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/dn_activity_reg[432]/C
                         clock pessimism              0.245    24.512    
                         clock uncertainty           -0.074    24.437    
    SLICE_X100Y141       FDRE (Setup_fdre_C_R)       -0.387    24.050    vio_0_inst/inst/PROBE_IN_INST/dn_activity_reg[432]
  -------------------------------------------------------------------
                         required time                         24.050    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                 14.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_0_inst/inst/U_XSDB_SLAVE/reg_test_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.642%)  route 0.108ns (54.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.596     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X57Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y149        FDRE (Prop_fdre_C_Q)         0.091     2.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=2, routed)           0.108     2.272    vio_0_inst/inst/U_XSDB_SLAVE/sl_iport_i[26]
    SLICE_X58Y150        FDRE                                         r  vio_0_inst/inst/U_XSDB_SLAVE/reg_test_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.743     2.373    vio_0_inst/inst/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X58Y150        FDRE                                         r  vio_0_inst/inst/U_XSDB_SLAVE/reg_test_reg[5]/C
                         clock pessimism             -0.161     2.211    
    SLICE_X58Y150        FDRE (Hold_fdre_C_D)         0.006     2.217    vio_0_inst/inst/U_XSDB_SLAVE/reg_test_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 vio_0_inst/inst/PROBE_IN_INST/data_int_sync2_reg[403]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_0_inst/inst/PROBE_IN_INST/dn_activity_reg[403]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.171ns (60.474%)  route 0.112ns (39.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.609     2.085    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X104Y148       FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/data_int_sync2_reg[403]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y148       FDRE (Prop_fdre_C_Q)         0.107     2.192 r  vio_0_inst/inst/PROBE_IN_INST/data_int_sync2_reg[403]/Q
                         net (fo=3, routed)           0.112     2.304    vio_0_inst/inst/PROBE_IN_INST/data_int_sync2[403]
    SLICE_X104Y150       LUT3 (Prop_lut3_I2_O)        0.064     2.368 r  vio_0_inst/inst/PROBE_IN_INST/dn_activity[403]_i_1/O
                         net (fo=1, routed)           0.000     2.368    vio_0_inst/inst/PROBE_IN_INST/dn_activity11207_out
    SLICE_X104Y150       FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/dn_activity_reg[403]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.757     2.387    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X104Y150       FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/dn_activity_reg[403]/C
                         clock pessimism             -0.161     2.225    
    SLICE_X104Y150       FDRE (Hold_fdre_C_D)         0.087     2.312    vio_0_inst/inst/PROBE_IN_INST/dn_activity_reg[403]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 vio_0_inst/inst/PROBE_IN_INST/data_int_sync1_reg[484]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[484]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.864%)  route 0.157ns (55.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.600     2.076    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X88Y148        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/data_int_sync1_reg[484]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.100     2.176 r  vio_0_inst/inst/PROBE_IN_INST/data_int_sync1_reg[484]/Q
                         net (fo=3, routed)           0.157     2.334    vio_0_inst/inst/PROBE_IN_INST/data_int_sync1[484]
    SLICE_X90Y150        LUT3 (Prop_lut3_I2_O)        0.028     2.362 r  vio_0_inst/inst/PROBE_IN_INST/up_activity[484]_i_1/O
                         net (fo=1, routed)           0.000     2.362    vio_0_inst/inst/PROBE_IN_INST/up_activity13175_out
    SLICE_X90Y150        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[484]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.747     2.377    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X90Y150        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[484]/C
                         clock pessimism             -0.161     2.215    
    SLICE_X90Y150        FDRE (Hold_fdre_C_D)         0.087     2.302    vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[484]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.544     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X59Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y152        FDRE (Prop_fdre_C_Q)         0.100     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/Q
                         net (fo=1, routed)           0.096     2.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X58Y153        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.742     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y153        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.338     2.033    
    SLICE_X58Y153        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.543     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X59Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y153        FDRE (Prop_fdre_C_Q)         0.091     2.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.094     2.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X58Y154        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.742     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X58Y154        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.338     2.033    
    SLICE_X58Y154        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vio_0_inst/inst/PROBE_IN_INST/data_int_sync2_reg[403]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[403]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.171ns (60.905%)  route 0.110ns (39.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.609     2.085    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X104Y148       FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/data_int_sync2_reg[403]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y148       FDRE (Prop_fdre_C_Q)         0.107     2.192 f  vio_0_inst/inst/PROBE_IN_INST/data_int_sync2_reg[403]/Q
                         net (fo=3, routed)           0.110     2.302    vio_0_inst/inst/PROBE_IN_INST/data_int_sync2[403]
    SLICE_X105Y150       LUT3 (Prop_lut3_I1_O)        0.064     2.366 r  vio_0_inst/inst/PROBE_IN_INST/up_activity[403]_i_1/O
                         net (fo=1, routed)           0.000     2.366    vio_0_inst/inst/PROBE_IN_INST/up_activity12932_out
    SLICE_X105Y150       FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[403]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.757     2.387    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X105Y150       FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[403]/C
                         clock pessimism             -0.161     2.225    
    SLICE_X105Y150       FDRE (Hold_fdre_C_D)         0.060     2.285    vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[403]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.458%)  route 0.101ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.543     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X57Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y155        FDRE (Prop_fdre_C_Q)         0.091     2.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.101     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X56Y154        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.742     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X56Y154        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.338     2.033    
    SLICE_X56Y154        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vio_0_inst/inst/bus_data_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_0_inst/inst/DECODER_INST/probe_out_modified_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.296%)  route 0.056ns (35.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.544     2.020    vio_0_inst/inst/bus_clk
    SLICE_X59Y152        FDRE                                         r  vio_0_inst/inst/bus_data_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y152        FDRE (Prop_fdre_C_Q)         0.100     2.120 r  vio_0_inst/inst/bus_data_int_reg[10]/Q
                         net (fo=1, routed)           0.056     2.176    vio_0_inst/inst/DECODER_INST/Q[10]
    SLICE_X58Y152        FDRE                                         r  vio_0_inst/inst/DECODER_INST/probe_out_modified_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.743     2.373    vio_0_inst/inst/DECODER_INST/out
    SLICE_X58Y152        FDRE                                         r  vio_0_inst/inst/DECODER_INST/probe_out_modified_reg[10]/C
                         clock pessimism             -0.341     2.031    
    SLICE_X58Y152        FDRE (Hold_fdre_C_D)         0.059     2.090    vio_0_inst/inst/DECODER_INST/probe_out_modified_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.086%)  route 0.184ns (58.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.596     2.072    vio_0_inst/inst/PROBE_OUT_ALL_INST/out
    SLICE_X60Y148        FDRE                                         r  vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y148        FDRE (Prop_fdre_C_Q)         0.100     2.172 r  vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]/Q
                         net (fo=3, routed)           0.184     2.356    vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[2]_0
    SLICE_X58Y151        LUT3 (Prop_lut3_I1_O)        0.028     2.384 r  vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int[0]_i_1/O
                         net (fo=1, routed)           0.000     2.384    vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int[0]_i_1_n_0
    SLICE_X58Y151        FDRE                                         r  vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.743     2.373    vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X58Y151        FDRE                                         r  vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                         clock pessimism             -0.161     2.211    
    SLICE_X58Y151        FDRE (Hold_fdre_C_D)         0.087     2.298    vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vio_0_inst/inst/PROBE_IN_INST/data_int_sync2_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.155ns (52.325%)  route 0.141ns (47.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.593     2.069    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X72Y149        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/data_int_sync2_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.091     2.160 f  vio_0_inst/inst/PROBE_IN_INST/data_int_sync2_reg[54]/Q
                         net (fo=3, routed)           0.141     2.302    vio_0_inst/inst/PROBE_IN_INST/data_int_sync2[54]
    SLICE_X72Y150        LUT3 (Prop_lut3_I1_O)        0.064     2.366 r  vio_0_inst/inst/PROBE_IN_INST/up_activity[54]_i_1/O
                         net (fo=1, routed)           0.000     2.366    vio_0_inst/inst/PROBE_IN_INST/up_activity11885_out
    SLICE_X72Y150        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.741     2.371    vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X72Y150        FDRE                                         r  vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[54]/C
                         clock pessimism             -0.161     2.209    
    SLICE_X72Y150        FDRE (Hold_fdre_C_D)         0.061     2.270    vio_0_inst/inst/PROBE_IN_INST/up_activity_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clockwiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y4    global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y2  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X59Y148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X64Y140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X65Y144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X62Y140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X63Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X60Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X62Y142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X61Y140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X58Y153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clockwiz
  To Clock:  clk_out3_clockwiz

Setup :            0  Failing Endpoints,  Worst Slack        1.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clockwiz rise@10.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 2.121ns (28.918%)  route 5.213ns (71.082%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.764     4.987    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y7          RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     6.787 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[2]
                         net (fo=1, routed)           1.619     8.406    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[56].ram.ram_doutb[2]
    SLICE_X104Y35        LUT6 (Prop_lut6_I5_O)        0.043     8.449 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[16]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     8.449    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[16]_INST_0_i_12_n_0
    SLICE_X104Y35        MUXF7 (Prop_muxf7_I1_O)      0.103     8.552 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.738     9.290    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[16]_INST_0_i_4_n_0
    SLICE_X105Y60        LUT6 (Prop_lut6_I5_O)        0.123     9.413 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[16]_INST_0/O
                         net (fo=1, routed)           2.348    11.761    control_interface_inst/DATA_FIFO_Q[16]
    SLICE_X68Y132        LUT4 (Prop_lut4_I0_O)        0.052    11.813 r  control_interface_inst/data_fifo_i_16/O
                         net (fo=1, routed)           0.508    12.322    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[16]
    RAMB18_X2Y52         RAMB18E1                                     r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    12.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    12.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    14.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.193    11.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674    12.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.282    14.273    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y52         RAMB18E1                                     r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.247    14.520    
                         clock uncertainty           -0.067    14.453    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.636    13.817    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -12.322    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clockwiz rise@10.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        7.291ns  (logic 2.134ns (29.268%)  route 5.157ns (70.732%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.990ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.767     4.990    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y8          RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      1.800     6.790 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[5]
                         net (fo=1, routed)           1.585     8.375    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[52].ram.ram_doutb[5]
    SLICE_X104Y38        LUT6 (Prop_lut6_I5_O)        0.043     8.418 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[19]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     8.418    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[19]_INST_0_i_11_n_0
    SLICE_X104Y38        MUXF7 (Prop_muxf7_I0_O)      0.115     8.533 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[19]_INST_0_i_4/O
                         net (fo=1, routed)           0.687     9.220    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[19]_INST_0_i_4_n_0
    SLICE_X104Y62        LUT6 (Prop_lut6_I5_O)        0.122     9.342 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[19]_INST_0/O
                         net (fo=1, routed)           2.482    11.825    control_interface_inst/DATA_FIFO_Q[19]
    SLICE_X61Y129        LUT4 (Prop_lut4_I0_O)        0.054    11.879 r  control_interface_inst/data_fifo_i_13/O
                         net (fo=1, routed)           0.403    12.281    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[19]
    RAMB18_X2Y52         RAMB18E1                                     r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    12.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    12.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    14.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.193    11.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674    12.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.282    14.273    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y52         RAMB18E1                                     r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.247    14.520    
                         clock uncertainty           -0.067    14.453    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.637    13.816    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.816    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clockwiz rise@10.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 0.535ns (6.856%)  route 7.268ns (93.144%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.392     4.616    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/rd_clk
    SLICE_X60Y109        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.223     4.839 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep/Q
                         net (fo=88, routed)          3.290     8.128    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0
    SLICE_X122Y47        LUT6 (Prop_lut6_I2_O)        0.043     8.171 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     8.171    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]_INST_0_i_6_n_0
    SLICE_X122Y47        MUXF7 (Prop_muxf7_I1_O)      0.103     8.274 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]_INST_0_i_1/O
                         net (fo=1, routed)           1.116     9.390    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]_INST_0_i_1_n_0
    SLICE_X105Y62        LUT6 (Prop_lut6_I0_O)        0.123     9.513 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]_INST_0/O
                         net (fo=1, routed)           2.225    11.738    control_interface_inst/DATA_FIFO_Q[15]
    SLICE_X75Y131        LUT5 (Prop_lut5_I4_O)        0.043    11.781 r  control_interface_inst/data_fifo_i_17/O
                         net (fo=1, routed)           0.637    12.419    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB18_X2Y52         RAMB18E1                                     r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    12.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    12.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    14.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.193    11.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674    12.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.282    14.273    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y52         RAMB18E1                                     r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.320    14.593    
                         clock uncertainty           -0.067    14.526    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.543    13.983    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                         -12.419    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clockwiz rise@10.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        7.752ns  (logic 0.548ns (7.069%)  route 7.204ns (92.931%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.392     4.616    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/rd_clk
    SLICE_X61Y109        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109        FDRE (Prop_fdre_C_Q)         0.223     4.839 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         3.250     8.088    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X122Y45        LUT6 (Prop_lut6_I2_O)        0.043     8.131 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     8.131    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[20]_INST_0_i_6_n_0
    SLICE_X122Y45        MUXF7 (Prop_muxf7_I1_O)      0.117     8.248 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[20]_INST_0_i_1/O
                         net (fo=1, routed)           1.049     9.297    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[20]_INST_0_i_1_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.122     9.419 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[20]_INST_0/O
                         net (fo=1, routed)           2.496    11.915    control_interface_inst/DATA_FIFO_Q[20]
    SLICE_X61Y129        LUT4 (Prop_lut4_I0_O)        0.043    11.958 r  control_interface_inst/data_fifo_i_12/O
                         net (fo=1, routed)           0.410    12.368    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[20]
    RAMB18_X2Y52         RAMB18E1                                     r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    12.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    12.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    14.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.193    11.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674    12.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.282    14.273    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y52         RAMB18E1                                     r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.320    14.593    
                         clock uncertainty           -0.067    14.526    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.543    13.983    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clockwiz rise@10.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 0.546ns (7.057%)  route 7.191ns (92.943%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.392     4.616    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/rd_clk
    SLICE_X61Y109        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109        FDRE (Prop_fdre_C_Q)         0.223     4.839 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         3.171     8.010    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X122Y46        LUT6 (Prop_lut6_I2_O)        0.043     8.053 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.053    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[22]_INST_0_i_5_n_0
    SLICE_X122Y46        MUXF7 (Prop_muxf7_I0_O)      0.115     8.168 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[22]_INST_0_i_1/O
                         net (fo=1, routed)           1.019     9.187    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[22]_INST_0_i_1_n_0
    SLICE_X104Y61        LUT6 (Prop_lut6_I0_O)        0.122     9.309 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[22]_INST_0/O
                         net (fo=1, routed)           2.501    11.810    control_interface_inst/DATA_FIFO_Q[22]
    SLICE_X61Y129        LUT4 (Prop_lut4_I0_O)        0.043    11.853 r  control_interface_inst/data_fifo_i_10/O
                         net (fo=1, routed)           0.499    12.353    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[22]
    RAMB18_X2Y52         RAMB18E1                                     r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    12.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    12.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    14.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.193    11.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674    12.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.282    14.273    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y52         RAMB18E1                                     r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.320    14.593    
                         clock uncertainty           -0.067    14.526    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.543    13.983    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                         -12.353    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clockwiz rise@10.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 2.118ns (29.793%)  route 4.991ns (70.207%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.990ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.767     4.990    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y8          RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.800     6.790 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[3]
                         net (fo=1, routed)           1.526     8.317    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[52].ram.ram_doutb[3]
    SLICE_X104Y38        LUT6 (Prop_lut6_I5_O)        0.043     8.360 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     8.360    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[17]_INST_0_i_11_n_0
    SLICE_X104Y38        MUXF7 (Prop_muxf7_I0_O)      0.101     8.461 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.725     9.186    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[17]_INST_0_i_4_n_0
    SLICE_X105Y63        LUT6 (Prop_lut6_I5_O)        0.123     9.309 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[17]_INST_0/O
                         net (fo=1, routed)           2.026    11.335    control_interface_inst/DATA_FIFO_Q[17]
    SLICE_X75Y131        LUT4 (Prop_lut4_I0_O)        0.051    11.386 r  control_interface_inst/data_fifo_i_15/O
                         net (fo=1, routed)           0.714    12.099    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[17]
    RAMB18_X2Y52         RAMB18E1                                     r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    12.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    12.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    14.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.193    11.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674    12.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.282    14.273    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y52         RAMB18E1                                     r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.247    14.520    
                         clock uncertainty           -0.067    14.453    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPADIP[1])
                                                     -0.636    13.817    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -12.099    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clockwiz rise@10.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 2.123ns (29.944%)  route 4.967ns (70.056%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.990ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.767     4.990    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y8          RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      1.800     6.790 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[7]
                         net (fo=1, routed)           1.506     8.297    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[52].ram.ram_doutb[7]
    SLICE_X105Y38        LUT6 (Prop_lut6_I5_O)        0.043     8.340 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[21]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     8.340    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[21]_INST_0_i_11_n_0
    SLICE_X105Y38        MUXF7 (Prop_muxf7_I0_O)      0.107     8.447 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[21]_INST_0_i_4/O
                         net (fo=1, routed)           0.732     9.179    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[21]_INST_0_i_4_n_0
    SLICE_X105Y63        LUT6 (Prop_lut6_I5_O)        0.124     9.303 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[21]_INST_0/O
                         net (fo=1, routed)           2.318    11.621    control_interface_inst/DATA_FIFO_Q[21]
    SLICE_X61Y129        LUT4 (Prop_lut4_I0_O)        0.049    11.670 r  control_interface_inst/data_fifo_i_11/O
                         net (fo=1, routed)           0.410    12.080    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[21]
    RAMB18_X2Y52         RAMB18E1                                     r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    12.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    12.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    14.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.193    11.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674    12.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.282    14.273    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y52         RAMB18E1                                     r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.247    14.520    
                         clock uncertainty           -0.067    14.453    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.636    13.817    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clockwiz rise@10.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 2.125ns (29.746%)  route 5.019ns (70.254%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.764     4.987    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y7          RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     6.787 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[4]
                         net (fo=1, routed)           1.498     8.285    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[56].ram.ram_doutb[4]
    SLICE_X104Y35        LUT6 (Prop_lut6_I5_O)        0.043     8.328 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[18]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     8.328    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[18]_INST_0_i_12_n_0
    SLICE_X104Y35        MUXF7 (Prop_muxf7_I1_O)      0.117     8.445 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[18]_INST_0_i_4/O
                         net (fo=1, routed)           0.902     9.348    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[18]_INST_0_i_4_n_0
    SLICE_X105Y61        LUT6 (Prop_lut6_I5_O)        0.122     9.470 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[18]_INST_0/O
                         net (fo=1, routed)           2.062    11.531    control_interface_inst/DATA_FIFO_Q[18]
    SLICE_X75Y131        LUT4 (Prop_lut4_I0_O)        0.043    11.574 r  control_interface_inst/data_fifo_i_14/O
                         net (fo=1, routed)           0.557    12.131    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[18]
    RAMB18_X2Y52         RAMB18E1                                     r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    12.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    12.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    14.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.193    11.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674    12.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.282    14.273    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y52         RAMB18E1                                     r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.247    14.520    
                         clock uncertainty           -0.067    14.453    
    RAMB18_X2Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.543    13.910    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.910    
                         arrival time                         -12.131    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_interface_inst/sConfigReg_reg[332]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clockwiz rise@10.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 0.302ns (3.841%)  route 7.560ns (96.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.414     4.638    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X104Y141       FDRE                                         r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y141       FDRE (Prop_fdre_C_Q)         0.259     4.897 r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/Q
                         net (fo=670, routed)         7.560    12.457    control_interface_inst/CMD_FIFO_Q[18]
    SLICE_X61Y168        LUT6 (Prop_lut6_I1_O)        0.043    12.500 r  control_interface_inst/sConfigReg[332]_i_1/O
                         net (fo=1, routed)           0.000    12.500    control_interface_inst/sConfigReg[332]
    SLICE_X61Y168        FDCE                                         r  control_interface_inst/sConfigReg_reg[332]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    12.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    12.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    14.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.193    11.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674    12.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.082    14.073    control_interface_inst/CLK
    SLICE_X61Y168        FDCE                                         r  control_interface_inst/sConfigReg_reg[332]/C
                         clock pessimism              0.245    14.319    
                         clock uncertainty           -0.067    14.252    
    SLICE_X61Y168        FDCE (Setup_fdce_C_D)        0.034    14.286    control_interface_inst/sConfigReg_reg[332]
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_interface_inst/sConfigReg_reg[319]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clockwiz rise@10.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 0.302ns (3.892%)  route 7.458ns (96.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.072ns = ( 14.072 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.414     4.638    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X104Y141       FDRE                                         r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y141       FDRE (Prop_fdre_C_Q)         0.259     4.897 f  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/Q
                         net (fo=670, routed)         7.458    12.354    control_interface_inst/CMD_FIFO_Q[18]
    SLICE_X62Y168        LUT6 (Prop_lut6_I2_O)        0.043    12.397 r  control_interface_inst/sConfigReg[319]_i_2/O
                         net (fo=1, routed)           0.000    12.397    control_interface_inst/sConfigReg[319]
    SLICE_X62Y168        FDCE                                         r  control_interface_inst/sConfigReg_reg[319]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    12.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    12.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    14.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.193    11.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674    12.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.081    14.072    control_interface_inst/CLK
    SLICE_X62Y168        FDCE                                         r  control_interface_inst/sConfigReg_reg[319]/C
                         clock pessimism              0.245    14.318    
                         clock uncertainty           -0.067    14.251    
    SLICE_X62Y168        FDCE (Setup_fdce_C_D)        0.065    14.316    control_interface_inst/sConfigReg_reg[319]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -12.397    
  -------------------------------------------------------------------
                         slack                                  1.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clockwiz rise@0.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.118ns (21.870%)  route 0.422ns (78.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.609     2.085    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X104Y102       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.118     2.203 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep__3/Q
                         net (fo=16, routed)          0.422     2.625    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[11]
    RAMB36_X3Y18         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.930     2.559    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y18         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism             -0.181     2.378    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.561    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clockwiz rise@0.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.107ns (41.276%)  route 0.152ns (58.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.598     2.074    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X104Y128       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y128       FDRE (Prop_fdre_C_Q)         0.107     2.181 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep__4/Q
                         net (fo=16, routed)          0.152     2.334    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[9]
    RAMB36_X3Y25         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.846     2.475    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y25         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism             -0.359     2.116    
    RAMB36_X3Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.145     2.261    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clockwiz rise@0.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.417%)  route 0.147ns (59.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.594     2.070    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y141        FDRE                                         r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.100     2.170 r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=56, routed)          0.147     2.318    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/SR[0]
    SLICE_X79Y141        FDSE                                         r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.809     2.439    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X79Y141        FDSE                                         r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.181     2.257    
    SLICE_X79Y141        FDSE (Hold_fdse_C_S)        -0.014     2.243    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clockwiz rise@0.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.320ns (68.593%)  route 0.147ns (31.407%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.578     2.054    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/sysclk_in
    SLICE_X134Y248       FDRE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y248       FDRE (Prop_fdre_C_Q)         0.118     2.172 f  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[0]/Q
                         net (fo=2, routed)           0.146     2.318    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[0]
    SLICE_X134Y248       LUT1 (Prop_lut1_I0_O)        0.028     2.346 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt[0]_i_11__6/O
                         net (fo=1, routed)           0.000     2.346    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt[0]_i_11__6_n_0
    SLICE_X134Y248       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     2.452 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.000     2.452    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__14_n_0
    SLICE_X134Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.479 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     2.480    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__14_n_0
    SLICE_X134Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.521 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__14/O[0]
                         net (fo=1, routed)           0.000     2.521    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__14_n_7
    SLICE_X134Y250       FDSE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.883     2.513    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/sysclk_in
    SLICE_X134Y250       FDSE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[8]/C
                         clock pessimism             -0.161     2.351    
    SLICE_X134Y250       FDSE (Hold_fdse_C_D)         0.092     2.443    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_txresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_txresetfsm_i/time_out_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clockwiz rise@0.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.320ns (68.266%)  route 0.149ns (31.734%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.578     2.054    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_txresetfsm_i/sysclk_in
    SLICE_X138Y248       FDRE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_txresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y248       FDRE (Prop_fdre_C_Q)         0.118     2.172 f  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_txresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=3, routed)           0.148     2.320    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_txresetfsm_i/time_out_counter_reg[0]
    SLICE_X138Y248       LUT1 (Prop_lut1_I0_O)        0.028     2.348 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_txresetfsm_i/time_out_counter[0]_i_4__6/O
                         net (fo=1, routed)           0.000     2.348    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_txresetfsm_i/time_out_counter[0]_i_4__6_n_0
    SLICE_X138Y248       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     2.454 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_txresetfsm_i/time_out_counter_reg[0]_i_2__6/CO[3]
                         net (fo=1, routed)           0.000     2.454    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_txresetfsm_i/time_out_counter_reg[0]_i_2__6_n_0
    SLICE_X138Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.481 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_txresetfsm_i/time_out_counter_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     2.482    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_txresetfsm_i/time_out_counter_reg[4]_i_1__6_n_0
    SLICE_X138Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.523 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_txresetfsm_i/time_out_counter_reg[8]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     2.523    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_txresetfsm_i/time_out_counter_reg[8]_i_1__6_n_7
    SLICE_X138Y250       FDRE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_txresetfsm_i/time_out_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.884     2.514    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_txresetfsm_i/sysclk_in
    SLICE_X138Y250       FDRE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_txresetfsm_i/time_out_counter_reg[8]/C
                         clock pessimism             -0.161     2.352    
    SLICE_X138Y250       FDRE (Hold_fdre_C_D)         0.092     2.444    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_txresetfsm_i/time_out_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clockwiz rise@0.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.128ns (29.499%)  route 0.306ns (70.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.592     2.068    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X137Y150       FDRE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y150       FDRE (Prop_fdre_C_Q)         0.100     2.168 f  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg/Q
                         net (fo=6, routed)           0.306     2.474    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg_n_0
    SLICE_X136Y148       LUT6 (Prop_lut6_I4_O)        0.028     2.502 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.502    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[2]_i_1_n_0
    SLICE_X136Y148       FDRE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.866     2.496    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X136Y148       FDRE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism             -0.161     2.334    
    SLICE_X136Y148       FDRE (Hold_fdre_C_D)         0.087     2.421    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clockwiz rise@0.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.710%)  route 0.101ns (50.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.587     2.063    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X76Y136        FDRE                                         r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y136        FDRE (Prop_fdre_C_Q)         0.100     2.163 r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.101     2.265    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTA_SHFT_REG[0]
    SLICE_X74Y136        SRL16E                                       r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.806     2.436    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X74Y136        SRL16E                                       r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.359     2.076    
    SLICE_X74Y136        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     2.175    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clockwiz rise@0.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.332ns (69.381%)  route 0.147ns (30.619%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.578     2.054    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/sysclk_in
    SLICE_X134Y248       FDRE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y248       FDRE (Prop_fdre_C_Q)         0.118     2.172 f  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[0]/Q
                         net (fo=2, routed)           0.146     2.318    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[0]
    SLICE_X134Y248       LUT1 (Prop_lut1_I0_O)        0.028     2.346 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt[0]_i_11__6/O
                         net (fo=1, routed)           0.000     2.346    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt[0]_i_11__6_n_0
    SLICE_X134Y248       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     2.452 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.000     2.452    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__14_n_0
    SLICE_X134Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.479 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     2.480    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__14_n_0
    SLICE_X134Y250       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.533 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__14/O[2]
                         net (fo=1, routed)           0.000     2.533    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__14_n_5
    SLICE_X134Y250       FDRE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.883     2.513    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/sysclk_in
    SLICE_X134Y250       FDRE                                         r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[10]/C
                         clock pessimism             -0.161     2.351    
    SLICE_X134Y250       FDRE (Hold_fdre_C_D)         0.092     2.443    gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt7_rxresetfsm_i/wait_time_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clockwiz rise@0.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.118ns (37.802%)  route 0.194ns (62.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.597     2.073    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X104Y122       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122       FDRE (Prop_fdre_C_Q)         0.118     2.191 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep__4/Q
                         net (fo=16, routed)          0.194     2.386    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[11]
    RAMB36_X3Y24         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.843     2.472    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y24         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism             -0.359     2.113    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.296    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clockwiz rise@0.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.118ns (20.844%)  route 0.448ns (79.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.609     2.085    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X104Y102       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.118     2.203 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__3/Q
                         net (fo=16, routed)          0.448     2.652    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[4]
    RAMB36_X3Y18         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.930     2.559    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y18         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism             -0.181     2.378    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.561    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clockwiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y0  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y1  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y2  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y3  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y4  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt4_gtwizard_0_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y5  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt5_gtwizard_0_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y6  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt6_gtwizard_0_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y7  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt7_gtwizard_0_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.839         10.000      8.161      RAMB36_X1Y28        Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839         10.000      8.161      RAMB36_X6Y17        Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2    n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2     global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X102Y137      Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X102Y137      Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X74Y136       control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X74Y136       control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X74Y136       control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X74Y136       control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X86Y141       gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X86Y141       gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X53Y129       Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X53Y129       Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X102Y137      Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X102Y137      Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X74Y136       control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X74Y136       control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X74Y136       control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X74Y136       control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X86Y141       gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         5.000       4.358      SLICE_X86Y141       gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X53Y129       Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X53Y129       Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clockwiz
  To Clock:  clk_out4_clockwiz

Setup :            0  Failing Endpoints,  Worst Slack        0.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_clockwiz rise@6.250ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 0.928ns (19.107%)  route 3.929ns (80.893%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 10.334 - 6.250 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.202     4.426    Data_Checker_Inst/data_aggregator_inst/CLK
    SLICE_X79Y214        FDSE                                         r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y214        FDSE (Prop_fdse_C_Q)         0.223     4.649 r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/Q
                         net (fo=1, routed)           0.508     5.157    Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount[0]
    SLICE_X78Y214        LUT6 (Prop_lut6_I0_O)        0.043     5.200 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_30/O
                         net (fo=1, routed)           0.000     5.200    Data_Checker_Inst_n_58
    SLICE_X78Y214        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.446 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.446    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22_n_1
    SLICE_X78Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.500 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.500    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17_n_1
    SLICE_X78Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.554 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.554    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12_n_1
    SLICE_X78Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.608 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.608    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7_n_1
    SLICE_X78Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.662 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.662    Data_Checker_Inst/data_aggregator_inst/CO[0]
    SLICE_X78Y219        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.738 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_1/CO[1]
                         net (fo=67, routed)          1.362     7.100    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X110Y187       LUT2 (Prop_lut2_I0_O)        0.124     7.224 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=60, routed)          2.058     9.283    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X2Y45         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     6.250    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     6.985 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     9.158    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     9.241 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    10.677    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.193     7.484 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.674     9.158    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.241 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.093    10.334    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y45         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    10.659    
                         clock uncertainty           -0.063    10.596    
    RAMB36_X2Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    10.192    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.192    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_clockwiz rise@6.250ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 0.928ns (19.107%)  route 3.929ns (80.893%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 10.334 - 6.250 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.202     4.426    Data_Checker_Inst/data_aggregator_inst/CLK
    SLICE_X79Y214        FDSE                                         r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y214        FDSE (Prop_fdse_C_Q)         0.223     4.649 r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/Q
                         net (fo=1, routed)           0.508     5.157    Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount[0]
    SLICE_X78Y214        LUT6 (Prop_lut6_I0_O)        0.043     5.200 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_30/O
                         net (fo=1, routed)           0.000     5.200    Data_Checker_Inst_n_58
    SLICE_X78Y214        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.446 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.446    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22_n_1
    SLICE_X78Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.500 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.500    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17_n_1
    SLICE_X78Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.554 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.554    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12_n_1
    SLICE_X78Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.608 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.608    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7_n_1
    SLICE_X78Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.662 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.662    Data_Checker_Inst/data_aggregator_inst/CO[0]
    SLICE_X78Y219        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.738 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_1/CO[1]
                         net (fo=67, routed)          1.362     7.100    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X110Y187       LUT2 (Prop_lut2_I0_O)        0.124     7.224 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=60, routed)          2.058     9.283    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X2Y45         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     6.250    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     6.985 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     9.158    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     9.241 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    10.677    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.193     7.484 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.674     9.158    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.241 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.093    10.334    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y45         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    10.659    
                         clock uncertainty           -0.063    10.596    
    RAMB36_X2Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.404    10.192    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.192    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_clockwiz rise@6.250ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.928ns (19.170%)  route 3.913ns (80.830%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 10.334 - 6.250 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.202     4.426    Data_Checker_Inst/data_aggregator_inst/CLK
    SLICE_X79Y214        FDSE                                         r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y214        FDSE (Prop_fdse_C_Q)         0.223     4.649 r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/Q
                         net (fo=1, routed)           0.508     5.157    Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount[0]
    SLICE_X78Y214        LUT6 (Prop_lut6_I0_O)        0.043     5.200 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_30/O
                         net (fo=1, routed)           0.000     5.200    Data_Checker_Inst_n_58
    SLICE_X78Y214        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.446 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.446    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22_n_1
    SLICE_X78Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.500 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.500    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17_n_1
    SLICE_X78Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.554 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.554    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12_n_1
    SLICE_X78Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.608 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.608    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7_n_1
    SLICE_X78Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.662 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.662    Data_Checker_Inst/data_aggregator_inst/CO[0]
    SLICE_X78Y219        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.738 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_1/CO[1]
                         net (fo=67, routed)          1.362     7.100    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X110Y187       LUT2 (Prop_lut2_I0_O)        0.124     7.224 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=60, routed)          2.042     9.266    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X2Y45         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     6.250    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     6.985 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     9.158    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     9.241 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    10.677    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.193     7.484 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.674     9.158    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.241 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.093    10.334    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y45         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    10.659    
                         clock uncertainty           -0.063    10.596    
    RAMB36_X2Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.404    10.192    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.192    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_clockwiz rise@6.250ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.928ns (19.832%)  route 3.751ns (80.168%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 10.346 - 6.250 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.202     4.426    Data_Checker_Inst/data_aggregator_inst/CLK
    SLICE_X79Y214        FDSE                                         r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y214        FDSE (Prop_fdse_C_Q)         0.223     4.649 r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/Q
                         net (fo=1, routed)           0.508     5.157    Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount[0]
    SLICE_X78Y214        LUT6 (Prop_lut6_I0_O)        0.043     5.200 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_30/O
                         net (fo=1, routed)           0.000     5.200    Data_Checker_Inst_n_58
    SLICE_X78Y214        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.446 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.446    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22_n_1
    SLICE_X78Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.500 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.500    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17_n_1
    SLICE_X78Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.554 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.554    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12_n_1
    SLICE_X78Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.608 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.608    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7_n_1
    SLICE_X78Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.662 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.662    Data_Checker_Inst/data_aggregator_inst/CO[0]
    SLICE_X78Y219        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.738 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_1/CO[1]
                         net (fo=67, routed)          1.362     7.100    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X110Y187       LUT2 (Prop_lut2_I0_O)        0.124     7.224 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=60, routed)          1.881     9.105    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/E[0]
    RAMB36_X2Y40         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     6.250    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     6.985 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     9.158    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     9.241 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    10.677    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.193     7.484 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.674     9.158    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.241 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.105    10.346    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y40         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    10.671    
                         clock uncertainty           -0.063    10.608    
    RAMB36_X2Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    10.204    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.204    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_clockwiz rise@6.250ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.928ns (19.904%)  route 3.734ns (80.096%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.087ns = ( 10.337 - 6.250 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.202     4.426    Data_Checker_Inst/data_aggregator_inst/CLK
    SLICE_X79Y214        FDSE                                         r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y214        FDSE (Prop_fdse_C_Q)         0.223     4.649 r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/Q
                         net (fo=1, routed)           0.508     5.157    Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount[0]
    SLICE_X78Y214        LUT6 (Prop_lut6_I0_O)        0.043     5.200 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_30/O
                         net (fo=1, routed)           0.000     5.200    Data_Checker_Inst_n_58
    SLICE_X78Y214        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.446 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.446    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22_n_1
    SLICE_X78Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.500 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.500    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17_n_1
    SLICE_X78Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.554 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.554    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12_n_1
    SLICE_X78Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.608 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.608    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7_n_1
    SLICE_X78Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.662 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.662    Data_Checker_Inst/data_aggregator_inst/CO[0]
    SLICE_X78Y219        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.738 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_1/CO[1]
                         net (fo=67, routed)          1.362     7.100    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X110Y187       LUT2 (Prop_lut2_I0_O)        0.124     7.224 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=60, routed)          1.863     9.088    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X2Y87         RAMB18E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     6.250    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     6.985 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     9.158    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     9.241 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    10.677    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.193     7.484 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.674     9.158    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.241 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.096    10.337    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y87         RAMB18E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.325    10.662    
                         clock uncertainty           -0.063    10.599    
    RAMB18_X2Y87         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.404    10.195    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.195    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_clockwiz rise@6.250ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 0.928ns (19.644%)  route 3.796ns (80.356%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 10.334 - 6.250 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.202     4.426    Data_Checker_Inst/data_aggregator_inst/CLK
    SLICE_X79Y214        FDSE                                         r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y214        FDSE (Prop_fdse_C_Q)         0.223     4.649 r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/Q
                         net (fo=1, routed)           0.508     5.157    Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount[0]
    SLICE_X78Y214        LUT6 (Prop_lut6_I0_O)        0.043     5.200 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_30/O
                         net (fo=1, routed)           0.000     5.200    Data_Checker_Inst_n_58
    SLICE_X78Y214        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.446 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.446    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22_n_1
    SLICE_X78Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.500 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.500    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17_n_1
    SLICE_X78Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.554 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.554    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12_n_1
    SLICE_X78Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.608 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.608    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7_n_1
    SLICE_X78Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.662 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.662    Data_Checker_Inst/data_aggregator_inst/CO[0]
    SLICE_X78Y219        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.738 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_1/CO[1]
                         net (fo=67, routed)          1.362     7.100    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X110Y187       LUT2 (Prop_lut2_I0_O)        0.124     7.224 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=60, routed)          1.925     9.150    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X2Y45         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     6.250    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     6.985 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     9.158    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     9.241 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    10.677    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.193     7.484 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.674     9.158    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.241 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.093    10.334    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y45         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    10.659    
                         clock uncertainty           -0.063    10.596    
    RAMB36_X2Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    10.268    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_clockwiz rise@6.250ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.928ns (20.081%)  route 3.693ns (79.919%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 10.346 - 6.250 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.202     4.426    Data_Checker_Inst/data_aggregator_inst/CLK
    SLICE_X79Y214        FDSE                                         r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y214        FDSE (Prop_fdse_C_Q)         0.223     4.649 r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/Q
                         net (fo=1, routed)           0.508     5.157    Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount[0]
    SLICE_X78Y214        LUT6 (Prop_lut6_I0_O)        0.043     5.200 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_30/O
                         net (fo=1, routed)           0.000     5.200    Data_Checker_Inst_n_58
    SLICE_X78Y214        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.446 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.446    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22_n_1
    SLICE_X78Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.500 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.500    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17_n_1
    SLICE_X78Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.554 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.554    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12_n_1
    SLICE_X78Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.608 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.608    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7_n_1
    SLICE_X78Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.662 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.662    Data_Checker_Inst/data_aggregator_inst/CO[0]
    SLICE_X78Y219        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.738 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_1/CO[1]
                         net (fo=67, routed)          1.362     7.100    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X110Y187       LUT2 (Prop_lut2_I0_O)        0.124     7.224 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=60, routed)          1.822     9.047    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/E[0]
    RAMB36_X2Y40         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     6.250    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     6.985 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     9.158    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     9.241 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    10.677    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.193     7.484 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.674     9.158    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.241 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.105    10.346    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y40         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    10.671    
                         clock uncertainty           -0.063    10.608    
    RAMB36_X2Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.404    10.204    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.204    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_clockwiz rise@6.250ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.928ns (19.938%)  route 3.726ns (80.062%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.087ns = ( 10.337 - 6.250 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.202     4.426    Data_Checker_Inst/data_aggregator_inst/CLK
    SLICE_X79Y214        FDSE                                         r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y214        FDSE (Prop_fdse_C_Q)         0.223     4.649 r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/Q
                         net (fo=1, routed)           0.508     5.157    Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount[0]
    SLICE_X78Y214        LUT6 (Prop_lut6_I0_O)        0.043     5.200 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_30/O
                         net (fo=1, routed)           0.000     5.200    Data_Checker_Inst_n_58
    SLICE_X78Y214        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.446 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.446    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22_n_1
    SLICE_X78Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.500 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.500    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17_n_1
    SLICE_X78Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.554 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.554    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12_n_1
    SLICE_X78Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.608 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.608    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7_n_1
    SLICE_X78Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.662 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.662    Data_Checker_Inst/data_aggregator_inst/CO[0]
    SLICE_X78Y219        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.738 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_1/CO[1]
                         net (fo=67, routed)          1.362     7.100    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X110Y187       LUT2 (Prop_lut2_I0_O)        0.124     7.224 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=60, routed)          1.855     9.080    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X2Y87         RAMB18E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     6.250    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     6.985 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     9.158    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     9.241 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    10.677    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.193     7.484 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.674     9.158    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.241 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.096    10.337    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y87         RAMB18E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.325    10.662    
                         clock uncertainty           -0.063    10.599    
    RAMB18_X2Y87         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328    10.271    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_clockwiz rise@6.250ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 0.928ns (20.345%)  route 3.633ns (79.655%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 10.346 - 6.250 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.202     4.426    Data_Checker_Inst/data_aggregator_inst/CLK
    SLICE_X79Y214        FDSE                                         r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y214        FDSE (Prop_fdse_C_Q)         0.223     4.649 r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/Q
                         net (fo=1, routed)           0.508     5.157    Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount[0]
    SLICE_X78Y214        LUT6 (Prop_lut6_I0_O)        0.043     5.200 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_30/O
                         net (fo=1, routed)           0.000     5.200    Data_Checker_Inst_n_58
    SLICE_X78Y214        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.446 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.446    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22_n_1
    SLICE_X78Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.500 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.500    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17_n_1
    SLICE_X78Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.554 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.554    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12_n_1
    SLICE_X78Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.608 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.608    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7_n_1
    SLICE_X78Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.662 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.662    Data_Checker_Inst/data_aggregator_inst/CO[0]
    SLICE_X78Y219        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.738 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_1/CO[1]
                         net (fo=67, routed)          1.362     7.100    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X110Y187       LUT2 (Prop_lut2_I0_O)        0.124     7.224 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=60, routed)          1.762     8.987    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/E[0]
    RAMB36_X2Y40         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     6.250    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     6.985 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     9.158    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     9.241 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    10.677    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.193     7.484 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.674     9.158    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.241 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.105    10.346    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y40         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    10.671    
                         clock uncertainty           -0.063    10.608    
    RAMB36_X2Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.404    10.204    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.204    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out4_clockwiz rise@6.250ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 0.928ns (20.340%)  route 3.634ns (79.660%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 10.346 - 6.250 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.202     4.426    Data_Checker_Inst/data_aggregator_inst/CLK
    SLICE_X79Y214        FDSE                                         r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y214        FDSE (Prop_fdse_C_Q)         0.223     4.649 r  Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount_reg[0]/Q
                         net (fo=1, routed)           0.508     5.157    Data_Checker_Inst/data_aggregator_inst/previousTXErrorCount[0]
    SLICE_X78Y214        LUT6 (Prop_lut6_I0_O)        0.043     5.200 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_30/O
                         net (fo=1, routed)           0.000     5.200    Data_Checker_Inst_n_58
    SLICE_X78Y214        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.446 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.446    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_22_n_1
    SLICE_X78Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.500 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.500    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_17_n_1
    SLICE_X78Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.554 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.554    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_12_n_1
    SLICE_X78Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.608 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.608    data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_7_n_1
    SLICE_X78Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.662 r  data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.662    Data_Checker_Inst/data_aggregator_inst/CO[0]
    SLICE_X78Y219        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.738 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst_i_1/CO[1]
                         net (fo=67, routed)          1.362     7.100    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X110Y187       LUT2 (Prop_lut2_I0_O)        0.124     7.224 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=60, routed)          1.764     8.988    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/E[0]
    RAMB36_X2Y40         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      6.250     6.250 r  
    AD12                                              0.000     6.250 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     6.250    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     6.985 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     9.158    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     9.241 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    10.677    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.193     7.484 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.674     9.158    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     9.241 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.105    10.346    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y40         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    10.671    
                         clock uncertainty           -0.063    10.608    
    RAMB36_X2Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    10.280    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.280    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  1.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clockwiz rise@0.000ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.554     2.030    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y186       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y186       FDRE (Prop_fdre_C_Q)         0.100     2.130 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     2.185    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X115Y186       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.753     2.383    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y186       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.352     2.030    
    SLICE_X115Y186       FDRE (Hold_fdre_C_D)         0.047     2.077    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clockwiz rise@0.000ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.554     2.030    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y185       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y185       FDRE (Prop_fdre_C_Q)         0.100     2.130 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     2.185    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X115Y185       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.753     2.383    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y185       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.352     2.030    
    SLICE_X115Y185       FDRE (Hold_fdre_C_D)         0.047     2.077    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clockwiz rise@0.000ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.553     2.029    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X117Y182       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y182       FDRE (Prop_fdre_C_Q)         0.100     2.129 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.184    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X117Y182       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.750     2.380    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X117Y182       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.350     2.029    
    SLICE_X117Y182       FDRE (Hold_fdre_C_D)         0.047     2.076    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clockwiz rise@0.000ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.554     2.030    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y186       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y186       FDRE (Prop_fdre_C_Q)         0.100     2.130 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     2.185    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X115Y186       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.753     2.383    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y186       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.352     2.030    
    SLICE_X115Y186       FDRE (Hold_fdre_C_D)         0.044     2.074    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clockwiz rise@0.000ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.553     2.029    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X117Y182       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y182       FDRE (Prop_fdre_C_Q)         0.100     2.129 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/Q
                         net (fo=2, routed)           0.064     2.194    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext[2]
    SLICE_X117Y182       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.750     2.380    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X117Y182       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.350     2.029    
    SLICE_X117Y182       FDRE (Hold_fdre_C_D)         0.049     2.078    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clockwiz rise@0.000ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.555     2.031    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X116Y186       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y186       FDRE (Prop_fdre_C_Q)         0.118     2.149 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     2.204    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X116Y186       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.753     2.383    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X116Y186       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.351     2.031    
    SLICE_X116Y186       FDRE (Hold_fdre_C_D)         0.042     2.073    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clockwiz rise@0.000ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.555     2.031    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X114Y187       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y187       FDRE (Prop_fdre_C_Q)         0.118     2.149 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     2.204    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X114Y187       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.754     2.384    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X114Y187       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.352     2.031    
    SLICE_X114Y187       FDRE (Hold_fdre_C_D)         0.042     2.073    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clockwiz rise@0.000ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.554     2.030    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X114Y185       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y185       FDRE (Prop_fdre_C_Q)         0.118     2.148 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     2.203    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X114Y185       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.753     2.383    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X114Y185       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.352     2.030    
    SLICE_X114Y185       FDRE (Hold_fdre_C_D)         0.042     2.072    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clockwiz rise@0.000ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.553     2.029    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X116Y182       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y182       FDRE (Prop_fdre_C_Q)         0.118     2.147 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.202    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X116Y182       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.750     2.380    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X116Y182       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.350     2.029    
    SLICE_X116Y182       FDRE (Hold_fdre_C_D)         0.042     2.071    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clockwiz rise@0.000ns - clk_out4_clockwiz rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.554     2.030    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X114Y184       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y184       FDRE (Prop_fdre_C_Q)         0.118     2.148 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     2.203    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X114Y184       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         0.752     2.382    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X114Y184       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.351     2.030    
    SLICE_X114Y184       FDRE (Hold_fdre_C_D)         0.042     2.072    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clockwiz
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB18_X2Y87     Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X2Y45     Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X2Y40     Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X4Y44     Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X4Y40     Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X3Y38     Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X4Y38     Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X3Y44     Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         6.250       4.842      BUFGCTRL_X0Y8    global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         6.250       5.179      MMCME2_ADV_X1Y2  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y2  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         3.125       2.483      SLICE_X110Y202   Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         3.125       2.483      SLICE_X110Y202   Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X81Y193    Data_Checker_Inst/Data_generator_160M/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X81Y193    Data_Checker_Inst/Data_generator_160M/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X99Y228    Data_Checker_Inst/Data_generator_160M/DESER32b_inst/Out_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X99Y228    Data_Checker_Inst/Data_generator_160M/DESER32b_inst/Out_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X99Y228    Data_Checker_Inst/Data_generator_160M/DESER32b_inst/Out_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X99Y228    Data_Checker_Inst/Data_generator_160M/DESER32b_inst/Out_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X99Y228    Data_Checker_Inst/Data_generator_160M/DESER32b_inst/Out_reg_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X99Y228    Data_Checker_Inst/Data_generator_160M/DESER32b_inst/Out_reg_reg[18]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         3.125       2.483      SLICE_X110Y202   Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         3.125       2.483      SLICE_X110Y202   Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X81Y193    Data_Checker_Inst/Data_generator_160M/clk5M_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X81Y193    Data_Checker_Inst/Data_generator_160M/clk5M_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X82Y193    Data_Checker_Inst/Data_generator_160M/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X82Y193    Data_Checker_Inst/Data_generator_160M/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X82Y193    Data_Checker_Inst/Data_generator_160M/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X82Y193    Data_Checker_Inst/Data_generator_160M/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X81Y193    Data_Checker_Inst/Data_generator_160M/count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X81Y193    Data_Checker_Inst/Data_generator_160M/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clockwiz
  To Clock:  clk_out5_clockwiz

Setup :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/din_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clockwiz rise@5.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.223ns (4.926%)  route 4.304ns (95.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.525ns = ( 9.525 - 5.000 ) 
    Source Clock Delay      (SCD):    4.498ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.274     4.498    Data_Checker_Inst/data_aggregator_inst/clk_out5
    SLICE_X49Y200        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/din_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y200        FDRE (Prop_fdre_C_Q)         0.223     4.721 r  Data_Checker_Inst/data_aggregator_inst/din_reg[10]/Q
                         net (fo=32, routed)          4.304     9.024    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/din[5]
    RAMB36_X1Y11         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     9.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     6.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     7.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     7.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.534     9.525    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y11         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232     9.757    
                         clock uncertainty           -0.061     9.696    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                     -0.543     9.153    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/din_reg[241]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clockwiz rise@5.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.259ns (5.498%)  route 4.451ns (94.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 9.690 - 5.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.243     4.467    Data_Checker_Inst/data_aggregator_inst/clk_out5
    SLICE_X106Y191       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/din_reg[241]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y191       FDRE (Prop_fdre_C_Q)         0.259     4.726 r  Data_Checker_Inst/data_aggregator_inst/din_reg[241]/Q
                         net (fo=32, routed)          4.451     9.177    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/din[66]
    RAMB36_X4Y7          RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     9.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     6.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     7.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     7.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.699     9.690    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y7          RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.245     9.935    
                         clock uncertainty           -0.061     9.874    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[3])
                                                     -0.543     9.331    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.331    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/din_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clockwiz rise@5.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.223ns (4.953%)  route 4.279ns (95.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns = ( 9.526 - 5.000 ) 
    Source Clock Delay      (SCD):    4.498ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.274     4.498    Data_Checker_Inst/data_aggregator_inst/clk_out5
    SLICE_X49Y200        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/din_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y200        FDRE (Prop_fdre_C_Q)         0.223     4.721 r  Data_Checker_Inst/data_aggregator_inst/din_reg[10]/Q
                         net (fo=32, routed)          4.279     9.000    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/din[5]
    RAMB36_X1Y10         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     9.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     6.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     7.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     7.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.535     9.526    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y10         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.232     9.758    
                         clock uncertainty           -0.061     9.697    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                     -0.543     9.154    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.154    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/din_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clockwiz rise@5.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.259ns (5.539%)  route 4.417ns (94.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns = ( 9.628 - 5.000 ) 
    Source Clock Delay      (SCD):    4.437ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.213     4.437    Data_Checker_Inst/data_aggregator_inst/clk_out5
    SLICE_X50Y183        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/din_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y183        FDRE (Prop_fdre_C_Q)         0.259     4.696 r  Data_Checker_Inst/data_aggregator_inst/din_reg[85]/Q
                         net (fo=32, routed)          4.417     9.112    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/din[25]
    RAMB36_X3Y5          RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     9.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     6.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     7.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     7.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.637     9.628    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y5          RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.245     9.873    
                         clock uncertainty           -0.061     9.812    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                     -0.543     9.269    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.269    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/din_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIPBDIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clockwiz rise@5.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 0.223ns (4.794%)  route 4.428ns (95.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 9.630 - 5.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.236     4.460    Data_Checker_Inst/data_aggregator_inst/clk_out5
    SLICE_X121Y180       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/din_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y180       FDRE (Prop_fdre_C_Q)         0.223     4.683 r  Data_Checker_Inst/data_aggregator_inst/din_reg[118]/Q
                         net (fo=32, routed)          4.428     9.111    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/din[35]
    RAMB36_X3Y4          RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     9.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     6.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     7.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     7.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.639     9.630    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y4          RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.245     9.875    
                         clock uncertainty           -0.061     9.814    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.543     9.271    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/din_reg[197]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clockwiz rise@5.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.223ns (4.894%)  route 4.334ns (95.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.522ns = ( 9.522 - 5.000 ) 
    Source Clock Delay      (SCD):    4.445ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.221     4.445    Data_Checker_Inst/data_aggregator_inst/clk_out5
    SLICE_X97Y177        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/din_reg[197]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y177        FDRE (Prop_fdre_C_Q)         0.223     4.668 r  Data_Checker_Inst/data_aggregator_inst/din_reg[197]/Q
                         net (fo=32, routed)          4.334     9.001    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/din[54]
    RAMB36_X1Y12         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     9.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     6.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     7.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     7.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.531     9.522    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y12         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.245     9.767    
                         clock uncertainty           -0.061     9.706    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[8])
                                                     -0.543     9.163    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.163    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/din_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clockwiz rise@5.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.259ns (5.701%)  route 4.284ns (94.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.522ns = ( 9.522 - 5.000 ) 
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.233     4.457    Data_Checker_Inst/data_aggregator_inst/clk_out5
    SLICE_X110Y179       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/din_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y179       FDRE (Prop_fdre_C_Q)         0.259     4.716 r  Data_Checker_Inst/data_aggregator_inst/din_reg[219]/Q
                         net (fo=32, routed)          4.284     8.999    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/din[58]
    RAMB36_X6Y16         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     9.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     6.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     7.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     7.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.531     9.522    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X6Y16         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.245     9.767    
                         clock uncertainty           -0.061     9.706    
    RAMB36_X6Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[12])
                                                     -0.543     9.163    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.163    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/din_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clockwiz rise@5.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.259ns (5.693%)  route 4.291ns (94.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 9.515 - 5.000 ) 
    Source Clock Delay      (SCD):    4.437ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.213     4.437    Data_Checker_Inst/data_aggregator_inst/clk_out5
    SLICE_X50Y183        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/din_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y183        FDRE (Prop_fdre_C_Q)         0.259     4.696 r  Data_Checker_Inst/data_aggregator_inst/din_reg[85]/Q
                         net (fo=32, routed)          4.291     8.986    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/din[25]
    RAMB36_X4Y16         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     9.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     6.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     7.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     7.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.524     9.515    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y16         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.245     9.760    
                         clock uncertainty           -0.061     9.699    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                     -0.543     9.156    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/din_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clockwiz rise@5.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 0.259ns (5.874%)  route 4.150ns (94.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 9.445 - 5.000 ) 
    Source Clock Delay      (SCD):    4.504ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.280     4.504    Data_Checker_Inst/data_aggregator_inst/clk_out5
    SLICE_X42Y187        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/din_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y187        FDRE (Prop_fdre_C_Q)         0.259     4.763 r  Data_Checker_Inst/data_aggregator_inst/din_reg[69]/Q
                         net (fo=32, routed)          4.150     8.913    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/din[18]
    RAMB36_X2Y13         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     9.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     6.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     7.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     7.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.454     9.445    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y13         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.245     9.690    
                         clock uncertainty           -0.061     9.629    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                     -0.543     9.086    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/din_reg[254]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clockwiz rise@5.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.223ns (4.935%)  route 4.295ns (95.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 9.515 - 5.000 ) 
    Source Clock Delay      (SCD):    4.462ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.238     4.462    Data_Checker_Inst/data_aggregator_inst/clk_out5
    SLICE_X103Y195       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/din_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y195       FDRE (Prop_fdre_C_Q)         0.223     4.685 r  Data_Checker_Inst/data_aggregator_inst/din_reg[254]/Q
                         net (fo=32, routed)          4.295     8.980    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/din[70]
    RAMB36_X5Y15         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     9.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     6.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     7.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     7.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.524     9.515    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y15         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.245     9.760    
                         clock uncertainty           -0.061     9.699    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[7])
                                                     -0.543     9.156    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  0.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clockwiz rise@0.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.100ns (21.231%)  route 0.371ns (78.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.559     2.035    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X115Y199       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y199       FDRE (Prop_fdre_C_Q)         0.100     2.135 r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=11, routed)          0.371     2.506    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/Q[4]
    RAMB36_X3Y40         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.778     2.407    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y40         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.153     2.254    
    RAMB36_X3Y40         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.437    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clockwiz rise@0.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.368%)  route 0.234ns (64.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.545     2.021    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y201       FDSE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y201       FDSE (Prop_fdse_C_Q)         0.100     2.121 r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.234     2.355    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X113Y199       LUT6 (Prop_lut6_I2_O)        0.028     2.383 r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.383    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0[5]
    SLICE_X113Y199       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.759     2.389    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y199       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.153     2.235    
    SLICE_X113Y199       FDRE (Hold_fdre_C_D)         0.060     2.295    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clockwiz rise@0.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.118ns (37.576%)  route 0.196ns (62.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.599     2.075    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X104Y120       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y120       FDRE (Prop_fdre_C_Q)         0.118     2.193 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__4/Q
                         net (fo=16, routed)          0.196     2.389    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2[5]
    RAMB36_X3Y24         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.846     2.475    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y24         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.359     2.116    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.299    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clockwiz rise@0.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.150ns (37.108%)  route 0.254ns (62.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.545     2.021    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X114Y201       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y201       FDRE (Prop_fdre_C_Q)         0.118     2.139 r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=11, routed)          0.254     2.394    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[8]
    SLICE_X118Y197       LUT2 (Prop_lut2_I0_O)        0.032     2.426 r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[7]_i_1/O
                         net (fo=1, routed)           0.000     2.426    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[7]
    SLICE_X118Y197       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.760     2.390    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X118Y197       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                         clock pessimism             -0.153     2.236    
    SLICE_X118Y197       FDRE (Hold_fdre_C_D)         0.096     2.332    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clockwiz rise@0.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.118ns (36.594%)  route 0.204ns (63.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.609     2.085    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X104Y100       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.118     2.203 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__3/Q
                         net (fo=16, routed)          0.204     2.408    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2[1]
    RAMB36_X3Y20         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.859     2.488    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y20         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.359     2.129    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.312    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clockwiz rise@0.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.118ns (36.593%)  route 0.204ns (63.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.609     2.085    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X104Y100       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.118     2.203 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__3/Q
                         net (fo=16, routed)          0.204     2.408    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2[0]
    RAMB36_X3Y20         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.859     2.488    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y20         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.359     2.129    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.312    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clockwiz rise@0.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.118ns (36.506%)  route 0.205ns (63.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.609     2.085    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X104Y100       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.118     2.203 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep__3/Q
                         net (fo=16, routed)          0.205     2.409    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2[3]
    RAMB36_X3Y20         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.859     2.488    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y20         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.359     2.129    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.312    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clockwiz rise@0.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.118ns (36.480%)  route 0.205ns (63.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.609     2.085    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X104Y100       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.118     2.203 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_rep__3/Q
                         net (fo=16, routed)          0.205     2.409    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2[6]
    RAMB36_X3Y20         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.859     2.488    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y20         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.359     2.129    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.312    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clockwiz rise@0.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.118ns (20.572%)  route 0.456ns (79.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.609     2.085    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X104Y100       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.118     2.203 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep__3/Q
                         net (fo=16, routed)          0.456     2.659    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_2[3]
    RAMB36_X3Y19         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.930     2.559    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y19         RAMB36E1                                     r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.181     2.378    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.561    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clockwiz rise@0.000ns - clk_out5_clockwiz rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.371%)  route 0.112ns (48.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.528     2.004    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/rd_clk
    SLICE_X66Y174        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y174        FDRE (Prop_fdre_C_Q)         0.118     2.122 r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.112     2.234    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X66Y175        SRL16E                                       r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.725     2.355    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/rd_clk
    SLICE_X66Y175        SRL16E                                       r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.321     2.033    
    SLICE_X66Y175        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.135    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clockwiz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y28     Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X6Y17     Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X5Y19     Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X6Y16     Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X5Y18     Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X5Y15     Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X4Y17     Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X5Y16     Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X5Y17     Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X3Y16     Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X38Y186    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X38Y186    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X66Y175    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X66Y175    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X62Y184    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X62Y184    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X66Y191    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X66Y191    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X66Y191    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X66Y191    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X38Y186    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X38Y186    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X66Y175    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X66Y175    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X62Y184    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X62Y184    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X66Y191    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X66Y191    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X66Y191    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X66Y191    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clockwiz
  To Clock:  clkfbout_clockwiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clockwiz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y12   global_clock_reset_inst/clockwiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk
  To Clock:  RGMII_RXC

Setup :            0  Failing Endpoints,  Worst Slack        0.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 RGMII_RXD[0]
                            (input port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 2.121ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 9.428 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    U30                                               0.000    -1.500 r  RGMII_RXD[0] (IN)
                         net (fo=0)                   0.000    -1.500    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830    -0.670 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.670    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd_ibuf_0
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.291     0.621 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.621    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd_delay_0
    ILOGIC_X0Y119        IDDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.828    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     1.310 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.118     1.428    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y119        IDDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.428    
                         clock uncertainty           -0.025     1.403    
    ILOGIC_X0Y119        IDDR (Setup_iddr_C_D)       -0.003     1.400    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.400    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 RGMII_RX_CTL
                            (input port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC fall@4.000ns - gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.109ns  (logic 2.109ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 13.425 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    R28                                               0.000     2.500 r  RGMII_RX_CTL (IN)
                         net (fo=0)                   0.000     2.500    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl
    R28                  IBUF (Prop_ibuf_I_O)         0.818     3.318 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     3.318    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.291     4.609 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.609    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y128        IDDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  RGMII_RXC (IN)
                         net (fo=0)                   0.000     4.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.828    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.310 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.115     5.425    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y128        IDDR                                         f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.425    
                         clock uncertainty           -0.025     5.400    
    ILOGIC_X0Y128        IDDR (Setup_iddr_C_D)       -0.003     5.397    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.397    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 RGMII_RXD[3]
                            (input port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC fall@4.000ns - gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.102ns  (logic 2.102ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 13.423 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U28                                               0.000     2.500 r  RGMII_RXD[3] (IN)
                         net (fo=0)                   0.000     2.500    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd[3]
    U28                  IBUF (Prop_ibuf_I_O)         0.811     3.311 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.311    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd_ibuf_3
    IDELAY_X0Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.291     4.602 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.602    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd_delay_3
    ILOGIC_X0Y123        IDDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  RGMII_RXC (IN)
                         net (fo=0)                   0.000     4.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.828    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.310 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.113     5.423    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y123        IDDR                                         f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.423    
                         clock uncertainty           -0.025     5.398    
    ILOGIC_X0Y123        IDDR (Setup_iddr_C_D)       -0.003     5.395    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.395    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 RGMII_RXD[2]
                            (input port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 2.087ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    T25                                               0.000    -1.500 r  RGMII_RXD[2] (IN)
                         net (fo=0)                   0.000    -1.500    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd[2]
    T25                  IBUF (Prop_ibuf_I_O)         0.795    -0.705 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.705    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd_ibuf_2
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.291     0.587 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.587    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd_delay_2
    ILOGIC_X0Y122        IDDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.828    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     1.310 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.115     1.425    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y122        IDDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.425    
                         clock uncertainty           -0.025     1.400    
    ILOGIC_X0Y122        IDDR (Setup_iddr_C_D)       -0.003     1.397    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.397    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 RGMII_RXD[1]
                            (input port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 2.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    U25                                               0.000    -1.500 r  RGMII_RXD[1] (IN)
                         net (fo=0)                   0.000    -1.500    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd[1]
    U25                  IBUF (Prop_ibuf_I_O)         0.793    -0.707 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.707    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd_ibuf_1
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.291     0.584 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.584    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd_delay_1
    ILOGIC_X0Y121        IDDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.828    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     1.310 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.115     1.425    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y121        IDDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.425    
                         clock uncertainty           -0.025     1.400    
    ILOGIC_X0Y121        IDDR (Setup_iddr_C_D)       -0.003     1.397    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.397    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 RGMII_RXD[1]
                            (input port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RXC rise@-8.000ns - gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.319ns  (logic 2.319ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U25                                               0.000    -6.800 r  RGMII_RXD[1] (IN)
                         net (fo=0)                   0.000    -6.800    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.124    -5.676 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.676    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd_ibuf_1
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.195    -4.481 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.481    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd_delay_1
    ILOGIC_X0Y121        IDDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000    -8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.395    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -4.922    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y121        IDDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.922    
                         clock uncertainty            0.025    -4.897    
    ILOGIC_X0Y121        IDDR (Hold_iddr_C_D)         0.135    -4.762    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.762    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 RGMII_RXD[2]
                            (input port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RXC rise@-8.000ns - gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.322ns  (logic 2.322ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    T25                                               0.000    -6.800 r  RGMII_RXD[2] (IN)
                         net (fo=0)                   0.000    -6.800    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.126    -5.674 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.674    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd_ibuf_2
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.195    -4.478 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.478    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd_delay_2
    ILOGIC_X0Y122        IDDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000    -8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.395    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -4.922    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y122        IDDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.922    
                         clock uncertainty            0.025    -4.897    
    ILOGIC_X0Y122        IDDR (Hold_iddr_C_D)         0.135    -4.762    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.762    
                         arrival time                          -4.478    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 RGMII_RXD[3]
                            (input port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RXC fall@-4.000ns - gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 2.337ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 7.075 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    U28                                               0.000    -2.800 r  RGMII_RXD[3] (IN)
                         net (fo=0)                   0.000    -2.800    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.142    -1.658 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.658    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd_ibuf_3
    IDELAY_X0Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.195    -0.463 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.463    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd_delay_3
    ILOGIC_X0Y123        IDDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC fall edge)
                                                     -4.000    -4.000 f  
    U27                                               0.000    -4.000 f  RGMII_RXC (IN)
                         net (fo=0)                   0.000    -4.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -2.749 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.395    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -1.255 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.330    -0.925    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y123        IDDR                                         f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.925    
                         clock uncertainty            0.025    -0.900    
    ILOGIC_X0Y123        IDDR (Hold_iddr_C_D)         0.135    -0.765    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 RGMII_RX_CTL
                            (input port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RXC rise@-8.000ns - gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.344ns  (logic 2.344ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    R28                                               0.000    -6.800 r  RGMII_RX_CTL (IN)
                         net (fo=0)                   0.000    -6.800    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl
    R28                  IBUF (Prop_ibuf_I_O)         1.149    -5.651 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.651    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.195    -4.456 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -4.456    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y128        IDDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000    -8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.395    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -4.922    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y128        IDDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.922    
                         clock uncertainty            0.025    -4.897    
    ILOGIC_X0Y128        IDDR (Hold_iddr_C_D)         0.135    -4.762    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.762    
                         arrival time                          -4.456    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 RGMII_RXD[0]
                            (input port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RXC fall@-4.000ns - gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 2.355ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 7.082 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    U30                                               0.000    -2.800 r  RGMII_RXD[0] (IN)
                         net (fo=0)                   0.000    -2.800    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd[0]
    U30                  IBUF (Prop_ibuf_I_O)         1.160    -1.640 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.640    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd_ibuf_0
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.195    -0.445 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.445    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd_delay_0
    ILOGIC_X0Y119        IDDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC fall edge)
                                                     -4.000    -4.000 f  
    U27                                               0.000    -4.000 f  RGMII_RXC (IN)
                         net (fo=0)                   0.000    -4.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -2.749 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.395    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -1.255 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.337    -0.918    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y119        IDDR                                         f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.918    
                         clock uncertainty            0.025    -0.893    
    ILOGIC_X0Y119        IDDR (Hold_iddr_C_D)         0.135    -0.758    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.313    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clockwiz
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       19.256ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.655ns  (logic 0.236ns (36.058%)  route 0.419ns (63.942%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y149                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X50Y149        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.419     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X51Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X51Y150        FDCE (Setup_fdce_C_D)       -0.089    19.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.911    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                 19.256    

Slack (MET) :             19.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.676ns  (logic 0.236ns (34.902%)  route 0.440ns (65.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y154                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X50Y154        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.440     0.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X50Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X50Y156        FDCE (Setup_fdce_C_D)       -0.059    19.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.941    
                         arrival time                          -0.676    
  -------------------------------------------------------------------
                         slack                                 19.265    

Slack (MET) :             19.352ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.557ns  (logic 0.236ns (42.347%)  route 0.321ns (57.653%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X50Y150        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.321     0.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X48Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X48Y150        FDCE (Setup_fdce_C_D)       -0.091    19.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.909    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                 19.352    

Slack (MET) :             19.380ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.615ns  (logic 0.259ns (42.098%)  route 0.356ns (57.902%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X50Y150        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.356     0.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X49Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X49Y150        FDCE (Setup_fdce_C_D)       -0.005    19.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.995    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                 19.380    

Slack (MET) :             19.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.589ns  (logic 0.259ns (43.983%)  route 0.330ns (56.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y149                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X50Y149        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.330     0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X48Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X48Y150        FDCE (Setup_fdce_C_D)       -0.009    19.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                 19.402    

Slack (MET) :             19.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.507ns  (logic 0.204ns (40.245%)  route 0.303ns (59.755%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X51Y154        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.303     0.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X51Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X51Y156        FDCE (Setup_fdce_C_D)       -0.089    19.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.911    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                 19.404    

Slack (MET) :             19.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.569ns  (logic 0.259ns (45.547%)  route 0.310ns (54.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y154                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X50Y154        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.310     0.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X50Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X50Y156        FDCE (Setup_fdce_C_D)        0.021    20.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         20.021    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                 19.452    

Slack (MET) :             19.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.526ns  (logic 0.223ns (42.408%)  route 0.303ns (57.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X51Y154        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.303     0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X51Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X51Y155        FDCE (Setup_fdce_C_D)       -0.009    19.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                 19.465    





---------------------------------------------------------------------------------------------------
From Clock:  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  To Clock:  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        20.803ns  (logic 3.626ns (17.431%)  route 17.177ns (82.569%))
  Logic Levels:           48  (CARRY4=4 LUT2=16 LUT3=3 LUT4=7 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 26.985 - 25.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.218     2.193    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y187        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y187        FDRE (Prop_fdre_C_Q)         0.259     2.452 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/Q
                         net (fo=8, routed)           0.508     2.960    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]_0
    SLICE_X54Y188        LUT2 (Prop_lut2_I0_O)        0.043     3.003 r  Data_Source_Inst/DataX0Y3_inst/match_injectErrorCount_carry_i_4__1/O
                         net (fo=1, routed)           0.000     3.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[190]_0[0]
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.249 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry/CO[3]
                         net (fo=1, routed)           0.000     3.249    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry_n_1
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.303 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.303    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0_n_1
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.357 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.357    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1_n_1
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     3.514 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__2/O[3]
                         net (fo=9, routed)           0.632     4.145    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount[15]
    SLICE_X49Y191        LUT5 (Prop_lut5_I3_O)        0.120     4.265 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     4.852    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     4.902 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     5.144    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     5.278 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     5.632    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     5.675 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     5.908    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     5.951 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     6.262    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     6.305 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     6.666    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     6.709 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484     7.193    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051     7.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378     7.622    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134     7.756 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538     8.294    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046     8.340 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259     8.600    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134     8.734 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308     9.042    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043     9.085 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336     9.421    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.464 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113     9.577    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043     9.620 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    10.064    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    10.107 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    10.685    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    10.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    11.109    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    11.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    11.543    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    11.586 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    11.982    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    12.025 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    12.233    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    12.276 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    12.654    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    12.697 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    13.165    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    13.208 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    13.579    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    13.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    13.977    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    14.020 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    14.467    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    14.510 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    14.766    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    14.809 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    15.357    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    15.400 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    15.741    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    15.790 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    16.245    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    16.387 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    16.748    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    16.883 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    17.370    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    17.413 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    17.837    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    17.888 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    18.431    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    18.565 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    19.055    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    19.102 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    19.549    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    19.690 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    20.110    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    20.242 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    20.592    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    20.635 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    21.080    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    21.123 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    21.329    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    21.372 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.358    21.730    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X54Y208        LUT2 (Prop_lut2_I1_O)        0.043    21.773 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5/O
                         net (fo=8, routed)           0.219    21.992    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5_n_1
    SLICE_X56Y208        LUT6 (Prop_lut6_I3_O)        0.043    22.035 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5/O
                         net (fo=5, routed)           0.382    22.417    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5_n_1
    SLICE_X53Y207        LUT2 (Prop_lut2_I1_O)        0.043    22.460 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5/O
                         net (fo=7, routed)           0.486    22.946    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5_n_1
    SLICE_X54Y208        LUT4 (Prop_lut4_I0_O)        0.050    22.996 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[4]_i_1__5/O
                         net (fo=1, routed)           0.000    22.996    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[4]
    SLICE_X54Y208        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.073    26.985    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X54Y208        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[4]/C
                         clock pessimism              0.000    26.985    
                         clock uncertainty           -0.035    26.950    
    SLICE_X54Y208        FDRE (Setup_fdre_C_D)        0.086    27.036    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[4]
  -------------------------------------------------------------------
                         required time                         27.036    
                         arrival time                         -22.996    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        20.770ns  (logic 3.619ns (17.424%)  route 17.151ns (82.576%))
  Logic Levels:           48  (CARRY4=4 LUT2=16 LUT3=3 LUT4=7 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 26.986 - 25.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.218     2.193    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y187        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y187        FDRE (Prop_fdre_C_Q)         0.259     2.452 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/Q
                         net (fo=8, routed)           0.508     2.960    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]_0
    SLICE_X54Y188        LUT2 (Prop_lut2_I0_O)        0.043     3.003 r  Data_Source_Inst/DataX0Y3_inst/match_injectErrorCount_carry_i_4__1/O
                         net (fo=1, routed)           0.000     3.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[190]_0[0]
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.249 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry/CO[3]
                         net (fo=1, routed)           0.000     3.249    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry_n_1
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.303 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.303    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0_n_1
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.357 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.357    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1_n_1
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     3.514 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__2/O[3]
                         net (fo=9, routed)           0.632     4.145    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount[15]
    SLICE_X49Y191        LUT5 (Prop_lut5_I3_O)        0.120     4.265 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     4.852    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     4.902 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     5.144    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     5.278 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     5.632    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     5.675 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     5.908    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     5.951 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     6.262    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     6.305 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     6.666    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     6.709 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484     7.193    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051     7.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378     7.622    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134     7.756 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538     8.294    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046     8.340 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259     8.600    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134     8.734 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308     9.042    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043     9.085 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336     9.421    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.464 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113     9.577    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043     9.620 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    10.064    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    10.107 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    10.685    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    10.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    11.109    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    11.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    11.543    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    11.586 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    11.982    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    12.025 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    12.233    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    12.276 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    12.654    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    12.697 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    13.165    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    13.208 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    13.579    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    13.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    13.977    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    14.020 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    14.467    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    14.510 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    14.766    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    14.809 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    15.357    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    15.400 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    15.741    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    15.790 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    16.245    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    16.387 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    16.748    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    16.883 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    17.370    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    17.413 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    17.837    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    17.888 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    18.431    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    18.565 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    19.055    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    19.102 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    19.549    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    19.690 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    20.110    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    20.242 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    20.592    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    20.635 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    21.080    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    21.123 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    21.329    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    21.372 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.358    21.730    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X54Y208        LUT2 (Prop_lut2_I1_O)        0.043    21.773 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5/O
                         net (fo=8, routed)           0.219    21.992    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5_n_1
    SLICE_X56Y208        LUT6 (Prop_lut6_I3_O)        0.043    22.035 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5/O
                         net (fo=5, routed)           0.382    22.417    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5_n_1
    SLICE_X53Y207        LUT2 (Prop_lut2_I1_O)        0.043    22.460 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5/O
                         net (fo=7, routed)           0.460    22.920    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5_n_1
    SLICE_X50Y207        LUT4 (Prop_lut4_I3_O)        0.043    22.963 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[7]_i_1__5/O
                         net (fo=1, routed)           0.000    22.963    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[7]
    SLICE_X50Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.074    26.986    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X50Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[7]/C
                         clock pessimism              0.000    26.986    
                         clock uncertainty           -0.035    26.951    
    SLICE_X50Y207        FDRE (Setup_fdre_C_D)        0.065    27.016    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[7]
  -------------------------------------------------------------------
                         required time                         27.016    
                         arrival time                         -22.963    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        20.682ns  (logic 3.619ns (17.498%)  route 17.063ns (82.502%))
  Logic Levels:           48  (CARRY4=4 LUT2=16 LUT3=3 LUT4=7 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 26.986 - 25.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.218     2.193    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y187        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y187        FDRE (Prop_fdre_C_Q)         0.259     2.452 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/Q
                         net (fo=8, routed)           0.508     2.960    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]_0
    SLICE_X54Y188        LUT2 (Prop_lut2_I0_O)        0.043     3.003 r  Data_Source_Inst/DataX0Y3_inst/match_injectErrorCount_carry_i_4__1/O
                         net (fo=1, routed)           0.000     3.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[190]_0[0]
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.249 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry/CO[3]
                         net (fo=1, routed)           0.000     3.249    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry_n_1
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.303 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.303    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0_n_1
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.357 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.357    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1_n_1
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     3.514 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__2/O[3]
                         net (fo=9, routed)           0.632     4.145    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount[15]
    SLICE_X49Y191        LUT5 (Prop_lut5_I3_O)        0.120     4.265 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     4.852    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     4.902 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     5.144    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     5.278 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     5.632    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     5.675 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     5.908    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     5.951 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     6.262    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     6.305 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     6.666    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     6.709 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484     7.193    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051     7.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378     7.622    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134     7.756 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538     8.294    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046     8.340 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259     8.600    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134     8.734 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308     9.042    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043     9.085 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336     9.421    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.464 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113     9.577    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043     9.620 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    10.064    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    10.107 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    10.685    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    10.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    11.109    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    11.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    11.543    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    11.586 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    11.982    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    12.025 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    12.233    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    12.276 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    12.654    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    12.697 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    13.165    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    13.208 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    13.579    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    13.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    13.977    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    14.020 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    14.467    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    14.510 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    14.766    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    14.809 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    15.357    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    15.400 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    15.741    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    15.790 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    16.245    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    16.387 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    16.748    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    16.883 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    17.370    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    17.413 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    17.837    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    17.888 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    18.431    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    18.565 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    19.055    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    19.102 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    19.549    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    19.690 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    20.110    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    20.242 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    20.592    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    20.635 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    21.080    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    21.123 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    21.329    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    21.372 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.358    21.730    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X54Y208        LUT2 (Prop_lut2_I1_O)        0.043    21.773 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5/O
                         net (fo=8, routed)           0.219    21.992    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5_n_1
    SLICE_X56Y208        LUT6 (Prop_lut6_I3_O)        0.043    22.035 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5/O
                         net (fo=5, routed)           0.382    22.417    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5_n_1
    SLICE_X53Y207        LUT2 (Prop_lut2_I1_O)        0.043    22.460 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5/O
                         net (fo=7, routed)           0.373    22.832    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5_n_1
    SLICE_X53Y208        LUT4 (Prop_lut4_I0_O)        0.043    22.875 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[8]_i_1__5/O
                         net (fo=1, routed)           0.000    22.875    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[8]
    SLICE_X53Y208        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.074    26.986    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X53Y208        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[8]/C
                         clock pessimism              0.000    26.986    
                         clock uncertainty           -0.035    26.951    
    SLICE_X53Y208        FDRE (Setup_fdre_C_D)        0.034    26.985    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[8]
  -------------------------------------------------------------------
                         required time                         26.985    
                         arrival time                         -22.875    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        20.668ns  (logic 3.619ns (17.510%)  route 17.049ns (82.490%))
  Logic Levels:           48  (CARRY4=4 LUT2=16 LUT3=3 LUT4=6 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 26.985 - 25.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.218     2.193    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y187        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y187        FDRE (Prop_fdre_C_Q)         0.259     2.452 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/Q
                         net (fo=8, routed)           0.508     2.960    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]_0
    SLICE_X54Y188        LUT2 (Prop_lut2_I0_O)        0.043     3.003 r  Data_Source_Inst/DataX0Y3_inst/match_injectErrorCount_carry_i_4__1/O
                         net (fo=1, routed)           0.000     3.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[190]_0[0]
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.249 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry/CO[3]
                         net (fo=1, routed)           0.000     3.249    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry_n_1
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.303 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.303    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0_n_1
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.357 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.357    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1_n_1
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     3.514 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__2/O[3]
                         net (fo=9, routed)           0.632     4.145    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount[15]
    SLICE_X49Y191        LUT5 (Prop_lut5_I3_O)        0.120     4.265 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     4.852    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     4.902 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     5.144    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     5.278 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     5.632    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     5.675 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     5.908    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     5.951 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     6.262    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     6.305 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     6.666    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     6.709 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484     7.193    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051     7.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378     7.622    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134     7.756 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538     8.294    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046     8.340 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259     8.600    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134     8.734 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308     9.042    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043     9.085 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336     9.421    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.464 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113     9.577    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043     9.620 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    10.064    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    10.107 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    10.685    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    10.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    11.109    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    11.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    11.543    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    11.586 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    11.982    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    12.025 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    12.233    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    12.276 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    12.654    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    12.697 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    13.165    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    13.208 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    13.579    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    13.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    13.977    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    14.020 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    14.467    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    14.510 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    14.766    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    14.809 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    15.357    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    15.400 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    15.741    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    15.790 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    16.245    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    16.387 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    16.748    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    16.883 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    17.370    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    17.413 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    17.837    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    17.888 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    18.431    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    18.565 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    19.055    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    19.102 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    19.549    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    19.690 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    20.110    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    20.242 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    20.592    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    20.635 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    21.080    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    21.123 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    21.329    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    21.372 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.358    21.730    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X54Y208        LUT2 (Prop_lut2_I1_O)        0.043    21.773 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5/O
                         net (fo=8, routed)           0.219    21.992    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5_n_1
    SLICE_X56Y208        LUT6 (Prop_lut6_I3_O)        0.043    22.035 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5/O
                         net (fo=5, routed)           0.334    22.368    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5_n_1
    SLICE_X51Y206        LUT2 (Prop_lut2_I1_O)        0.043    22.411 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_5__5/O
                         net (fo=4, routed)           0.407    22.818    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_5__5_n_1
    SLICE_X54Y208        LUT6 (Prop_lut6_I5_O)        0.043    22.861 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_1__5/O
                         net (fo=1, routed)           0.000    22.861    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[12]
    SLICE_X54Y208        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.073    26.985    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X54Y208        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[12]/C
                         clock pessimism              0.000    26.985    
                         clock uncertainty           -0.035    26.950    
    SLICE_X54Y208        FDRE (Setup_fdre_C_D)        0.064    27.014    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[12]
  -------------------------------------------------------------------
                         required time                         27.014    
                         arrival time                         -22.861    
  -------------------------------------------------------------------
                         slack                                  4.152    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        20.655ns  (logic 3.627ns (17.560%)  route 17.028ns (82.440%))
  Logic Levels:           48  (CARRY4=4 LUT2=16 LUT3=4 LUT4=6 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 26.986 - 25.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.218     2.193    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y187        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y187        FDRE (Prop_fdre_C_Q)         0.259     2.452 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/Q
                         net (fo=8, routed)           0.508     2.960    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]_0
    SLICE_X54Y188        LUT2 (Prop_lut2_I0_O)        0.043     3.003 r  Data_Source_Inst/DataX0Y3_inst/match_injectErrorCount_carry_i_4__1/O
                         net (fo=1, routed)           0.000     3.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[190]_0[0]
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.249 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry/CO[3]
                         net (fo=1, routed)           0.000     3.249    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry_n_1
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.303 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.303    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0_n_1
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.357 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.357    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1_n_1
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     3.514 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__2/O[3]
                         net (fo=9, routed)           0.632     4.145    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount[15]
    SLICE_X49Y191        LUT5 (Prop_lut5_I3_O)        0.120     4.265 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     4.852    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     4.902 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     5.144    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     5.278 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     5.632    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     5.675 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     5.908    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     5.951 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     6.262    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     6.305 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     6.666    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     6.709 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484     7.193    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051     7.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378     7.622    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134     7.756 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538     8.294    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046     8.340 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259     8.600    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134     8.734 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308     9.042    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043     9.085 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336     9.421    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.464 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113     9.577    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043     9.620 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    10.064    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    10.107 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    10.685    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    10.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    11.109    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    11.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    11.543    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    11.586 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    11.982    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    12.025 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    12.233    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    12.276 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    12.654    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    12.697 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    13.165    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    13.208 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    13.579    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    13.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    13.977    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    14.020 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    14.467    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    14.510 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    14.766    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    14.809 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    15.357    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    15.400 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    15.741    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    15.790 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    16.245    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    16.387 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    16.748    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    16.883 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    17.370    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    17.413 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    17.837    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    17.888 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    18.431    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    18.565 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    19.055    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    19.102 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    19.549    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    19.690 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    20.110    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    20.242 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    20.592    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    20.635 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    21.080    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    21.123 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    21.329    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    21.372 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.358    21.730    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X54Y208        LUT2 (Prop_lut2_I1_O)        0.043    21.773 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5/O
                         net (fo=8, routed)           0.219    21.992    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5_n_1
    SLICE_X56Y208        LUT6 (Prop_lut6_I3_O)        0.043    22.035 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5/O
                         net (fo=5, routed)           0.334    22.368    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5_n_1
    SLICE_X51Y206        LUT2 (Prop_lut2_I1_O)        0.043    22.411 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_5__5/O
                         net (fo=4, routed)           0.385    22.797    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_5__5_n_1
    SLICE_X51Y207        LUT3 (Prop_lut3_I2_O)        0.051    22.848 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[2]_i_1__5/O
                         net (fo=1, routed)           0.000    22.848    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[2]
    SLICE_X51Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.074    26.986    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X51Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[2]/C
                         clock pessimism              0.000    26.986    
                         clock uncertainty           -0.035    26.951    
    SLICE_X51Y207        FDRE (Setup_fdre_C_D)        0.058    27.009    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[2]
  -------------------------------------------------------------------
                         required time                         27.009    
                         arrival time                         -22.848    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        20.631ns  (logic 3.619ns (17.542%)  route 17.012ns (82.458%))
  Logic Levels:           48  (CARRY4=4 LUT2=17 LUT3=3 LUT4=6 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 26.986 - 25.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.218     2.193    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y187        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y187        FDRE (Prop_fdre_C_Q)         0.259     2.452 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/Q
                         net (fo=8, routed)           0.508     2.960    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]_0
    SLICE_X54Y188        LUT2 (Prop_lut2_I0_O)        0.043     3.003 r  Data_Source_Inst/DataX0Y3_inst/match_injectErrorCount_carry_i_4__1/O
                         net (fo=1, routed)           0.000     3.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[190]_0[0]
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.249 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry/CO[3]
                         net (fo=1, routed)           0.000     3.249    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry_n_1
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.303 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.303    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0_n_1
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.357 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.357    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1_n_1
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     3.514 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__2/O[3]
                         net (fo=9, routed)           0.632     4.145    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount[15]
    SLICE_X49Y191        LUT5 (Prop_lut5_I3_O)        0.120     4.265 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     4.852    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     4.902 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     5.144    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     5.278 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     5.632    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     5.675 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     5.908    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     5.951 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     6.262    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     6.305 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     6.666    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     6.709 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484     7.193    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051     7.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378     7.622    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134     7.756 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538     8.294    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046     8.340 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259     8.600    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134     8.734 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308     9.042    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043     9.085 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336     9.421    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.464 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113     9.577    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043     9.620 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    10.064    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    10.107 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    10.685    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    10.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    11.109    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    11.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    11.543    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    11.586 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    11.982    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    12.025 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    12.233    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    12.276 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    12.654    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    12.697 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    13.165    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    13.208 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    13.579    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    13.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    13.977    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    14.020 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    14.467    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    14.510 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    14.766    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    14.809 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    15.357    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    15.400 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    15.741    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    15.790 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    16.245    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    16.387 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    16.748    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    16.883 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    17.370    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    17.413 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    17.837    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    17.888 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    18.431    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    18.565 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    19.055    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    19.102 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    19.549    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    19.690 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    20.110    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    20.242 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    20.592    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    20.635 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    21.080    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    21.123 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    21.329    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    21.372 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.358    21.730    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X54Y208        LUT2 (Prop_lut2_I1_O)        0.043    21.773 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5/O
                         net (fo=8, routed)           0.219    21.992    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5_n_1
    SLICE_X56Y208        LUT6 (Prop_lut6_I3_O)        0.043    22.035 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5/O
                         net (fo=5, routed)           0.334    22.368    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5_n_1
    SLICE_X51Y206        LUT2 (Prop_lut2_I1_O)        0.043    22.411 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_5__5/O
                         net (fo=4, routed)           0.369    22.781    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_5__5_n_1
    SLICE_X51Y206        LUT2 (Prop_lut2_I0_O)        0.043    22.824 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[1]_i_1__5/O
                         net (fo=1, routed)           0.000    22.824    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[1]
    SLICE_X51Y206        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.074    26.986    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X51Y206        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[1]/C
                         clock pessimism              0.000    26.986    
                         clock uncertainty           -0.035    26.951    
    SLICE_X51Y206        FDRE (Setup_fdre_C_D)        0.034    26.985    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.985    
                         arrival time                         -22.824    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        20.625ns  (logic 3.619ns (17.547%)  route 17.006ns (82.453%))
  Logic Levels:           48  (CARRY4=4 LUT2=16 LUT3=3 LUT4=6 LUT5=7 LUT6=12)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 26.986 - 25.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.218     2.193    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y187        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y187        FDRE (Prop_fdre_C_Q)         0.259     2.452 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/Q
                         net (fo=8, routed)           0.508     2.960    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]_0
    SLICE_X54Y188        LUT2 (Prop_lut2_I0_O)        0.043     3.003 r  Data_Source_Inst/DataX0Y3_inst/match_injectErrorCount_carry_i_4__1/O
                         net (fo=1, routed)           0.000     3.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[190]_0[0]
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.249 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry/CO[3]
                         net (fo=1, routed)           0.000     3.249    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry_n_1
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.303 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.303    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0_n_1
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.357 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.357    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1_n_1
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     3.514 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__2/O[3]
                         net (fo=9, routed)           0.632     4.145    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount[15]
    SLICE_X49Y191        LUT5 (Prop_lut5_I3_O)        0.120     4.265 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     4.852    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     4.902 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     5.144    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     5.278 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     5.632    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     5.675 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     5.908    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     5.951 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     6.262    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     6.305 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     6.666    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     6.709 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484     7.193    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051     7.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378     7.622    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134     7.756 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538     8.294    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046     8.340 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259     8.600    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134     8.734 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308     9.042    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043     9.085 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336     9.421    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.464 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113     9.577    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043     9.620 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    10.064    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    10.107 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    10.685    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    10.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    11.109    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    11.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    11.543    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    11.586 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    11.982    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    12.025 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    12.233    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    12.276 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    12.654    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    12.697 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    13.165    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    13.208 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    13.579    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    13.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    13.977    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    14.020 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    14.467    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    14.510 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    14.766    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    14.809 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    15.357    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    15.400 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    15.741    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    15.790 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    16.245    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    16.387 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    16.748    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    16.883 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    17.370    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    17.413 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    17.837    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    17.888 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    18.431    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    18.565 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    19.055    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    19.102 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    19.549    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    19.690 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    20.110    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    20.242 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    20.592    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    20.635 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    21.080    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    21.123 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    21.329    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    21.372 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.358    21.730    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X54Y208        LUT2 (Prop_lut2_I1_O)        0.043    21.773 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5/O
                         net (fo=8, routed)           0.219    21.992    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5_n_1
    SLICE_X56Y208        LUT6 (Prop_lut6_I3_O)        0.043    22.035 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5/O
                         net (fo=5, routed)           0.382    22.417    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5_n_1
    SLICE_X53Y207        LUT2 (Prop_lut2_I1_O)        0.043    22.460 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5/O
                         net (fo=7, routed)           0.315    22.775    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5_n_1
    SLICE_X51Y207        LUT5 (Prop_lut5_I4_O)        0.043    22.818 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[10]_i_1__3/O
                         net (fo=1, routed)           0.000    22.818    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[10]
    SLICE_X51Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.074    26.986    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X51Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[10]/C
                         clock pessimism              0.000    26.986    
                         clock uncertainty           -0.035    26.951    
    SLICE_X51Y207        FDRE (Setup_fdre_C_D)        0.033    26.984    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[10]
  -------------------------------------------------------------------
                         required time                         26.984    
                         arrival time                         -22.818    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        20.621ns  (logic 3.619ns (17.550%)  route 17.002ns (82.450%))
  Logic Levels:           48  (CARRY4=4 LUT2=16 LUT3=3 LUT4=6 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 26.986 - 25.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.218     2.193    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y187        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y187        FDRE (Prop_fdre_C_Q)         0.259     2.452 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/Q
                         net (fo=8, routed)           0.508     2.960    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]_0
    SLICE_X54Y188        LUT2 (Prop_lut2_I0_O)        0.043     3.003 r  Data_Source_Inst/DataX0Y3_inst/match_injectErrorCount_carry_i_4__1/O
                         net (fo=1, routed)           0.000     3.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[190]_0[0]
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.249 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry/CO[3]
                         net (fo=1, routed)           0.000     3.249    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry_n_1
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.303 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.303    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0_n_1
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.357 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.357    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1_n_1
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     3.514 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__2/O[3]
                         net (fo=9, routed)           0.632     4.145    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount[15]
    SLICE_X49Y191        LUT5 (Prop_lut5_I3_O)        0.120     4.265 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     4.852    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     4.902 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     5.144    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     5.278 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     5.632    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     5.675 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     5.908    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     5.951 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     6.262    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     6.305 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     6.666    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     6.709 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484     7.193    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051     7.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378     7.622    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134     7.756 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538     8.294    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046     8.340 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259     8.600    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134     8.734 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308     9.042    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043     9.085 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336     9.421    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.464 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113     9.577    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043     9.620 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    10.064    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    10.107 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    10.685    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    10.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    11.109    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    11.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    11.543    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    11.586 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    11.982    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    12.025 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    12.233    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    12.276 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    12.654    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    12.697 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    13.165    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    13.208 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    13.579    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    13.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    13.977    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    14.020 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    14.467    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    14.510 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    14.766    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    14.809 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    15.357    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    15.400 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    15.741    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    15.790 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    16.245    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    16.387 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    16.748    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    16.883 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    17.370    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    17.413 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    17.837    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    17.888 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    18.431    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    18.565 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    19.055    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    19.102 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    19.549    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    19.690 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    20.110    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    20.242 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    20.592    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    20.635 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    21.080    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    21.123 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    21.329    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    21.372 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.358    21.730    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X54Y208        LUT2 (Prop_lut2_I1_O)        0.043    21.773 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5/O
                         net (fo=8, routed)           0.219    21.992    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5_n_1
    SLICE_X56Y208        LUT6 (Prop_lut6_I3_O)        0.043    22.035 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5/O
                         net (fo=5, routed)           0.382    22.417    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5_n_1
    SLICE_X53Y207        LUT2 (Prop_lut2_I1_O)        0.043    22.460 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5/O
                         net (fo=7, routed)           0.311    22.771    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5_n_1
    SLICE_X53Y208        LUT6 (Prop_lut6_I0_O)        0.043    22.814 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[11]_i_1__5/O
                         net (fo=1, routed)           0.000    22.814    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[11]
    SLICE_X53Y208        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.074    26.986    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X53Y208        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[11]/C
                         clock pessimism              0.000    26.986    
                         clock uncertainty           -0.035    26.951    
    SLICE_X53Y208        FDRE (Setup_fdre_C_D)        0.034    26.985    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[11]
  -------------------------------------------------------------------
                         required time                         26.985    
                         arrival time                         -22.814    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        20.644ns  (logic 3.619ns (17.531%)  route 17.025ns (82.469%))
  Logic Levels:           48  (CARRY4=4 LUT2=16 LUT3=3 LUT4=6 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 26.986 - 25.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.218     2.193    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y187        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y187        FDRE (Prop_fdre_C_Q)         0.259     2.452 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/Q
                         net (fo=8, routed)           0.508     2.960    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]_0
    SLICE_X54Y188        LUT2 (Prop_lut2_I0_O)        0.043     3.003 r  Data_Source_Inst/DataX0Y3_inst/match_injectErrorCount_carry_i_4__1/O
                         net (fo=1, routed)           0.000     3.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[190]_0[0]
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.249 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry/CO[3]
                         net (fo=1, routed)           0.000     3.249    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry_n_1
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.303 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.303    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0_n_1
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.357 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.357    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1_n_1
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     3.514 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__2/O[3]
                         net (fo=9, routed)           0.632     4.145    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount[15]
    SLICE_X49Y191        LUT5 (Prop_lut5_I3_O)        0.120     4.265 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     4.852    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     4.902 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     5.144    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     5.278 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     5.632    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     5.675 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     5.908    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     5.951 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     6.262    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     6.305 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     6.666    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     6.709 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484     7.193    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051     7.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378     7.622    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134     7.756 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538     8.294    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046     8.340 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259     8.600    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134     8.734 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308     9.042    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043     9.085 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336     9.421    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.464 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113     9.577    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043     9.620 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    10.064    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    10.107 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    10.685    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    10.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    11.109    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    11.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    11.543    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    11.586 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    11.982    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    12.025 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    12.233    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    12.276 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    12.654    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    12.697 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    13.165    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    13.208 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    13.579    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    13.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    13.977    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    14.020 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    14.467    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    14.510 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    14.766    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    14.809 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    15.357    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    15.400 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    15.741    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    15.790 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    16.245    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    16.387 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    16.748    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    16.883 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    17.370    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    17.413 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    17.837    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    17.888 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    18.431    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    18.565 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    19.055    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    19.102 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    19.549    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    19.690 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    20.110    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    20.242 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    20.592    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    20.635 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    21.080    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    21.123 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    21.329    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    21.372 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.358    21.730    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X54Y208        LUT2 (Prop_lut2_I1_O)        0.043    21.773 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5/O
                         net (fo=8, routed)           0.219    21.992    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_5__5_n_1
    SLICE_X56Y208        LUT6 (Prop_lut6_I3_O)        0.043    22.035 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5/O
                         net (fo=5, routed)           0.382    22.417    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_2__5_n_1
    SLICE_X53Y207        LUT2 (Prop_lut2_I1_O)        0.043    22.460 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5/O
                         net (fo=7, routed)           0.334    22.794    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_2__5_n_1
    SLICE_X54Y207        LUT6 (Prop_lut6_I0_O)        0.043    22.837 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_1__5/O
                         net (fo=1, routed)           0.000    22.837    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[26]
    SLICE_X54Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.074    26.986    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X54Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[26]/C
                         clock pessimism              0.000    26.986    
                         clock uncertainty           -0.035    26.951    
    SLICE_X54Y207        FDRE (Setup_fdre_C_D)        0.066    27.017    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[26]
  -------------------------------------------------------------------
                         required time                         27.017    
                         arrival time                         -22.837    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@25.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        20.590ns  (logic 3.671ns (17.829%)  route 16.919ns (82.171%))
  Logic Levels:           47  (CARRY4=4 LUT2=15 LUT3=3 LUT4=7 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 26.986 - 25.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         1.218     2.193    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y187        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y187        FDRE (Prop_fdre_C_Q)         0.259     2.452 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]/Q
                         net (fo=8, routed)           0.508     2.960    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[0]_0
    SLICE_X54Y188        LUT2 (Prop_lut2_I0_O)        0.043     3.003 r  Data_Source_Inst/DataX0Y3_inst/match_injectErrorCount_carry_i_4__1/O
                         net (fo=1, routed)           0.000     3.003    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[190]_0[0]
    SLICE_X54Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.249 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry/CO[3]
                         net (fo=1, routed)           0.000     3.249    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry_n_1
    SLICE_X54Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.303 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.303    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0_n_1
    SLICE_X54Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.357 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.357    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__1_n_1
    SLICE_X54Y191        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     3.514 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__2/O[3]
                         net (fo=9, routed)           0.632     4.145    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount[15]
    SLICE_X49Y191        LUT5 (Prop_lut5_I3_O)        0.120     4.265 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_374__5/O
                         net (fo=10, routed)          0.586     4.852    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[6]_247[25]
    SLICE_X52Y191        LUT2 (Prop_lut2_I1_O)        0.050     4.902 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3/O
                         net (fo=2, routed)           0.242     5.144    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_405__3_n_1
    SLICE_X51Y191        LUT6 (Prop_lut6_I4_O)        0.134     5.278 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_373__4/O
                         net (fo=6, routed)           0.354     5.632    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[7]_248[27]
    SLICE_X51Y192        LUT4 (Prop_lut4_I1_O)        0.043     5.675 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5/O
                         net (fo=8, routed)           0.234     5.908    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_331__5_n_1
    SLICE_X50Y192        LUT6 (Prop_lut6_I5_O)        0.043     5.951 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_335__5/O
                         net (fo=9, routed)           0.311     6.262    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[8]_169[29]
    SLICE_X52Y192        LUT5 (Prop_lut5_I4_O)        0.043     6.305 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5/O
                         net (fo=4, routed)           0.361     6.666    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_360__5_n_1
    SLICE_X52Y193        LUT4 (Prop_lut4_I3_O)        0.043     6.709 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_307__5/O
                         net (fo=4, routed)           0.484     7.193    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[9]_249[27]
    SLICE_X54Y194        LUT2 (Prop_lut2_I1_O)        0.051     7.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5/O
                         net (fo=8, routed)           0.378     7.622    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_302__5_n_1
    SLICE_X55Y194        LUT3 (Prop_lut3_I2_O)        0.134     7.756 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_284__5/O
                         net (fo=9, routed)           0.538     8.294    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[10]_171[29]
    SLICE_X62Y192        LUT2 (Prop_lut2_I0_O)        0.046     8.340 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4/O
                         net (fo=3, routed)           0.259     8.600    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_287__4_n_1
    SLICE_X62Y192        LUT6 (Prop_lut6_I4_O)        0.134     8.734 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_239__5/O
                         net (fo=6, routed)           0.308     9.042    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[11]_170[28]
    SLICE_X67Y192        LUT4 (Prop_lut4_I1_O)        0.043     9.085 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5/O
                         net (fo=4, routed)           0.336     9.421    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_205__5_n_1
    SLICE_X65Y192        LUT5 (Prop_lut5_I4_O)        0.043     9.464 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_197__5/O
                         net (fo=7, routed)           0.113     9.577    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[12]_250[26]
    SLICE_X65Y192        LUT6 (Prop_lut6_I0_O)        0.043     9.620 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5/O
                         net (fo=6, routed)           0.444    10.064    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_186__5_n_1
    SLICE_X65Y193        LUT5 (Prop_lut5_I4_O)        0.043    10.107 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_200__5/O
                         net (fo=5, routed)           0.578    10.685    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[13]_251[28]
    SLICE_X68Y194        LUT2 (Prop_lut2_I0_O)        0.053    10.738 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5/O
                         net (fo=5, routed)           0.371    11.109    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_199__5_n_1
    SLICE_X69Y194        LUT2 (Prop_lut2_I0_O)        0.135    11.244 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5/O
                         net (fo=3, routed)           0.299    11.543    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_208__5_n_1
    SLICE_X67Y194        LUT6 (Prop_lut6_I5_O)        0.043    11.586 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_153__5/O
                         net (fo=8, routed)           0.396    11.982    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[14]_173[27]
    SLICE_X70Y196        LUT4 (Prop_lut4_I1_O)        0.043    12.025 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5/O
                         net (fo=6, routed)           0.208    12.233    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_142__5_n_1
    SLICE_X70Y197        LUT6 (Prop_lut6_I0_O)        0.043    12.276 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_128__5/O
                         net (fo=12, routed)          0.377    12.654    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[15]_172[26]
    SLICE_X64Y198        LUT6 (Prop_lut6_I3_O)        0.043    12.697 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_119__5/O
                         net (fo=5, routed)           0.469    13.165    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[16]_252[28]
    SLICE_X64Y198        LUT6 (Prop_lut6_I5_O)        0.043    13.208 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5/O
                         net (fo=4, routed)           0.371    13.579    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[16]_i_11__5_n_1
    SLICE_X64Y198        LUT6 (Prop_lut6_I0_O)        0.043    13.622 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5/O
                         net (fo=4, routed)           0.354    13.977    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_95__5_n_1
    SLICE_X65Y198        LUT5 (Prop_lut5_I1_O)        0.043    14.020 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5/O
                         net (fo=7, routed)           0.447    14.467    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_58__5_n_1
    SLICE_X64Y201        LUT3 (Prop_lut3_I2_O)        0.043    14.510 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_86__5/O
                         net (fo=6, routed)           0.256    14.766    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[18]_254[25]
    SLICE_X64Y201        LUT2 (Prop_lut2_I1_O)        0.043    14.809 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5/O
                         net (fo=3, routed)           0.548    15.357    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[9]_i_8__5_n_1
    SLICE_X63Y201        LUT3 (Prop_lut3_I2_O)        0.043    15.400 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[26]_i_9/O
                         net (fo=3, routed)           0.341    15.741    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[19]_174[24]
    SLICE_X62Y202        LUT2 (Prop_lut2_I0_O)        0.049    15.790 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22/O
                         net (fo=8, routed)           0.455    16.245    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_22_n_1
    SLICE_X64Y203        LUT2 (Prop_lut2_I0_O)        0.142    16.387 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5/O
                         net (fo=6, routed)           0.361    16.748    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_48__5_n_1
    SLICE_X62Y203        LUT5 (Prop_lut5_I3_O)        0.135    16.883 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5/O
                         net (fo=6, routed)           0.487    17.370    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_23__5_n_1
    SLICE_X62Y204        LUT4 (Prop_lut4_I2_O)        0.043    17.413 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[22]_i_5__5/O
                         net (fo=2, routed)           0.424    17.837    Data_Checker_Inst/dataPrbs7Check_inst/crc32_8[22]_177[30]
    SLICE_X56Y204        LUT2 (Prop_lut2_I0_O)        0.051    17.888 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5/O
                         net (fo=7, routed)           0.543    18.431    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_31__5_n_1
    SLICE_X58Y203        LUT6 (Prop_lut6_I2_O)        0.134    18.565 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5/O
                         net (fo=6, routed)           0.490    19.055    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[28]_i_7__5_n_1
    SLICE_X56Y204        LUT2 (Prop_lut2_I1_O)        0.047    19.102 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5/O
                         net (fo=5, routed)           0.447    19.549    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_7__5_n_1
    SLICE_X55Y204        LUT2 (Prop_lut2_I0_O)        0.141    19.690 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5/O
                         net (fo=3, routed)           0.421    20.110    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_17__5_n_1
    SLICE_X57Y205        LUT4 (Prop_lut4_I1_O)        0.132    20.242 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5/O
                         net (fo=7, routed)           0.350    20.592    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[31]_i_6__5_n_1
    SLICE_X55Y203        LUT2 (Prop_lut2_I0_O)        0.043    20.635 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5/O
                         net (fo=4, routed)           0.444    21.080    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[23]_i_3__5_n_1
    SLICE_X55Y205        LUT2 (Prop_lut2_I0_O)        0.043    21.123 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5/O
                         net (fo=4, routed)           0.207    21.329    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_6__5_n_1
    SLICE_X54Y206        LUT6 (Prop_lut6_I3_O)        0.043    21.372 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5/O
                         net (fo=7, routed)           0.331    21.703    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[12]_i_2__5_n_1
    SLICE_X55Y207        LUT6 (Prop_lut6_I1_O)        0.043    21.746 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[30]_i_5__5/O
                         net (fo=8, routed)           0.390    22.136    Data_Checker_Inst/dataPrbs7Check_inst/genblk1[27].CRC32_8gen_inst/p_89_in
    SLICE_X54Y207        LUT2 (Prop_lut2_I1_O)        0.047    22.183 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_2__5/O
                         net (fo=7, routed)           0.466    22.649    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[27]_i_2__5_n_1
    SLICE_X50Y207        LUT4 (Prop_lut4_I0_O)        0.134    22.783 r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg[5]_i_1__5/O
                         net (fo=1, routed)           0.000    22.783    Data_Checker_Inst/dataPrbs7Check_inst/CRC32[5]
    SLICE_X50Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                     25.000    25.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    25.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    25.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.074    26.986    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X50Y207        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[5]/C
                         clock pessimism              0.000    26.986    
                         clock uncertainty           -0.035    26.951    
    SLICE_X50Y207        FDRE (Setup_fdre_C_D)        0.064    27.015    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[5]
  -------------------------------------------------------------------
                         required time                         27.015    
                         arrival time                         -22.783    
  -------------------------------------------------------------------
                         slack                                  4.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Data_Source_Inst/loop_tx_ch[6].PRBS31Gen32b_inst/errorInjReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[189]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.179ns (43.994%)  route 0.228ns (56.006%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.574     0.944    Data_Source_Inst/loop_tx_ch[6].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X131Y203       FDRE                                         r  Data_Source_Inst/loop_tx_ch[6].PRBS31Gen32b_inst/errorInjReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y203       FDRE (Prop_fdre_C_Q)         0.100     1.044 r  Data_Source_Inst/loop_tx_ch[6].PRBS31Gen32b_inst/errorInjReg_reg[2]/Q
                         net (fo=5, routed)           0.228     1.272    Data_Source_Inst/loop_tx_ch[6].PRBS31Gen32b_inst/DI[2]
    SLICE_X129Y204       LUT2 (Prop_lut2_I0_O)        0.028     1.300 r  Data_Source_Inst/loop_tx_ch[6].PRBS31Gen32b_inst/dataOutReg[190]_i_3__1/O
                         net (fo=1, routed)           0.000     1.300    Data_Source_Inst/loop_tx_ch[6].PRBS31Gen32b_inst/dataOutReg[190]_i_3__1_n_1
    SLICE_X129Y204       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.351 r  Data_Source_Inst/loop_tx_ch[6].PRBS31Gen32b_inst/dataOutReg_reg[190]_i_1__1/O[2]
                         net (fo=2, routed)           0.000     1.351    Data_Checker_Inst/loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[202]_0[2]
    SLICE_X129Y204       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.779     1.190    Data_Checker_Inst/loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X129Y204       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[189]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.035     1.225    
    SLICE_X129Y204       FDRE (Hold_fdre_C_D)         0.070     1.295    Data_Checker_Inst/loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[189]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/errorInjReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[190]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.195ns (48.375%)  route 0.208ns (51.625%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.556     0.926    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X114Y188       FDRE                                         r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/errorInjReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y188       FDRE (Prop_fdre_C_Q)         0.118     1.044 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/errorInjReg_reg[3]/Q
                         net (fo=5, routed)           0.208     1.252    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/Rx_injectErrorCount[2]
    SLICE_X112Y188       LUT2 (Prop_lut2_I0_O)        0.028     1.280 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/match_injectErrorCount_carry_i_1/O
                         net (fo=1, routed)           0.000     1.280    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/S[3]
    SLICE_X112Y188       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.329 r  Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/match_injectErrorCount_carry/O[3]
                         net (fo=3, routed)           0.000     1.329    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/match_injectErrorCount[3]
    SLICE_X112Y188       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.756     1.167    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X112Y188       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[190]/C
                         clock pessimism              0.000     1.167    
                         clock uncertainty            0.035     1.202    
    SLICE_X112Y188       FDRE (Hold_fdre_C_D)         0.070     1.272    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[190]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/errorInjReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[194]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.195ns (48.267%)  route 0.209ns (51.733%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.556     0.926    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X114Y189       FDRE                                         r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/errorInjReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y189       FDRE (Prop_fdre_C_Q)         0.118     1.044 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/errorInjReg_reg[7]/Q
                         net (fo=5, routed)           0.209     1.253    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/Rx_injectErrorCount[6]
    SLICE_X112Y189       LUT2 (Prop_lut2_I0_O)        0.028     1.281 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/match_injectErrorCount_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.281    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[194]_0[3]
    SLICE_X112Y189       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.330 r  Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/match_injectErrorCount_carry__0/O[3]
                         net (fo=2, routed)           0.000     1.330    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/match_injectErrorCount[7]
    SLICE_X112Y189       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.756     1.167    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X112Y189       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[194]/C
                         clock pessimism              0.000     1.167    
                         clock uncertainty            0.035     1.202    
    SLICE_X112Y189       FDRE (Hold_fdre_C_D)         0.070     1.272    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[194]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/errorInjReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[188]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.208ns (51.180%)  route 0.198ns (48.820%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.556     0.926    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X114Y188       FDRE                                         r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/errorInjReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y188       FDRE (Prop_fdre_C_Q)         0.118     1.044 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/errorInjReg_reg[0]/Q
                         net (fo=6, routed)           0.198     1.242    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/Rx_injectErrorCount[0]
    SLICE_X112Y188       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     1.332 r  Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/match_injectErrorCount_carry/O[1]
                         net (fo=2, routed)           0.000     1.332    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/match_injectErrorCount[1]
    SLICE_X112Y188       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[188]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.756     1.167    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X112Y188       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[188]/C
                         clock pessimism              0.000     1.167    
                         clock uncertainty            0.035     1.202    
    SLICE_X112Y188       FDRE (Hold_fdre_C_D)         0.070     1.272    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[188]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Data_Source_Inst/loop_tx_ch[0].PRBS31Gen32b_inst/errorInjReg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[195]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.183ns (45.224%)  route 0.222ns (54.776%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.543     0.913    Data_Source_Inst/loop_tx_ch[0].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X92Y167        FDRE                                         r  Data_Source_Inst/loop_tx_ch[0].PRBS31Gen32b_inst/errorInjReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y167        FDRE (Prop_fdre_C_Q)         0.100     1.013 r  Data_Source_Inst/loop_tx_ch[0].PRBS31Gen32b_inst/errorInjReg_reg[8]/Q
                         net (fo=5, routed)           0.222     1.235    Data_Source_Inst/loop_tx_ch[0].PRBS31Gen32b_inst/Rx_injectErrorCount[7]
    SLICE_X93Y167        LUT2 (Prop_lut2_I0_O)        0.028     1.263 r  Data_Source_Inst/loop_tx_ch[0].PRBS31Gen32b_inst/match_injectErrorCount_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     1.263    Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[198]_0[0]
    SLICE_X93Y167        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.318 r  Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/match_injectErrorCount_carry__1/O[0]
                         net (fo=2, routed)           0.000     1.318    Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/match_injectErrorCount[8]
    SLICE_X93Y167        FDRE                                         r  Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[195]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.740     1.151    Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X93Y167        FDRE                                         r  Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[195]/C
                         clock pessimism              0.000     1.151    
                         clock uncertainty            0.035     1.186    
    SLICE_X93Y167        FDRE (Hold_fdre_C_D)         0.070     1.256    Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[195]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/errorInjReg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.195ns (47.679%)  route 0.214ns (52.321%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.557     0.927    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X114Y191       FDRE                                         r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/errorInjReg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y191       FDRE (Prop_fdre_C_Q)         0.118     1.045 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/errorInjReg_reg[13]/Q
                         net (fo=5, routed)           0.214     1.259    Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/Rx_injectErrorCount[12]
    SLICE_X112Y191       LUT2 (Prop_lut2_I0_O)        0.028     1.287 r  Data_Source_Inst/loop_tx_ch[4].PRBS31Gen32b_inst/match_injectErrorCount_carry__2_i_3/O
                         net (fo=1, routed)           0.000     1.287    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[202]_0[1]
    SLICE_X112Y191       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.336 r  Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/match_injectErrorCount_carry__2/O[1]
                         net (fo=2, routed)           0.000     1.336    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/match_injectErrorCount[13]
    SLICE_X112Y191       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.757     1.168    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X112Y191       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[200]/C
                         clock pessimism              0.000     1.168    
                         clock uncertainty            0.035     1.203    
    SLICE_X112Y191       FDRE (Hold_fdre_C_D)         0.070     1.273    Data_Checker_Inst/loop_rx_ch[4].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[200]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Data_Source_Inst/loop_tx_ch[0].PRBS31Gen32b_inst/errorInjReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[194]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.177ns (43.551%)  route 0.229ns (56.449%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.544     0.914    Data_Source_Inst/loop_tx_ch[0].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X92Y166        FDRE                                         r  Data_Source_Inst/loop_tx_ch[0].PRBS31Gen32b_inst/errorInjReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y166        FDRE (Prop_fdre_C_Q)         0.100     1.014 r  Data_Source_Inst/loop_tx_ch[0].PRBS31Gen32b_inst/errorInjReg_reg[7]/Q
                         net (fo=5, routed)           0.229     1.243    Data_Source_Inst/loop_tx_ch[0].PRBS31Gen32b_inst/Rx_injectErrorCount[6]
    SLICE_X93Y166        LUT2 (Prop_lut2_I0_O)        0.028     1.271 r  Data_Source_Inst/loop_tx_ch[0].PRBS31Gen32b_inst/match_injectErrorCount_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     1.271    Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[194]_0[3]
    SLICE_X93Y166        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.320 r  Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/match_injectErrorCount_carry__0/O[3]
                         net (fo=2, routed)           0.000     1.320    Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/match_injectErrorCount[7]
    SLICE_X93Y166        FDRE                                         r  Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.741     1.152    Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X93Y166        FDRE                                         r  Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[194]/C
                         clock pessimism              0.000     1.152    
                         clock uncertainty            0.035     1.187    
    SLICE_X93Y166        FDRE (Hold_fdre_C_D)         0.070     1.257    Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[194]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Data_Source_Inst/loop_tx_ch[0].PRBS31Gen32b_inst/errorInjReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[190]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.177ns (43.536%)  route 0.230ns (56.464%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.153ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.545     0.915    Data_Source_Inst/loop_tx_ch[0].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X92Y165        FDRE                                         r  Data_Source_Inst/loop_tx_ch[0].PRBS31Gen32b_inst/errorInjReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y165        FDRE (Prop_fdre_C_Q)         0.100     1.015 r  Data_Source_Inst/loop_tx_ch[0].PRBS31Gen32b_inst/errorInjReg_reg[3]/Q
                         net (fo=5, routed)           0.230     1.245    Data_Source_Inst/loop_tx_ch[0].PRBS31Gen32b_inst/Rx_injectErrorCount[2]
    SLICE_X93Y165        LUT2 (Prop_lut2_I0_O)        0.028     1.273 r  Data_Source_Inst/loop_tx_ch[0].PRBS31Gen32b_inst/match_injectErrorCount_carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.273    Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[190]_0[3]
    SLICE_X93Y165        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.322 r  Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/match_injectErrorCount_carry/O[3]
                         net (fo=3, routed)           0.000     1.322    Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/match_injectErrorCount[3]
    SLICE_X93Y165        FDRE                                         r  Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.742     1.153    Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X93Y165        FDRE                                         r  Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[190]/C
                         clock pessimism              0.000     1.153    
                         clock uncertainty            0.035     1.188    
    SLICE_X93Y165        FDRE (Hold_fdre_C_D)         0.070     1.258    Data_Checker_Inst/loop_rx_ch[0].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[190]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Data_Source_Inst/loop_tx_ch[6].PRBS31Gen32b_inst/errorInjReg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[202]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.177ns (42.768%)  route 0.237ns (57.232%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.574     0.944    Data_Source_Inst/loop_tx_ch[6].PRBS31Gen32b_inst/GT7_TXUSRCLK2_OUT
    SLICE_X131Y206       FDRE                                         r  Data_Source_Inst/loop_tx_ch[6].PRBS31Gen32b_inst/errorInjReg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y206       FDRE (Prop_fdre_C_Q)         0.100     1.044 r  Data_Source_Inst/loop_tx_ch[6].PRBS31Gen32b_inst/errorInjReg_reg[15]/Q
                         net (fo=4, routed)           0.237     1.281    Data_Source_Inst/loop_tx_ch[6].PRBS31Gen32b_inst/S[0]
    SLICE_X129Y207       LUT2 (Prop_lut2_I0_O)        0.028     1.309 r  Data_Source_Inst/loop_tx_ch[6].PRBS31Gen32b_inst/dataOutReg[202]_i_2__1/O
                         net (fo=1, routed)           0.000     1.309    Data_Source_Inst/loop_tx_ch[6].PRBS31Gen32b_inst/dataOutReg[202]_i_2__1_n_1
    SLICE_X129Y207       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.358 r  Data_Source_Inst/loop_tx_ch[6].PRBS31Gen32b_inst/dataOutReg_reg[202]_i_1__1/O[3]
                         net (fo=4, routed)           0.000     1.358    Data_Checker_Inst/loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[202]_0[15]
    SLICE_X129Y207       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.778     1.189    Data_Checker_Inst/loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/GT7_RXUSRCLK2_OUT
    SLICE_X129Y207       FDRE                                         r  Data_Checker_Inst/loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[202]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.035     1.224    
    SLICE_X129Y207       FDRE (Hold_fdre_C_D)         0.070     1.294    Data_Checker_Inst/loop_rx_ch[6].PRBS31_Seed_Checker_Rxinst0/dataOutReg_reg[202]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[194]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise@0.000ns - gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.192ns (44.697%)  route 0.238ns (55.303%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.370 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=959, routed)         0.541     0.911    Data_Source_Inst/DataX0Y3_inst/GT7_TXUSRCLK2_OUT
    SLICE_X56Y188        FDRE                                         r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y188        FDRE (Prop_fdre_C_Q)         0.118     1.029 r  Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[7]/Q
                         net (fo=7, routed)           0.238     1.267    Data_Source_Inst/DataX0Y3_inst/errorInjReg_reg[8]_0[2]
    SLICE_X54Y189        LUT2 (Prop_lut2_I0_O)        0.028     1.295 r  Data_Source_Inst/DataX0Y3_inst/match_injectErrorCount_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     1.295    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[194]_0[3]
    SLICE_X54Y189        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.341 r  Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount_carry__0/O[3]
                         net (fo=12, routed)          0.000     1.341    Data_Checker_Inst/dataPrbs7Check_inst/match_injectErrorCount[7]
    SLICE_X54Y189        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.411 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        0.740     1.151    Data_Checker_Inst/dataPrbs7Check_inst/GT7_RXUSRCLK2_OUT
    SLICE_X54Y189        FDRE                                         r  Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[194]/C
                         clock pessimism              0.000     1.151    
                         clock uncertainty            0.035     1.186    
    SLICE_X54Y189        FDRE (Hold_fdre_C_D)         0.090     1.276    Data_Checker_Inst/dataPrbs7Check_inst/dataOutReg_reg[194]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clockwiz
  To Clock:  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.194ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.716ns  (logic 0.236ns (32.964%)  route 0.480ns (67.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y173                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X58Y173        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.480     0.716    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X57Y174        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X57Y174        FDRE (Setup_fdre_C_D)       -0.090     4.910    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.688ns  (logic 0.236ns (34.315%)  route 0.452ns (65.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y185                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X50Y185        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.452     0.688    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X51Y185        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X51Y185        FDRE (Setup_fdre_C_D)       -0.091     4.909    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.598ns  (logic 0.236ns (39.486%)  route 0.362ns (60.514%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y187                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X66Y187        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.362     0.598    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X67Y187        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X67Y187        FDRE (Setup_fdre_C_D)       -0.090     4.910    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.621ns  (logic 0.236ns (37.984%)  route 0.385ns (62.016%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y199                                    0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X118Y199       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.385     0.621    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X118Y196       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X118Y196       FDRE (Setup_fdre_C_D)       -0.058     4.942    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.942    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.663ns  (logic 0.259ns (39.048%)  route 0.404ns (60.952%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y179                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X56Y179        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.404     0.663    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X57Y179        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X57Y179        FDRE (Setup_fdre_C_D)       -0.009     4.991    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.663ns  (logic 0.259ns (39.048%)  route 0.404ns (60.952%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y187                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X66Y187        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.404     0.663    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X67Y187        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X67Y187        FDRE (Setup_fdre_C_D)       -0.009     4.991    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.663ns  (logic 0.259ns (39.048%)  route 0.404ns (60.952%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y188                                    0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X120Y188       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.404     0.663    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X121Y188       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X121Y188       FDRE (Setup_fdre_C_D)       -0.009     4.991    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.612ns  (logic 0.236ns (38.552%)  route 0.376ns (61.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y191                                    0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X120Y191       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.376     0.612    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X120Y190       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X120Y190       FDRE (Setup_fdre_C_D)       -0.058     4.942    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.942    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.691ns  (logic 0.223ns (32.269%)  route 0.468ns (67.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y208                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X75Y208        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.468     0.691    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X74Y208        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X74Y208        FDRE (Setup_fdre_C_D)        0.021     5.021    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.642ns  (logic 0.259ns (40.313%)  route 0.383ns (59.687%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y196                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X86Y196        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.383     0.642    Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X89Y196        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X89Y196        FDRE (Setup_fdre_C_D)       -0.009     4.991    Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  4.349    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  sgmii_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.200ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.822ns  (logic 0.223ns (27.144%)  route 0.599ns (72.856%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y144                                     0.000     0.000 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/C
    SLICE_X15Y144        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/Q
                         net (fo=2, routed)           0.599     0.822    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_in
    SLICE_X14Y135        FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X14Y135        FDRE (Setup_fdre_C_D)        0.022     6.022    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.022    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.693ns  (logic 0.259ns (37.391%)  route 0.434ns (62.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y135                                     0.000     0.000 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/C
    SLICE_X18Y135        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/Q
                         net (fo=1, routed)           0.434     0.693    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[2]
    SLICE_X18Y134        FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X18Y134        FDRE (Setup_fdre_C_D)        0.020     6.020    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.020    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.678ns  (logic 0.223ns (32.877%)  route 0.455ns (67.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y134                                     0.000     0.000 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[3]/C
    SLICE_X15Y134        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[3]/Q
                         net (fo=1, routed)           0.455     0.678    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[3]
    SLICE_X18Y134        FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X18Y134        FDRE (Setup_fdre_C_D)        0.028     6.028    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.028    
                         arrival time                          -0.678    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.588ns  (logic 0.259ns (44.071%)  route 0.329ns (55.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y135                                     0.000     0.000 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
    SLICE_X18Y135        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/Q
                         net (fo=1, routed)           0.329     0.588    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[0]
    SLICE_X18Y134        FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X18Y134        FDRE (Setup_fdre_C_D)        0.022     6.022    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.022    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.556ns  (logic 0.223ns (40.121%)  route 0.333ns (59.879%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y138                                     0.000     0.000 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
    SLICE_X19Y138        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/Q
                         net (fo=2, routed)           0.333     0.556    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_in
    SLICE_X19Y137        FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y137        FDRE (Setup_fdre_C_D)       -0.009     5.991    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.537ns  (logic 0.259ns (48.256%)  route 0.278ns (51.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y136                                     0.000     0.000 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/C
    SLICE_X18Y136        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/Q
                         net (fo=1, routed)           0.278     0.537    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[1]
    SLICE_X20Y135        FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X20Y135        FDRE (Setup_fdre_C_D)        0.023     6.023    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.023    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.644%)  route 0.300ns (57.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y136                                     0.000     0.000 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/C
    SLICE_X21Y136        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/Q
                         net (fo=1, routed)           0.300     0.523    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[11]
    SLICE_X20Y135        FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X20Y135        FDRE (Setup_fdre_C_D)        0.022     6.022    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          6.022    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.515ns  (logic 0.223ns (43.285%)  route 0.292ns (56.715%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y136                                     0.000     0.000 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
    SLICE_X21Y136        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/Q
                         net (fo=1, routed)           0.292     0.515    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[5]
    SLICE_X20Y135        FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X20Y135        FDRE (Setup_fdre_C_D)        0.023     6.023    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          6.023    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.508ns  (logic 0.259ns (51.016%)  route 0.249ns (48.984%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y135                                     0.000     0.000 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
    SLICE_X18Y135        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/Q
                         net (fo=1, routed)           0.249     0.508    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[4]
    SLICE_X18Y134        FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X18Y134        FDRE (Setup_fdre_C_D)        0.028     6.028    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          6.028    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sgmii_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.450ns  (logic 0.259ns (57.572%)  route 0.191ns (42.428%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y136                                     0.000     0.000 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/C
    SLICE_X20Y136        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/Q
                         net (fo=1, routed)           0.191     0.450    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[7]
    SLICE_X20Y135        FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X20Y135        FDRE (Setup_fdre_C_D)        0.004     6.004    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          6.004    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  5.554    





---------------------------------------------------------------------------------------------------
From Clock:  sgmii_clock
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.256ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.765ns  (logic 0.223ns (29.151%)  route 0.542ns (70.849%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132                                     0.000     0.000 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/Q
                         net (fo=3, routed)           0.542     0.765    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_in
    SLICE_X16Y135        FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X16Y135        FDRE (Setup_fdre_C_D)        0.021     6.021    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.435%)  route 0.277ns (57.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132                                     0.000     0.000 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/Q
                         net (fo=1, routed)           0.277     0.481    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_in
    SLICE_X13Y135        FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X13Y135        FDRE (Setup_fdre_C_D)       -0.089     5.911    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.911    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.433ns  (logic 0.223ns (51.529%)  route 0.210ns (48.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y136                                     0.000     0.000 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
    SLICE_X15Y136        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/Q
                         net (fo=2, routed)           0.210     0.433    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_in
    SLICE_X16Y136        FDRE                                         r  gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X16Y136        FDRE (Setup_fdre_C_D)        0.021     6.021    gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  5.588    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.535ns  (logic 0.204ns (38.152%)  route 0.331ns (61.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.863ns = ( 14.863 - 8.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 10.354 - 2.000 ) 
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     4.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     5.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     7.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.702     8.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.346    10.354    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X4Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDRE (Prop_fdre_C_Q)         0.204    10.558 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.331    10.889    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int
    SLICE_X5Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    11.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    13.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.214    14.863    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk
    SLICE_X5Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg/C
                         clock pessimism              1.217    16.080    
                         clock uncertainty           -0.194    15.886    
    SLICE_X5Y168         FDRE (Setup_fdre_C_D)       -0.114    15.772    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         15.772    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.562ns  (logic 0.223ns (39.662%)  route 0.339ns (60.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.863ns = ( 14.863 - 8.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 10.354 - 2.000 ) 
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     4.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     5.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     7.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.702     8.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.346    10.354    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X4Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDRE (Prop_fdre_C_Q)         0.223    10.577 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.339    10.916    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int
    SLICE_X5Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    11.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    13.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.214    14.863    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk
    SLICE_X5Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_reg/C
                         clock pessimism              1.217    16.080    
                         clock uncertainty           -0.194    15.886    
    SLICE_X5Y168         FDRE (Setup_fdre_C_D)       -0.022    15.864    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         15.864    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.422ns  (logic 0.223ns (52.849%)  route 0.199ns (47.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.864ns = ( 14.864 - 8.000 ) 
    Source Clock Delay      (SCD):    8.355ns = ( 10.355 - 2.000 ) 
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     4.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     5.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     7.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.702     8.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.347    10.355    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X3Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.223    10.578 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.199    10.777    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall
    SLICE_X2Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    11.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    13.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.215    14.864    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk
    SLICE_X2Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism              1.217    16.081    
                         clock uncertainty           -0.194    15.887    
    SLICE_X2Y168         FDRE (Setup_fdre_C_D)       -0.002    15.885    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         15.885    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  5.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.702ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.983ns
    Source Clock Delay      (SCD):    3.143ns = ( 5.143 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     2.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     2.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     3.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     4.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.619     5.143    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X3Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.100     5.243 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.101     5.344    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall
    SLICE_X2Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.817     3.983    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk
    SLICE_X2Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.572     3.411    
                         clock uncertainty            0.194     3.605    
    SLICE_X2Y168         FDRE (Hold_fdre_C_D)         0.037     3.642    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         -3.642    
                         arrival time                           5.344    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.762ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.842%)  route 0.164ns (62.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.982ns
    Source Clock Delay      (SCD):    3.141ns = ( 5.141 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     2.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     2.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     3.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     4.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.617     5.141    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X4Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDRE (Prop_fdre_C_Q)         0.100     5.241 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.164     5.405    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int
    SLICE_X5Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.816     3.982    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk
    SLICE_X5Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.572     3.410    
                         clock uncertainty            0.194     3.604    
    SLICE_X5Y168         FDRE (Hold_fdre_C_D)         0.040     3.644    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -3.644    
                         arrival time                           5.405    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.787ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.250ns  (logic 0.091ns (36.444%)  route 0.159ns (63.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.982ns
    Source Clock Delay      (SCD):    3.141ns = ( 5.141 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     2.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     2.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     3.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     4.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.617     5.141    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X4Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDRE (Prop_fdre_C_Q)         0.091     5.232 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.159     5.391    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int
    SLICE_X5Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.816     3.982    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk
    SLICE_X5Y168         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.572     3.410    
                         clock uncertainty            0.194     3.604    
    SLICE_X5Y168         FDRE (Hold_fdre_C_D)         0.000     3.604    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           5.391    
  -------------------------------------------------------------------
                         slack                                  1.787    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.223ns (19.156%)  route 0.941ns (80.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.860ns = ( 8.860 - 2.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         0.941     9.525    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_in
    SLICE_X0Y172         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     3.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044     4.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     4.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378     5.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.570     7.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.211     8.860    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/clk
    SLICE_X0Y172         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism              1.217    10.077    
                         clock uncertainty           -0.194     9.883    
    SLICE_X0Y172         FDRE (Setup_fdre_C_D)       -0.009     9.874    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          9.874    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.223ns (19.418%)  route 0.925ns (80.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.863ns = ( 8.863 - 2.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         0.925     9.510    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_in
    SLICE_X5Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     3.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044     4.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     4.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378     5.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.570     7.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.214     8.863    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/clk
    SLICE_X5Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism              1.217    10.080    
                         clock uncertainty           -0.194     9.886    
    SLICE_X5Y169         FDRE (Setup_fdre_C_D)       -0.009     9.877    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  0.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.106ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.595ns  (logic 0.100ns (16.796%)  route 0.495ns (83.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 5.981 - 2.000 ) 
    Source Clock Delay      (SCD):    3.145ns = ( 11.145 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     8.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     8.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     9.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     9.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    10.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.621    11.145    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.100    11.245 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         0.495    11.741    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_in
    SLICE_X5Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     2.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     3.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     4.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.815     5.981    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/clk
    SLICE_X5Y169         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.572     5.409    
                         clock uncertainty            0.194     5.603    
    SLICE_X5Y169         FDRE (Hold_fdre_C_D)         0.032     5.635    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -5.635    
                         arrival time                          11.741    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.115ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.603ns  (logic 0.100ns (16.580%)  route 0.503ns (83.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 5.979 - 2.000 ) 
    Source Clock Delay      (SCD):    3.145ns = ( 11.145 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     8.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     8.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     9.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     9.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    10.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.621    11.145    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.100    11.245 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         0.503    11.748    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_in
    SLICE_X0Y172         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     2.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     3.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     4.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.813     5.979    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/clk
    SLICE_X0Y172         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism             -0.572     5.407    
                         clock uncertainty            0.194     5.601    
    SLICE_X0Y172         FDRE (Hold_fdre_C_D)         0.032     5.633    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -5.633    
                         arrival time                          11.748    
  -------------------------------------------------------------------
                         slack                                  6.115    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[3]
                            (output port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 6.464 - 2.000 ) 
    Source Clock Delay      (SCD):    4.012ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.846     4.012    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y171        ODDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        ODDR (Prop_oddr_C_Q)         0.221     4.233 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     4.233    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txd_obuf_3
    L28                  OBUF (Prop_obuf_I_O)         1.505     5.738 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.738    RGMII_TXD[3]
    L28                                                               r  RGMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     2.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     2.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     3.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     4.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.641     5.165    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     5.357 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     5.357    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107     6.464 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     6.464    RGMII_TXC
    K30                                                               r  RGMII_TXC (OUT)
                         clock pessimism              0.572     7.036    
                         clock uncertainty           -0.194     6.842    
                         output delay                -0.750     6.092    
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[2]
                            (output port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 1.723ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 6.464 - 2.000 ) 
    Source Clock Delay      (SCD):    4.013ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.847     4.013    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y170        ODDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.221     4.234 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     4.234    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txd_obuf_2
    M29                  OBUF (Prop_obuf_I_O)         1.502     5.737 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.737    RGMII_TXD[2]
    M29                                                               r  RGMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     2.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     2.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     3.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     4.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.641     5.165    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     5.357 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     5.357    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107     6.464 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     6.464    RGMII_TXC
    K30                                                               r  RGMII_TXC (OUT)
                         clock pessimism              0.572     7.036    
                         clock uncertainty           -0.194     6.842    
                         output delay                -0.750     6.092    
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ctl_output/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TX_CTL
                            (output port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 1.713ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 6.464 - 2.000 ) 
    Source Clock Delay      (SCD):    4.015ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.849     4.015    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y167        ODDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        ODDR (Prop_oddr_C_Q)         0.221     4.236 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     4.236    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_tx_ctl_obuf
    M27                  OBUF (Prop_obuf_I_O)         1.492     5.728 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     5.728    RGMII_TX_CTL
    M27                                                               r  RGMII_TX_CTL (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     2.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     2.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     3.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     4.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.641     5.165    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     5.357 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     5.357    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107     6.464 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     6.464    RGMII_TXC
    K30                                                               r  RGMII_TXC (OUT)
                         clock pessimism              0.572     7.036    
                         clock uncertainty           -0.194     6.842    
                         output delay                -0.750     6.092    
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[0]
                            (output port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 10.464 - 6.000 ) 
    Source Clock Delay      (SCD):    4.015ns = ( 8.015 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    G8                                                0.000     4.000 f  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     4.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     4.732 f  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     5.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     5.343 f  BUFG_inst/O
                         net (fo=2972, routed)        0.903     6.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.299 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     7.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.166 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.849     8.015    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y168        ODDR                                         f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        ODDR (Prop_oddr_C_Q)         0.221     8.236 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.236    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txd_obuf_0
    N27                  OBUF (Prop_obuf_I_O)         1.485     9.722 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.722    RGMII_TXD[0]
    N27                                                               r  RGMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    G8                                                0.000     6.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     6.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     6.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     6.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     7.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     7.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     7.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     8.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.641     9.165    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     9.357 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     9.357    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107    10.464 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.464    RGMII_TXC
    K30                                                               f  RGMII_TXC (OUT)
                         clock pessimism              0.572    11.036    
                         clock uncertainty           -0.194    10.842    
                         output delay                -0.750    10.092    
  -------------------------------------------------------------------
                         required time                         10.092    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[1]
                            (output port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 1.695ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 6.464 - 2.000 ) 
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.851     4.017    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y164        ODDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.221     4.238 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     4.238    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txd_obuf_1
    N25                  OBUF (Prop_obuf_I_O)         1.474     5.712 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.712    RGMII_TXD[1]
    N25                                                               r  RGMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     2.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     2.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     3.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771     4.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     4.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.641     5.165    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     5.357 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     5.357    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107     6.464 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     6.464    RGMII_TXC
    K30                                                               r  RGMII_TXC (OUT)
                         clock pessimism              0.572     7.036    
                         clock uncertainty           -0.194     6.842    
                         output delay                -0.750     6.092    
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                  0.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[1]
                            (output port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.255ns  (logic 1.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 11.754 - 6.000 ) 
    Source Clock Delay      (SCD):    3.167ns = ( 11.167 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     8.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     8.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     9.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     9.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    10.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.643    11.167    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y164        ODDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.192    11.359 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    11.359    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txd_obuf_1
    N25                  OBUF (Prop_obuf_I_O)         1.063    12.422 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    12.422    RGMII_TXD[1]
    N25                                                               r  RGMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    G8                                                0.000     6.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     6.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     6.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     7.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     7.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     8.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     8.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     9.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     9.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.849    10.015    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221    10.236 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.236    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518    11.754 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.754    RGMII_TXC
    K30                                                               f  RGMII_TXC (OUT)
                         clock pessimism             -0.572    11.182    
                         clock uncertainty            0.194    11.376    
                         output delay                 0.700    12.076    
  -------------------------------------------------------------------
                         required time                        -12.076    
                         arrival time                          12.422    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[0]
                            (output port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.266ns  (logic 1.266ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 11.754 - 6.000 ) 
    Source Clock Delay      (SCD):    3.165ns = ( 11.165 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     8.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     8.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     9.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     9.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    10.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.641    11.165    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y168        ODDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        ODDR (Prop_oddr_C_Q)         0.192    11.357 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    11.357    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txd_obuf_0
    N27                  OBUF (Prop_obuf_I_O)         1.074    12.432 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    12.432    RGMII_TXD[0]
    N27                                                               r  RGMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    G8                                                0.000     6.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     6.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     6.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     7.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     7.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     8.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     8.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     9.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     9.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.849    10.015    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221    10.236 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.236    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518    11.754 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.754    RGMII_TXC
    K30                                                               f  RGMII_TXC (OUT)
                         clock pessimism             -0.572    11.182    
                         clock uncertainty            0.194    11.376    
                         output delay                 0.700    12.076    
  -------------------------------------------------------------------
                         required time                        -12.076    
                         arrival time                          12.432    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ctl_output/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TX_CTL
                            (output port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.273ns  (logic 1.273ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 11.754 - 6.000 ) 
    Source Clock Delay      (SCD):    3.165ns = ( 11.165 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     8.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     8.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     9.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     9.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    10.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.641    11.165    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y167        ODDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        ODDR (Prop_oddr_C_Q)         0.192    11.357 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000    11.357    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_tx_ctl_obuf
    M27                  OBUF (Prop_obuf_I_O)         1.081    12.438 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    12.438    RGMII_TX_CTL
    M27                                                               r  RGMII_TX_CTL (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    G8                                                0.000     6.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     6.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     6.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     7.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     7.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     8.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     8.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     9.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     9.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.849    10.015    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221    10.236 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.236    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518    11.754 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.754    RGMII_TXC
    K30                                                               f  RGMII_TXC (OUT)
                         clock pessimism             -0.572    11.182    
                         clock uncertainty            0.194    11.376    
                         output delay                 0.700    12.076    
  -------------------------------------------------------------------
                         required time                        -12.076    
                         arrival time                          12.438    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[2]
                            (output port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.283ns  (logic 1.283ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 7.754 - 2.000 ) 
    Source Clock Delay      (SCD):    3.163ns = ( 7.163 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    G8                                                0.000     4.000 f  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     4.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     4.441 f  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     4.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     5.008 f  BUFG_inst/O
                         net (fo=2972, routed)        0.669     5.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     5.727 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     6.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.524 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.639     7.163    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y170        ODDR                                         f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.192     7.355 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     7.355    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txd_obuf_2
    M29                  OBUF (Prop_obuf_I_O)         1.091     8.446 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     8.446    RGMII_TXD[2]
    M29                                                               r  RGMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    G8                                                0.000     2.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     2.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     2.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     2.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     3.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     4.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.849     6.015    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     6.236 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.236    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     7.754 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.754    RGMII_TXC
    K30                                                               r  RGMII_TXC (OUT)
                         clock pessimism             -0.572     7.182    
                         clock uncertainty            0.194     7.376    
                         output delay                 0.700     8.076    
  -------------------------------------------------------------------
                         required time                         -8.076    
                         arrival time                           8.446    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[3]
                            (output port clocked by gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.285ns  (logic 1.285ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 11.754 - 6.000 ) 
    Source Clock Delay      (SCD):    3.162ns = ( 11.162 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     8.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     8.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     9.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     9.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    10.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.638    11.162    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y171        ODDR                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        ODDR (Prop_oddr_C_Q)         0.192    11.354 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    11.354    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txd_obuf_3
    L28                  OBUF (Prop_obuf_I_O)         1.093    12.448 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    12.448    RGMII_TXD[3]
    L28                                                               r  RGMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    G8                                                0.000     6.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     6.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     6.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     7.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     7.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     8.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     8.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.837     9.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     9.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.849    10.015    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221    10.236 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.236    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518    11.754 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.754    RGMII_TXC
    K30                                                               f  RGMII_TXC (OUT)
                         clock pessimism             -0.572    11.182    
                         clock uncertainty            0.194    11.376    
                         output delay                 0.700    12.076    
  -------------------------------------------------------------------
                         required time                        -12.076    
                         arrival time                          12.448    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_clockwiz

Setup :            0  Failing Endpoints,  Worst Slack       32.412ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.412ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.498ns  (logic 0.204ns (40.963%)  route 0.294ns (59.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y150                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X51Y150        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.294     0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X51Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y149        FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                 32.412    

Slack (MET) :             32.418ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.493ns  (logic 0.204ns (41.411%)  route 0.289ns (58.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X51Y155        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.289     0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X51Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y154        FDCE (Setup_fdce_C_D)       -0.089    32.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.911    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 32.418    

Slack (MET) :             32.432ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.589ns  (logic 0.223ns (37.834%)  route 0.366ns (62.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y150                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X51Y150        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.366     0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X50Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y150        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                 32.432    

Slack (MET) :             32.436ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.505ns  (logic 0.236ns (46.699%)  route 0.269ns (53.301%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y156                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X50Y156        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.269     0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X50Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y154        FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                 32.436    

Slack (MET) :             32.440ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.501ns  (logic 0.204ns (40.721%)  route 0.297ns (59.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y150                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X51Y150        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.297     0.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X50Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y150        FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                 32.440    

Slack (MET) :             32.488ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.503ns  (logic 0.223ns (44.369%)  route 0.280ns (55.631%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.280     0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X48Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y154        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 32.488    

Slack (MET) :             32.494ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.497ns  (logic 0.223ns (44.873%)  route 0.274ns (55.127%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y150                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X51Y150        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.274     0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X51Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y149        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                 32.494    

Slack (MET) :             32.496ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.525ns  (logic 0.223ns (42.482%)  route 0.302ns (57.518%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X51Y155        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.302     0.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X50Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y154        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                 32.496    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clockwiz
  To Clock:  clk_out3_clockwiz

Setup :            0  Failing Endpoints,  Worst Slack        4.264ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.644ns  (logic 0.236ns (36.629%)  route 0.408ns (63.371%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X42Y142        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.408     0.644    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X43Y142        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X43Y142        FDRE (Setup_fdre_C_D)       -0.092     4.908    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.600ns  (logic 0.236ns (39.354%)  route 0.364ns (60.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X42Y142        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.364     0.600    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X43Y142        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X43Y142        FDRE (Setup_fdre_C_D)       -0.089     4.911    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.598ns  (logic 0.236ns (39.486%)  route 0.362ns (60.514%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y138                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X42Y138        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.362     0.598    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X43Y138        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X43Y138        FDRE (Setup_fdre_C_D)       -0.090     4.910    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.663ns  (logic 0.259ns (39.048%)  route 0.404ns (60.952%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y138                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X42Y138        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.404     0.663    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X43Y138        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X43Y138        FDRE (Setup_fdre_C_D)       -0.009     4.991    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.570ns  (logic 0.204ns (35.794%)  route 0.366ns (64.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y142                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X40Y142        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.366     0.570    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X41Y142        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X41Y142        FDRE (Setup_fdre_C_D)       -0.092     4.908    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.573ns  (logic 0.204ns (35.626%)  route 0.369ns (64.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.369     0.573    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X46Y144        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X46Y144        FDRE (Setup_fdre_C_D)       -0.062     4.938    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          4.938    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.550ns  (logic 0.259ns (47.097%)  route 0.291ns (52.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X42Y142        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.291     0.550    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X43Y142        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X43Y142        FDRE (Setup_fdre_C_D)       -0.010     4.990    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.530ns  (logic 0.259ns (48.894%)  route 0.271ns (51.106%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X42Y142        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.271     0.530    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X44Y141        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X44Y141        FDRE (Setup_fdre_C_D)       -0.009     4.991    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.508ns  (logic 0.223ns (43.925%)  route 0.285ns (56.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y142                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X40Y142        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.285     0.508    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X40Y139        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X40Y139        FDRE (Setup_fdre_C_D)       -0.009     4.991    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.644%)  route 0.300ns (57.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y143                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X47Y143        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.300     0.523    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[12]
    SLICE_X46Y143        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X46Y143        FDRE (Setup_fdre_C_D)        0.021     5.021    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  4.498    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clockwiz
  To Clock:  clk_out4_clockwiz

Setup :            0  Failing Endpoints,  Worst Slack        4.329ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.581ns  (logic 0.204ns (35.101%)  route 0.377ns (64.899%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y187                                    0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X115Y187       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.377     0.581    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X115Y186       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X115Y186       FDRE (Setup_fdre_C_D)       -0.090     4.910    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.576ns  (logic 0.204ns (35.445%)  route 0.372ns (64.555%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y190                                    0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X115Y190       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.372     0.576    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X114Y185       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X114Y185       FDRE (Setup_fdre_C_D)       -0.061     4.939    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.939    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.573ns  (logic 0.204ns (35.616%)  route 0.369ns (64.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y187                                    0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X115Y187       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.369     0.573    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X116Y186       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X116Y186       FDRE (Setup_fdre_C_D)       -0.062     4.938    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.938    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.533ns  (logic 0.204ns (38.241%)  route 0.329ns (61.759%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y189                                    0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X115Y189       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.329     0.533    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X114Y184       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X114Y184       FDRE (Setup_fdre_C_D)       -0.061     4.939    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.939    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.600ns  (logic 0.223ns (37.156%)  route 0.377ns (62.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y190                                    0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X115Y190       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.377     0.600    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X114Y185       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X114Y185       FDRE (Setup_fdre_C_D)        0.021     5.021    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.600ns  (logic 0.223ns (37.156%)  route 0.377ns (62.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y189                                    0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X115Y189       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.377     0.600    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X114Y184       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X114Y184       FDRE (Setup_fdre_C_D)        0.021     5.021    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.546ns  (logic 0.223ns (40.820%)  route 0.323ns (59.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y187                                    0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X115Y187       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.323     0.546    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X115Y186       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X115Y186       FDRE (Setup_fdre_C_D)       -0.009     4.991    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.533ns  (logic 0.259ns (48.592%)  route 0.274ns (51.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y185                                    0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X116Y185       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.274     0.533    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X115Y185       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X115Y185       FDRE (Setup_fdre_C_D)       -0.009     4.991    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.552ns  (logic 0.223ns (40.377%)  route 0.329ns (59.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y187                                    0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X115Y187       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.329     0.552    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X114Y187       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X114Y187       FDRE (Setup_fdre_C_D)        0.021     5.021    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out4_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.503ns  (logic 0.223ns (44.321%)  route 0.280ns (55.679%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y187                                    0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X115Y187       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.280     0.503    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X116Y186       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X116Y186       FDRE (Setup_fdre_C_D)        0.022     5.022    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          5.022    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  4.519    





---------------------------------------------------------------------------------------------------
From Clock:  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  To Clock:  clk_out5_clockwiz

Setup :            0  Failing Endpoints,  Worst Slack       24.264ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.264ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.647ns  (logic 0.204ns (31.528%)  route 0.443ns (68.472%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y172                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X61Y172        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.443     0.647    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X60Y172        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X60Y172        FDRE (Setup_fdre_C_D)       -0.089    24.911    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.911    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                 24.264    

Slack (MET) :             24.266ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.642ns  (logic 0.236ns (36.767%)  route 0.406ns (63.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y194                                    0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X116Y194       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.406     0.642    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X117Y194       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X117Y194       FDRE (Setup_fdre_C_D)       -0.092    24.908    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.908    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                 24.266    

Slack (MET) :             24.273ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.638ns  (logic 0.204ns (31.978%)  route 0.434ns (68.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y188                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X69Y188        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.434     0.638    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X68Y188        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X68Y188        FDRE (Setup_fdre_C_D)       -0.089    24.911    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.911    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                 24.273    

Slack (MET) :             24.283ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.659ns  (logic 0.236ns (35.839%)  route 0.423ns (64.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y199                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X82Y199        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.423     0.659    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X82Y200        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X82Y200        FDRE (Setup_fdre_C_D)       -0.058    24.942    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         24.942    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                 24.283    

Slack (MET) :             24.286ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.657ns  (logic 0.204ns (31.045%)  route 0.453ns (68.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y181                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X59Y181        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.453     0.657    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X58Y181        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X58Y181        FDRE (Setup_fdre_C_D)       -0.057    24.943    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         24.943    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                 24.286    

Slack (MET) :             24.293ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.644ns  (logic 0.236ns (36.665%)  route 0.408ns (63.335%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y198                                    0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X118Y198       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.408     0.644    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X118Y199       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X118Y199       FDRE (Setup_fdre_C_D)       -0.063    24.937    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         24.937    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                 24.293    

Slack (MET) :             24.297ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.613ns  (logic 0.204ns (33.265%)  route 0.409ns (66.735%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y200                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X81Y200        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.409     0.613    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X80Y200        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X80Y200        FDRE (Setup_fdre_C_D)       -0.090    24.910    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         24.910    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                 24.297    

Slack (MET) :             24.313ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.597ns  (logic 0.236ns (39.525%)  route 0.361ns (60.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y194                                    0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X116Y194       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.361     0.597    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X117Y194       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X117Y194       FDRE (Setup_fdre_C_D)       -0.090    24.910    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         24.910    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                 24.313    

Slack (MET) :             24.319ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.703ns  (logic 0.223ns (31.739%)  route 0.480ns (68.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y196                                    0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X113Y196       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.480     0.703    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X116Y196       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X116Y196       FDRE (Setup_fdre_C_D)        0.022    25.022    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         25.022    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                 24.319    

Slack (MET) :             24.320ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.587ns  (logic 0.204ns (34.756%)  route 0.383ns (65.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y199                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X83Y199        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.383     0.587    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X83Y200        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X83Y200        FDRE (Setup_fdre_C_D)       -0.093    24.907    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.907    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                 24.320    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clockwiz
  To Clock:  clk_out5_clockwiz

Setup :            0  Failing Endpoints,  Worst Slack        2.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/wr_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clockwiz rise@5.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.352ns (16.213%)  route 1.819ns (83.787%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.242ns = ( 9.242 - 5.000 ) 
    Source Clock Delay      (SCD):    4.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.450     4.674    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X47Y138        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDRE (Prop_fdre_C_Q)         0.223     4.897 f  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[8]/Q
                         net (fo=1, routed)           0.445     5.342    Data_Checker_Inst/data_aggregator_inst/rd_data_count[8]
    SLICE_X49Y139        LUT4 (Prop_lut4_I1_O)        0.043     5.385 f  Data_Checker_Inst/data_aggregator_inst/wr_en_i_5/O
                         net (fo=1, routed)           0.423     5.808    Data_Checker_Inst/data_aggregator_inst/wr_en_i_5_n_1
    SLICE_X46Y137        LUT6 (Prop_lut6_I1_O)        0.043     5.851 r  Data_Checker_Inst/data_aggregator_inst/wr_en_i_3/O
                         net (fo=1, routed)           0.951     6.802    Data_Checker_Inst/data_aggregator_inst/wr_en_i_3_n_1
    SLICE_X62Y118        LUT3 (Prop_lut3_I1_O)        0.043     6.845 r  Data_Checker_Inst/data_aggregator_inst/wr_en_i_1/O
                         net (fo=1, routed)           0.000     6.845    Data_Checker_Inst/data_aggregator_inst/wr_en_i_1_n_1
    SLICE_X62Y118        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     7.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     7.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     9.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     6.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     7.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     7.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.251     9.242    Data_Checker_Inst/data_aggregator_inst/clk_out5
    SLICE_X62Y118        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/wr_en_reg/C
                         clock pessimism              0.105     9.348    
                         clock uncertainty           -0.187     9.161    
    SLICE_X62Y118        FDRE (Setup_fdre_C_D)        0.064     9.225    Data_Checker_Inst/data_aggregator_inst/wr_en_reg
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             9.292ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.699ns  (logic 0.259ns (37.033%)  route 0.440ns (62.967%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y130                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y130        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.440     0.699    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X59Y126        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y126        FDRE (Setup_fdre_C_D)       -0.009     9.991    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  9.292    

Slack (MET) :             9.331ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.612ns  (logic 0.236ns (38.536%)  route 0.376ns (61.464%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y130                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X52Y130        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.376     0.612    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X58Y129        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y129        FDRE (Setup_fdre_C_D)       -0.057     9.943    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.943    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  9.331    

Slack (MET) :             9.357ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.582ns  (logic 0.204ns (35.075%)  route 0.378ns (64.925%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.378     0.582    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X58Y129        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y129        FDRE (Setup_fdre_C_D)       -0.061     9.939    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  9.357    

Slack (MET) :             9.368ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.572ns  (logic 0.204ns (35.673%)  route 0.368ns (64.327%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y130                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X53Y130        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.368     0.572    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X56Y129        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y129        FDRE (Setup_fdre_C_D)       -0.060     9.940    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  9.368    

Slack (MET) :             9.387ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.634ns  (logic 0.259ns (40.852%)  route 0.375ns (59.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y130                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X52Y130        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.375     0.634    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X56Y129        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y129        FDRE (Setup_fdre_C_D)        0.021    10.021    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.634    
  -------------------------------------------------------------------
                         slack                                  9.387    

Slack (MET) :             9.389ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.632ns  (logic 0.223ns (35.263%)  route 0.409ns (64.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X53Y129        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.409     0.632    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X58Y129        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y129        FDRE (Setup_fdre_C_D)        0.021    10.021    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  9.389    

Slack (MET) :             9.426ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.482ns  (logic 0.204ns (42.347%)  route 0.278ns (57.653%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X53Y131        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.278     0.482    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X55Y131        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y131        FDRE (Setup_fdre_C_D)       -0.092     9.908    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  9.426    

Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.525%)  route 0.276ns (57.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.276     0.480    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X60Y128        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y128        FDRE (Setup_fdre_C_D)       -0.092     9.908    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  9.428    

Slack (MET) :             9.429ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.593ns  (logic 0.223ns (37.636%)  route 0.370ns (62.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y130                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X53Y130        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.370     0.593    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X56Y129        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y129        FDRE (Setup_fdre_C_D)        0.022    10.022    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  9.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/wr_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clockwiz rise@0.000ns - clk_out3_clockwiz rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.156ns (17.903%)  route 0.715ns (82.097%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        0.626     2.102    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X47Y138        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDRE (Prop_fdre_C_Q)         0.100     2.202 f  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/Q
                         net (fo=1, routed)           0.179     2.381    Data_Checker_Inst/data_aggregator_inst/rd_data_count[5]
    SLICE_X46Y137        LUT6 (Prop_lut6_I3_O)        0.028     2.409 r  Data_Checker_Inst/data_aggregator_inst/wr_en_i_3/O
                         net (fo=1, routed)           0.537     2.946    Data_Checker_Inst/data_aggregator_inst/wr_en_i_3_n_1
    SLICE_X62Y118        LUT3 (Prop_lut3_I1_O)        0.028     2.974 r  Data_Checker_Inst/data_aggregator_inst/wr_en_i_1/O
                         net (fo=1, routed)           0.000     2.974    Data_Checker_Inst/data_aggregator_inst/wr_en_i_1_n_1
    SLICE_X62Y118        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        0.804     2.434    Data_Checker_Inst/data_aggregator_inst/clk_out5
    SLICE_X62Y118        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/wr_en_reg/C
                         clock pessimism             -0.084     2.349    
                         clock uncertainty            0.187     2.537    
    SLICE_X62Y118        FDRE (Hold_fdre_C_D)         0.087     2.624    Data_Checker_Inst/data_aggregator_inst/wr_en_reg
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.350    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clockwiz
  To Clock:  clk_out5_clockwiz

Setup :            0  Failing Endpoints,  Worst Slack        5.655ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.502ns  (logic 0.204ns (40.627%)  route 0.298ns (59.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y192                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X97Y192        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.298     0.502    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X96Y192        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X96Y192        FDRE (Setup_fdre_C_D)       -0.093     6.157    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.581ns  (logic 0.223ns (38.351%)  route 0.358ns (61.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y192                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X93Y192        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.358     0.581    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X95Y192        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X95Y192        FDRE (Setup_fdre_C_D)       -0.009     6.241    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.490ns  (logic 0.204ns (41.613%)  route 0.286ns (58.387%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y192                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X97Y192        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.286     0.490    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X97Y193        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X97Y193        FDRE (Setup_fdre_C_D)       -0.090     6.160    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.594ns  (logic 0.223ns (37.516%)  route 0.371ns (62.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y192                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X99Y192        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.371     0.594    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X98Y192        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X98Y192        FDRE (Setup_fdre_C_D)        0.021     6.271    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.271    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.474ns  (logic 0.204ns (43.061%)  route 0.270ns (56.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y192                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X93Y192        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.270     0.474    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X95Y192        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X95Y192        FDRE (Setup_fdre_C_D)       -0.093     6.157    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.537%)  route 0.299ns (59.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y192                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X99Y192        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.299     0.503    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X98Y192        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X98Y192        FDRE (Setup_fdre_C_D)       -0.061     6.189    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.189    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.537%)  route 0.299ns (59.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y193                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X99Y193        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.299     0.503    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X98Y193        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X98Y193        FDRE (Setup_fdre_C_D)       -0.061     6.189    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.189    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.521ns  (logic 0.223ns (42.810%)  route 0.298ns (57.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y192                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X97Y192        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.298     0.521    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X96Y192        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X96Y192        FDRE (Setup_fdre_C_D)       -0.009     6.241    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.644%)  route 0.300ns (57.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y193                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X99Y193        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.300     0.523    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X98Y193        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X98Y193        FDRE (Setup_fdre_C_D)        0.021     6.271    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.271    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clockwiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.488ns  (logic 0.223ns (45.721%)  route 0.265ns (54.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y192                                     0.000     0.000 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X97Y192        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.265     0.488    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X97Y193        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X97Y193        FDRE (Setup_fdre_C_D)       -0.009     6.241    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.753    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RGMII_RXC
  To Clock:  RGMII_RXC

Setup :            0  Failing Endpoints,  Worst Slack        6.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.223ns (14.013%)  route 1.368ns (85.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 10.292 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.648     2.641    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.223     2.864 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         1.368     4.233    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_in
    SLICE_X6Y129         FDPE                                         f  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.514    10.292    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/clk
    SLICE_X6Y129         FDPE                                         r  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.215    10.507    
                         clock uncertainty           -0.035    10.472    
    SLICE_X6Y129         FDPE (Recov_fdpe_C_PRE)     -0.187    10.285    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         10.285    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.223ns (14.013%)  route 1.368ns (85.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 10.292 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.648     2.641    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.223     2.864 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         1.368     4.233    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_in
    SLICE_X6Y129         FDPE                                         f  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.514    10.292    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/clk
    SLICE_X6Y129         FDPE                                         r  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.215    10.507    
                         clock uncertainty           -0.035    10.472    
    SLICE_X6Y129         FDPE (Recov_fdpe_C_PRE)     -0.187    10.285    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         10.285    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.223ns (14.013%)  route 1.368ns (85.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 10.292 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.648     2.641    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.223     2.864 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         1.368     4.233    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_in
    SLICE_X6Y129         FDPE                                         f  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.514    10.292    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/clk
    SLICE_X6Y129         FDPE                                         r  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.215    10.507    
                         clock uncertainty           -0.035    10.472    
    SLICE_X6Y129         FDPE (Recov_fdpe_C_PRE)     -0.154    10.318    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         10.318    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.223ns (14.013%)  route 1.368ns (85.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 10.292 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.648     2.641    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.223     2.864 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         1.368     4.233    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_in
    SLICE_X6Y129         FDPE                                         f  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.514    10.292    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/clk
    SLICE_X6Y129         FDPE                                         r  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.215    10.507    
                         clock uncertainty           -0.035    10.472    
    SLICE_X6Y129         FDPE (Recov_fdpe_C_PRE)     -0.154    10.318    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         10.318    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.223ns (14.013%)  route 1.368ns (85.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 10.292 - 8.000 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.648     2.641    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.223     2.864 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         1.368     4.233    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_in
    SLICE_X6Y129         FDPE                                         f  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.514    10.292    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/clk
    SLICE_X6Y129         FDPE                                         r  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.215    10.507    
                         clock uncertainty           -0.035    10.472    
    SLICE_X6Y129         FDPE (Recov_fdpe_C_PRE)     -0.154    10.318    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         10.318    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.223ns (40.202%)  route 0.332ns (59.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 10.299 - 8.000 ) 
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.577     2.570    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X3Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.223     2.793 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.332     3.125    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X2Y140         FDCE                                         f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.521    10.299    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y140         FDCE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.247    10.546    
                         clock uncertainty           -0.035    10.511    
    SLICE_X2Y140         FDCE (Recov_fdce_C_CLR)     -0.154    10.357    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  7.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.496%)  route 0.167ns (62.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.274     1.221    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X3Y139         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.100     1.321 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.167     1.488    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X2Y140         FDCE                                         f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.311     1.461    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y140         FDCE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.225     1.236    
    SLICE_X2Y140         FDCE (Remov_fdce_C_CLR)     -0.050     1.186    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.100ns (11.677%)  route 0.756ns (88.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.314     1.261    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.100     1.361 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         0.756     2.118    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_in
    SLICE_X6Y129         FDPE                                         f  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.302     1.452    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/clk
    SLICE_X6Y129         FDPE                                         r  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.203     1.249    
    SLICE_X6Y129         FDPE (Remov_fdpe_C_PRE)     -0.052     1.197    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.100ns (11.677%)  route 0.756ns (88.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.314     1.261    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.100     1.361 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         0.756     2.118    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_in
    SLICE_X6Y129         FDPE                                         f  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.302     1.452    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/clk
    SLICE_X6Y129         FDPE                                         r  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.203     1.249    
    SLICE_X6Y129         FDPE (Remov_fdpe_C_PRE)     -0.052     1.197    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.100ns (11.677%)  route 0.756ns (88.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.314     1.261    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.100     1.361 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         0.756     2.118    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_in
    SLICE_X6Y129         FDPE                                         f  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.302     1.452    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/clk
    SLICE_X6Y129         FDPE                                         r  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.203     1.249    
    SLICE_X6Y129         FDPE (Remov_fdpe_C_PRE)     -0.052     1.197    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.100ns (11.677%)  route 0.756ns (88.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.314     1.261    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.100     1.361 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         0.756     2.118    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_in
    SLICE_X6Y129         FDPE                                         f  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.302     1.452    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/clk
    SLICE_X6Y129         FDPE                                         r  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.203     1.249    
    SLICE_X6Y129         FDPE (Remov_fdpe_C_PRE)     -0.052     1.197    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.100ns (11.677%)  route 0.756ns (88.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.314     1.261    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X23Y147        FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.100     1.361 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=208, routed)         0.756     2.118    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_in
    SLICE_X6Y129         FDPE                                         f  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=600, routed)         0.302     1.452    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/clk
    SLICE_X6Y129         FDPE                                         r  gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.203     1.249    
    SLICE_X6Y129         FDPE (Remov_fdpe_C_PRE)     -0.052     1.197    gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.920    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clockwiz
  To Clock:  clk_out2_clockwiz

Setup :            0  Failing Endpoints,  Worst Slack       18.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.223ns (19.933%)  route 0.896ns (80.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.143ns = ( 24.143 - 20.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.394     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X59Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y148        FDRE (Prop_fdre_C_Q)         0.223     4.841 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.896     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X45Y152        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.152    24.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y152        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.245    24.389    
                         clock uncertainty           -0.074    24.314    
    SLICE_X45Y152        FDPE (Recov_fdpe_C_PRE)     -0.178    24.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         24.136    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                 18.400    

Slack (MET) :             18.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.223ns (19.933%)  route 0.896ns (80.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.143ns = ( 24.143 - 20.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.394     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X59Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y148        FDRE (Prop_fdre_C_Q)         0.223     4.841 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.896     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X45Y152        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.152    24.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y152        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.245    24.389    
                         clock uncertainty           -0.074    24.314    
    SLICE_X45Y152        FDPE (Recov_fdpe_C_PRE)     -0.178    24.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         24.136    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                 18.400    

Slack (MET) :             18.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.330ns (26.943%)  route 0.895ns (73.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 24.252 - 20.000 ) 
    Source Clock Delay      (SCD):    4.678ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.454     4.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X48Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y147        FDRE (Prop_fdre_C_Q)         0.204     4.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     5.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X48Y147        LUT2 (Prop_lut2_I1_O)        0.126     5.467 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.436     5.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X50Y148        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.261    24.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.320    24.573    
                         clock uncertainty           -0.074    24.498    
    SLICE_X50Y148        FDPE (Recov_fdpe_C_PRE)     -0.187    24.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.311    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                 18.409    

Slack (MET) :             18.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.330ns (26.943%)  route 0.895ns (73.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 24.252 - 20.000 ) 
    Source Clock Delay      (SCD):    4.678ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.454     4.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X48Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y147        FDRE (Prop_fdre_C_Q)         0.204     4.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     5.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X48Y147        LUT2 (Prop_lut2_I1_O)        0.126     5.467 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.436     5.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X50Y148        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.261    24.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.320    24.573    
                         clock uncertainty           -0.074    24.498    
    SLICE_X50Y148        FDPE (Recov_fdpe_C_PRE)     -0.187    24.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.311    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                 18.409    

Slack (MET) :             18.494ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.330ns (28.963%)  route 0.809ns (71.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 24.252 - 20.000 ) 
    Source Clock Delay      (SCD):    4.678ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.454     4.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X48Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y147        FDRE (Prop_fdre_C_Q)         0.204     4.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     5.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X48Y147        LUT2 (Prop_lut2_I1_O)        0.126     5.467 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.350     5.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X50Y147        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.261    24.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y147        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.320    24.573    
                         clock uncertainty           -0.074    24.498    
    SLICE_X50Y147        FDPE (Recov_fdpe_C_PRE)     -0.187    24.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.311    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                 18.494    

Slack (MET) :             18.559ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.330ns (28.350%)  route 0.834ns (71.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 24.141 - 20.000 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.282     4.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X47Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y152        FDRE (Prop_fdre_C_Q)         0.204     4.710 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     5.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X47Y152        LUT2 (Prop_lut2_I1_O)        0.126     5.295 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.375     5.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X47Y153        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.150    24.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y153        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.339    24.481    
                         clock uncertainty           -0.074    24.406    
    SLICE_X47Y153        FDPE (Recov_fdpe_C_PRE)     -0.178    24.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.228    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                 18.559    

Slack (MET) :             18.559ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.330ns (28.350%)  route 0.834ns (71.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 24.141 - 20.000 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.282     4.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X47Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y152        FDRE (Prop_fdre_C_Q)         0.204     4.710 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     5.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X47Y152        LUT2 (Prop_lut2_I1_O)        0.126     5.295 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.375     5.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X47Y153        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.150    24.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y153        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.339    24.481    
                         clock uncertainty           -0.074    24.406    
    SLICE_X47Y153        FDPE (Recov_fdpe_C_PRE)     -0.178    24.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.228    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                 18.559    

Slack (MET) :             18.559ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.330ns (28.350%)  route 0.834ns (71.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 24.141 - 20.000 ) 
    Source Clock Delay      (SCD):    4.506ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.282     4.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X47Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y152        FDRE (Prop_fdre_C_Q)         0.204     4.710 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     5.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X47Y152        LUT2 (Prop_lut2_I1_O)        0.126     5.295 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.375     5.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X47Y153        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.150    24.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y153        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.339    24.481    
                         clock uncertainty           -0.074    24.406    
    SLICE_X47Y153        FDPE (Recov_fdpe_C_PRE)     -0.178    24.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.228    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                 18.559    

Slack (MET) :             18.642ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.223ns (20.522%)  route 0.864ns (79.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 24.252 - 20.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.392     4.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y143        FDRE (Prop_fdre_C_Q)         0.223     4.839 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.864     5.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X54Y146        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.261    24.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X54Y146        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.320    24.573    
                         clock uncertainty           -0.074    24.498    
    SLICE_X54Y146        FDPE (Recov_fdpe_C_PRE)     -0.154    24.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         24.344    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                 18.642    

Slack (MET) :             18.642ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clockwiz rise@20.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.223ns (20.522%)  route 0.864ns (79.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 24.252 - 20.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.392     4.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y143        FDRE (Prop_fdre_C_Q)         0.223     4.839 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.864     5.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X54Y146        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    20.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173    22.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    22.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436    24.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193    21.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674    22.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    22.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.261    24.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X54Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.320    24.573    
                         clock uncertainty           -0.074    24.498    
    SLICE_X54Y146        FDCE (Recov_fdce_C_CLR)     -0.154    24.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         24.344    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                 18.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.394%)  route 0.198ns (62.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.597     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDPE (Prop_fdpe_C_Q)         0.118     2.191 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.198     2.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X50Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.744     2.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X50Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.161     2.212    
    SLICE_X50Y150        FDCE (Remov_fdce_C_CLR)     -0.050     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.394%)  route 0.198ns (62.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.597     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDPE (Prop_fdpe_C_Q)         0.118     2.191 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.198     2.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X50Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.744     2.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X50Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.161     2.212    
    SLICE_X50Y150        FDCE (Remov_fdce_C_CLR)     -0.050     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.394%)  route 0.198ns (62.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.597     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDPE (Prop_fdpe_C_Q)         0.118     2.191 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.198     2.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X50Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.744     2.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X50Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.161     2.212    
    SLICE_X50Y150        FDCE (Remov_fdce_C_CLR)     -0.050     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.394%)  route 0.198ns (62.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.597     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDPE (Prop_fdpe_C_Q)         0.118     2.191 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.198     2.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X50Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.744     2.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X50Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.161     2.212    
    SLICE_X50Y150        FDCE (Remov_fdce_C_CLR)     -0.050     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.394%)  route 0.198ns (62.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.597     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDPE (Prop_fdpe_C_Q)         0.118     2.191 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.198     2.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X50Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.744     2.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.161     2.212    
    SLICE_X50Y150        FDCE (Remov_fdce_C_CLR)     -0.050     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.394%)  route 0.198ns (62.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.597     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDPE (Prop_fdpe_C_Q)         0.118     2.191 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.198     2.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X50Y150        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.744     2.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.161     2.212    
    SLICE_X50Y150        FDCE (Remov_fdce_C_CLR)     -0.050     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.610%)  route 0.110ns (52.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.595     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X57Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y143        FDCE (Prop_fdce_C_Q)         0.100     2.171 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.110     2.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X58Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.814     2.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X58Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.341     2.102    
    SLICE_X58Y143        FDCE (Remov_fdce_C_CLR)     -0.050     2.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (removal check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.184%)  route 0.149ns (59.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.594     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y143        FDRE (Prop_fdre_C_Q)         0.100     2.170 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.149     2.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.814     2.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.341     2.102    
    SLICE_X61Y143        FDCE (Remov_fdce_C_CLR)     -0.069     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (removal check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.184%)  route 0.149ns (59.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.594     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y143        FDRE (Prop_fdre_C_Q)         0.100     2.170 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.149     2.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.814     2.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.341     2.102    
    SLICE_X61Y143        FDCE (Remov_fdce_C_CLR)     -0.069     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clockwiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clockwiz rise@0.000ns - clk_out2_clockwiz rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.184%)  route 0.149ns (59.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.083     1.450    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.476 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.657     2.133    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.436     0.697 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.450    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.476 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.594     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X65Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y143        FDRE (Prop_fdre_C_Q)         0.100     2.170 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.149     2.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X61Y143        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           1.154     1.600    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.630 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          0.886     2.516    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.734     0.782 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.600    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.630 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        0.814     2.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.341     2.102    
    SLICE_X61Y143        FDCE (Remov_fdce_C_CLR)     -0.069     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.286    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.223ns (7.826%)  route 2.627ns (92.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.985ns = ( 14.985 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.372ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         2.627    11.211    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_in
    SLICE_X19Y141        FDPE                                         f  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    11.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    13.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.336    14.985    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X19Y141        FDPE                                         r  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism              1.372    16.357    
                         clock uncertainty           -0.074    16.283    
    SLICE_X19Y141        FDPE (Recov_fdpe_C_PRE)     -0.178    16.105    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         16.105    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.223ns (7.826%)  route 2.627ns (92.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.985ns = ( 14.985 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.372ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         2.627    11.211    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_in
    SLICE_X19Y141        FDPE                                         f  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    11.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    13.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.336    14.985    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X19Y141        FDPE                                         r  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              1.372    16.357    
                         clock uncertainty           -0.074    16.283    
    SLICE_X19Y141        FDPE (Recov_fdpe_C_PRE)     -0.178    16.105    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         16.105    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.223ns (7.826%)  route 2.627ns (92.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.985ns = ( 14.985 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.372ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         2.627    11.211    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_in
    SLICE_X19Y141        FDPE                                         f  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    11.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    13.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.336    14.985    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X19Y141        FDPE                                         r  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism              1.372    16.357    
                         clock uncertainty           -0.074    16.283    
    SLICE_X19Y141        FDPE (Recov_fdpe_C_PRE)     -0.178    16.105    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         16.105    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.223ns (7.826%)  route 2.627ns (92.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.985ns = ( 14.985 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.372ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         2.627    11.211    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_in
    SLICE_X19Y141        FDPE                                         f  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    11.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    13.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.336    14.985    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X19Y141        FDPE                                         r  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism              1.372    16.357    
                         clock uncertainty           -0.074    16.283    
    SLICE_X19Y141        FDPE (Recov_fdpe_C_PRE)     -0.178    16.105    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         16.105    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.223ns (7.826%)  route 2.627ns (92.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.985ns = ( 14.985 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.372ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         2.627    11.211    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_in
    SLICE_X19Y141        FDPE                                         f  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.378    11.923    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.996 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    13.566    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.649 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.336    14.985    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X19Y141        FDPE                                         r  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism              1.372    16.357    
                         clock uncertainty           -0.074    16.283    
    SLICE_X19Y141        FDPE (Recov_fdpe_C_PRE)     -0.178    16.105    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         16.105    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  4.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.100ns (6.559%)  route 1.425ns (93.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.621     3.145    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.100     3.245 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.425     4.670    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_in
    SLICE_X19Y141        FDPE                                         f  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.864     4.030    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X19Y141        FDPE                                         r  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.650     3.380    
    SLICE_X19Y141        FDPE (Remov_fdpe_C_PRE)     -0.072     3.308    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           4.670    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.100ns (6.559%)  route 1.425ns (93.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.621     3.145    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.100     3.245 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.425     4.670    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_in
    SLICE_X19Y141        FDPE                                         f  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.864     4.030    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X19Y141        FDPE                                         r  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.650     3.380    
    SLICE_X19Y141        FDPE (Remov_fdpe_C_PRE)     -0.072     3.308    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           4.670    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.100ns (6.559%)  route 1.425ns (93.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.621     3.145    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.100     3.245 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.425     4.670    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_in
    SLICE_X19Y141        FDPE                                         f  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.864     4.030    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X19Y141        FDPE                                         r  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.650     3.380    
    SLICE_X19Y141        FDPE (Remov_fdpe_C_PRE)     -0.072     3.308    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           4.670    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.100ns (6.559%)  route 1.425ns (93.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.621     3.145    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.100     3.245 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.425     4.670    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_in
    SLICE_X19Y141        FDPE                                         f  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.864     4.030    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X19Y141        FDPE                                         r  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.650     3.380    
    SLICE_X19Y141        FDPE (Remov_fdpe_C_PRE)     -0.072     3.308    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           4.670    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.100ns (6.559%)  route 1.425ns (93.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.621     3.145    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.100     3.245 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.425     4.670    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_in
    SLICE_X19Y141        FDPE                                         f  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.903     2.246    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.299 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     3.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.166 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.864     4.030    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/clk
    SLICE_X19Y141        FDPE                                         r  gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.650     3.380    
    SLICE_X19Y141        FDPE (Remov_fdpe_C_PRE)     -0.072     3.308    gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           4.670    
  -------------------------------------------------------------------
                         slack                                  1.362    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.289ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.457ns (19.546%)  route 1.881ns (80.454%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.397     4.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y137        FDRE (Prop_fdre_C_Q)         0.223     4.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.532     5.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y137        LUT6 (Prop_lut6_I2_O)        0.043     5.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y136        LUT4 (Prop_lut4_I3_O)        0.054     5.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.565     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y138        LUT1 (Prop_lut1_I0_O)        0.137     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.337     6.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.462    37.208    
                         clock uncertainty           -0.035    37.173    
    SLICE_X71Y139        FDCE (Recov_fdce_C_CLR)     -0.212    36.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.961    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                 30.289    

Slack (MET) :             30.320ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.457ns (19.810%)  route 1.850ns (80.190%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.397     4.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y137        FDRE (Prop_fdre_C_Q)         0.223     4.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.532     5.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y137        LUT6 (Prop_lut6_I2_O)        0.043     5.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y136        LUT4 (Prop_lut4_I3_O)        0.054     5.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.565     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y138        LUT1 (Prop_lut1_I0_O)        0.137     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     6.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.462    37.208    
                         clock uncertainty           -0.035    37.173    
    SLICE_X68Y139        FDCE (Recov_fdce_C_CLR)     -0.212    36.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.961    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                 30.320    

Slack (MET) :             30.320ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.457ns (19.810%)  route 1.850ns (80.190%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.397     4.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y137        FDRE (Prop_fdre_C_Q)         0.223     4.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.532     5.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y137        LUT6 (Prop_lut6_I2_O)        0.043     5.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y136        LUT4 (Prop_lut4_I3_O)        0.054     5.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.565     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y138        LUT1 (Prop_lut1_I0_O)        0.137     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     6.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.462    37.208    
                         clock uncertainty           -0.035    37.173    
    SLICE_X68Y139        FDCE (Recov_fdce_C_CLR)     -0.212    36.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.961    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                 30.320    

Slack (MET) :             30.320ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.457ns (19.810%)  route 1.850ns (80.190%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.397     4.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y137        FDRE (Prop_fdre_C_Q)         0.223     4.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.532     5.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y137        LUT6 (Prop_lut6_I2_O)        0.043     5.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y136        LUT4 (Prop_lut4_I3_O)        0.054     5.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.565     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y138        LUT1 (Prop_lut1_I0_O)        0.137     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     6.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.462    37.208    
                         clock uncertainty           -0.035    37.173    
    SLICE_X68Y139        FDCE (Recov_fdce_C_CLR)     -0.212    36.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.961    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                 30.320    

Slack (MET) :             30.320ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.457ns (19.810%)  route 1.850ns (80.190%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.397     4.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y137        FDRE (Prop_fdre_C_Q)         0.223     4.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.532     5.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y137        LUT6 (Prop_lut6_I2_O)        0.043     5.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y136        LUT4 (Prop_lut4_I3_O)        0.054     5.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.565     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y138        LUT1 (Prop_lut1_I0_O)        0.137     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     6.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.462    37.208    
                         clock uncertainty           -0.035    37.173    
    SLICE_X68Y139        FDCE (Recov_fdce_C_CLR)     -0.212    36.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.961    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                 30.320    

Slack (MET) :             30.320ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.457ns (19.810%)  route 1.850ns (80.190%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.397     4.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y137        FDRE (Prop_fdre_C_Q)         0.223     4.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.532     5.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y137        LUT6 (Prop_lut6_I2_O)        0.043     5.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y136        LUT4 (Prop_lut4_I3_O)        0.054     5.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.565     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y138        LUT1 (Prop_lut1_I0_O)        0.137     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     6.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.462    37.208    
                         clock uncertainty           -0.035    37.173    
    SLICE_X68Y139        FDCE (Recov_fdce_C_CLR)     -0.212    36.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.961    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                 30.320    

Slack (MET) :             30.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.457ns (19.546%)  route 1.881ns (80.454%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.397     4.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y137        FDRE (Prop_fdre_C_Q)         0.223     4.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.532     5.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y137        LUT6 (Prop_lut6_I2_O)        0.043     5.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y136        LUT4 (Prop_lut4_I3_O)        0.054     5.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.565     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y138        LUT1 (Prop_lut1_I0_O)        0.137     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.337     6.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.462    37.208    
                         clock uncertainty           -0.035    37.173    
    SLICE_X70Y139        FDCE (Recov_fdce_C_CLR)     -0.154    37.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.019    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                 30.347    

Slack (MET) :             30.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.457ns (19.546%)  route 1.881ns (80.454%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.397     4.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y137        FDRE (Prop_fdre_C_Q)         0.223     4.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.532     5.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y137        LUT6 (Prop_lut6_I2_O)        0.043     5.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y136        LUT4 (Prop_lut4_I3_O)        0.054     5.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.565     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y138        LUT1 (Prop_lut1_I0_O)        0.137     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.337     6.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.462    37.208    
                         clock uncertainty           -0.035    37.173    
    SLICE_X70Y139        FDCE (Recov_fdce_C_CLR)     -0.154    37.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.019    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                 30.347    

Slack (MET) :             30.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.457ns (19.546%)  route 1.881ns (80.454%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.397     4.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y137        FDRE (Prop_fdre_C_Q)         0.223     4.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.532     5.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y137        LUT6 (Prop_lut6_I2_O)        0.043     5.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y136        LUT4 (Prop_lut4_I3_O)        0.054     5.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.565     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y138        LUT1 (Prop_lut1_I0_O)        0.137     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.337     6.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.462    37.208    
                         clock uncertainty           -0.035    37.173    
    SLICE_X70Y139        FDCE (Recov_fdce_C_CLR)     -0.154    37.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.019    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                 30.347    

Slack (MET) :             30.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.457ns (19.546%)  route 1.881ns (80.454%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.397     4.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y137        FDRE (Prop_fdre_C_Q)         0.223     4.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.532     5.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y137        LUT6 (Prop_lut6_I2_O)        0.043     5.132 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     5.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y136        LUT4 (Prop_lut4_I3_O)        0.054     5.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.565     6.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y138        LUT1 (Prop_lut1_I0_O)        0.137     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.337     6.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y139        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256    36.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.462    37.208    
                         clock uncertainty           -0.035    37.173    
    SLICE_X70Y139        FDCE (Recov_fdce_C_CLR)     -0.154    37.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.019    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                 30.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.100ns (23.257%)  route 0.330ns (76.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y150        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y150        FDPE (Prop_fdpe_C_Q)         0.100     2.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.330     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X49Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     2.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.275     2.377    
    SLICE_X49Y149        FDCE (Remov_fdce_C_CLR)     -0.069     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.100ns (23.257%)  route 0.330ns (76.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y150        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y150        FDPE (Prop_fdpe_C_Q)         0.100     2.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.330     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X49Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     2.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.275     2.377    
    SLICE_X49Y149        FDCE (Remov_fdce_C_CLR)     -0.069     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.100ns (23.257%)  route 0.330ns (76.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y150        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y150        FDPE (Prop_fdpe_C_Q)         0.100     2.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.330     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X49Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     2.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.275     2.377    
    SLICE_X49Y149        FDCE (Remov_fdce_C_CLR)     -0.069     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.100ns (23.257%)  route 0.330ns (76.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y150        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y150        FDPE (Prop_fdpe_C_Q)         0.100     2.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.330     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X49Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     2.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.275     2.377    
    SLICE_X49Y149        FDCE (Remov_fdce_C_CLR)     -0.069     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.100ns (23.144%)  route 0.332ns (76.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y150        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y150        FDPE (Prop_fdpe_C_Q)         0.100     2.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.332     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     2.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.275     2.377    
    SLICE_X48Y149        FDCE (Remov_fdce_C_CLR)     -0.069     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.100ns (23.144%)  route 0.332ns (76.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y150        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y150        FDPE (Prop_fdpe_C_Q)         0.100     2.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.332     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     2.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.275     2.377    
    SLICE_X48Y149        FDCE (Remov_fdce_C_CLR)     -0.069     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.100ns (23.144%)  route 0.332ns (76.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y150        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y150        FDPE (Prop_fdpe_C_Q)         0.100     2.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.332     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     2.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.275     2.377    
    SLICE_X48Y149        FDCE (Remov_fdce_C_CLR)     -0.069     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.100ns (23.144%)  route 0.332ns (76.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y150        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y150        FDPE (Prop_fdpe_C_Q)         0.100     2.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.332     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     2.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.275     2.377    
    SLICE_X48Y149        FDCE (Remov_fdce_C_CLR)     -0.069     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.100ns (23.144%)  route 0.332ns (76.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y150        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y150        FDPE (Prop_fdpe_C_Q)         0.100     2.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.332     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     2.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.275     2.377    
    SLICE_X48Y149        FDCE (Remov_fdce_C_CLR)     -0.069     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.100ns (23.144%)  route 0.332ns (76.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y150        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y150        FDPE (Prop_fdpe_C_Q)         0.100     2.214 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.332     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y149        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     2.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.275     2.377    
    SLICE_X48Y149        FDCE (Remov_fdce_C_CLR)     -0.069     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.238    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  sgmii_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.879ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/example_resets/gtx_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sgmii_clock rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.266ns (8.157%)  route 2.995ns (91.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 11.877 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         2.678    11.262    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tx_reset
    SLICE_X23Y138        LUT3 (Prop_lut3_I2_O)        0.043    11.305 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.317    11.622    gig_eth_inst/example_resets/gtx_reset_gen/reset_in
    SLICE_X23Y138        FDPE                                         f  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.332    11.877    gig_eth_inst/example_resets/gtx_reset_gen/clk
    SLICE_X23Y138        FDPE                                         r  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync0/C
                         clock pessimism              1.022    12.899    
                         clock uncertainty           -0.196    12.703    
    SLICE_X23Y138        FDPE (Recov_fdpe_C_PRE)     -0.178    12.525    gig_eth_inst/example_resets/gtx_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/example_resets/gtx_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sgmii_clock rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.266ns (8.157%)  route 2.995ns (91.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 11.877 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         2.678    11.262    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tx_reset
    SLICE_X23Y138        LUT3 (Prop_lut3_I2_O)        0.043    11.305 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.317    11.622    gig_eth_inst/example_resets/gtx_reset_gen/reset_in
    SLICE_X23Y138        FDPE                                         f  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.332    11.877    gig_eth_inst/example_resets/gtx_reset_gen/clk
    SLICE_X23Y138        FDPE                                         r  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync1/C
                         clock pessimism              1.022    12.899    
                         clock uncertainty           -0.196    12.703    
    SLICE_X23Y138        FDPE (Recov_fdpe_C_PRE)     -0.178    12.525    gig_eth_inst/example_resets/gtx_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/example_resets/gtx_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sgmii_clock rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.266ns (8.157%)  route 2.995ns (91.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 11.877 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         2.678    11.262    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tx_reset
    SLICE_X23Y138        LUT3 (Prop_lut3_I2_O)        0.043    11.305 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.317    11.622    gig_eth_inst/example_resets/gtx_reset_gen/reset_in
    SLICE_X23Y138        FDPE                                         f  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.332    11.877    gig_eth_inst/example_resets/gtx_reset_gen/clk
    SLICE_X23Y138        FDPE                                         r  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync2/C
                         clock pessimism              1.022    12.899    
                         clock uncertainty           -0.196    12.703    
    SLICE_X23Y138        FDPE (Recov_fdpe_C_PRE)     -0.178    12.525    gig_eth_inst/example_resets/gtx_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/example_resets/gtx_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sgmii_clock rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.266ns (8.157%)  route 2.995ns (91.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 11.877 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         2.678    11.262    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tx_reset
    SLICE_X23Y138        LUT3 (Prop_lut3_I2_O)        0.043    11.305 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.317    11.622    gig_eth_inst/example_resets/gtx_reset_gen/reset_in
    SLICE_X23Y138        FDPE                                         f  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.332    11.877    gig_eth_inst/example_resets/gtx_reset_gen/clk
    SLICE_X23Y138        FDPE                                         r  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync3/C
                         clock pessimism              1.022    12.899    
                         clock uncertainty           -0.196    12.703    
    SLICE_X23Y138        FDPE (Recov_fdpe_C_PRE)     -0.178    12.525    gig_eth_inst/example_resets/gtx_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/example_resets/gtx_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sgmii_clock rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.266ns (8.157%)  route 2.995ns (91.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 11.877 - 8.000 ) 
    Source Clock Delay      (SCD):    8.361ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.569     5.136    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.213 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     6.915    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.008 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         1.353     8.361    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.223     8.584 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         2.678    11.262    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tx_reset
    SLICE_X23Y138        LUT3 (Prop_lut3_I2_O)        0.043    11.305 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.317    11.622    gig_eth_inst/example_resets/gtx_reset_gen/reset_in
    SLICE_X23Y138        FDPE                                         f  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.332    11.877    gig_eth_inst/example_resets/gtx_reset_gen/clk
    SLICE_X23Y138        FDPE                                         r  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync4/C
                         clock pessimism              1.022    12.899    
                         clock uncertainty           -0.196    12.703    
    SLICE_X23Y138        FDPE (Recov_fdpe_C_PRE)     -0.178    12.525    gig_eth_inst/example_resets/gtx_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  0.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.879ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/example_resets/gtx_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.128ns (7.412%)  route 1.599ns (92.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.621     3.145    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.100     3.245 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.456     4.701    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tx_reset
    SLICE_X23Y138        LUT3 (Prop_lut3_I2_O)        0.028     4.729 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.143     4.872    gig_eth_inst/example_resets/gtx_reset_gen/reset_in
    SLICE_X23Y138        FDPE                                         f  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.861     2.204    gig_eth_inst/example_resets/gtx_reset_gen/clk
    SLICE_X23Y138        FDPE                                         r  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync0/C
                         clock pessimism             -0.335     1.869    
                         clock uncertainty            0.196     2.065    
    SLICE_X23Y138        FDPE (Remov_fdpe_C_PRE)     -0.072     1.993    gig_eth_inst/example_resets/gtx_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           4.872    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.879ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/example_resets/gtx_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.128ns (7.412%)  route 1.599ns (92.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.621     3.145    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.100     3.245 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.456     4.701    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tx_reset
    SLICE_X23Y138        LUT3 (Prop_lut3_I2_O)        0.028     4.729 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.143     4.872    gig_eth_inst/example_resets/gtx_reset_gen/reset_in
    SLICE_X23Y138        FDPE                                         f  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.861     2.204    gig_eth_inst/example_resets/gtx_reset_gen/clk
    SLICE_X23Y138        FDPE                                         r  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync1/C
                         clock pessimism             -0.335     1.869    
                         clock uncertainty            0.196     2.065    
    SLICE_X23Y138        FDPE (Remov_fdpe_C_PRE)     -0.072     1.993    gig_eth_inst/example_resets/gtx_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           4.872    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.879ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/example_resets/gtx_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.128ns (7.412%)  route 1.599ns (92.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.621     3.145    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.100     3.245 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.456     4.701    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tx_reset
    SLICE_X23Y138        LUT3 (Prop_lut3_I2_O)        0.028     4.729 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.143     4.872    gig_eth_inst/example_resets/gtx_reset_gen/reset_in
    SLICE_X23Y138        FDPE                                         f  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.861     2.204    gig_eth_inst/example_resets/gtx_reset_gen/clk
    SLICE_X23Y138        FDPE                                         r  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync2/C
                         clock pessimism             -0.335     1.869    
                         clock uncertainty            0.196     2.065    
    SLICE_X23Y138        FDPE (Remov_fdpe_C_PRE)     -0.072     1.993    gig_eth_inst/example_resets/gtx_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           4.872    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.879ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/example_resets/gtx_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.128ns (7.412%)  route 1.599ns (92.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.621     3.145    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.100     3.245 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.456     4.701    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tx_reset
    SLICE_X23Y138        LUT3 (Prop_lut3_I2_O)        0.028     4.729 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.143     4.872    gig_eth_inst/example_resets/gtx_reset_gen/reset_in
    SLICE_X23Y138        FDPE                                         f  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.861     2.204    gig_eth_inst/example_resets/gtx_reset_gen/clk
    SLICE_X23Y138        FDPE                                         r  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync3/C
                         clock pessimism             -0.335     1.869    
                         clock uncertainty            0.196     2.065    
    SLICE_X23Y138        FDPE (Remov_fdpe_C_PRE)     -0.072     1.993    gig_eth_inst/example_resets/gtx_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           4.872    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.879ns  (arrival time - required time)
  Source:                 gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/example_resets/gtx_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.128ns (7.412%)  route 1.599ns (92.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.669     1.677    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_sgmii
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.727 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.498    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.524 r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=709, routed)         0.621     3.145    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y162         FDRE                                         r  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.100     3.245 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=201, routed)         1.456     4.701    gig_eth_inst/trimac_fifo_block/trimac_sup_block/tx_reset
    SLICE_X23Y138        LUT3 (Prop_lut3_I2_O)        0.028     4.729 f  gig_eth_inst/trimac_fifo_block/trimac_sup_block/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.143     4.872    gig_eth_inst/example_resets/gtx_reset_gen/reset_in
    SLICE_X23Y138        FDPE                                         f  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.861     2.204    gig_eth_inst/example_resets/gtx_reset_gen/clk
    SLICE_X23Y138        FDPE                                         r  gig_eth_inst/example_resets/gtx_reset_gen/reset_sync4/C
                         clock pessimism             -0.335     1.869    
                         clock uncertainty            0.196     2.065    
    SLICE_X23Y138        FDPE (Remov_fdpe_C_PRE)     -0.072     1.993    gig_eth_inst/example_resets/gtx_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           4.872    
  -------------------------------------------------------------------
                         slack                                  2.879    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sgmii_clock
  To Clock:  sgmii_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/mac_rx_sof_reg/CLR
                            (recovery check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sgmii_clock fall@4.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.204ns (8.273%)  route 2.262ns (91.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns = ( 7.869 - 4.000 ) 
    Source Clock Delay      (SCD):    5.024ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.457     5.024    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.204     5.228 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         2.262     7.490    gig_eth_inst/glbl_rst_int
    SLICE_X12Y123        FDCE                                         f  gig_eth_inst/mac_rx_sof_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock fall edge)
                                                      4.000     4.000 f  
    G8                                                0.000     4.000 f  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     4.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 f  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044     6.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.545 f  BUFG_inst/O
                         net (fo=2972, routed)        1.324     7.869    gig_eth_inst/clk_sgmii
    SLICE_X12Y123        FDCE                                         r  gig_eth_inst/mac_rx_sof_reg/C  (IS_INVERTED)
                         clock pessimism              1.110     8.979    
                         clock uncertainty           -0.035     8.944    
    SLICE_X12Y123        FDCE (Recov_fdce_C_CLR)     -0.265     8.679    gig_eth_inst/mac_rx_sof_reg
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/mac_rx_sof_gen.state_reg/CLR
                            (recovery check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sgmii_clock fall@4.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.204ns (8.273%)  route 2.262ns (91.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns = ( 7.869 - 4.000 ) 
    Source Clock Delay      (SCD):    5.024ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.457     5.024    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.204     5.228 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         2.262     7.490    gig_eth_inst/glbl_rst_int
    SLICE_X12Y123        FDCE                                         f  gig_eth_inst/mac_rx_sof_gen.state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock fall edge)
                                                      4.000     4.000 f  
    G8                                                0.000     4.000 f  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     4.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 f  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044     6.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.545 f  BUFG_inst/O
                         net (fo=2972, routed)        1.324     7.869    gig_eth_inst/clk_sgmii
    SLICE_X12Y123        FDCE                                         r  gig_eth_inst/mac_rx_sof_gen.state_reg/C  (IS_INVERTED)
                         clock pessimism              1.110     8.979    
                         clock uncertainty           -0.035     8.944    
    SLICE_X12Y123        FDCE (Recov_fdce_C_CLR)     -0.232     8.712    gig_eth_inst/mac_rx_sof_gen.state_reg
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/mac_rx_sof_gen.tvalid_prev_reg/CLR
                            (recovery check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sgmii_clock fall@4.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.204ns (8.273%)  route 2.262ns (91.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns = ( 7.869 - 4.000 ) 
    Source Clock Delay      (SCD):    5.024ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.457     5.024    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.204     5.228 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         2.262     7.490    gig_eth_inst/glbl_rst_int
    SLICE_X12Y123        FDCE                                         f  gig_eth_inst/mac_rx_sof_gen.tvalid_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock fall edge)
                                                      4.000     4.000 f  
    G8                                                0.000     4.000 f  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     4.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 f  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044     6.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.545 f  BUFG_inst/O
                         net (fo=2972, routed)        1.324     7.869    gig_eth_inst/clk_sgmii
    SLICE_X12Y123        FDCE                                         r  gig_eth_inst/mac_rx_sof_gen.tvalid_prev_reg/C  (IS_INVERTED)
                         clock pessimism              1.110     8.979    
                         clock uncertainty           -0.035     8.944    
    SLICE_X12Y123        FDCE (Recov_fdce_C_CLR)     -0.232     8.712    gig_eth_inst/mac_rx_sof_gen.tvalid_prev_reg
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[10]/CLR
                            (recovery check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sgmii_clock rise@8.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.204ns (5.288%)  route 3.654ns (94.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 11.868 - 8.000 ) 
    Source Clock Delay      (SCD):    5.024ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.457     5.024    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.204     5.228 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         3.654     8.882    gig_eth_inst/tcp_server_inst/Inst_ARP/reset_out
    SLICE_X23Y122        FDCE                                         f  gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.323    11.868    gig_eth_inst/tcp_server_inst/Inst_ARP/clk_sgmii
    SLICE_X23Y122        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[10]/C
                         clock pessimism              1.110    12.978    
                         clock uncertainty           -0.035    12.943    
    SLICE_X23Y122        FDCE (Recov_fdce_C_CLR)     -0.293    12.650    gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[10]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[1]/CLR
                            (recovery check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sgmii_clock rise@8.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.204ns (5.288%)  route 3.654ns (94.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 11.868 - 8.000 ) 
    Source Clock Delay      (SCD):    5.024ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.457     5.024    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.204     5.228 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         3.654     8.882    gig_eth_inst/tcp_server_inst/Inst_ARP/reset_out
    SLICE_X23Y122        FDCE                                         f  gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.323    11.868    gig_eth_inst/tcp_server_inst/Inst_ARP/clk_sgmii
    SLICE_X23Y122        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[1]/C
                         clock pessimism              1.110    12.978    
                         clock uncertainty           -0.035    12.943    
    SLICE_X23Y122        FDCE (Recov_fdce_C_CLR)     -0.293    12.650    gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_SOURCE_MAC_ADDR_local_reg[25]/CLR
                            (recovery check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sgmii_clock rise@8.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.204ns (5.366%)  route 3.598ns (94.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 11.868 - 8.000 ) 
    Source Clock Delay      (SCD):    5.024ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.457     5.024    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.204     5.228 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         3.598     8.826    gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/reset_out
    SLICE_X13Y124        FDCE                                         f  gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_SOURCE_MAC_ADDR_local_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.323    11.868    gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/clk_sgmii
    SLICE_X13Y124        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_SOURCE_MAC_ADDR_local_reg[25]/C
                         clock pessimism              1.110    12.978    
                         clock uncertainty           -0.035    12.943    
    SLICE_X13Y124        FDCE (Recov_fdce_C_CLR)     -0.293    12.650    gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_SOURCE_MAC_ADDR_local_reg[25]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_SOURCE_MAC_ADDR_local_reg[26]/CLR
                            (recovery check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sgmii_clock rise@8.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.204ns (5.366%)  route 3.598ns (94.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 11.868 - 8.000 ) 
    Source Clock Delay      (SCD):    5.024ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.457     5.024    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.204     5.228 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         3.598     8.826    gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/reset_out
    SLICE_X13Y124        FDCE                                         f  gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_SOURCE_MAC_ADDR_local_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.323    11.868    gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/clk_sgmii
    SLICE_X13Y124        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_SOURCE_MAC_ADDR_local_reg[26]/C
                         clock pessimism              1.110    12.978    
                         clock uncertainty           -0.035    12.943    
    SLICE_X13Y124        FDCE (Recov_fdce_C_CLR)     -0.293    12.650    gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_SOURCE_MAC_ADDR_local_reg[26]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.826ns  (required time - arrival time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[2]/CLR
                            (recovery check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sgmii_clock rise@8.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.204ns (5.288%)  route 3.654ns (94.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 11.868 - 8.000 ) 
    Source Clock Delay      (SCD):    5.024ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.457     5.024    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.204     5.228 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         3.654     8.882    gig_eth_inst/tcp_server_inst/Inst_ARP/reset_out
    SLICE_X22Y122        FDCE                                         f  gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.323    11.868    gig_eth_inst/tcp_server_inst/Inst_ARP/clk_sgmii
    SLICE_X22Y122        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[2]/C
                         clock pessimism              1.110    12.978    
                         clock uncertainty           -0.035    12.943    
    SLICE_X22Y122        FDCE (Recov_fdce_C_CLR)     -0.235    12.708    gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  3.826    

Slack (MET) :             3.826ns  (required time - arrival time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[3]/CLR
                            (recovery check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sgmii_clock rise@8.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.204ns (5.288%)  route 3.654ns (94.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 11.868 - 8.000 ) 
    Source Clock Delay      (SCD):    5.024ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.457     5.024    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.204     5.228 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         3.654     8.882    gig_eth_inst/tcp_server_inst/Inst_ARP/reset_out
    SLICE_X22Y122        FDCE                                         f  gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.323    11.868    gig_eth_inst/tcp_server_inst/Inst_ARP/clk_sgmii
    SLICE_X22Y122        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[3]/C
                         clock pessimism              1.110    12.978    
                         clock uncertainty           -0.035    12.943    
    SLICE_X22Y122        FDCE (Recov_fdce_C_CLR)     -0.235    12.708    gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  3.826    

Slack (MET) :             3.826ns  (required time - arrival time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[9]/CLR
                            (recovery check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sgmii_clock rise@8.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.204ns (5.288%)  route 3.654ns (94.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 11.868 - 8.000 ) 
    Source Clock Delay      (SCD):    5.024ns
    Clock Pessimism Removal (CPR):    1.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.457     5.024    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.204     5.228 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         3.654     8.882    gig_eth_inst/tcp_server_inst/Inst_ARP/reset_out
    SLICE_X22Y122        FDCE                                         f  gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     8.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044    10.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.323    11.868    gig_eth_inst/tcp_server_inst/Inst_ARP/clk_sgmii
    SLICE_X22Y122        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[9]/C
                         clock pessimism              1.110    12.978    
                         clock uncertainty           -0.035    12.943    
    SLICE_X22Y122        FDCE (Recov_fdce_C_CLR)     -0.235    12.708    gig_eth_inst/tcp_server_inst/Inst_ARP/RX_SOURCE_IP_ADDR0_reg[9]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  3.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[1]/CLR
                            (removal check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.091ns (28.133%)  route 0.232ns (71.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.631     1.639    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.091     1.730 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         0.232     1.963    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/reset_out
    SLICE_X38Y134        FDCE                                         f  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.847     2.190    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/clk_sgmii
    SLICE_X38Y134        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[1]/C
                         clock pessimism             -0.541     1.649    
    SLICE_X38Y134        FDCE (Remov_fdce_C_CLR)     -0.086     1.563    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[3]/CLR
                            (removal check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.091ns (28.133%)  route 0.232ns (71.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.631     1.639    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.091     1.730 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         0.232     1.963    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/reset_out
    SLICE_X38Y134        FDCE                                         f  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.847     2.190    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/clk_sgmii
    SLICE_X38Y134        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[3]/C
                         clock pessimism             -0.541     1.649    
    SLICE_X38Y134        FDCE (Remov_fdce_C_CLR)     -0.086     1.563    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[4]/CLR
                            (removal check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.091ns (28.133%)  route 0.232ns (71.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.631     1.639    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.091     1.730 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         0.232     1.963    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/reset_out
    SLICE_X38Y134        FDCE                                         f  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.847     2.190    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/clk_sgmii
    SLICE_X38Y134        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[4]/C
                         clock pessimism             -0.541     1.649    
    SLICE_X38Y134        FDCE (Remov_fdce_C_CLR)     -0.086     1.563    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[5]/CLR
                            (removal check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.091ns (28.133%)  route 0.232ns (71.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.631     1.639    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.091     1.730 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         0.232     1.963    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/reset_out
    SLICE_X38Y134        FDCE                                         f  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.847     2.190    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/clk_sgmii
    SLICE_X38Y134        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[5]/C
                         clock pessimism             -0.541     1.649    
    SLICE_X38Y134        FDCE (Remov_fdce_C_CLR)     -0.086     1.563    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[6]/CLR
                            (removal check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.091ns (26.167%)  route 0.257ns (73.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.631     1.639    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.091     1.730 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         0.257     1.987    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/reset_out
    SLICE_X37Y134        FDCE                                         f  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.849     2.192    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/clk_sgmii
    SLICE_X37Y134        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[6]/C
                         clock pessimism             -0.523     1.669    
    SLICE_X37Y134        FDCE (Remov_fdce_C_CLR)     -0.105     1.564    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[7]/CLR
                            (removal check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.091ns (26.167%)  route 0.257ns (73.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.631     1.639    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.091     1.730 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         0.257     1.987    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/reset_out
    SLICE_X37Y134        FDCE                                         f  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.849     2.192    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/clk_sgmii
    SLICE_X37Y134        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[7]/C
                         clock pessimism             -0.523     1.669    
    SLICE_X37Y134        FDCE (Remov_fdce_C_CLR)     -0.105     1.564    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[2]/CLR
                            (removal check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.091ns (26.010%)  route 0.259ns (73.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.631     1.639    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.091     1.730 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         0.259     1.989    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/reset_out
    SLICE_X36Y134        FDCE                                         f  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.849     2.192    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/clk_sgmii
    SLICE_X36Y134        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[2]/C
                         clock pessimism             -0.523     1.669    
    SLICE_X36Y134        FDCE (Remov_fdce_C_CLR)     -0.105     1.564    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[8]/CLR
                            (removal check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.091ns (26.010%)  route 0.259ns (73.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.631     1.639    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.091     1.730 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         0.259     1.989    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/reset_out
    SLICE_X36Y134        FDCE                                         f  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.849     2.192    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/clk_sgmii
    SLICE_X36Y134        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[8]/C
                         clock pessimism             -0.523     1.669    
    SLICE_X36Y134        FDCE (Remov_fdce_C_CLR)     -0.105     1.564    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[9]/CLR
                            (removal check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.091ns (26.010%)  route 0.259ns (73.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.631     1.639    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.091     1.730 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         0.259     1.989    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/reset_out
    SLICE_X36Y134        FDCE                                         f  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.849     2.192    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/clk_sgmii
    SLICE_X36Y134        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[9]/C
                         clock pessimism             -0.523     1.669    
    SLICE_X36Y134        FDCE (Remov_fdce_C_CLR)     -0.105     1.564    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/CLK_COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/TICK_4US_local_reg/CLR
                            (removal check against rising-edge clock sgmii_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sgmii_clock rise@0.000ns - sgmii_clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.091ns (26.010%)  route 0.259ns (73.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.541     0.982    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.008 r  BUFG_inst/O
                         net (fo=2972, routed)        0.631     1.639    gig_eth_inst/example_resets/glbl_reset_gen/clk
    SLICE_X39Y139        FDPE                                         r  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        FDPE (Prop_fdpe_C_Q)         0.091     1.730 f  gig_eth_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=968, routed)         0.259     1.989    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/reset_out
    SLICE_X36Y134        FDCE                                         f  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/TICK_4US_local_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           0.581     1.313    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.343 r  BUFG_inst/O
                         net (fo=2972, routed)        0.849     2.192    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/clk_sgmii
    SLICE_X36Y134        FDCE                                         r  gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/TICK_4US_local_reg/C
                         clock pessimism             -0.523     1.669    
    SLICE_X36Y134        FDCE (Remov_fdce_C_CLR)     -0.105     1.564    gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/TICK_4US_local_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.425    





