INFO-FLOW: Workspace C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4 opened at Sun Oct 06 17:59:18 -0400 2019
Execute     set_part xczu3eg-sbva484-1-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu3eg 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.104 sec.
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.107 sec.
Command         ap_source done; 0.107 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       get_default_platform 
Command     set_part done; 0.199 sec.
Execute     create_clock -period 8 
Execute       config_clock -quiet -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     set_directive_pipeline convolve_kernel/to_b_section 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_unroll convolve_kernel/i_section 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_array_partition -type complete -dim 1 convolve_kernel bufi 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredbufi complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type complete -dim 2 convolve_kernel bufw 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredbufi complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredbufw complete=positionBoolean0type dim=2 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling kernel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted kernel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "kernel.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E kernel.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pp.0.cpp
Command         clang done; 0.641 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pp.0.cpp"  -o "C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pp.0.cpp -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/useless.bc
Command         clang done; 0.638 sec.
INFO-FLOW: Done: GCC PP time: 1.3 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredbufi complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredbufw complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredbufi complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredbufw complete=positionBoolean0type dim=2 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pp.0.cpp std=gnu++98 -directive=C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/.systemc_flag -quiet -fix-errors C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pp.0.cpp std=gnu++98 -directive=C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/all.directive.json -quiet -fix-errors C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.diag.yml C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.out.log 2> C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.err.log 
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/tidy-3.1.kernel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/tidy-3.1.kernel.pp.0.cpp.out.log 2> C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/tidy-3.1.kernel.pp.0.cpp.err.log 
Command           ap_eval done; 0.511 sec.
Execute           ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/xilinx-legacy-rewriter.kernel.pp.0.cpp.out.log 2> C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/xilinx-legacy-rewriter.kernel.pp.0.cpp.err.log 
Command           ap_eval done; 0.23 sec.
Command         tidy_31 done; 0.757 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.bc
Command         clang done; 0.642 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.g.bc -hls-opt -except-internalize convolve_kernel -LC:/Xilinx/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.g 
Command         llvm-ld done; 0.677 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.539 ; gain = 17.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.539 ; gain = 17.707
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.pp.bc -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2018.3/win64/lib -lfloatconversion -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.309 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top convolve_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.g.0.bc -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.359 ; gain = 19.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.g.1.bc -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.g.2.prechk.bc -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.617 ; gain = 19.785
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.g.1.bc to C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.o.1.bc -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'i_section' (kernel.cpp:71) in function 'convolve_kernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
Command           transform done; 0.82 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.o.1.tmp.bc -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.336 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 131.785 ; gain = 46.953
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.o.2.bc -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
Command           transform done; 0.922 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 133.363 ; gain = 48.531
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.462 sec.
Command       elaborate done; 6.239 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
Execute         ap_set_top_model convolve_kernel 
Execute         get_model_list convolve_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model convolve_kernel 
Execute         get_model_list convolve_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: convolve_kernel
INFO-FLOW: Configuring Module : convolve_kernel ...
Execute         set_default_model convolve_kernel 
Execute         apply_spec_resource_limit convolve_kernel 
INFO-FLOW: Model list for preprocess: convolve_kernel
INFO-FLOW: Preprocessing Module: convolve_kernel ...
Execute         set_default_model convolve_kernel 
Execute         cdfg_preprocess -model convolve_kernel 
Execute         rtl_gen_preprocess convolve_kernel 
INFO-FLOW: Model list for synthesis: convolve_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model convolve_kernel 
Execute         schedule -model convolve_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 252.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 252.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 252.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 252.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 252.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.889 sec.
INFO: [HLS 200-111]  Elapsed time: 11.181 seconds; current allocated memory: 97.192 MB.
Execute         report -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.verbose.sched.rpt -verbose -f 
Command         report done; 2.847 sec.
Execute         db_write -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.sched.adb -f 
Command         db_write done; 0.469 sec.
INFO-FLOW: Finish scheduling convolve_kernel.
Execute         set_default_model convolve_kernel 
Execute         bind -model convolve_kernel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=convolve_kernel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.221 sec.
INFO: [HLS 200-111]  Elapsed time: 4.564 seconds; current allocated memory: 116.232 MB.
Execute         report -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.verbose.bind.rpt -verbose -f 
Command         report done; 3.087 sec.
Execute         db_write -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.bind.adb -f 
Command         db_write done; 0.586 sec.
INFO-FLOW: Finish binding convolve_kernel.
Execute         get_model_list convolve_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess convolve_kernel 
INFO-FLOW: Model list for RTL generation: convolve_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model convolve_kernel -vendor xilinx -mg_file C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_5ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_3ns_11_1_1' to 'convolve_kernel_meOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_4ns_11_1_1' to 'convolve_kernel_mfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_5ns_11_1_1' to 'convolve_kernel_mhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_6ns_11_1_1' to 'convolve_kernel_mibs' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'convolve_kernel' is 34169, found 5 HDL expressions with this fanout: (1'b0 == ap_block_pp2_stage0_11001), (1'b0 == ap_block_pp3_stage0_11001), (1'b0 == ap_block_pp4_stage0_11001), (1'b0 == ap_block_pp1_stage0_11001), (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_meOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mg8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
Command         create_rtl_model done; 3.555 sec.
INFO: [HLS 200-111]  Elapsed time: 7.286 seconds; current allocated memory: 153.377 MB.
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl convolve_kernel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/syn/systemc/convolve_kernel -synmodules convolve_kernel 
Command         gen_rtl done; 0.12 sec.
Execute         gen_rtl convolve_kernel -istop -style xilinx -f -lang vhdl -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/syn/vhdl/convolve_kernel 
Command         gen_rtl done; 0.67 sec.
Execute         gen_rtl convolve_kernel -istop -style xilinx -f -lang vlog -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/syn/verilog/convolve_kernel 
Command         gen_rtl done; 0.403 sec.
Execute         export_constraint_db -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.constraint.tcl -f -tool general 
Execute         report -model convolve_kernel -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.design.xml -verbose -f -dv 
Command         report done; 0.589 sec.
Execute         report -model convolve_kernel -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.sdaccel.xml -verbose -f -sdaccel 
Command         report done; 0.978 sec.
Execute         gen_tb_info convolve_kernel -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel -p C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db 
Execute         report -model convolve_kernel -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/syn/report/convolve_kernel_csynth.rpt -f 
Command         report done; 0.336 sec.
Execute         report -model convolve_kernel -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/syn/report/convolve_kernel_csynth.xml -f -x 
Command         report done; 0.291 sec.
Execute         report -model convolve_kernel -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.verbose.rpt -verbose -f 
Command         report done; 3.016 sec.
Execute         db_write -model convolve_kernel -o C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.adb -f 
Command         db_write done; 1.069 sec.
Execute         sc_get_clocks convolve_kernel 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain convolve_kernel 
INFO-FLOW: Model list for RTL component generation: convolve_kernel
INFO-FLOW: Handling components in module [convolve_kernel] ... 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.compgen.tcl 
INFO-FLOW: Found component convolve_kernel_fbkb.
INFO-FLOW: Append model convolve_kernel_fbkb
INFO-FLOW: Found component convolve_kernel_fcud.
INFO-FLOW: Append model convolve_kernel_fcud
INFO-FLOW: Found component convolve_kernel_mdEe.
INFO-FLOW: Append model convolve_kernel_mdEe
INFO-FLOW: Found component convolve_kernel_meOg.
INFO-FLOW: Append model convolve_kernel_meOg
INFO-FLOW: Found component convolve_kernel_mfYi.
INFO-FLOW: Append model convolve_kernel_mfYi
INFO-FLOW: Found component convolve_kernel_mg8j.
INFO-FLOW: Append model convolve_kernel_mg8j
INFO-FLOW: Found component convolve_kernel_mhbi.
INFO-FLOW: Append model convolve_kernel_mhbi
INFO-FLOW: Found component convolve_kernel_mibs.
INFO-FLOW: Append model convolve_kernel_mibs
INFO-FLOW: Found component convolve_kernel_control_s_axi.
INFO-FLOW: Append model convolve_kernel_control_s_axi
INFO-FLOW: Append model convolve_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: convolve_kernel_fbkb convolve_kernel_fcud convolve_kernel_mdEe convolve_kernel_meOg convolve_kernel_mfYi convolve_kernel_mg8j convolve_kernel_mhbi convolve_kernel_mibs convolve_kernel_control_s_axi convolve_kernel
INFO-FLOW: To file: write model convolve_kernel_fbkb
INFO-FLOW: To file: write model convolve_kernel_fcud
INFO-FLOW: To file: write model convolve_kernel_mdEe
INFO-FLOW: To file: write model convolve_kernel_meOg
INFO-FLOW: To file: write model convolve_kernel_mfYi
INFO-FLOW: To file: write model convolve_kernel_mg8j
INFO-FLOW: To file: write model convolve_kernel_mhbi
INFO-FLOW: To file: write model convolve_kernel_mibs
INFO-FLOW: To file: write model convolve_kernel_control_s_axi
INFO-FLOW: To file: write model convolve_kernel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.102 sec.
Command         ap_source done; 0.102 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/global.setting.tcl 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/global.setting.tcl 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/global.setting.tcl 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Command         ap_source done; 0.229 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.101 sec.
Command         ap_source done; 0.102 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=convolve_kernel xml_exists=0
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.rtl_wrap.cfg.tcl 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.rtl_wrap.cfg.tcl 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.rtl_wrap.cfg.tcl 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/global.setting.tcl 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/global.setting.tcl 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.compgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Execute           source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
Command         ap_source done; 1.718 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/global.setting.tcl 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.compgen.tcl 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/global.setting.tcl 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.constraint.tcl 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=194
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=97
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=10 #gSsdmPorts=194
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/global.setting.tcl 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/global.setting.tcl 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_export -xo 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/global.setting.tcl 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/convolve_kernel.constraint.tcl 
Execute         sc_get_clocks convolve_kernel 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/global.setting.tcl 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/impl/misc/convolve_kernel_ap_fadd_3_full_dsp_32_ip.tcl 
Execute         source C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/impl/misc/convolve_kernel_ap_fmul_2_max_dsp_32_ip.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: C:/vivado_projects/ReturnOf447Hype/Lab2/convolution/solution4/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 269.816 ; gain = 184.984
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
Command       autosyn done; 33.209 sec.
Execute       get_part 
Execute       get_config_export -sdx_tcl 
Command     csynth_design done; 39.466 sec.
Execute     cleanup_all 
