/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [48:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_3z;
  wire [18:0] celloutsig_0_4z;
  reg [25:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_10z ? celloutsig_0_6z[6] : celloutsig_0_7z[10];
  assign celloutsig_0_15z = celloutsig_0_14z ? celloutsig_0_10z : _00_;
  assign celloutsig_1_9z = ~((celloutsig_1_2z[16] | in_data[126]) & celloutsig_1_4z);
  assign celloutsig_0_9z = ~((celloutsig_0_7z[10] | celloutsig_0_3z[2]) & celloutsig_0_6z[5]);
  assign celloutsig_0_17z = ~((celloutsig_0_14z | celloutsig_0_10z) & (celloutsig_0_12z[2] | celloutsig_0_7z[4]));
  assign celloutsig_1_18z = celloutsig_1_4z | ~(celloutsig_1_12z);
  assign celloutsig_0_10z = celloutsig_0_7z[9] | ~(celloutsig_0_1z);
  assign celloutsig_0_13z = celloutsig_0_2z[4] | ~(celloutsig_0_3z[0]);
  assign celloutsig_0_16z = celloutsig_0_1z | ~(_02_);
  assign celloutsig_0_5z = celloutsig_0_1z ^ celloutsig_0_3z[0];
  assign celloutsig_1_12z = ~(celloutsig_1_10z[1] ^ in_data[96]);
  assign celloutsig_1_16z = ~(celloutsig_1_9z ^ celloutsig_1_2z[12]);
  reg [6:0] _16_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 7'h00;
    else _16_ <= in_data[80:74];
  assign { _03_[6:5], _00_, _02_, _03_[2], _01_, _03_[0] } = _16_;
  assign celloutsig_0_6z = { celloutsig_0_4z[10], celloutsig_0_2z, celloutsig_0_3z } / { 1'h1, celloutsig_0_3z[1:0], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_7z = { celloutsig_0_6z[9:8], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z } / { 1'h1, celloutsig_0_4z[11:6], _03_[6:5], _00_, _02_, _03_[2], _01_, _03_[0], celloutsig_0_5z };
  assign celloutsig_1_19z = { celloutsig_1_3z[5:1], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_7z } > { celloutsig_1_17z[4:3], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_9z };
  assign celloutsig_1_13z = { celloutsig_1_1z[0], celloutsig_1_4z, celloutsig_1_10z } <= { celloutsig_1_3z[0], celloutsig_1_3z };
  assign celloutsig_0_21z = { celloutsig_0_12z[4:3], celloutsig_0_3z, _03_[6:5], _00_, _02_, _03_[2], _01_, _03_[0], celloutsig_0_5z, celloutsig_0_15z } <= { celloutsig_0_7z[14:3], celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_1_1z = in_data[138:132] % { 1'h1, in_data[129:124] };
  assign celloutsig_0_32z = { celloutsig_0_4z[4:0], celloutsig_0_12z } % { 1'h1, celloutsig_0_20z[3:2], celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_14z };
  assign celloutsig_1_2z = { celloutsig_1_0z[5:4], celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, in_data[107:100], celloutsig_1_0z[8:1], in_data[96] };
  assign celloutsig_0_24z = { in_data[11:3], celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_11z, _03_[6:5], _00_, _02_, _03_[2], _01_, _03_[0], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_7z } % { 1'h1, in_data[24:3], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_0_8z = { celloutsig_0_4z[7:6], celloutsig_0_7z } != { celloutsig_0_6z[6:2], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[75:70] != { _03_[5], _00_, _02_, _03_[2], _01_, _03_[0] };
  assign celloutsig_0_4z = - { _01_, _03_[0], celloutsig_0_3z, celloutsig_0_2z, _03_[6:5], _00_, _02_, _03_[2], _01_, _03_[0] };
  assign celloutsig_1_0z = - in_data[165:157];
  assign celloutsig_1_6z = - celloutsig_1_3z[3:1];
  assign celloutsig_1_10z = - in_data[113:108];
  assign celloutsig_1_17z = - { celloutsig_1_0z[7:3], celloutsig_1_7z };
  assign celloutsig_0_25z = - { celloutsig_0_6z[6:4], celloutsig_0_21z, celloutsig_0_15z };
  assign celloutsig_0_14z = & { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_22z = & { celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_6z[7], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_3z = celloutsig_0_2z[6:4] >> in_data[16:14];
  assign celloutsig_1_3z = celloutsig_1_2z[17:11] >> celloutsig_1_2z[17:11];
  assign celloutsig_0_12z = { in_data[62:61], celloutsig_0_3z } >>> { celloutsig_0_2z[5:4], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_20z = { celloutsig_0_7z[1:0], celloutsig_0_3z } >>> { celloutsig_0_4z[3:1], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_2z = { _03_[6:5], _00_, _02_, _03_[2], _01_, _03_[0] } >>> { _03_[6:5], _00_, _02_, _03_[2], _01_, _03_[0] };
  assign celloutsig_0_52z = ~((_03_[5] & celloutsig_0_24z[42]) | celloutsig_0_3z[2]);
  assign celloutsig_1_4z = ~((celloutsig_1_0z[6] & celloutsig_1_2z[2]) | celloutsig_1_2z[6]);
  assign celloutsig_1_7z = ~((celloutsig_1_2z[10] & celloutsig_1_6z[0]) | celloutsig_1_2z[4]);
  assign celloutsig_0_19z = ~((celloutsig_0_8z & celloutsig_0_5z) | celloutsig_0_11z);
  assign celloutsig_0_23z = ~((celloutsig_0_16z & celloutsig_0_8z) | celloutsig_0_1z);
  assign celloutsig_0_26z = ~((celloutsig_0_9z & celloutsig_0_20z[4]) | celloutsig_0_25z[1]);
  always_latch
    if (clkin_data[32]) celloutsig_0_51z = 26'h0000000;
    else if (celloutsig_1_18z) celloutsig_0_51z = { in_data[27:22], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_32z, celloutsig_0_26z, celloutsig_0_21z };
  assign { _03_[4:3], _03_[1] } = { _00_, _02_, _01_ };
  assign { out_data[128], out_data[96], out_data[57:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
