{"Source Block": ["oh/elink/hdl/etx_arbiter.v@147:163@HdlStmProcess", "\t\t      (txrr_grant & ~txrr_wait);\n\n   //Pipeline + stall\n   assign write_in = etx_mux[1];\n\n   always @ (posedge clk)\n     if (access_in & (write_in & ~etx_wr_wait) | (~write_in & ~etx_rd_wait))\n       begin\n\t  etx_access         <= access_in;\n\t  etx_packet[PW-1:0] <= etx_mux[PW-1:0];\n\t  etx_rr             <= txrr_grant;\n       end\n   \nendmodule // etx_arbiter\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n// End:\n"], "Clone Blocks": [["oh/elink/hdl/etx_arbiter.v@145:155", "   assign access_in = (txwr_grant & ~txwr_wait) |\n\t\t      (txrd_grant & ~txrd_wait) |\n\t\t      (txrr_grant & ~txrr_wait);\n\n   //Pipeline + stall\n   assign write_in = etx_mux[1];\n\n   always @ (posedge clk)\n     if (access_in & (write_in & ~etx_wr_wait) | (~write_in & ~etx_rd_wait))\n       begin\n\t  etx_access         <= access_in;\n"]], "Diff Content": {"Delete": [[154, "       begin\n"], [155, "\t  etx_access         <= access_in;\n"], [156, "\t  etx_packet[PW-1:0] <= etx_mux[PW-1:0];\n"], [157, "\t  etx_rr             <= txrr_grant;\n"], [158, "       end\n"]], "Add": [[158, "\t  etx_packet[PW-1:0] <= etx_mux[PW-1:0];\t \n"]]}}