# Tiny Tapeout project information
project:
  title:       "UM LIF Counter"
  author:      "Sam Wang"
  discord:     ""
  description: "8-bit counter with integrated LIF neuron"
  language:    "Verilog"
  clock_hz:    0

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module: "tt_um_counter"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_lif.v"
    - "lif.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "Current input bit 0 (LSB)"
  ui[1]: "Current input bit 1"
  ui[2]: "Current input bit 2"
  ui[3]: "Current input bit 3"
  ui[4]: "Current input bit 4"
  ui[5]: "Current input bit 5"
  ui[6]: "Current input bit 6"
  ui[7]: "Current input bit 7 (MSB)"

  # Outputs
  uo[0]: "Counter output bit 0 (LSB)"
  uo[1]: "Counter output bit 1"
  uo[2]: "Counter output bit 2"
  uo[3]: "Counter output bit 3"
  uo[4]: "Counter output bit 4"
  uo[5]: "Counter output bit 5"
  uo[6]: "Counter output bit 6"
  uo[7]: "Counter output bit 7 / LIF spike (MSB)"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
