// Seed: 2511713277
module module_0;
  logic id_1 = id_1 - 1'h0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input tri id_2,
    input supply0 id_3,
    input supply0 id_4,
    output logic id_5,
    input tri1 id_6,
    output tri1 id_7,
    input wire id_8,
    output wor id_9,
    input tri0 id_10
);
  bufif0 primCall (id_5, id_6, id_8);
  initial begin : LABEL_0
    id_5 = -1'b0;
  end
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd7,
    parameter id_1 = 32'd55
) (
    output supply0 _id_0,
    input tri0 _id_1
);
  logic [id_0 : id_1] id_3;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
