platform=xilinx_u280_xdma_201920_3
debug=1
save-temps=1
# profile_kernel=data:all:all:all # only for vitis 2020.1
## The original example uses DDR memory. We can use HBM since U280 supports that.
[connectivity]
nk=gatedgcn_hls:1

sp=gatedgcn_hls_1.nod_src:HBM[0:3]
sp=gatedgcn_hls_1.edge_src:HBM[0:3]
sp=gatedgcn_hls_1.edge_idx:HBM[4:7]
sp=gatedgcn_hls_1.ft_in_agg_mat:HBM[8:11]
sp=gatedgcn_hls_1.ft_in_tar_mat:HBM[8:11]
sp=gatedgcn_hls_1.ft_in_e_mat:DDR[0:1]
sp=gatedgcn_hls_1.w_a_mat:PLRAM[0]
sp=gatedgcn_hls_1.w_b_mat:PLRAM[0]
sp=gatedgcn_hls_1.w_c_mat:PLRAM[0]
sp=gatedgcn_hls_1.w_d_mat:PLRAM[0]
sp=gatedgcn_hls_1.w_e_mat:PLRAM[0]
sp=gatedgcn_hls_1.rst_e_mat:DDR[0:1]
sp=gatedgcn_hls_1.rst_h_mat:HBM[12:15]

# [profile]
# data=all:all:all
# stall=all:all

[hls]
pre_tcl=../config/hls_config.tcl

[advanced]
# param=compiler.userPreSysLinkOverlayTcl=../config/preSysLink.tcl
param=compiler.userPreSysLinkOverlayTcl=../config/preSysLink_v2.tcl
