# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# do MultiplierTest_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB7/MyMult.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MyMult
# -- Compiling architecture behaviour of MyMult
# vcom -93 -work work {C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB7/MultiplierTest.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MultiplierTest
# -- Compiling architecture behaviour of MultiplierTest
# ** Error: C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB7/MultiplierTest.vhd(100): (vcom-1035) Formal port "clock" has OPEN or no actual associated with it.
# 
# -- Loading entity MyMult
# ** Error: C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB7/MultiplierTest.vhd(139): VHDL Compiler exiting
# ** Error: c:/altera/12.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./MultiplierTest_run_msim_rtl_vhdl.do line 9
# c:/altera/12.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB7/MultiplierTest.vhd}"
vsim -voptargs=+acc work.multipliertest
# vsim -voptargs=+acc work.multipliertest 
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/BecksLaptop/Documents/IHA/DSPC/LAB7/rtl_work.multipliertest' has no architecture.
# 
# Error loading design
