#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Sep  5 18:20:02 2018
# Process ID: 20716
# Current directory: F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.runs/synth_1
# Command line: vivado.exe -log Encoder_8x3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Encoder_8x3.tcl
# Log file: F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.runs/synth_1/Encoder_8x3.vds
# Journal file: F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Encoder_8x3.tcl -notrace
Command: synth_design -top Encoder_8x3 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1600 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 371.738 ; gain = 98.199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Encoder_8x3' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/new/Encoder_8x3.vhd:39]
INFO: [Synth 8-3491] module 'or_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/imports/new/or_gate.vhd:34' bound to instance 'u1' of component 'or_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/new/Encoder_8x3.vhd:49]
INFO: [Synth 8-638] synthesizing module 'or_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/imports/new/or_gate.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'or_gate' (1#1) [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/imports/new/or_gate.vhd:40]
INFO: [Synth 8-3491] module 'or_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/imports/new/or_gate.vhd:34' bound to instance 'u2' of component 'or_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/new/Encoder_8x3.vhd:50]
INFO: [Synth 8-3491] module 'or_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/imports/new/or_gate.vhd:34' bound to instance 'u3' of component 'or_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/new/Encoder_8x3.vhd:51]
INFO: [Synth 8-3491] module 'or_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/imports/new/or_gate.vhd:34' bound to instance 'u5' of component 'or_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/new/Encoder_8x3.vhd:52]
INFO: [Synth 8-3491] module 'or_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/imports/new/or_gate.vhd:34' bound to instance 'u6' of component 'or_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/new/Encoder_8x3.vhd:53]
INFO: [Synth 8-3491] module 'or_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/imports/new/or_gate.vhd:34' bound to instance 'u7' of component 'or_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/new/Encoder_8x3.vhd:54]
INFO: [Synth 8-3491] module 'or_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/imports/new/or_gate.vhd:34' bound to instance 'u8' of component 'or_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/new/Encoder_8x3.vhd:55]
INFO: [Synth 8-3491] module 'or_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/imports/new/or_gate.vhd:34' bound to instance 'u9' of component 'or_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/new/Encoder_8x3.vhd:56]
INFO: [Synth 8-3491] module 'or_gate' declared at 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/imports/new/or_gate.vhd:34' bound to instance 'u10' of component 'or_gate' [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/new/Encoder_8x3.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Encoder_8x3' (2#1) [F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.srcs/sources_1/new/Encoder_8x3.vhd:39]
WARNING: [Synth 8-3331] design Encoder_8x3 has unconnected port i[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 427.160 ; gain = 153.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 427.160 ; gain = 153.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 427.160 ; gain = 153.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 427.160 ; gain = 153.621
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'u2' (or_gate) to 'u6'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Encoder_8x3 has unconnected port i[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 546.070 ; gain = 272.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 546.070 ; gain = 272.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 546.070 ; gain = 272.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 546.070 ; gain = 272.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 546.070 ; gain = 272.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 546.070 ; gain = 272.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 546.070 ; gain = 272.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 546.070 ; gain = 272.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 546.070 ; gain = 272.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     3|
|2     |IBUF |     7|
|3     |OBUF |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    13|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 546.070 ; gain = 272.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 546.070 ; gain = 272.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 546.070 ; gain = 272.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 659.828 ; gain = 398.805
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/A_viraj drive/AMtech/HDL/Practical/Practical 2/Encoder_8x3/Encoder_8x3.runs/synth_1/Encoder_8x3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Encoder_8x3_utilization_synth.rpt -pb Encoder_8x3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 659.828 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep  5 18:20:20 2018...
