// Seed: 2638594565
module module_0 (
    input tri id_0,
    output wor id_1,
    output wor id_2,
    input wor id_3,
    output tri1 id_4,
    input supply1 id_5,
    output uwire id_6,
    input wor id_7,
    output tri0 id_8,
    output uwire id_9,
    output wire id_10,
    input tri id_11,
    output tri id_12,
    input wand id_13,
    output wire id_14,
    input tri1 id_15,
    input tri0 id_16,
    input wire id_17,
    input uwire id_18,
    output wor id_19,
    input wand id_20,
    input supply1 id_21,
    input wor id_22,
    id_27,
    input supply1 id_23,
    output tri0 id_24,
    output wor id_25
);
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output uwire id_2,
    input supply0 id_3,
    output wire id_4,
    input wire id_5,
    input supply0 id_6,
    output logic id_7,
    input wand id_8,
    input supply0 id_9,
    output logic id_10,
    output logic id_11
);
  logic id_13;
  always id_11 <= id_13 | -1;
  id_14(
      -1, -1, id_13, id_7, id_10, 1, -1 * (1'b0) - -1 <= 1, id_11
  );
  module_0 modCall_1 (
      id_8,
      id_4,
      id_1,
      id_9,
      id_2,
      id_9,
      id_4,
      id_5,
      id_4,
      id_2,
      id_1,
      id_3,
      id_4,
      id_3,
      id_2,
      id_3,
      id_6,
      id_3,
      id_3,
      id_1,
      id_0,
      id_8,
      id_6,
      id_8,
      id_4,
      id_4
  );
  assign modCall_1.id_13 = 0;
  assign id_7 = 1;
endmodule
