module reg1 (clk,
    in);
 input clk;
 input in;

 wire r1q;

 DFF_X1 r1 (.D(in),
    .CK(clk),
    .Q(r1q));
 submodule u1 (.r1q(r1q),
    .clk(clk));
endmodule
module submodule (r1q,
    clk);
 input r1q;
 input clk;

 wire u1z;
 wire u2z;
 wire u3z;
 wire u4z;
 wire u5z;
 wire \u1/net12 ;
 wire \u1/net13 ;
 wire \u1/net1415 ;
 wire \u1/net1617 ;

 BUF_X2 rebuffer7 (.A(r1q),
    .Z(\u1/net1617 ));
 BUF_X4 rebuffer6 (.A(\u1/net12 ),
    .Z(\u1/net1415 ));
 BUF_X4 split (.A(\u1/net12 ),
    .Z(\u1/net13 ));
 BUF_X4 rebuffer1 (.A(\u1/net1617 ),
    .Z(\u1/net12 ));
 DFF_X1 r10 (.D(\u1/net13 ),
    .CK(clk));
 DFF_X1 r11 (.D(\u1/net13 ),
    .CK(clk));
 DFF_X1 r12 (.D(\u1/net13 ),
    .CK(clk));
 DFF_X1 r2 (.D(u5z),
    .CK(clk));
 DFF_X1 r3 (.D(\u1/net1415 ),
    .CK(clk));
 DFF_X1 r4 (.D(\u1/net1415 ),
    .CK(clk));
 DFF_X1 r5 (.D(\u1/net13 ),
    .CK(clk));
 DFF_X1 r6 (.D(\u1/net1415 ),
    .CK(clk));
 DFF_X1 r7 (.D(\u1/net1415 ),
    .CK(clk));
 DFF_X1 r8 (.D(\u1/net13 ),
    .CK(clk));
 DFF_X1 r9 (.D(\u1/net1415 ),
    .CK(clk));
 BUF_X2 u1 (.A(r1q),
    .Z(u1z));
 BUF_X4 u2 (.A(u1z),
    .Z(u2z));
 BUF_X4 u3 (.A(u2z),
    .Z(u3z));
 BUF_X4 u4 (.A(u3z),
    .Z(u4z));
 BUF_X4 u5 (.A(u4z),
    .Z(u5z));
endmodule
