<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIRegisterInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;15.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">SIRegisterInfo.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="SIRegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- SIRegisterInfo.cpp - SI Register Information ---------------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// SI implementation of the TargetRegisterInfo class.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="GCNSubtarget_8h.html">GCNSubtarget.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstPrinter_8h.html">MCTargetDesc/AMDGPUInstPrinter.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="LiveIntervals_8h.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="LivePhysRegs_8h.html">llvm/CodeGen/LivePhysRegs.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="MachineDominators_8h.html">llvm/CodeGen/MachineDominators.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterScavenging_8h.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a13b7359d3501128c4c130fd13756facc">   29</a></span><span class="preprocessor">#define GET_REGINFO_TARGET_DESC</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;AMDGPUGenRegisterInfo.inc&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a4c73a64b9c7e63872eb009f525de4fb3">   32</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="SIRegisterInfo_8cpp.html#a4c73a64b9c7e63872eb009f525de4fb3">EnableSpillSGPRToVGPR</a>(</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>  <span class="stringliteral">&quot;amdgpu-spill-sgpr-to-vgpr&quot;</span>,</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>  <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable spilling VGPRs to SGPRs&quot;</span>),</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be">cl::ReallyHidden</a>,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>  <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">true</span>));</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>std::array&lt;std::vector&lt;int16_t&gt;, 16&gt; SIRegisterInfo::RegSplitParts;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>std::array&lt;std::array&lt;uint16_t, 32&gt;, 9&gt; SIRegisterInfo::SubRegFromChannelTable;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">// Map numbers of DWORDs to indexes in SubRegFromChannelTable.</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">// Valid indexes are shifted 1, such that a 0 mapping means unsupported.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">// e.g. for 8 DWORDs (256-bit), SubRegFromChannelTableWidthMap[8] = 8,</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">//      meaning index 7 in SubRegFromChannelTable.</span></div>
<div class="foldopen" id="foldopen00045" data-start="{" data-end="};">
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a28f217b28ea2d167112e0b86d1e4dd39">   45</a></span><span class="keyword">static</span> <span class="keyword">const</span> std::array&lt;unsigned, 17&gt; <a class="code hl_variable" href="SIRegisterInfo_8cpp.html#a28f217b28ea2d167112e0b86d1e4dd39">SubRegFromChannelTableWidthMap</a> = {</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    0, 1, 2, 3, 4, 5, 6, 7, 8, 0, 0, 0, 0, 0, 0, 0, 9};</div>
</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">// A temporary struct to spill SGPRs.</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">// This is mostly to spill SGPRs to memory. Spilling SGPRs into VGPR lanes emits</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">// just v_writelane and v_readlane.</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">//</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">// When spilling to memory, the SGPRs are written into VGPR lanes and the VGPR</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">// is saved to scratch (or the other way around for loads).</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">// For this, a VGPR is required where the needed lanes can be clobbered. The</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">// RegScavenger can provide a VGPR where currently active lanes can be</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">// clobbered, but we still need to save inactive lanes.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">// The high-level steps are:</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">// - Try to scavenge SGPR(s) to save exec</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">// - Try to scavenge VGPR</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">// - Save needed, all or inactive lanes of a TmpVGPR</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">// - Spill/Restore SGPRs using TmpVGPR</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">// - Restore TmpVGPR</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">//</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">// To save all lanes of TmpVGPR, exec needs to be saved and modified. If we</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">// cannot scavenge temporary SGPRs to save exec, we use the following code:</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">// buffer_store_dword TmpVGPR ; only if active lanes need to be saved</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">// s_not exec, exec</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">// buffer_store_dword TmpVGPR ; save inactive lanes</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">// s_not exec, exec</span></div>
<div class="foldopen" id="foldopen00072" data-start="{" data-end="};">
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html">   72</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1SGPRSpillBuilder.html">SGPRSpillBuilder</a> {</div>
<div class="foldopen" id="foldopen00073" data-start="{" data-end="};">
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html">   73</a></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html">PerVGPRData</a> {</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a849f65bee0c61102ca7baaf87c1072ba">   74</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a849f65bee0c61102ca7baaf87c1072ba">PerVGPR</a>;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a7464445d424c1a3b268a3f379dc2a96c">   75</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a7464445d424c1a3b268a3f379dc2a96c">NumVGPRs</a>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a2c6d1db9de20d6d2d9378168616e69e7">   76</a></span>    int64_t <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a2c6d1db9de20d6d2d9378168616e69e7">VGPRLanes</a>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  };</div>
</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  <span class="comment">// The SGPR to save</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">   80</a></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">   81</a></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">   82</a></span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;int16_t&gt;</a> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a>;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">   83</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">   84</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a>;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">   85</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="comment">/* When spilling to stack */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <span class="comment">// The SGPRs are written into this VGPR, which is then written to scratch</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="comment">// (or vice versa for loads).</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">   90</a></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a> = AMDGPU::NoRegister;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <span class="comment">// Temporary spill slot to save TmpVGPR to.</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">   92</a></span>  <span class="keywordtype">int</span> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a> = 0;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="comment">// If TmpVGPR is live before the spill or if it is scavenged.</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">   94</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <span class="comment">// Scavenged SGPR to save EXEC.</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">   96</a></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a> = AMDGPU::NoRegister;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="comment">// Stack index to write the SGPRs to.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a7e90539a43522b18b79c504b88d0de69">   98</a></span>  <span class="keywordtype">int</span> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a7e90539a43522b18b79c504b88d0de69">Index</a>;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#aff46ff3cb1f469b01f6171c8134934ca">   99</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aff46ff3cb1f469b01f6171c8134934ca">EltSize</a> = 4;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">  101</a></span>  <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">  102</a></span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">  103</a></span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">  104</a></span>  <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">  105</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">  106</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">  107</a></span>  <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a>;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">  108</a></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a4f42bfbae88439434bea393b10aaf453">  109</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a4f42bfbae88439434bea393b10aaf453">MovOpc</a>;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">  110</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">NotOpc</a>;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="foldopen" id="foldopen00112" data-start="{" data-end="}">
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a35d6d8a3367d6ef42ec184b84213ea52">  112</a></span>  <a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#a35d6d8a3367d6ef42ec184b84213ea52">SGPRSpillBuilder</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>,</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>                   <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <span class="keywordtype">int</span> <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>                   <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>)</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>      : <a class="code hl_struct" href="structllvm_1_1SGPRSpillBuilder.html">SGPRSpillBuilder</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>-&gt;getOperand(0).<a class="code hl_function" href="MipsDisassembler_8cpp.html#a15b5b86944f6df97d2c3659d77f51f91">getReg</a>(),</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>                         <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>-&gt;getOperand(0).isKill(), <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>) {}</div>
</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="foldopen" id="foldopen00118" data-start="{" data-end="}">
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a4a1143f3929f3258aebb54b4bef12082">  118</a></span>  <a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#a4a1143f3929f3258aebb54b4bef12082">SGPRSpillBuilder</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>                   <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>                   <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a>, <span class="keywordtype">int</span> <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>)</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>      : <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>(Reg), <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>), <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a>), <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>-&gt;<a class="code hl_function" href="MachineInstrBundle_8cpp.html#af44c9b089359803924e0b92bea3b6d03">getDebugLoc</a>()),</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>        <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>(<a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>), <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>), <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>-&gt;<a class="code hl_function" href="BasicAliasAnalysis_8cpp.html#a1b8850f1ed44c12bc3501175a71c251c">getParent</a>()), <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>(*<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>-&gt;<a class="code hl_function" href="BasicAliasAnalysis_8cpp.html#a1b8850f1ed44c12bc3501175a71c251c">getParent</a>()),</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>        <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>(*<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>.getInfo&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;()), <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>), <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>),</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>        <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a>) {</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a77cfa1bb3c70c2bb2487275ca95d235e">getPhysRegClass</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>);</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a> = <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(RC, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aff46ff3cb1f469b01f6171c8134934ca">EltSize</a>);</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> = <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a>.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>() ? 1 : <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a>.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>();</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a>) {</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a> = AMDGPU::EXEC_LO;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a4f42bfbae88439434bea393b10aaf453">MovOpc</a> = AMDGPU::S_MOV_B32;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">NotOpc</a> = AMDGPU::S_NOT_B32;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a> = AMDGPU::EXEC;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a4f42bfbae88439434bea393b10aaf453">MovOpc</a> = AMDGPU::S_MOV_B64;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">NotOpc</a> = AMDGPU::S_NOT_B64;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    }</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a> != AMDGPU::M0 &amp;&amp; <span class="stringliteral">&quot;m0 should never spill&quot;</span>);</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a> != AMDGPU::EXEC_LO &amp;&amp; <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a> != AMDGPU::EXEC_HI &amp;&amp;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>           <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a> != AMDGPU::EXEC &amp;&amp; <span class="stringliteral">&quot;exec should never spill&quot;</span>);</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  }</div>
</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="foldopen" id="foldopen00144" data-start="{" data-end="}">
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a954666a1d726bbc08a503d36255d694a">  144</a></span>  <a class="code hl_struct" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html">PerVGPRData</a> <a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#a954666a1d726bbc08a503d36255d694a">getPerVGPRData</a>() {</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <a class="code hl_struct" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html">PerVGPRData</a> <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a849f65bee0c61102ca7baaf87c1072ba">PerVGPR</a> = <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a> ? 32 : 64;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.NumVGPRs = (<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> + (<a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.PerVGPR - 1)) / <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.PerVGPR;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.VGPRLanes = (1LL &lt;&lt; std::min(<a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.PerVGPR, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>)) - 1LL;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>  }</div>
</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  <span class="comment">// Tries to scavenge SGPRs to save EXEC and a VGPR. Uses v0 if no VGPR is</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  <span class="comment">// free.</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  <span class="comment">// Writes these instructions if an SGPR can be scavenged:</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  <span class="comment">// s_mov_b64 s[6:7], exec   ; Save exec</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  <span class="comment">// s_mov_b64 exec, 3        ; Wanted lanemask</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <span class="comment">// buffer_store_dword v1    ; Write scavenged VGPR to emergency slot</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <span class="comment">// Writes these instructions if no SGPR can be scavenged:</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <span class="comment">// buffer_store_dword v0    ; Only if no free VGPR was found</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="comment">// s_not_b64 exec, exec</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <span class="comment">// buffer_store_dword v0    ; Save inactive lanes</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <span class="comment">//                          ; exec stays inverted, it is flipped back in</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <span class="comment">//                          ; restore.</span></div>
<div class="foldopen" id="foldopen00165" data-start="{" data-end="}">
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#ac7c906625fab2baf872e16248962b859">  165</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#ac7c906625fab2baf872e16248962b859">prepare</a>() {</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    <span class="comment">// Scavenged temporary VGPR to use. It must be scavenged once for any number</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>    <span class="comment">// of spilled subregs.</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    <span class="comment">// FIXME: The liveness analysis is limited and does not tell if a register</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    <span class="comment">// is in use in lanes that are currently inactive. We can never be sure if</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    <span class="comment">// a register as actually in use in another lane, so we need to save all</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    <span class="comment">// used lanes of the chosen VGPR.</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a> &amp;&amp; <span class="stringliteral">&quot;Cannot spill SGPR to memory without RegScavenger&quot;</span>);</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a> = <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::VGPR_32RegClass, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, 0, <span class="keyword">false</span>);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>    <span class="comment">// Reserve temporary stack slot</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a> = <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>.<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a3b564776c915bd764fdcaa5e36525953">getScavengeFI</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>(), <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>);</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>) {</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>      <span class="comment">// Found a register that is dead in the currently active lanes, we only</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>      <span class="comment">// need to spill inactive lanes.</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>      <span class="comment">// Pick v0 because it doesn&#39;t make a difference.</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a> = AMDGPU::VGPR0;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    }</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a>) {</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>      <span class="comment">// We need to inform the scavenger that this index is already in use until</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>      <span class="comment">// we&#39;re done with the custom emergency spill.</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a349def858d7ff22474b3f9013486807f">assignRegToScavengingIndex</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>);</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    }</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    <span class="comment">// We may end up recursively calling the scavenger, and don&#39;t want to re-use</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <span class="comment">// the same register.</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>    <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">setRegUsed</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>);</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="comment">// Try to scavenge SGPRs to save exec</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a> &amp;&amp; <span class="stringliteral">&quot;Exec is already saved, refuse to save again&quot;</span>);</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC =</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>        <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a> ? AMDGPU::SGPR_32RegClass : AMDGPU::SGPR_64RegClass;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">setRegUsed</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>);</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a> = <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;RC, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, 0, <span class="keyword">false</span>);</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    int64_t VGPRLanes = <a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#a954666a1d726bbc08a503d36255d694a">getPerVGPRData</a>().<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a2c6d1db9de20d6d2d9378168616e69e7">VGPRLanes</a>;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a>) {</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">setRegUsed</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a>);</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>      <span class="comment">// Set exec to needed lanes</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a4f42bfbae88439434bea393b10aaf453">MovOpc</a>), <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a>).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>);</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>      <span class="keyword">auto</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> =</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>          <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a4f42bfbae88439434bea393b10aaf453">MovOpc</a>), <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(VGPRLanes);</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>      <span class="keywordflow">if</span> (!<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a>)</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>      <span class="comment">// Spill needed lanes</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a>, 0, <span class="comment">/*IsLoad*/</span> <span class="keyword">false</span>);</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>      <span class="comment">// The modify and restore of exec clobber SCC, which we would have to save</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>      <span class="comment">// and restore. FIXME: We probably would need to reserve a register for</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>      <span class="comment">// this.</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">isRegUsed</a>(AMDGPU::SCC))</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>        <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>-&gt;emitError(<span class="stringliteral">&quot;unhandled SGPR spill to memory&quot;</span>);</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>      <span class="comment">// Spill active lanes</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a>)</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>        <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a>, 0, <span class="comment">/*IsLoad*/</span> <span class="keyword">false</span>,</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>                                    <span class="comment">/*IsKill*/</span> <span class="keyword">false</span>);</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>      <span class="comment">// Spill inactive lanes</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>      <span class="keyword">auto</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">NotOpc</a>), <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>);</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>      <span class="keywordflow">if</span> (!<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a>)</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">setIsDead</a>(<span class="keyword">true</span>); <span class="comment">// Mark SCC as dead.</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a>, 0, <span class="comment">/*IsLoad*/</span> <span class="keyword">false</span>);</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    }</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  }</div>
</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <span class="comment">// Writes these instructions if an SGPR can be scavenged:</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <span class="comment">// buffer_load_dword v1     ; Write scavenged VGPR to emergency slot</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <span class="comment">// s_waitcnt vmcnt(0)       ; If a free VGPR was found</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <span class="comment">// s_mov_b64 exec, s[6:7]   ; Save exec</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <span class="comment">// Writes these instructions if no SGPR can be scavenged:</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <span class="comment">// buffer_load_dword v0     ; Restore inactive lanes</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <span class="comment">// s_waitcnt vmcnt(0)       ; If a free VGPR was found</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  <span class="comment">// s_not_b64 exec, exec</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="comment">// buffer_load_dword v0     ; Only if no free VGPR was found</span></div>
<div class="foldopen" id="foldopen00246" data-start="{" data-end="}">
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a941b8646dc54e403a97acfb1ee56d774">  246</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#a941b8646dc54e403a97acfb1ee56d774">restore</a>() {</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a>) {</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>      <span class="comment">// Restore used lanes</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a>, 0, <span class="comment">/*IsLoad*/</span> <span class="keyword">true</span>,</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>                                  <span class="comment">/*IsKill*/</span> <span class="keyword">false</span>);</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>      <span class="comment">// Restore exec</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>      <span class="keyword">auto</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a4f42bfbae88439434bea393b10aaf453">MovOpc</a>), <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>)</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>                   .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>      <span class="comment">// Add an implicit use of the load so it is not dead.</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>      <span class="comment">// FIXME This inserts an unnecessary waitcnt</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>      <span class="keywordflow">if</span> (!<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a>) {</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5acff74dc04327bef6824ecb2e3648d0f0">RegState::ImplicitKill</a>);</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>      }</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>      <span class="comment">// Restore inactive lanes</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a>, 0, <span class="comment">/*IsLoad*/</span> <span class="keyword">true</span>,</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>                                  <span class="comment">/*IsKill*/</span> <span class="keyword">false</span>);</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>      <span class="keyword">auto</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">NotOpc</a>), <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>);</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>      <span class="keywordflow">if</span> (!<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a>)</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>        <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5acff74dc04327bef6824ecb2e3648d0f0">RegState::ImplicitKill</a>);</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">setIsDead</a>(<span class="keyword">true</span>); <span class="comment">// Mark SCC as dead.</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>      <span class="comment">// Restore active lanes</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a>)</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>        <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(*<span class="keyword">this</span>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a>, 0, <span class="comment">/*IsLoad*/</span> <span class="keyword">true</span>);</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>    }</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    <span class="comment">// Inform the scavenger where we&#39;re releasing our custom scavenged register.</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a>) {</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>      <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RestorePt</a> = std::prev(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>);</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a349def858d7ff22474b3f9013486807f">assignRegToScavengingIndex</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, &amp;*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RestorePt</a>);</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>    }</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  }</div>
</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  <span class="comment">// Write TmpVGPR to memory or read TmpVGPR from memory.</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  <span class="comment">// Either using a single buffer_load/store if exec is set to the needed mask</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="comment">// or using</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  <span class="comment">// buffer_load</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  <span class="comment">// s_not exec, exec</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <span class="comment">// buffer_load</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <span class="comment">// s_not exec, exec</span></div>
<div class="foldopen" id="foldopen00287" data-start="{" data-end="}">
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#aa86a4d647e79dbdeb3d2d43ec301abcd">  287</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#aa86a4d647e79dbdeb3d2d43ec301abcd">readWriteTmpVGPR</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <span class="keywordtype">bool</span> IsLoad) {</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a>) {</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>      <span class="comment">// Spill needed lanes</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(*<span class="keyword">this</span>, <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, IsLoad);</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>      <span class="comment">// The modify and restore of exec clobber SCC, which we would have to save</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>      <span class="comment">// and restore. FIXME: We probably would need to reserve a register for</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>      <span class="comment">// this.</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">isRegUsed</a>(AMDGPU::SCC))</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>        <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>-&gt;emitError(<span class="stringliteral">&quot;unhandled SGPR spill to memory&quot;</span>);</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>      <span class="comment">// Spill active lanes</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(*<span class="keyword">this</span>, <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, IsLoad,</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>                                  <span class="comment">/*IsKill*/</span> <span class="keyword">false</span>);</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>      <span class="comment">// Spill inactive lanes</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>      <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Not0</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">NotOpc</a>), <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>);</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Not0</a>-&gt;getOperand(2).setIsDead(); <span class="comment">// Mark SCC as dead.</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>      <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(*<span class="keyword">this</span>, <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, IsLoad);</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>      <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Not1</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">NotOpc</a>), <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a>);</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Not1</a>-&gt;getOperand(2).setIsDead(); <span class="comment">// Mark SCC as dead.</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>    }</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  }</div>
</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="foldopen" id="foldopen00310" data-start="{" data-end="}">
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="structllvm_1_1SGPRSpillBuilder.html#a1181ec84c08b8b5aa563db567163a48a">  310</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#a1181ec84c08b8b5aa563db567163a48a">setMI</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMI</a>) {</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>() == &amp;<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>);</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>    <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMI</a>;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    <a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMBB</a>;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  }</div>
</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>};</div>
</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>} <span class="comment">// namespace llvm</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="foldopen" id="foldopen00319" data-start="{" data-end="}">
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a4103353fd223c191f291d3ffaf5bfa4f">  319</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4103353fd223c191f291d3ffaf5bfa4f">SIRegisterInfo::SIRegisterInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST)</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    : <a class="code hl_class" href="classAMDGPUGenRegisterInfo.html">AMDGPUGenRegisterInfo</a>(<a class="code hl_namespace" href="namespaceAMDGPU.html">AMDGPU</a>::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PC_REG</a>, ST.getAMDGPUDwarfFlavour()), ST(ST),</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>      SpillSGPRToVGPR(<a class="code hl_variable" href="SIRegisterInfo_8cpp.html#a4c73a64b9c7e63872eb009f525de4fb3">EnableSpillSGPRToVGPR</a>), isWave32(ST.isWave32()) {</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(getSubRegIndexLaneMask(AMDGPU::sub0).getAsInteger() == 3 &amp;&amp;</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>         getSubRegIndexLaneMask(AMDGPU::sub31).getAsInteger() == (3ULL &lt;&lt; 62) &amp;&amp;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>         (getSubRegIndexLaneMask(AMDGPU::lo16) |</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>          getSubRegIndexLaneMask(AMDGPU::hi16)).getAsInteger() ==</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>           getSubRegIndexLaneMask(AMDGPU::sub0).getAsInteger() &amp;&amp;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>         <span class="stringliteral">&quot;getNumCoveredRegs() will not work with generated subreg masks!&quot;</span>);</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  RegPressureIgnoredUnits.<a class="code hl_function" href="classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">resize</a>(getNumRegUnits());</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  RegPressureIgnoredUnits.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>      *<a class="code hl_class" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>(<a class="code hl_function" href="classllvm_1_1MCRegister.html#a822cab8661beb03276b0566d33e41592">MCRegister::from</a>(AMDGPU::M0), <span class="keyword">this</span>));</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> Reg : AMDGPU::VGPR_HI16RegClass)</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>    RegPressureIgnoredUnits.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(*<a class="code hl_class" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>(Reg, <span class="keyword">this</span>));</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  <span class="comment">// HACK: Until this is fully tablegen&#39;d.</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <span class="keyword">static</span> <a class="code hl_struct" href="structllvm_1_1once__flag.html">llvm::once_flag</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitializeRegSplitPartsFlag</a>;</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  <span class="keyword">static</span> <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitializeRegSplitPartsOnce</a> = [<span class="keyword">this</span>]() {</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 1, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = getNumSubRegIndices() - 1; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &lt; <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) {</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = getSubRegIdxSize(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>);</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> &amp; 31)</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>      std::vector&lt;int16_t&gt; &amp;Vec = RegSplitParts[<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> / 32 - 1];</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>      <span class="keywordtype">unsigned</span> Pos = getSubRegIdxOffset(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>);</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>      <span class="keywordflow">if</span> (Pos % <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>      Pos /= <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>      <span class="keywordflow">if</span> (Vec.empty()) {</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>        <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxNumParts</a> = 1024 / <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>; <span class="comment">// Maximum register is 1024 bits.</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>        Vec.resize(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxNumParts</a>);</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>      }</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>      Vec[Pos] = <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>    }</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  };</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  <span class="keyword">static</span> <a class="code hl_struct" href="structllvm_1_1once__flag.html">llvm::once_flag</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitializeSubRegFromChannelTableFlag</a>;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  <span class="keyword">static</span> <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitializeSubRegFromChannelTableOnce</a> = [<span class="keyword">this</span>]() {</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;Row : SubRegFromChannelTable)</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>      Row.fill(AMDGPU::NoSubRegister);</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 1; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &lt; getNumSubRegIndices(); ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) {</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>      <span class="keywordtype">unsigned</span> Width = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AMDGPUSubRegIdxRanges</a>[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>].Size / 32;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AMDGPUSubRegIdxRanges</a>[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>].Offset / 32;</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Width &lt; <a class="code hl_variable" href="SIRegisterInfo_8cpp.html#a28f217b28ea2d167112e0b86d1e4dd39">SubRegFromChannelTableWidthMap</a>.size());</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>      Width = <a class="code hl_variable" href="SIRegisterInfo_8cpp.html#a28f217b28ea2d167112e0b86d1e4dd39">SubRegFromChannelTableWidthMap</a>[Width];</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>      <span class="keywordflow">if</span> (Width == 0)</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TableIdx</a> = Width - 1;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TableIdx</a> &lt; SubRegFromChannelTable.size());</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> &lt; SubRegFromChannelTable[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TableIdx</a>].<a class="code hl_function" href="NVVMReflect_8cpp.html#ac934769d93af95250952646a3829df4c">size</a>());</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>      SubRegFromChannelTable[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TableIdx</a>][<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>] = <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>    }</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  };</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>  <a class="code hl_function" href="namespacellvm.html#abc08edd3ca31ae54f1a794719c4c153c">llvm::call_once</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitializeRegSplitPartsFlag</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitializeRegSplitPartsOnce</a>);</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>  <a class="code hl_function" href="namespacellvm.html#abc08edd3ca31ae54f1a794719c4c153c">llvm::call_once</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitializeSubRegFromChannelTableFlag</a>,</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>                  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InitializeSubRegFromChannelTableOnce</a>);</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>}</div>
</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="keywordtype">void</span> SIRegisterInfo::reserveRegisterTuples(<a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved,</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>                                           <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>  <a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> R(Reg, <span class="keyword">this</span>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  <span class="keywordflow">for</span> (; R.isValid(); ++R)</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(*R);</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>}</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">// Forced to be here by one .inc</span></div>
<div class="foldopen" id="foldopen00390" data-start="{" data-end="}">
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a44684a6923b734e7d14143bf086cbb87">  390</a></span><span class="keyword">const</span> <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a44684a6923b734e7d14143bf086cbb87">SIRegisterInfo::getCalleeSavedRegs</a>(</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CC = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>();</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  <span class="keywordflow">switch</span> (CC) {</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a37e468bbd7e08b207208b08d875c3ea3afd841a49aec1539bc88abc8ff9e170fb">CallingConv::C</a>:</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a37e468bbd7e08b207208b08d875c3ea3abc8e2ee40a84687a9e12fd08784b87ba">CallingConv::Fast</a>:</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a37e468bbd7e08b207208b08d875c3ea3a94ec9273479164e4aec1d5d91b71dc85">CallingConv::Cold</a>:</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>    <span class="keywordflow">return</span> ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>() ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_AMDGPU_GFX90AInsts_SaveList</a></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>                               : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_AMDGPU_SaveList</a>;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a37e468bbd7e08b207208b08d875c3ea3a4f9824c54cfd32b3e38c01d5331f318b">CallingConv::AMDGPU_Gfx</a>:</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>    <span class="keywordflow">return</span> ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>() ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_AMDGPU_SI_Gfx_GFX90AInsts_SaveList</a></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>                               : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_AMDGPU_SI_Gfx_SaveList</a>;</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <span class="keywordflow">default</span>: {</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>    <span class="comment">// Dummy to not crash RegisterClassInfo.</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NoCalleeSavedReg</a> = AMDGPU::NoRegister;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>    <span class="keywordflow">return</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NoCalleeSavedReg</a>;</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  }</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  }</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>}</div>
</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="keyword">const</span> <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> *</div>
<div class="foldopen" id="foldopen00411" data-start="{" data-end="}">
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">  411</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">SIRegisterInfo::getCalleeSavedRegsViaCopy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>}</div>
</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span> </div>
<div class="foldopen" id="foldopen00415" data-start="{" data-end="}">
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">  415</a></span><span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">SIRegisterInfo::getCallPreservedMask</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>                                                     <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  <span class="keywordflow">switch</span> (CC) {</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a37e468bbd7e08b207208b08d875c3ea3afd841a49aec1539bc88abc8ff9e170fb">CallingConv::C</a>:</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a37e468bbd7e08b207208b08d875c3ea3abc8e2ee40a84687a9e12fd08784b87ba">CallingConv::Fast</a>:</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a37e468bbd7e08b207208b08d875c3ea3a94ec9273479164e4aec1d5d91b71dc85">CallingConv::Cold</a>:</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>    <span class="keywordflow">return</span> ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>() ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_AMDGPU_GFX90AInsts_RegMask</a></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>                               : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_AMDGPU_RegMask</a>;</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#a37e468bbd7e08b207208b08d875c3ea3a4f9824c54cfd32b3e38c01d5331f318b">CallingConv::AMDGPU_Gfx</a>:</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>    <span class="keywordflow">return</span> ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>() ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_AMDGPU_SI_Gfx_GFX90AInsts_RegMask</a></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>                               : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_AMDGPU_SI_Gfx_RegMask</a>;</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  }</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>}</div>
</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="foldopen" id="foldopen00431" data-start="{" data-end="}">
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a6927f52a74df8a472aae164cffd527b1">  431</a></span><span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a6927f52a74df8a472aae164cffd527b1">SIRegisterInfo::getNoPreservedMask</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CSR_AMDGPU_NoRegs_RegMask</a>;</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>}</div>
</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span> </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen00436" data-start="{" data-end="}">
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a51be90716cd9b3020e0ca8a4bce547c0">  436</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a51be90716cd9b3020e0ca8a4bce547c0">SIRegisterInfo::getLargestLegalSuperClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>                                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  <span class="comment">// FIXME: Should have a helper function like getEquivalentVGPRClass to get the</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  <span class="comment">// equivalent AV class. If used one, the verifier will crash after</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  <span class="comment">// RegBankSelect in the GISel flow. The aligned regclasses are not fully given</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  <span class="comment">// until Instruction selection.</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">hasMAIInsts</a>() &amp;&amp; (<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a929252209ec1fab87cd43439ed3365c7">isVGPRClass</a>(RC) || <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(RC))) {</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VGPR_32RegClass || RC == &amp;AMDGPU::AGPR_32RegClass)</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AV_32RegClass;</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_64RegClass || RC == &amp;AMDGPU::AReg_64RegClass)</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AV_64RegClass;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_64_Align2RegClass ||</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>        RC == &amp;AMDGPU::AReg_64_Align2RegClass)</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AV_64_Align2RegClass;</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_96RegClass || RC == &amp;AMDGPU::AReg_96RegClass)</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AV_96RegClass;</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_96_Align2RegClass ||</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>        RC == &amp;AMDGPU::AReg_96_Align2RegClass)</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AV_96_Align2RegClass;</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_128RegClass || RC == &amp;AMDGPU::AReg_128RegClass)</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AV_128RegClass;</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_128_Align2RegClass ||</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>        RC == &amp;AMDGPU::AReg_128_Align2RegClass)</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AV_128_Align2RegClass;</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_160RegClass || RC == &amp;AMDGPU::AReg_160RegClass)</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AV_160RegClass;</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_160_Align2RegClass ||</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>        RC == &amp;AMDGPU::AReg_160_Align2RegClass)</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AV_160_Align2RegClass;</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_192RegClass || RC == &amp;AMDGPU::AReg_192RegClass)</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AV_192RegClass;</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_192_Align2RegClass ||</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>        RC == &amp;AMDGPU::AReg_192_Align2RegClass)</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AV_192_Align2RegClass;</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_256RegClass || RC == &amp;AMDGPU::AReg_256RegClass)</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AV_256RegClass;</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_256_Align2RegClass ||</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>        RC == &amp;AMDGPU::AReg_256_Align2RegClass)</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AV_256_Align2RegClass;</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_512RegClass || RC == &amp;AMDGPU::AReg_512RegClass)</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AV_512RegClass;</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_512_Align2RegClass ||</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>        RC == &amp;AMDGPU::AReg_512_Align2RegClass)</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AV_512_Align2RegClass;</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_1024RegClass || RC == &amp;AMDGPU::AReg_1024RegClass)</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AV_1024RegClass;</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>    <span class="keywordflow">if</span> (RC == &amp;AMDGPU::VReg_1024_Align2RegClass ||</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>        RC == &amp;AMDGPU::AReg_1024_Align2RegClass)</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>      <span class="keywordflow">return</span> &amp;AMDGPU::AV_1024_Align2RegClass;</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  }</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span> </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a7bfa77f06f5334b1488db754fd694959">TargetRegisterInfo::getLargestLegalSuperClass</a>(RC, MF);</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>}</div>
</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="foldopen" id="foldopen00490" data-start="{" data-end="}">
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">  490</a></span><a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">SIRegisterInfo::getFrameRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIFrameLowering.html">SIFrameLowering</a> *TFI = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a63b043b6a8bc5e976e72ac725a7be3d9">getFrameLowering</a>();</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *FuncInfo = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  <span class="comment">// During ISel lowering we always reserve the stack pointer in entry</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>  <span class="comment">// functions, but never actually want to reference it when accessing our own</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  <span class="comment">// frame. If we need a frame pointer we use it, but otherwise we can just use</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  <span class="comment">// an immediate &quot;0&quot; which we represent by returning NoRegister.</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  <span class="keywordflow">if</span> (FuncInfo-&gt;<a class="code hl_function" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>    <span class="keywordflow">return</span> TFI-&gt;<a class="code hl_function" href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a">hasFP</a>(MF) ? FuncInfo-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a8b9fc912e50d4b2f7e3173b59e33ed76">getFrameOffsetReg</a>() : <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>();</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  }</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  <span class="keywordflow">return</span> TFI-&gt;<a class="code hl_function" href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a">hasFP</a>(MF) ? FuncInfo-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a8b9fc912e50d4b2f7e3173b59e33ed76">getFrameOffsetReg</a>()</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>                        : FuncInfo-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">getStackPtrOffsetReg</a>();</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>}</div>
</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span> </div>
<div class="foldopen" id="foldopen00504" data-start="{" data-end="}">
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a449d102f1b4d3b881282d6609caf6023">  504</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a449d102f1b4d3b881282d6609caf6023">SIRegisterInfo::hasBasePointer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  <span class="comment">// When we need stack realignment, we can&#39;t reference off of the</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>  <span class="comment">// stack pointer, so we reserve a base pointer.</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>  <span class="keywordflow">return</span> MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#ad8ccc7c575c4513731612b1d73b4bac0">getNumFixedObjects</a>() &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2aa5409f4a9ae9129ad49bd05ba293f6">shouldRealignStack</a>(MF);</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>}</div>
</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a832c99f27458588b340a9c294f6fd200">  511</a></span><a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a832c99f27458588b340a9c294f6fd200">SIRegisterInfo::getBaseRegister</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> AMDGPU::SGPR34; }</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span> </div>
<div class="foldopen" id="foldopen00513" data-start="{" data-end="}">
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a423e24bdb9993c90a2c13e2c04ff257a">  513</a></span><span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a423e24bdb9993c90a2c13e2c04ff257a">SIRegisterInfo::getAllVGPRRegMask</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AMDGPU_AllVGPRs_RegMask</a>;</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>}</div>
</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="foldopen" id="foldopen00517" data-start="{" data-end="}">
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#abb2b27ba8592dbf1220ca840abdda38e">  517</a></span><span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#abb2b27ba8592dbf1220ca840abdda38e">SIRegisterInfo::getAllAGPRRegMask</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AMDGPU_AllAGPRs_RegMask</a>;</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>}</div>
</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span> </div>
<div class="foldopen" id="foldopen00521" data-start="{" data-end="}">
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a7a02e51c998cca0b6edec7728bde9479">  521</a></span><span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a7a02e51c998cca0b6edec7728bde9479">SIRegisterInfo::getAllVectorRegMask</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AMDGPU_AllVectorRegs_RegMask</a>;</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>}</div>
</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span> </div>
<div class="foldopen" id="foldopen00525" data-start="{" data-end="}">
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a6d328ac32b1d8a39f355b3195db147ff">  525</a></span><span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a6d328ac32b1d8a39f355b3195db147ff">SIRegisterInfo::getAllAllocatableSRegMask</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AMDGPU_AllAllocatableSRegs_RegMask</a>;</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>}</div>
</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="foldopen" id="foldopen00529" data-start="{" data-end="}">
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">  529</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">SIRegisterInfo::getSubRegFromChannel</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Channel</a>,</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>                                              <span class="keywordtype">unsigned</span> NumRegs) {</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumRegs &lt; <a class="code hl_variable" href="SIRegisterInfo_8cpp.html#a28f217b28ea2d167112e0b86d1e4dd39">SubRegFromChannelTableWidthMap</a>.size());</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumRegIndex</a> = <a class="code hl_variable" href="SIRegisterInfo_8cpp.html#a28f217b28ea2d167112e0b86d1e4dd39">SubRegFromChannelTableWidthMap</a>[NumRegs];</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumRegIndex</a> &amp;&amp; <span class="stringliteral">&quot;Not implemented&quot;</span>);</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Channel</a> &lt; SubRegFromChannelTable[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumRegIndex</a> - 1].<a class="code hl_function" href="NVVMReflect_8cpp.html#ac934769d93af95250952646a3829df4c">size</a>());</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>  <span class="keywordflow">return</span> SubRegFromChannelTable[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumRegIndex</a> - 1][<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Channel</a>];</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>}</div>
</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="foldopen" id="foldopen00538" data-start="{" data-end="}">
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a51db99e6baa393260b874d1d04e7ecdc">  538</a></span><a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a51db99e6baa393260b874d1d04e7ecdc">SIRegisterInfo::reservedPrivateSegmentBufferReg</a>(</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseIdx</a> = <a class="code hl_function" href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">alignDown</a>(ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(MF), 4) - 4;</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> BaseReg(AMDGPU::SGPR_32RegClass.getRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseIdx</a>));</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  <span class="keywordflow">return</span> getMatchingSuperReg(BaseReg, AMDGPU::sub0, &amp;AMDGPU::SGPR_128RegClass);</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>}</div>
</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span> </div>
<div class="foldopen" id="foldopen00545" data-start="{" data-end="}">
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">  545</a></span><a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">SIRegisterInfo::getReservedRegs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> Reserved(getNumRegs());</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>  Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(AMDGPU::MODE);</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span> </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>  <span class="comment">// Reserve special purpose registers.</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>  <span class="comment">// EXEC_LO and EXEC_HI could be allocated and used as regular register, but</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  <span class="comment">// this seems likely to result in bugs, so I&#39;m marking them as reserved.</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>  reserveRegisterTuples(Reserved, AMDGPU::EXEC);</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  reserveRegisterTuples(Reserved, AMDGPU::FLAT_SCR);</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span> </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  <span class="comment">// M0 has to be reserved so that llvm accepts it as a live-in into a block.</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>  reserveRegisterTuples(Reserved, AMDGPU::M0);</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>  <span class="comment">// Reserve src_vccz, src_execz, src_scc.</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>  reserveRegisterTuples(Reserved, AMDGPU::SRC_VCCZ);</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  reserveRegisterTuples(Reserved, AMDGPU::SRC_EXECZ);</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>  reserveRegisterTuples(Reserved, AMDGPU::SRC_SCC);</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span> </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>  <span class="comment">// Reserve the memory aperture registers.</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>  reserveRegisterTuples(Reserved, AMDGPU::SRC_SHARED_BASE);</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  reserveRegisterTuples(Reserved, AMDGPU::SRC_SHARED_LIMIT);</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>  reserveRegisterTuples(Reserved, AMDGPU::SRC_PRIVATE_BASE);</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>  reserveRegisterTuples(Reserved, AMDGPU::SRC_PRIVATE_LIMIT);</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>  <span class="comment">// Reserve src_pops_exiting_wave_id - support is not implemented in Codegen.</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  reserveRegisterTuples(Reserved, AMDGPU::SRC_POPS_EXITING_WAVE_ID);</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span> </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  <span class="comment">// Reserve xnack_mask registers - support is not implemented in Codegen.</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  reserveRegisterTuples(Reserved, AMDGPU::XNACK_MASK);</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span> </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  <span class="comment">// Reserve lds_direct register - support is not implemented in Codegen.</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>  reserveRegisterTuples(Reserved, AMDGPU::LDS_DIRECT);</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>  <span class="comment">// Reserve Trap Handler registers - support is not implemented in Codegen.</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>  reserveRegisterTuples(Reserved, AMDGPU::TBA);</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>  reserveRegisterTuples(Reserved, AMDGPU::TMA);</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>  reserveRegisterTuples(Reserved, AMDGPU::TTMP0_TTMP1);</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  reserveRegisterTuples(Reserved, AMDGPU::TTMP2_TTMP3);</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>  reserveRegisterTuples(Reserved, AMDGPU::TTMP4_TTMP5);</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>  reserveRegisterTuples(Reserved, AMDGPU::TTMP6_TTMP7);</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  reserveRegisterTuples(Reserved, AMDGPU::TTMP8_TTMP9);</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>  reserveRegisterTuples(Reserved, AMDGPU::TTMP10_TTMP11);</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>  reserveRegisterTuples(Reserved, AMDGPU::TTMP12_TTMP13);</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>  reserveRegisterTuples(Reserved, AMDGPU::TTMP14_TTMP15);</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span> </div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>  <span class="comment">// Reserve null register - it shall never be allocated</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  reserveRegisterTuples(Reserved, AMDGPU::SGPR_NULL64);</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span> </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  <span class="comment">// Disallow vcc_hi allocation in wave32. It may be allocated but most likely</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>  <span class="comment">// will result in bugs.</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>  <span class="keywordflow">if</span> (isWave32) {</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(AMDGPU::VCC);</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(AMDGPU::VCC_HI);</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  }</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>  <span class="comment">// Reserve SGPRs.</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxNumSGPRs</a> = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(MF);</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TotalNumSGPRs</a> = AMDGPU::SGPR_32RegClass.getNumRegs();</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxNumSGPRs</a>; i &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TotalNumSGPRs</a>; ++i) {</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>    <span class="keywordtype">unsigned</span> Reg = AMDGPU::SGPR_32RegClass.getRegister(i);</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>    reserveRegisterTuples(Reserved, Reg);</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>  }</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> Reg : AMDGPU::SReg_32RegClass) {</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(getSubReg(Reg, AMDGPU::hi16));</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumvalue" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">Low</a> = getSubReg(Reg, AMDGPU::lo16);</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>    <span class="comment">// This is to prevent BB vcc liveness errors.</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>    <span class="keywordflow">if</span> (!AMDGPU::SGPR_LO16RegClass.<a class="code hl_function" href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">Low</a>))</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>      Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">Low</a>);</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  }</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span> </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ScratchRSrcReg = MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a2f10d8d12924c5866f49408dad1b8f1f">getScratchRSrcReg</a>();</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>  <span class="keywordflow">if</span> (ScratchRSrcReg != AMDGPU::NoRegister) {</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>    <span class="comment">// Reserve 4 SGPRs for the scratch buffer resource descriptor in case we</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>    <span class="comment">// need to spill.</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>    <span class="comment">// TODO: May need to reserve a VGPR if doing LDS spilling.</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>    reserveRegisterTuples(Reserved, ScratchRSrcReg);</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>  }</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  <span class="comment">// We have to assume the SP is needed in case there are calls in the function,</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>  <span class="comment">// which is detected after the function is lowered. If we aren&#39;t really going</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  <span class="comment">// to need SP, don&#39;t bother reserving it.</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>  <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">StackPtrReg</a> = MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">getStackPtrOffsetReg</a>();</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">StackPtrReg</a>) {</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>    reserveRegisterTuples(Reserved, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">StackPtrReg</a>);</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!isSubRegister(ScratchRSrcReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">StackPtrReg</a>));</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  }</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> FrameReg = MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a8b9fc912e50d4b2f7e3173b59e33ed76">getFrameOffsetReg</a>();</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  <span class="keywordflow">if</span> (FrameReg) {</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>    reserveRegisterTuples(Reserved, FrameReg);</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!isSubRegister(ScratchRSrcReg, FrameReg));</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>  }</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span> </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a449d102f1b4d3b881282d6609caf6023">hasBasePointer</a>(MF)) {</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>    <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BasePtrReg</a> = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a832c99f27458588b340a9c294f6fd200">getBaseRegister</a>();</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>    reserveRegisterTuples(Reserved, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BasePtrReg</a>);</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!isSubRegister(ScratchRSrcReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BasePtrReg</a>));</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>  }</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <span class="comment">// Reserve VGPRs/AGPRs.</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>  <span class="keywordtype">unsigned</span> MaxNumVGPRs = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a4f492fa16404497b8f15ea82c4b0a725">getMaxNumVGPRs</a>(MF);</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxNumAGPRs</a> = MaxNumVGPRs;</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TotalNumVGPRs</a> = AMDGPU::VGPR_32RegClass.getNumRegs();</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  <span class="comment">// Reserve all the AGPRs if there are no instructions to use it.</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  <span class="keywordflow">if</span> (!ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">hasMAIInsts</a>()) {</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxNumAGPRs</a>; ++i) {</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>      <span class="keywordtype">unsigned</span> Reg = AMDGPU::AGPR_32RegClass.getRegister(i);</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>      reserveRegisterTuples(Reserved, Reg);</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>    }</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  }</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> Reg : AMDGPU::AGPR_32RegClass) {</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(getSubReg(Reg, AMDGPU::hi16));</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  }</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  <span class="comment">// On GFX90A, the number of VGPRs and AGPRs need not be equal. Theoretically,</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>  <span class="comment">// a wave may have up to 512 total vector registers combining together both</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  <span class="comment">// VGPRs and AGPRs. Hence, in an entry function without calls and without</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  <span class="comment">// AGPRs used within it, it is possible to use the whole vector register</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <span class="comment">// budget for VGPRs.</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>  <span class="comment">// TODO: it shall be possible to estimate maximum AGPR/VGPR pressure and split</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>  <span class="comment">//       register file accordingly.</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>()) {</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>    <span class="keywordflow">if</span> (MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a024479869943dfba001bb5701d62a243">usesAGPRs</a>(MF)) {</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>      MaxNumVGPRs /= 2;</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxNumAGPRs</a> = MaxNumVGPRs;</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>      <span class="keywordflow">if</span> (MaxNumVGPRs &gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TotalNumVGPRs</a>) {</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxNumAGPRs</a> = MaxNumVGPRs - <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TotalNumVGPRs</a>;</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>        MaxNumVGPRs = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TotalNumVGPRs</a>;</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>      } <span class="keywordflow">else</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxNumAGPRs</a> = 0;</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>    }</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>  }</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = MaxNumVGPRs; i &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TotalNumVGPRs</a>; ++i) {</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>    <span class="keywordtype">unsigned</span> Reg = AMDGPU::VGPR_32RegClass.getRegister(i);</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>    reserveRegisterTuples(Reserved, Reg);</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  }</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxNumAGPRs</a>; i &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TotalNumVGPRs</a>; ++i) {</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>    <span class="keywordtype">unsigned</span> Reg = AMDGPU::AGPR_32RegClass.getRegister(i);</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>    reserveRegisterTuples(Reserved, Reg);</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>  }</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>  <span class="comment">// On GFX908, in order to guarantee copying between AGPRs, we need a scratch</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>  <span class="comment">// VGPR available at all times.</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">hasMAIInsts</a>() &amp;&amp; !ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>()) {</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>    reserveRegisterTuples(Reserved, MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a7f30f9a28894281de1c9f3d039eaa75f">getVGPRForAGPRCopy</a>());</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>  }</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span> </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg : MFI-&gt;<a class="code hl_variable" href="classllvm_1_1SIMachineFunctionInfo.html#a49459a025f47a4a3c0a8ae9432cffa11">WWMReservedRegs</a>)</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>    reserveRegisterTuples(Reserved, Reg);</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span> </div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>  <span class="comment">// FIXME: Stop using reserved registers for this.</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> Reg : MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a03cd6f65abab2f2a3a529436312672ae">getAGPRSpillVGPRs</a>())</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>    reserveRegisterTuples(Reserved, Reg);</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> Reg : MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a3ad38929c0ec14005197226cd279d7c6">getVGPRSpillAGPRs</a>())</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>    reserveRegisterTuples(Reserved, Reg);</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SSpill</a> : MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a1e396e050dd2999425e326a459763fcc">getSGPRSpillVGPRs</a>())</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>    reserveRegisterTuples(Reserved, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SSpill</a>.VGPR);</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span> </div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>  <span class="keywordflow">return</span> Reserved;</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>}</div>
</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span> </div>
<div class="foldopen" id="foldopen00720" data-start="{" data-end="}">
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a5c4a909a1725cc86437f4f350ab35cdb">  720</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a5c4a909a1725cc86437f4f350ab35cdb">SIRegisterInfo::isAsmClobberable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>                                      <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  <span class="keywordflow">return</span> !MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a53ca7cff9e929ba372da9780fdd44b02">isReserved</a>(PhysReg);</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>}</div>
</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span> </div>
<div class="foldopen" id="foldopen00725" data-start="{" data-end="}">
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a2aa5409f4a9ae9129ad49bd05ba293f6">  725</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2aa5409f4a9ae9129ad49bd05ba293f6">SIRegisterInfo::shouldRealignStack</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *Info = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>  <span class="comment">// On entry, the base address is 0, so it can&#39;t possibly need any more</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>  <span class="comment">// alignment.</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span> </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  <span class="comment">// FIXME: Should be able to specify the entry frame alignment per calling</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>  <span class="comment">// convention instead.</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>  <span class="keywordflow">if</span> (Info-&gt;isEntryFunction())</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span> </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ab5e5e73c5c13ca2211e1d365363e4170">TargetRegisterInfo::shouldRealignStack</a>(MF);</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>}</div>
</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span> </div>
<div class="foldopen" id="foldopen00738" data-start="{" data-end="}">
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">  738</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">SIRegisterInfo::requiresRegisterScavenging</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *Info = Fn.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>  <span class="keywordflow">if</span> (Info-&gt;isEntryFunction()) {</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = Fn.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>    <span class="keywordflow">return</span> MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#acb35f7f6a131a64e636d936246ebd37f">hasStackObjects</a>() || MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">hasCalls</a>();</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  }</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span> </div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>  <span class="comment">// May need scavenger for dealing with callee saved registers.</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>}</div>
</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span> </div>
<div class="foldopen" id="foldopen00749" data-start="{" data-end="}">
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">  749</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">SIRegisterInfo::requiresFrameIndexScavenging</a>(</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>  <span class="comment">// Do not use frame virtual registers. They used to be used for SGPRs, but</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  <span class="comment">// once we reach PrologEpilogInserter, we can no longer spill SGPRs. If the</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>  <span class="comment">// scavenger fails, we can increment/decrement the necessary SGPRs to avoid a</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>  <span class="comment">// spill.</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>}</div>
</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span> </div>
<div class="foldopen" id="foldopen00758" data-start="{" data-end="}">
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">  758</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">SIRegisterInfo::requiresFrameIndexReplacementScavenging</a>(</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  <span class="keywordflow">return</span> MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#acb35f7f6a131a64e636d936246ebd37f">hasStackObjects</a>();</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>}</div>
</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span> </div>
<div class="foldopen" id="foldopen00764" data-start="{" data-end="}">
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">  764</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">SIRegisterInfo::requiresVirtualBaseRegisters</a>(</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  <span class="comment">// There are no special dedicated stack or frame pointers.</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>}</div>
</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span> </div>
<div class="foldopen" id="foldopen00770" data-start="{" data-end="}">
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a08a40d4d0736a73e47089ba3ef2e1566">  770</a></span>int64_t <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a08a40d4d0736a73e47089ba3ef2e1566">SIRegisterInfo::getScratchInstrOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">SIInstrInfo::isMUBUF</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">SIInstrInfo::isFLATScratch</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>));</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffIdx</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode(),</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>                                          AMDGPU::OpName::offset);</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffIdx</a>).getImm();</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>}</div>
</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="foldopen" id="foldopen00778" data-start="{" data-end="}">
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">  778</a></span>int64_t <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">SIRegisterInfo::getFrameIndexInstrOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>                                                 <span class="keywordtype">int</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">SIInstrInfo::isMUBUF</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">SIInstrInfo::isFLATScratch</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span> </div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> == <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode(),</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>                                            AMDGPU::OpName::vaddr) ||</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>         (<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> == <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode(),</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>                                            AMDGPU::OpName::saddr))) &amp;&amp;</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>         <span class="stringliteral">&quot;Should never see frame index on non-address operand&quot;</span>);</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span> </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a08a40d4d0736a73e47089ba3ef2e1566">getScratchInstrOffset</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>}</div>
</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span> </div>
<div class="foldopen" id="foldopen00792" data-start="{" data-end="}">
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">  792</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">SIRegisterInfo::needsFrameBaseReg</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">SIInstrInfo::isMUBUF</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">SIInstrInfo::isFLATScratch</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span> </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FullOffset</a> = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> + <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a08a40d4d0736a73e47089ba3ef2e1566">getScratchInstrOffset</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span> </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">SIInstrInfo::isMUBUF</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>    <span class="keywordflow">return</span> !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">SIInstrInfo::isLegalMUBUFImmOffset</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FullOffset</a>);</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span> </div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a32384420526a080b93cc98ab5a023001">getInstrInfo</a>();</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>  <span class="keywordflow">return</span> !<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isLegalFLATOffset(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FullOffset</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#ad2bb11af852429dbe3d8417c3db6a873aec164f45437d8827346f2d8ec645479a">AMDGPUAS::PRIVATE_ADDRESS</a>,</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>                                 <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a122b573ea192ef8eeb1baf04c298db6da9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a>);</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>}</div>
</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span> </div>
<div class="foldopen" id="foldopen00806" data-start="{" data-end="}">
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a06c8d8abacb01c870f729e8d2027364f">  806</a></span><a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a06c8d8abacb01c870f729e8d2027364f">SIRegisterInfo::materializeFrameBaseRegister</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>                                                      <span class="keywordtype">int</span> FrameIdx,</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>                                                      int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Ins = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>; <span class="comment">// Defaults to &quot;unknown&quot;</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span> </div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>  <span class="keywordflow">if</span> (Ins != <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>    <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = Ins-&gt;getDebugLoc();</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a32384420526a080b93cc98ab5a023001">getInstrInfo</a>();</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>  <span class="keywordtype">unsigned</span> MovOpc = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">enableFlatScratch</a>() ? AMDGPU::S_MOV_B32</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>                                           : AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span> </div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BaseReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>      ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">enableFlatScratch</a>() ? &amp;AMDGPU::SReg_32_XEXEC_HIRegClass</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>                             : &amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span> </div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> == 0) {</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Ins, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(MovOpc), BaseReg)</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(FrameIdx);</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>    <span class="keywordflow">return</span> BaseReg;</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>  }</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span> </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OffsetReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span> </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>      ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">enableFlatScratch</a>() ? &amp;AMDGPU::SReg_32_XM0RegClass</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>                             : &amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span> </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Ins, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_MOV_B32), OffsetReg)</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Ins, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(MovOpc), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIReg</a>)</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(FrameIdx);</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span> </div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>  <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">enableFlatScratch</a>() ) {</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Ins, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADD_I32), BaseReg)</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(OffsetReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIReg</a>);</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>    <span class="keywordflow">return</span> BaseReg;</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>  }</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span> </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>  <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getAddNoCarry(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, Ins, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, BaseReg)</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>    .addReg(OffsetReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>    .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIReg</a>)</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>    .addImm(0); <span class="comment">// clamp bit</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span> </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>  <span class="keywordflow">return</span> BaseReg;</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>}</div>
</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span> </div>
<div class="foldopen" id="foldopen00857" data-start="{" data-end="}">
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ae803619fba0f2282f638ddd36ba004de">  857</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae803619fba0f2282f638ddd36ba004de">SIRegisterInfo::resolveFrameIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BaseReg,</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>                                       int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a32384420526a080b93cc98ab5a023001">getInstrInfo</a>();</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsFlat</a> = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isFLATScratch(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span> </div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>  <span class="comment">// FIXME: Is it possible to be storing a frame index to itself?</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SeenFI</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO: <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.operands()) {</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>    <span class="keywordflow">if</span> (MO.isFI()) {</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SeenFI</a>)</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>        <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;should not see multiple frame indices&quot;</span>);</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span> </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SeenFI</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>    }</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>  }</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span> </div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a> =</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>      <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsFlat</a> ? AMDGPU::OpName::saddr</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>                                      : AMDGPU::OpName::vaddr);</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetOp</a> = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::offset);</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOffset</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetOp</a>-&gt;getImm() + <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>;</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span> </div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a>-&gt;isFI() &amp;&amp; <span class="stringliteral">&quot;frame index must be address operand&quot;</span>);</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isMUBUF(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isFLATScratch(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>));</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span> </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsFlat</a>) {</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isLegalFLATOffset(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOffset</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#ad2bb11af852429dbe3d8417c3db6a873aec164f45437d8827346f2d8ec645479a">AMDGPUAS::PRIVATE_ADDRESS</a>,</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>                                  <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a122b573ea192ef8eeb1baf04c298db6da9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a>) &amp;&amp;</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>           <span class="stringliteral">&quot;offset should be legal&quot;</span>);</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a>-&gt;ChangeToRegister(BaseReg, <span class="keyword">false</span>);</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetOp</a>-&gt;setImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOffset</a>);</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>  }</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span> </div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SOffset = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset);</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SOffset-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; SOffset-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0);</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span> </div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">SIInstrInfo::isLegalMUBUFImmOffset</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOffset</a>) &amp;&amp;</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>         <span class="stringliteral">&quot;offset should be legal&quot;</span>);</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span> </div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a>-&gt;ChangeToRegister(BaseReg, <span class="keyword">false</span>);</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetOp</a>-&gt;setImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOffset</a>);</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>}</div>
</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span> </div>
<div class="foldopen" id="foldopen00906" data-start="{" data-end="}">
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a0989f99e854e569e8096a89e73f2e046">  906</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0989f99e854e569e8096a89e73f2e046">SIRegisterInfo::isFrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>                                        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BaseReg,</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>                                        int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">SIInstrInfo::isMUBUF</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">SIInstrInfo::isFLATScratch</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span> </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOffset</a> = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> + <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a08a40d4d0736a73e47089ba3ef2e1566">getScratchInstrOffset</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span> </div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">SIInstrInfo::isMUBUF</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">SIInstrInfo::isLegalMUBUFImmOffset</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOffset</a>);</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span> </div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a32384420526a080b93cc98ab5a023001">getInstrInfo</a>();</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isLegalFLATOffset(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOffset</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#ad2bb11af852429dbe3d8417c3db6a873aec164f45437d8827346f2d8ec645479a">AMDGPUAS::PRIVATE_ADDRESS</a>,</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>                                <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a122b573ea192ef8eeb1baf04c298db6da9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a>);</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>}</div>
</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span> </div>
<div class="foldopen" id="foldopen00922" data-start="{" data-end="}">
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">  922</a></span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">SIRegisterInfo::getPointerRegClass</a>(</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> Kind)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>  <span class="comment">// This is inaccurate. It depends on the instruction and address space. The</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>  <span class="comment">// only place where we should hit this is for dealing with frame indexes /</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>  <span class="comment">// private accesses, so this is correct in that case.</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>  <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>}</div>
</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span> </div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen00931" data-start="{" data-end="}">
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a4861767cf942190a83cf6083003bba05">  931</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4861767cf942190a83cf6083003bba05">SIRegisterInfo::getCrossCopyRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(RC) &amp;&amp; !ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>())</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(RC);</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span> </div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  <span class="keywordflow">return</span> RC;</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>}</div>
</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span> </div>
<div class="foldopen" id="foldopen00938" data-start="{" data-end="}">
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">  938</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a>(<span class="keywordtype">unsigned</span> Op) {</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span> </div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>  <span class="keywordflow">switch</span> (Op) {</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_SAVE:</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_RESTORE:</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V1024_SAVE:</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V1024_RESTORE:</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A1024_SAVE:</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A1024_RESTORE:</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV1024_SAVE:</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV1024_RESTORE:</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>    <span class="keywordflow">return</span> 32;</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_SAVE:</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_RESTORE:</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_SAVE:</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_RESTORE:</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A512_SAVE:</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A512_RESTORE:</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV512_SAVE:</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV512_RESTORE:</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>    <span class="keywordflow">return</span> 16;</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_SAVE:</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_RESTORE:</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_SAVE:</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_RESTORE:</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A256_SAVE:</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A256_RESTORE:</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV256_SAVE:</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV256_RESTORE:</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>    <span class="keywordflow">return</span> 8;</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S224_SAVE:</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S224_RESTORE:</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V224_SAVE:</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V224_RESTORE:</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A224_SAVE:</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A224_RESTORE:</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV224_SAVE:</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV224_RESTORE:</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>    <span class="keywordflow">return</span> 7;</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S192_SAVE:</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S192_RESTORE:</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V192_SAVE:</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V192_RESTORE:</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A192_SAVE:</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A192_RESTORE:</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV192_SAVE:</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV192_RESTORE:</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>    <span class="keywordflow">return</span> 6;</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_SAVE:</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_RESTORE:</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V160_SAVE:</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V160_RESTORE:</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A160_SAVE:</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A160_RESTORE:</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV160_SAVE:</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV160_RESTORE:</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>    <span class="keywordflow">return</span> 5;</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_SAVE:</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_RESTORE:</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_SAVE:</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_RESTORE:</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A128_SAVE:</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A128_RESTORE:</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV128_SAVE:</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV128_RESTORE:</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>    <span class="keywordflow">return</span> 4;</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_SAVE:</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_RESTORE:</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_SAVE:</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_RESTORE:</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A96_SAVE:</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A96_RESTORE:</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV96_SAVE:</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV96_RESTORE:</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>    <span class="keywordflow">return</span> 3;</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_SAVE:</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_RESTORE:</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_SAVE:</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_RESTORE:</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A64_SAVE:</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A64_RESTORE:</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV64_SAVE:</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV64_RESTORE:</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_SAVE:</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_RESTORE:</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_SAVE:</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_RESTORE:</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A32_SAVE:</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A32_RESTORE:</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV32_SAVE:</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV32_RESTORE:</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>    <span class="keywordflow">return</span> 1;</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  <span class="keywordflow">default</span>: <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid spill opcode&quot;</span>);</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>  }</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>}</div>
</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span> </div>
<div class="foldopen" id="foldopen01035" data-start="{" data-end="}">
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a88e3a1851168cdf12264b773c997cb15"> 1035</a></span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a88e3a1851168cdf12264b773c997cb15">getOffsetMUBUFStore</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORD_OFFEN:</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORD_OFFSET;</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_BYTE_OFFEN:</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_BYTE_OFFSET;</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_SHORT_OFFEN:</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_SHORT_OFFSET;</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORDX2_OFFEN:</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORDX2_OFFSET;</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORDX3_OFFEN:</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORDX3_OFFSET;</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORDX4_OFFEN:</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORDX4_OFFSET;</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFEN:</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFSET;</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFEN:</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFSET;</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>  }</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>}</div>
</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span> </div>
<div class="foldopen" id="foldopen01058" data-start="{" data-end="}">
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a28be067d402f8654c8861e0041a4e800"> 1058</a></span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a28be067d402f8654c8861e0041a4e800">getOffsetMUBUFLoad</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORD_OFFEN:</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORD_OFFSET;</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_UBYTE_OFFEN:</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_UBYTE_OFFSET;</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SBYTE_OFFEN:</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SBYTE_OFFSET;</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_USHORT_OFFEN:</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_USHORT_OFFSET;</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SSHORT_OFFEN:</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SSHORT_OFFSET;</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN:</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET;</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORDX3_OFFEN:</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORDX3_OFFSET;</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN:</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET;</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFEN:</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFSET;</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFEN:</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFSET;</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFEN:</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFSET;</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFEN:</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFSET;</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SHORT_D16_OFFEN:</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SHORT_D16_OFFSET;</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFEN:</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFSET;</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>  }</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>}</div>
</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span> </div>
<div class="foldopen" id="foldopen01093" data-start="{" data-end="}">
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a0bce5d32f25712c3d538ba9892f7bab7"> 1093</a></span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a0bce5d32f25712c3d538ba9892f7bab7">getOffenMUBUFStore</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORD_OFFSET:</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORD_OFFEN;</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_BYTE_OFFSET:</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_BYTE_OFFEN;</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_SHORT_OFFSET:</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_SHORT_OFFEN;</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORDX2_OFFSET:</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORDX2_OFFEN;</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORDX3_OFFSET:</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORDX3_OFFEN;</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORDX4_OFFSET:</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_DWORDX4_OFFEN;</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFSET:</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFEN;</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFSET:</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFEN;</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>  }</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>}</div>
</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span> </div>
<div class="foldopen" id="foldopen01116" data-start="{" data-end="}">
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#af684573fd6deeb84f46bd0fc7d11483d"> 1116</a></span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="SIRegisterInfo_8cpp.html#af684573fd6deeb84f46bd0fc7d11483d">getOffenMUBUFLoad</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORD_OFFSET:</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORD_OFFEN;</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_UBYTE_OFFSET:</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_UBYTE_OFFEN;</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SBYTE_OFFSET:</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SBYTE_OFFEN;</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_USHORT_OFFSET:</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_USHORT_OFFEN;</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SSHORT_OFFSET:</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SSHORT_OFFEN;</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET:</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN;</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORDX3_OFFSET:</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORDX3_OFFEN;</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET:</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN;</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFSET:</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFEN;</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFSET:</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFEN;</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFSET:</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFEN;</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFSET:</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFEN;</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SHORT_D16_OFFSET:</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SHORT_D16_OFFEN;</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>  <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFSET:</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>    <span class="keywordflow">return</span> AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFEN;</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>  }</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>}</div>
</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span> </div>
<div class="foldopen" id="foldopen01151" data-start="{" data-end="}">
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#adfdb32bd422a7613ae83c10f2841abf7"> 1151</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="SIRegisterInfo_8cpp.html#adfdb32bd422a7613ae83c10f2841abf7">spillVGPRtoAGPR</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST,</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>                                           <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>                                           <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>                                           <span class="keywordtype">int</span> <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <span class="keywordtype">unsigned</span> Lane,</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>                                           <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValueReg</a>, <span class="keywordtype">bool</span> IsKill) {</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>  <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.getInstrInfo();</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span> </div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>  <a class="code hl_typedef" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> Reg = MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a1d0ab64e6f3e2d57bb062e38b4310f37">getVGPRToAGPRSpill</a>(<a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, Lane);</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span> </div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>  <span class="keywordflow">if</span> (Reg == AMDGPU::NoRegister)</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>();</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span> </div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>  <span class="keywordtype">bool</span> IsStore = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;mayStore();</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>  <span class="keyword">auto</span> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>*<span class="keyword">&gt;</span>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getTargetRegisterInfo());</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span> </div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>  <span class="keywordtype">unsigned</span> Dst = IsStore ? <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValueReg</a>;</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>  <span class="keywordtype">unsigned</span> Src = IsStore ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValueReg</a> : <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVGPR</a> = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;isVGPR(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Reg);</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc();</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVGPR</a> == <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;isVGPR(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValueReg</a>)) {</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>    <span class="comment">// Spiller during regalloc may restore a spilled register to its superclass.</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>    <span class="comment">// It could result in AGPR spills restored to VGPRs or the other way around,</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>    <span class="comment">// making the src and dst with identical regclasses at this point. It just</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>    <span class="comment">// needs a copy in such cases.</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyMIB</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::COPY), Dst)</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>                       .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill));</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyMIB</a>-&gt;setAsmPrinterFlag(<a class="code hl_enumvalue" href="classllvm_1_1MachineInstr.html#a0ac990e2b3f7973d16c33555e9adf9aeade2c15857e3d2b12a4459c3510421493">MachineInstr::ReloadReuse</a>);</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyMIB</a>;</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>  }</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>  <span class="keywordtype">unsigned</span> Opc = (IsStore ^ <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVGPR</a>) ? AMDGPU::V_ACCVGPR_WRITE_B32_e64</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>                                    : AMDGPU::V_ACCVGPR_READ_B32_e64;</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span> </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>  <span class="keyword">auto</span> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc), Dst)</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill));</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>  MIB-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a698b6937d98b7ee400dee8b7b3c8a4bd">setAsmPrinterFlag</a>(<a class="code hl_enumvalue" href="classllvm_1_1MachineInstr.html#a0ac990e2b3f7973d16c33555e9adf9aeade2c15857e3d2b12a4459c3510421493">MachineInstr::ReloadReuse</a>);</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>  <span class="keywordflow">return</span> MIB;</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>}</div>
</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span> </div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment">// This differs from buildSpillLoadStore by only scavenging a VGPR. It does not</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment">// need to handle the case where an SGPR may need to be spilled while spilling.</span></div>
<div class="foldopen" id="foldopen01194" data-start="{" data-end="}">
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a66ba876f71016493af6fd1dc6980d912"> 1194</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a66ba876f71016493af6fd1dc6980d912">buildMUBUFOffsetLoadStore</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST,</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>                                      <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI,</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>                                      <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>                                      <span class="keywordtype">int</span> <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>                                      int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) {</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.getInstrInfo();</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc();</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>  <span class="keywordtype">bool</span> IsStore = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;mayStore();</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span> </div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode();</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>  <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a> = IsStore ?</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>    <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a88e3a1851168cdf12264b773c997cb15">getOffsetMUBUFStore</a>(Opc) : <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a28be067d402f8654c8861e0041a4e800">getOffsetMUBUFLoad</a>(Opc);</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a> == -1)</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span> </div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Reg = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::vdata);</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="SIRegisterInfo_8cpp.html#adfdb32bd422a7613ae83c10f2841abf7">spillVGPRtoAGPR</a>(ST, *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, 0, Reg-&gt;getReg(), <span class="keyword">false</span>).getInstr())</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span> </div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMI</a> =</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>))</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*Reg)</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::srsrc))</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(*<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset))</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// cpol</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// tfe</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// swz</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad84ebe08bb098cd283e922fd186f77e9">cloneMemRefs</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span> </div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataIn</a> = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>                                                       AMDGPU::OpName::vdata_in);</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataIn</a>)</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMI</a>.add(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataIn</a>);</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>}</div>
</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span> </div>
<div class="foldopen" id="foldopen01232" data-start="{" data-end="}">
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a7dc3779dd98f912496a86e4bd7174576"> 1232</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a7dc3779dd98f912496a86e4bd7174576">getFlatScratchSpillOpcode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>                                          <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>,</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>                                          <span class="keywordtype">unsigned</span> EltSize) {</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>  <span class="keywordtype">bool</span> IsStore = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>).mayStore();</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasVAddr</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>, AMDGPU::OpName::vaddr) != -1;</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseST</a> =</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>    !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasVAddr</a> &amp;&amp;</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>    <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>, AMDGPU::OpName::saddr) &lt; 0;</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span> </div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>  <span class="keywordflow">switch</span> (EltSize) {</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>  <span class="keywordflow">case</span> 4:</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a> = IsStore ? AMDGPU::SCRATCH_STORE_DWORD_SADDR</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>                          : AMDGPU::SCRATCH_LOAD_DWORD_SADDR;</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>  <span class="keywordflow">case</span> 8:</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a> = IsStore ? AMDGPU::SCRATCH_STORE_DWORDX2_SADDR</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>                          : AMDGPU::SCRATCH_LOAD_DWORDX2_SADDR;</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>  <span class="keywordflow">case</span> 12:</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a> = IsStore ? AMDGPU::SCRATCH_STORE_DWORDX3_SADDR</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>                          : AMDGPU::SCRATCH_LOAD_DWORDX3_SADDR;</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>  <span class="keywordflow">case</span> 16:</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a> = IsStore ? AMDGPU::SCRATCH_STORE_DWORDX4_SADDR</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>                          : AMDGPU::SCRATCH_LOAD_DWORDX4_SADDR;</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected spill load/store size!&quot;</span>);</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>  }</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span> </div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasVAddr</a>)</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a2c49a690cf18ca46eda313ffdfe93ac5">AMDGPU::getFlatScratchInstSVfromSS</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>);</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseST</a>)</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a328299d8f8d9100f6eaadc2bbf13ba43">AMDGPU::getFlatScratchInstSTfromSS</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>);</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span> </div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>;</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>}</div>
</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span> </div>
<div class="foldopen" id="foldopen01270" data-start="{" data-end="}">
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ab740f3e83c93b6ec3981cdb43ffd8a22"> 1270</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ab740f3e83c93b6ec3981cdb43ffd8a22">SIRegisterInfo::buildSpillLoadStore</a>(</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>, <span class="keywordtype">int</span> <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValueReg</a>, <span class="keywordtype">bool</span> IsKill,</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>    <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchOffsetReg</a>, int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstOffset</a>, <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO,</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>    <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS, <a class="code hl_class" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> *LiveRegs)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!RS || !LiveRegs) &amp;&amp; <span class="stringliteral">&quot;Only RS or LiveRegs can be set but not both&quot;</span>);</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span> </div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a32384420526a080b93cc98ab5a023001">getInstrInfo</a>();</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *FuncInfo = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span> </div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *Desc = &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>);</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>  <span class="keywordtype">bool</span> IsStore = Desc-&gt;mayStore();</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsFlat</a> = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isFLATScratch(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>);</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span> </div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanClobberSCC</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>  <span class="keywordtype">bool</span> Scavenged = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>  <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> SOffset = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchOffsetReg</a>;</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span> </div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a>(MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValueReg</a>);</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>  <span class="comment">// On gfx90a+ AGPR is a regular VGPR acceptable for loads and stores.</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsAGPR = !ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>() &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(RC);</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegWidth</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">AMDGPU::getRegBitWidth</a>(RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) / 8;</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span> </div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>  <span class="comment">// Always use 4 byte operations for AGPRs because we need to scavenge</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>  <span class="comment">// a temporary VGPR.</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>  <span class="keywordtype">unsigned</span> EltSize = (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsFlat</a> &amp;&amp; !IsAGPR) ? std::min(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegWidth</a>, 16u) : 4u;</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>  <span class="keywordtype">unsigned</span> NumSubRegs = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegWidth</a> / EltSize;</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = NumSubRegs * EltSize;</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegWidth</a> - <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>;</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumRemSubRegs</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemSize</a> ? 1 : 0;</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>  int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstOffset</a> + MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">getObjectOffset</a>(<a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaterializedOffset</a> = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>;</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span> </div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>  int64_t MaxOffset = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> + <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> + <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemSize</a> - EltSize;</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchOffsetRegDelta</a> = 0;</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span> </div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsFlat</a> &amp;&amp; EltSize &gt; 4) {</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a> = <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a7dc3779dd98f912496a86e4bd7174576">getFlatScratchSpillOpcode</a>(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>, EltSize);</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>    Desc = &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>);</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>  }</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span> </div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>  <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a> Alignment = MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a8320a54de0a273478de910ac3795058b">getObjectAlign</a>(<a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BasePtrInfo</a> = MMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineMemOperand.html#aaf6610b5b6565e4f1b56ca78c804654f">getPointerInfo</a>();</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span> </div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsFlat</a> || ((<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> % EltSize) == 0)) &amp;&amp;</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>         <span class="stringliteral">&quot;unexpected VGPR spill offset&quot;</span>);</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span> </div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>  <span class="comment">// Track a VGPR to use for a constant offset we need to materialize.</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpOffsetVGPR</a>;</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span> </div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>  <span class="comment">// Track a VGPR to use as an intermediate value.</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpIntermediateVGPR</a>;</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseVGPROffset</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span> </div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>  <span class="comment">// Materialize a VGPR offset required for the given SGPR/VGPR/Immediate</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>  <span class="comment">// combination.</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaterializeVOffset</a> = [&amp;](<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPRBase</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpVGPR,</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>                                int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a>) {</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>    <span class="comment">// We are using a VGPR offset</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsFlat</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPRBase</a>) {</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>      <span class="comment">// We only have 1 VGPR offset, or 1 SGPR offset. We don&#39;t have a free</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>      <span class="comment">// SGPR, so perform the add as vector.</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>      <span class="comment">// We don&#39;t need a base SGPR in the kernel.</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span> </div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>      <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(AMDGPU::V_ADD_U32_e64) &gt;= 2) {</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_ADD_U32_e64), TmpVGPR)</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPRBase</a>)</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a>)</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); <span class="comment">// clamp</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_MOV_B32_e32), TmpVGPR)</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPRBase</a>);</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_ADD_U32_e32), TmpVGPR)</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a>)</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpOffsetVGPR</a>);</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>      }</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpOffsetVGPR</a>);</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_MOV_B32_e32), TmpVGPR)</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a>);</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>    }</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>  };</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span> </div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsOffsetLegal</a> =</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsFlat</a> ? <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isLegalFLATOffset(MaxOffset, <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#ad2bb11af852429dbe3d8417c3db6a873aec164f45437d8827346f2d8ec645479a">AMDGPUAS::PRIVATE_ADDRESS</a>,</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>                                      <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a122b573ea192ef8eeb1baf04c298db6da9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a>)</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>             : <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">SIInstrInfo::isLegalMUBUFImmOffset</a>(MaxOffset);</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsOffsetLegal</a> || (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsFlat</a> &amp;&amp; !SOffset &amp;&amp; !ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ad626093afec474495db46935e79c515b">hasFlatScratchSTMode</a>())) {</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>    SOffset = <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a>();</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span> </div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>    <span class="comment">// We don&#39;t have access to the register scavenger if this function is called</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>    <span class="comment">// during  PEI::scavengeFrameVirtualRegs() so use LiveRegs in this case.</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>    <span class="comment">// TODO: Clobbering SCC is not necessary for scratch instructions in the</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>    <span class="comment">// entry.</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>    <span class="keywordflow">if</span> (RS) {</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>      SOffset = RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::SGPR_32RegClass, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, <span class="keyword">false</span>);</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span> </div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>      <span class="comment">// Piggy back on the liveness scan we just did see if SCC is dead.</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanClobberSCC</a> = !RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">isRegUsed</a>(AMDGPU::SCC);</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LiveRegs) {</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanClobberSCC</a> = !LiveRegs-&gt;<a class="code hl_function" href="classllvm_1_1LivePhysRegs.html#a05ce2aec67d9c398ce268ac0c33c5c7b">contains</a>(AMDGPU::SCC);</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> Reg : AMDGPU::SGPR_32RegClass) {</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>        <span class="keywordflow">if</span> (LiveRegs-&gt;<a class="code hl_function" href="classllvm_1_1LivePhysRegs.html#a5c249924553aa84c5927b2335c490583">available</a>(MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>(), Reg)) {</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>          SOffset = <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>        }</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>      }</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>    }</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span> </div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchOffsetReg</a> != AMDGPU::NoRegister &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanClobberSCC</a>)</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>      SOffset = <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>();</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span> </div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>    <span class="keywordflow">if</span> (!SOffset) {</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseVGPROffset</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span> </div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>      <span class="keywordflow">if</span> (RS) {</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpOffsetVGPR</a> = RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::VGPR_32RegClass, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0);</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LiveRegs);</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>        <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> Reg : AMDGPU::VGPR_32RegClass) {</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>          <span class="keywordflow">if</span> (LiveRegs-&gt;<a class="code hl_function" href="classllvm_1_1LivePhysRegs.html#a5c249924553aa84c5927b2335c490583">available</a>(MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>(), Reg)) {</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>            <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpOffsetVGPR</a> = <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>          }</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>        }</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>      }</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span> </div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpOffsetVGPR</a>);</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!SOffset &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanClobberSCC</a>) {</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>      <span class="comment">// There are no free SGPRs, and since we are in the process of spilling</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>      <span class="comment">// VGPRs too.  Since we need a VGPR in order to spill SGPRs (this is true</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>      <span class="comment">// on SI/CI and on VI it is true until we implement spilling using scalar</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>      <span class="comment">// stores), we have no way to free up an SGPR.  Our solution here is to</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>      <span class="comment">// add the offset directly to the ScratchOffset or StackPtrOffset</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>      <span class="comment">// register, and then subtract the offset after the spill to return the</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>      <span class="comment">// register to it&#39;s original value.</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span> </div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>      <span class="comment">// TODO: If we don&#39;t have to do an emergency stack slot spill, converting</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>      <span class="comment">// to use the VGPR offset is fewer instructions.</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchOffsetReg</a>)</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchOffsetReg</a> = FuncInfo-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">getStackPtrOffsetReg</a>();</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>      SOffset = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchOffsetReg</a>;</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchOffsetRegDelta</a> = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>;</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>      Scavenged = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>    }</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span> </div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>    <span class="comment">// We currently only support spilling VGPRs to EltSize boundaries, meaning</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>    <span class="comment">// we can simplify the adjustment of Offset here to just scale with</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>    <span class="comment">// WavefrontSize.</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsFlat</a> &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseVGPROffset</a>)</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>      <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> *= ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>();</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span> </div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseVGPROffset</a> &amp;&amp; !SOffset)</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>      <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;could not scavenge SGPR to spill in entry function&quot;</span>);</div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span> </div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseVGPROffset</a>) {</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>      <span class="comment">// We are using a VGPR offset</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaterializeVOffset</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchOffsetReg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpOffsetVGPR</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchOffsetReg</a> == AMDGPU::NoRegister) {</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_MOV_B32), SOffset).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> != 0);</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>      <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADD_I32), SOffset)</div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchOffsetReg</a>)</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>      <a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">setIsDead</a>(); <span class="comment">// Mark SCC as dead.</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>    }</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span> </div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>    <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = 0;</div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span>  }</div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span> </div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsFlat</a> &amp;&amp; SOffset == AMDGPU::NoRegister) {</div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>, AMDGPU::OpName::vaddr) &lt; 0</div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>           &amp;&amp; <span class="stringliteral">&quot;Unexpected vaddr for flat scratch with a FI operand&quot;</span>);</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span> </div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseVGPROffset</a>) {</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a2c49a690cf18ca46eda313ffdfe93ac5">AMDGPU::getFlatScratchInstSVfromSS</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>);</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ad626093afec474495db46935e79c515b">hasFlatScratchSTMode</a>());</div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a328299d8f8d9100f6eaadc2bbf13ba43">AMDGPU::getFlatScratchInstSTfromSS</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>);</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>    }</div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span> </div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>    Desc = &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>);</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span>  }</div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span> </div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = NumSubRegs + <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumRemSubRegs</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegOffset</a> = 0; i != e;</div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>       ++i, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegOffset</a> += EltSize) {</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>    <span class="keywordflow">if</span> (i == NumSubRegs) {</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>      EltSize = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemSize</a>;</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a> = <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a7dc3779dd98f912496a86e4bd7174576">getFlatScratchSpillOpcode</a>(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>, EltSize);</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>    }</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>    Desc = &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>);</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span> </div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsFlat</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseVGPROffset</a>) {</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>      <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewLoadStoreOp</a> = IsStore ? <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a0bce5d32f25712c3d538ba9892f7bab7">getOffenMUBUFStore</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>)</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>                                   : <a class="code hl_function" href="SIRegisterInfo_8cpp.html#af684573fd6deeb84f46bd0fc7d11483d">getOffenMUBUFLoad</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>);</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>      Desc = &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewLoadStoreOp</a>);</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>    }</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span> </div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseVGPROffset</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpOffsetVGPR</a> == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpIntermediateVGPR</a>) {</div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span>      <span class="comment">// If we are spilling an AGPR beyond the range of the memory instruction</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>      <span class="comment">// offset and need to use a VGPR offset, we ideally have at least 2</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>      <span class="comment">// scratch VGPRs. If we don&#39;t have a second free VGPR without spilling,</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>      <span class="comment">// recycle the VGPR used for the offset which requires resetting after</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>      <span class="comment">// each subregister.</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span> </div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaterializeVOffset</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchOffsetReg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpOffsetVGPR</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaterializedOffset</a>);</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>    }</div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span> </div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>    <span class="keywordtype">unsigned</span> NumRegs = EltSize / 4;</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = e == 1</div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>            ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValueReg</a></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>            : <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(getSubReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValueReg</a>,</div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>                                 <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">getSubRegFromChannel</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegOffset</a> / 4, NumRegs)));</div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span> </div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SOffsetRegState</a> = 0;</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcDstRegState</a> = <a class="code hl_function" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(!IsStore);</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsLastSubReg</a> = i + 1 == e;</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsLastSubReg</a>) {</div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SOffsetRegState</a> |= <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Scavenged);</div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>      <span class="comment">// The last implicit use carries the &quot;Kill&quot; flag.</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcDstRegState</a> |= <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill);</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>    }</div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span> </div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>    <span class="comment">// Make sure the whole register is defined if there are undef components by</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>    <span class="comment">// adding an implicit def of the super-reg on the first instruction.</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedSuperRegDef</a> = e &gt; 1 &amp;&amp; IsStore &amp;&amp; i == 0;</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>    <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedSuperRegImpOperand</a> = e &gt; 1;</div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span> </div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>    <span class="comment">// Remaining element size to spill into memory after some parts of it</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>    <span class="comment">// spilled into either AGPRs or VGPRs.</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemEltSize</a> = EltSize;</div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span> </div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>    <span class="comment">// AGPRs to spill VGPRs and vice versa are allocated in a reverse order,</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>    <span class="comment">// starting from the last lane. In case if a register cannot be completely</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>    <span class="comment">// spilled into another register that will ensure its alignment does not</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>    <span class="comment">// change. For targets with VGPR alignment requirement this is important</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>    <span class="comment">// in case of flat scratch usage as we might get a scratch_load or</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>    <span class="comment">// scratch_store of an unaligned register otherwise.</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneS</a> = (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegOffset</a> + EltSize) / 4 - 1, Lane = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneS</a>,</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>             <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneE</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegOffset</a> / 4;</div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>         Lane &gt;= <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneE</a>; --Lane) {</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span>      <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSubReg</a> = e &gt; 1 || EltSize &gt; 4;</div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Sub = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSubReg</a></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>             ? <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(getSubReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValueReg</a>, <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">getSubRegFromChannel</a>(Lane)))</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>             : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValueReg</a>;</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span>      <span class="keyword">auto</span> MIB = <a class="code hl_function" href="SIRegisterInfo_8cpp.html#adfdb32bd422a7613ae83c10f2841abf7">spillVGPRtoAGPR</a>(ST, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, Lane, Sub, IsKill);</div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>      <span class="keywordflow">if</span> (!MIB.getInstr())</div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedSuperRegDef</a> || (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSubReg</a> &amp;&amp; IsStore &amp;&amp; Lane == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneS</a> &amp;&amp; !i)) {</div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span>        MIB.addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValueReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedSuperRegDef</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>      }</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSubReg</a> || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedSuperRegImpOperand</a>) {</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedSuperRegImpOperand</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>        <span class="keywordtype">unsigned</span> State = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcDstRegState</a>;</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>        <span class="keywordflow">if</span> (Lane != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneE</a>)</div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>          State &amp;= ~RegState::Kill;</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>        MIB.addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValueReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | State);</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>      }</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemEltSize</a> -= 4;</div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>    }</div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span> </div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemEltSize</a>) <span class="comment">// Fully spilled into AGPRs.</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span> </div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemEltSize</a> != EltSize) { <span class="comment">// Partially spilled to AGPRs</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsFlat</a> &amp;&amp; EltSize &gt; 4);</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span> </div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>      <span class="keywordtype">unsigned</span> NumRegs = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemEltSize</a> / 4;</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(getSubReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValueReg</a>,</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>                        <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">getSubRegFromChannel</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegOffset</a> / 4, NumRegs)));</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>      <span class="keywordtype">unsigned</span> Opc = <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a7dc3779dd98f912496a86e4bd7174576">getFlatScratchSpillOpcode</a>(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemEltSize</a>);</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>      Desc = &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc);</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>    }</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span> </div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FinalReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>;</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span> </div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>    <span class="keywordflow">if</span> (IsAGPR) {</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(EltSize == 4);</div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span> </div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpIntermediateVGPR</a>) {</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpIntermediateVGPR</a> = FuncInfo-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a7f30f9a28894281de1c9f3d039eaa75f">getVGPRForAGPRCopy</a>();</div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a53ca7cff9e929ba372da9780fdd44b02">isReserved</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpIntermediateVGPR</a>));</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>      }</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>      <span class="keywordflow">if</span> (IsStore) {</div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>        <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AccRead</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>                               <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_ACCVGPR_READ_B32_e64),</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>                               <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpIntermediateVGPR</a>)</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>                           .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill));</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>        <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedSuperRegDef</a>)</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AccRead</a>.addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValueReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AccRead</a>-&gt;setAsmPrinterFlag(<a class="code hl_enumvalue" href="classllvm_1_1MachineInstr.html#a0ac990e2b3f7973d16c33555e9adf9aeade2c15857e3d2b12a4459c3510421493">MachineInstr::ReloadReuse</a>);</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>      }</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpIntermediateVGPR</a>;</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseVGPROffset</a>) {</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>      <span class="comment">// FIXME: change to scavengeRegisterBackwards()</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpOffsetVGPR</a>) {</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpOffsetVGPR</a> = RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::VGPR_32RegClass, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0);</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>        RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">setRegUsed</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpOffsetVGPR</a>);</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>      }</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>    }</div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span> </div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>    <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PInfo = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BasePtrInfo</a>.getWithOffset(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegOffset</a>);</div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>    <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMMO</a> =</div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span>        MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(PInfo, MMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">getFlags</a>(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemEltSize</a>,</div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span>                                 <a class="code hl_function" href="namespacellvm.html#acd6aa057934751aaac54e5c18bcc18eb">commonAlignment</a>(Alignment, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegOffset</a>));</div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span> </div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>    <span class="keyword">auto</span> MIB =</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, *Desc)</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="code hl_function" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(!IsStore) | <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(IsKill));</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span> </div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseVGPROffset</a>) {</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>      <span class="comment">// For an AGPR spill, we reuse the same temp VGPR for the offset and the</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>      <span class="comment">// intermediate accvgpr_write.</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpOffsetVGPR</a>, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsLastSubReg</a> &amp;&amp; !IsAGPR));</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>    }</div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span> </div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsFlat</a>)</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FuncInfo-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a2f10d8d12924c5866f49408dad1b8f1f">getScratchRSrcReg</a>());</div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span> </div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>    <span class="keywordflow">if</span> (SOffset == AMDGPU::NoRegister) {</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsFlat</a>) {</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>        <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseVGPROffset</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchOffsetReg</a>) {</div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>          <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!FuncInfo-&gt;<a class="code hl_function" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>());</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>          MIB.addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchOffsetReg</a>);</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>          <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FuncInfo-&gt;<a class="code hl_function" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>());</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>          MIB.addImm(0);</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>        }</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>      }</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>      MIB.addReg(SOffset, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SOffsetRegState</a>);</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>    }</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>    MIB.addImm(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> + <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegOffset</a>)</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>       .addImm(0); <span class="comment">// cpol</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsFlat</a>)</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>      MIB.addImm(0)  <span class="comment">// tfe</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span>         .addImm(0); <span class="comment">// swz</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span>    MIB.addMemOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMMO</a>);</div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span> </div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span>    <span class="keywordflow">if</span> (!IsAGPR &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedSuperRegDef</a>)</div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>      MIB.addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValueReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span> </div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span>    <span class="keywordflow">if</span> (!IsStore &amp;&amp; IsAGPR &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpIntermediateVGPR</a> != AMDGPU::NoRegister) {</div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span>      MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_ACCVGPR_WRITE_B32_e64),</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>                    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FinalReg</a>)</div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpIntermediateVGPR</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>      MIB-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a698b6937d98b7ee400dee8b7b3c8a4bd">setAsmPrinterFlag</a>(<a class="code hl_enumvalue" href="classllvm_1_1MachineInstr.html#a0ac990e2b3f7973d16c33555e9adf9aeade2c15857e3d2b12a4459c3510421493">MachineInstr::ReloadReuse</a>);</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>    }</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span> </div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NeedSuperRegImpOperand</a>)</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>      MIB.addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValueReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcDstRegState</a>);</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>  }</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span> </div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchOffsetRegDelta</a> != 0) {</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>    <span class="comment">// Subtract the offset we added to the ScratchOffset register.</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADD_I32), SOffset)</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SOffset)</div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(-<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ScratchOffsetRegDelta</a>);</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>  }</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>}</div>
</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span> </div>
<div class="foldopen" id="foldopen01636" data-start="{" data-end="}">
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856"> 1636</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">SIRegisterInfo::buildVGPRSpillLoadStore</a>(<a class="code hl_struct" href="structllvm_1_1SGPRSpillBuilder.html">SGPRSpillBuilder</a> &amp;SB, <span class="keywordtype">int</span> <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span>                                             <span class="keywordtype">int</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <span class="keywordtype">bool</span> IsLoad,</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>                                             <span class="keywordtype">bool</span> IsKill)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>  <span class="comment">// Load/store VGPR</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>  <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FrameInfo.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#ad718aae0ce2a188fa35cb2781024ffc0">getStackID</a>(<a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) != <a class="code hl_enumvalue" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">TargetStackID::SGPRSpill</a>);</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span> </div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FrameReg =</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>      FrameInfo.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#ae6e7e975f7a4e5d535be32068a7c67df">isFixedObjectIndex</a>(<a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a449d102f1b4d3b881282d6609caf6023">hasBasePointer</a>(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>)</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>          ? <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a832c99f27458588b340a9c294f6fd200">getBaseRegister</a>()</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>          : <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">getFrameRegister</a>(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>);</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span> </div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span>  <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a> Alignment = FrameInfo.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a8320a54de0a273478de910ac3795058b">getObjectAlign</a>(<a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>  <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo = <a class="code hl_function" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>, <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>  <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a>.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>      PtrInfo, IsLoad ? <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> : <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>,</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>      SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aff46ff3cb1f469b01f6171c8134934ca">EltSize</a>, Alignment);</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span> </div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>  <span class="keywordflow">if</span> (IsLoad) {</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>    <span class="keywordtype">unsigned</span> Opc = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">enableFlatScratch</a>() ? AMDGPU::SCRATCH_LOAD_DWORD_SADDR</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span>                                          : AMDGPU::BUFFER_LOAD_DWORD_OFFSET;</div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span>    <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ab740f3e83c93b6ec3981cdb43ffd8a22">buildSpillLoadStore</a>(*SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, Opc, <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, <span class="keyword">false</span>,</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>                        FrameReg, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> * SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aff46ff3cb1f469b01f6171c8134934ca">EltSize</a>, MMO, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>);</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>    <span class="keywordtype">unsigned</span> Opc = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">enableFlatScratch</a>() ? AMDGPU::SCRATCH_STORE_DWORD_SADDR</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>                                          : AMDGPU::BUFFER_STORE_DWORD_OFFSET;</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>    <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ab740f3e83c93b6ec3981cdb43ffd8a22">buildSpillLoadStore</a>(*SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, Opc, <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, IsKill,</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>                        FrameReg, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> * SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#aff46ff3cb1f469b01f6171c8134934ca">EltSize</a>, MMO, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>);</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>    <span class="comment">// This only ever adds one VGPR spill</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>    SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>.<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#aa750847e3dbb44a3dbf3c143151b895e">addToSpilledVGPRs</a>(1);</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>  }</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span>}</div>
</div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span> </div>
<div class="foldopen" id="foldopen01669" data-start="{" data-end="}">
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ab77ae8b806e8b36f50392db36119194e"> 1669</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ab77ae8b806e8b36f50392db36119194e">SIRegisterInfo::spillSGPR</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>                               <span class="keywordtype">int</span> <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>                               <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS,</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>                               <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS,</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>                               <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OnlyToVGPR</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>  <a class="code hl_struct" href="structllvm_1_1SGPRSpillBuilder.html">SGPRSpillBuilder</a> SB(*<span class="keyword">this</span>, *ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a32384420526a080b93cc98ab5a023001">getInstrInfo</a>(), isWave32, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, RS);</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span> </div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;SpilledReg&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VGPRSpills</a> = SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>.<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a0ae8c65d0df94188abf9c226d7e1523f">getSGPRToVGPRSpills</a>(<a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SpillToVGPR</a> = !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VGPRSpills</a>.empty();</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OnlyToVGPR</a> &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SpillToVGPR</a>)</div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span> </div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SpillToVGPR</a> || (SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a> != SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>.<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">getStackPtrOffsetReg</a>() &amp;&amp;</div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>                         SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a> != SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>.<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a8b9fc912e50d4b2f7e3173b59e33ed76">getFrameOffsetReg</a>()));</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span> </div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SpillToVGPR</a>) {</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span> </div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VGPRSpills</a>.size() &amp;&amp;</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>           <span class="stringliteral">&quot;Num of VGPR lanes should be equal to num of SGPRs spilled&quot;</span>);</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span> </div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>; i &lt; e; ++i) {</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> =</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>          SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> == 1</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>              ? SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span>              : <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(getSubReg(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a>[i]));</div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span>      <a class="code hl_struct" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html">SpilledReg</a> Spill = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VGPRSpills</a>[i];</div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span> </div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>      <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseKill</a> = SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a> &amp;&amp; i == SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> - 1;</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span> </div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>      <span class="comment">// Mark the &quot;old value of vgpr&quot; input undef only if this is the first sgpr</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>      <span class="comment">// spill to this specific vgpr in the first basic block.</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>      <span class="keyword">auto</span> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>,</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>                         SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(AMDGPU::V_WRITELANE_B32), Spill.<a class="code hl_variable" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a392e9e21557d1a8adf34fc6935491a3f">VGPR</a>)</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseKill</a>))</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Spill.<a class="code hl_variable" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a65cf1fba692ad301ceea8c481c864cba">Lane</a>)</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Spill.<a class="code hl_variable" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a392e9e21557d1a8adf34fc6935491a3f">VGPR</a>);</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>      <span class="keywordflow">if</span> (LIS) {</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span>        <span class="keywordflow">if</span> (i == 0)</div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>          LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#afbdfb2cc5decd8f22ea3ccc1ecea4028">ReplaceMachineInstrInMaps</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span>          LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a2035620c14bf7bdedfa4e2655f88d114">InsertMachineInstrInMaps</a>(*MIB);</div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>      }</div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span> </div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>      <span class="keywordflow">if</span> (i == 0 &amp;&amp; SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> &gt; 1) {</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>        <span class="comment">// We may be spilling a super-register which is only partially defined,</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>        <span class="comment">// and need to ensure later spills think the value is defined.</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>        MIB.addReg(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>      }</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span> </div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>      <span class="keywordflow">if</span> (SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> &gt; 1)</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>        MIB.addReg(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseKill</a>) | <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span> </div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>      <span class="comment">// FIXME: Since this spills to another register instead of an actual</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>      <span class="comment">// frame index, we should delete the frame index when all references to</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>      <span class="comment">// it are fixed.</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span>    }</div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span>    SB.<a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#ac7c906625fab2baf872e16248962b859">prepare</a>();</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span> </div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>    <span class="comment">// SubReg carries the &quot;Kill&quot; flag when SubReg == SB.SuperReg.</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubKillState</a> = <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>((SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> == 1) &amp;&amp; SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a>);</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span> </div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>    <span class="comment">// Per VGPR helper data</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PVD</a> = SB.<a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#a954666a1d726bbc08a503d36255d694a">getPerVGPRData</a>();</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span> </div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = 0; <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PVD</a>.NumVGPRs; ++<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) {</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpVGPRFlags</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>;</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span> </div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>      <span class="comment">// Write sub registers into the VGPR</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span>      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> * <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PVD</a>.PerVGPR,</div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>                    e = std::min((<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> + 1) * <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PVD</a>.PerVGPR, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>);</div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>           i &lt; e; ++i) {</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> =</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>            SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> == 1</div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>                ? SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span>                : <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(getSubReg(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a>[i]));</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span> </div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>        <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WriteLane</a> =</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>            <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(AMDGPU::V_WRITELANE_B32),</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>                    SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>)</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubKillState</a>)</div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(i % <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PVD</a>.PerVGPR)</div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpVGPRFlags</a>);</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpVGPRFlags</a> = 0;</div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span> </div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>        <span class="keywordflow">if</span> (LIS) {</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>          <span class="keywordflow">if</span> (i == 0)</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>            LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#afbdfb2cc5decd8f22ea3ccc1ecea4028">ReplaceMachineInstrInMaps</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WriteLane</a>);</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>          <span class="keywordflow">else</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>            LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a2035620c14bf7bdedfa4e2655f88d114">InsertMachineInstrInMaps</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WriteLane</a>);</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>        }</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span> </div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span>        <span class="comment">// There could be undef components of a spilled super register.</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>        <span class="comment">// TODO: Can we detect this and skip the spill?</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>        <span class="keywordflow">if</span> (SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> &gt; 1) {</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>          <span class="comment">// The last implicit use of the SB.SuperReg carries the &quot;Kill&quot; flag.</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>          <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SuperKillState</a> = 0;</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>          <span class="keywordflow">if</span> (i + 1 == SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>)</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>            <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SuperKillState</a> |= <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a>);</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WriteLane</a>.addReg(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SuperKillState</a>);</div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>        }</div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span>      }</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span> </div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>      <span class="comment">// Write out VGPR</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>      SB.<a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#aa86a4d647e79dbdeb3d2d43ec301abcd">readWriteTmpVGPR</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <span class="comment">/*IsLoad*/</span> <span class="keyword">false</span>);</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>    }</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span> </div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>    SB.<a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#a941b8646dc54e403a97acfb1ee56d774">restore</a>();</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>  }</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span> </div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;eraseFromParent();</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>  SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>.<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#af7541e1fd9a4513270d9abfd49aed959">addToSpilledSGPRs</a>(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>);</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span> </div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span>  <span class="keywordflow">if</span> (LIS)</div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span>    LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a0dbecb97d916d10bb623cf46c199e0ae">removeAllRegUnitsForPhysReg</a>(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>);</div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span> </div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>}</div>
</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span> </div>
<div class="foldopen" id="foldopen01788" data-start="{" data-end="}">
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a9123f3200b3dd84150d442284449c034"> 1788</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a9123f3200b3dd84150d442284449c034">SIRegisterInfo::restoreSGPR</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span>                                 <span class="keywordtype">int</span> <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>                                 <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS,</div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span>                                 <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS,</div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span>                                 <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OnlyToVGPR</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span>  <a class="code hl_struct" href="structllvm_1_1SGPRSpillBuilder.html">SGPRSpillBuilder</a> SB(*<span class="keyword">this</span>, *ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a32384420526a080b93cc98ab5a023001">getInstrInfo</a>(), isWave32, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, RS);</div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span> </div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;SpilledReg&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VGPRSpills</a> = SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>.<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a0ae8c65d0df94188abf9c226d7e1523f">getSGPRToVGPRSpills</a>(<a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SpillToVGPR</a> = !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VGPRSpills</a>.empty();</div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OnlyToVGPR</a> &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SpillToVGPR</a>)</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span> </div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SpillToVGPR</a>) {</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>; i &lt; e; ++i) {</div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> =</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span>          SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> == 1</div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>              ? SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span>              : <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(getSubReg(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a>[i]));</div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span> </div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>      <a class="code hl_struct" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html">SpilledReg</a> Spill = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VGPRSpills</a>[i];</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>      <span class="keyword">auto</span> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(AMDGPU::V_READLANE_B32),</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span>                         <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span>                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Spill.<a class="code hl_variable" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a392e9e21557d1a8adf34fc6935491a3f">VGPR</a>)</div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span>                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Spill.<a class="code hl_variable" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a65cf1fba692ad301ceea8c481c864cba">Lane</a>);</div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span>      <span class="keywordflow">if</span> (SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> &gt; 1 &amp;&amp; i == 0)</div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span>      <span class="keywordflow">if</span> (LIS) {</div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span>        <span class="keywordflow">if</span> (i == e - 1)</div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>          LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#afbdfb2cc5decd8f22ea3ccc1ecea4028">ReplaceMachineInstrInMaps</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>          LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a2035620c14bf7bdedfa4e2655f88d114">InsertMachineInstrInMaps</a>(*MIB);</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>      }</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span> </div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>    }</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span>    SB.<a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#ac7c906625fab2baf872e16248962b859">prepare</a>();</div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span> </div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span>    <span class="comment">// Per VGPR helper data</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PVD</a> = SB.<a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#a954666a1d726bbc08a503d36255d694a">getPerVGPRData</a>();</div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span> </div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = 0; <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PVD</a>.NumVGPRs; ++<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) {</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>      <span class="comment">// Load in VGPR data</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>      SB.<a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#aa86a4d647e79dbdeb3d2d43ec301abcd">readWriteTmpVGPR</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <span class="comment">/*IsLoad*/</span> <span class="keyword">true</span>);</div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span> </div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span>      <span class="comment">// Unpack lanes</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span>      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> * <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PVD</a>.PerVGPR,</div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span>                    e = std::min((<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> + 1) * <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PVD</a>.PerVGPR, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>);</div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span>           i &lt; e; ++i) {</div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> =</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>            SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> == 1</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>                ? SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>                : <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(getSubReg(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a>[i]));</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span> </div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>        <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LastSubReg</a> = (i + 1 == e);</div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span>        <span class="keyword">auto</span> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>,</div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>                           SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(AMDGPU::V_READLANE_B32), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>                       .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LastSubReg</a>))</div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span>                       .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(i);</div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span>        <span class="keywordflow">if</span> (SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> &gt; 1 &amp;&amp; i == 0)</div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>        <span class="keywordflow">if</span> (LIS) {</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>          <span class="keywordflow">if</span> (i == e - 1)</div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span>            LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#afbdfb2cc5decd8f22ea3ccc1ecea4028">ReplaceMachineInstrInMaps</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span>          <span class="keywordflow">else</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span>            LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a2035620c14bf7bdedfa4e2655f88d114">InsertMachineInstrInMaps</a>(*MIB);</div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>        }</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span>      }</div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span>    }</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span> </div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>    SB.<a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#a941b8646dc54e403a97acfb1ee56d774">restore</a>();</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>  }</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span> </div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;eraseFromParent();</div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span> </div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span>  <span class="keywordflow">if</span> (LIS)</div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span>    LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a0dbecb97d916d10bb623cf46c199e0ae">removeAllRegUnitsForPhysReg</a>(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>);</div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span> </div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span>}</div>
</div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span> </div>
<div class="foldopen" id="foldopen01868" data-start="{" data-end="}">
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a3d4103d19eae05425cf7aee3ad915250"> 1868</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a3d4103d19eae05425cf7aee3ad915250">SIRegisterInfo::spillEmergencySGPR</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span>                                        <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RestoreMBB</a>,</div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>                                        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPR</a>, <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>  <a class="code hl_struct" href="structllvm_1_1SGPRSpillBuilder.html">SGPRSpillBuilder</a> SB(*<span class="keyword">this</span>, *ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a32384420526a080b93cc98ab5a023001">getInstrInfo</a>(), isWave32, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SGPR</a>, <span class="keyword">false</span>, 0,</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>                      RS);</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>  SB.<a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#ac7c906625fab2baf872e16248962b859">prepare</a>();</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>  <span class="comment">// Generate the spill of SGPR to SB.TmpVGPR.</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubKillState</a> = <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>((SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> == 1) &amp;&amp; SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a>);</div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PVD</a> = SB.<a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#a954666a1d726bbc08a503d36255d694a">getPerVGPRData</a>();</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = 0; <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PVD</a>.NumVGPRs; ++<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) {</div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpVGPRFlags</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>;</div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>    <span class="comment">// Write sub registers into the VGPR</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> * <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PVD</a>.PerVGPR,</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>                  e = std::min((<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> + 1) * <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PVD</a>.PerVGPR, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>);</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>         i &lt; e; ++i) {</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> =</div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span>          SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> == 1</div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span>              ? SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span>              : <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(getSubReg(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a>[i]));</div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span> </div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span>      <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WriteLane</a> =</div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span>          <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(AMDGPU::V_WRITELANE_B32),</div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span>                  SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>)</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubKillState</a>)</div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(i % <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PVD</a>.PerVGPR)</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpVGPRFlags</a>);</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpVGPRFlags</a> = 0;</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>      <span class="comment">// There could be undef components of a spilled super register.</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>      <span class="comment">// TODO: Can we detect this and skip the spill?</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>      <span class="keywordflow">if</span> (SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> &gt; 1) {</div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span>        <span class="comment">// The last implicit use of the SB.SuperReg carries the &quot;Kill&quot; flag.</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>        <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SuperKillState</a> = 0;</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>        <span class="keywordflow">if</span> (i + 1 == SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>)</div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SuperKillState</a> |= <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a>);</div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WriteLane</a>.addReg(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SuperKillState</a>);</div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span>      }</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>    }</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>    <span class="comment">// Don&#39;t need to write VGPR out.</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>  }</div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span> </div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>  <span class="comment">// Restore clobbered registers in the specified restore block.</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RestoreMBB</a>.end();</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>  SB.<a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#a1181ec84c08b8b5aa563db567163a48a">setMI</a>(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RestoreMBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>  <span class="comment">// Generate the restore of SGPR from SB.TmpVGPR.</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = 0; <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> &lt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PVD</a>.NumVGPRs; ++<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) {</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>    <span class="comment">// Don&#39;t need to load VGPR in.</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span>    <span class="comment">// Unpack lanes</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> * <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PVD</a>.PerVGPR,</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span>                  e = std::min((<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> + 1) * <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PVD</a>.PerVGPR, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>);</div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span>         i &lt; e; ++i) {</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> =</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>          SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> == 1</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>              ? SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span>              : <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(getSubReg(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a>[i]));</div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span>      <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LastSubReg</a> = (i + 1 == e);</div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span>      <span class="keyword">auto</span> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a>, SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>.get(AMDGPU::V_READLANE_B32),</div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span>                         <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span>                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a>, <a class="code hl_function" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LastSubReg</a>))</div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span>                     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(i);</div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span>      <span class="keywordflow">if</span> (SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a> &gt; 1 &amp;&amp; i == 0)</div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span>    }</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>  }</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>  SB.<a class="code hl_function" href="structllvm_1_1SGPRSpillBuilder.html#a941b8646dc54e403a97acfb1ee56d774">restore</a>();</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span> </div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>  SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a>.<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#af7541e1fd9a4513270d9abfd49aed959">addToSpilledSGPRs</a>(SB.<a class="code hl_variable" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a>);</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span>}</div>
</div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="comment"></span> </div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment">/// Special case of eliminateFrameIndex. Returns true if the SGPR was spilled to</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="comment">/// a VGPR and the stack slot can be safely eliminated when all other users are</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span><span class="comment">/// handled.</span></div>
<div class="foldopen" id="foldopen01940" data-start="{" data-end="}">
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ad7db0ddf2b8eabd4d1251e82277e0f57"> 1940</a></span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ad7db0ddf2b8eabd4d1251e82277e0f57">SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex</a>(</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span>  <span class="keywordtype">int</span> FI,</div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span>  <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS,</div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span>  <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode()) {</div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_SAVE:</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_SAVE:</div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_SAVE:</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S224_SAVE:</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S192_SAVE:</div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_SAVE:</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_SAVE:</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_SAVE:</div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_SAVE:</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_SAVE:</div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ab77ae8b806e8b36f50392db36119194e">spillSGPR</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FI, RS, LIS, <span class="keyword">true</span>);</div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_RESTORE:</div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_RESTORE:</div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_RESTORE:</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S224_RESTORE:</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S192_RESTORE:</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_RESTORE:</div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_RESTORE:</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_RESTORE:</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_RESTORE:</div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span>  <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_RESTORE:</div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a9123f3200b3dd84150d442284449c034">restoreSGPR</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FI, RS, LIS, <span class="keyword">true</span>);</div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;not an SGPR spill instruction&quot;</span>);</div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span>  }</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>}</div>
</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span> </div>
<div class="foldopen" id="foldopen01973" data-start="{" data-end="}">
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b"> 1973</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">SIRegisterInfo::eliminateFrameIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>                                        <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SPAdj</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>,</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span>                                        <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent()-&gt;getParent();</div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span>  <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span>  <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a32384420526a080b93cc98ab5a023001">getInstrInfo</a>();</div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc();</div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span> </div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SPAdj</a> == 0 &amp;&amp; <span class="stringliteral">&quot;unhandled SP adjustment in call sequence?&quot;</span>);</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span> </div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>);</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>  <span class="keywordtype">int</span> <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>).getIndex();</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span> </div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FrameReg = FrameInfo.isFixedObjectIndex(<a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a449d102f1b4d3b881282d6609caf6023">hasBasePointer</a>(*MF)</div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>                          ? <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a832c99f27458588b340a9c294f6fd200">getBaseRegister</a>()</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>                          : <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">getFrameRegister</a>(*MF);</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span> </div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode()) {</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span>    <span class="comment">// SGPR register spill</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_SAVE:</div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_SAVE:</div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_SAVE:</div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S224_SAVE:</div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S192_SAVE:</div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_SAVE:</div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_SAVE:</div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_SAVE:</div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_SAVE:</div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_SAVE: {</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>      <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ab77ae8b806e8b36f50392db36119194e">spillSGPR</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, RS);</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>    }</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span> </div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>    <span class="comment">// SGPR register restore</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S1024_RESTORE:</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S512_RESTORE:</div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S256_RESTORE:</div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S224_RESTORE:</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S192_RESTORE:</div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S160_RESTORE:</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S128_RESTORE:</div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S96_RESTORE:</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S64_RESTORE:</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_S32_RESTORE: {</div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>      <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a9123f3200b3dd84150d442284449c034">restoreSGPR</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, RS);</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span>    }</div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span> </div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span>    <span class="comment">// VGPR register spill</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V1024_SAVE:</div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_SAVE:</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_SAVE:</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V224_SAVE:</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V192_SAVE:</div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V160_SAVE:</div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_SAVE:</div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_SAVE:</div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_SAVE:</div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_SAVE:</div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A1024_SAVE:</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A512_SAVE:</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A256_SAVE:</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A224_SAVE:</div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A192_SAVE:</div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A160_SAVE:</div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A128_SAVE:</div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A96_SAVE:</div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A64_SAVE:</div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A32_SAVE:</div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV1024_SAVE:</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV512_SAVE:</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV256_SAVE:</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV224_SAVE:</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV192_SAVE:</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV160_SAVE:</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV128_SAVE:</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV96_SAVE:</div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV64_SAVE:</div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV32_SAVE: {</div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VData</a> = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span>                                                         AMDGPU::OpName::vdata);</div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset)-&gt;getReg() ==</div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span>             MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">getStackPtrOffsetReg</a>());</div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span> </div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span>      <span class="keywordtype">unsigned</span> Opc = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">enableFlatScratch</a>() ? AMDGPU::SCRATCH_STORE_DWORD_SADDR</div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span>                                            : AMDGPU::BUFFER_STORE_DWORD_OFFSET;</div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span>      <span class="keyword">auto</span> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span>      <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ab740f3e83c93b6ec3981cdb43ffd8a22">buildSpillLoadStore</a>(</div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span>          *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, Opc, <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VData</a>-&gt;getReg(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VData</a>-&gt;isKill(), FrameReg,</div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span>          <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::offset)-&gt;getImm(),</div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span>          *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;memoperands_begin(), RS);</div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span>      MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#aa750847e3dbb44a3dbf3c143151b895e">addToSpilledVGPRs</a>(<a class="code hl_function" href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode()));</div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;eraseFromParent();</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>    }</div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V32_RESTORE:</div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V64_RESTORE:</div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V96_RESTORE:</div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V128_RESTORE:</div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V160_RESTORE:</div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V192_RESTORE:</div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V224_RESTORE:</div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V256_RESTORE:</div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V512_RESTORE:</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_V1024_RESTORE:</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A32_RESTORE:</div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A64_RESTORE:</div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A96_RESTORE:</div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A128_RESTORE:</div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A160_RESTORE:</div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A192_RESTORE:</div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A224_RESTORE:</div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A256_RESTORE:</div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A512_RESTORE:</div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_A1024_RESTORE:</div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV32_RESTORE:</div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV64_RESTORE:</div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV96_RESTORE:</div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV128_RESTORE:</div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV160_RESTORE:</div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV192_RESTORE:</div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV224_RESTORE:</div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV256_RESTORE:</div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV512_RESTORE:</div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span>    <span class="keywordflow">case</span> AMDGPU::SI_SPILL_AV1024_RESTORE: {</div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VData</a> = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>                                                         AMDGPU::OpName::vdata);</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset)-&gt;getReg() ==</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>             MFI-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">getStackPtrOffsetReg</a>());</div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span> </div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span>      <span class="keywordtype">unsigned</span> Opc = ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">enableFlatScratch</a>() ? AMDGPU::SCRATCH_LOAD_DWORD_SADDR</div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span>                                            : AMDGPU::BUFFER_LOAD_DWORD_OFFSET;</div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span>      <span class="keyword">auto</span> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span>      <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ab740f3e83c93b6ec3981cdb43ffd8a22">buildSpillLoadStore</a>(</div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span>          *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, Opc, <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VData</a>-&gt;getReg(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VData</a>-&gt;isKill(), FrameReg,</div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span>          <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::offset)-&gt;getImm(),</div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>          *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;memoperands_begin(), RS);</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;eraseFromParent();</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span>    }</div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span> </div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span>    <span class="keywordflow">default</span>: {</div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span>      <span class="comment">// Other access to frame index</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc();</div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span> </div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span>      int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = FrameInfo.getObjectOffset(<a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>      <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">enableFlatScratch</a>()) {</div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span>        <span class="keywordflow">if</span> (<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isFLATScratch(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span>          <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((int16_t)<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a> ==</div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span>                 <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode(),</div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span>                                            AMDGPU::OpName::saddr));</div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span> </div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>          <span class="comment">// The offset is always swizzled, just replace it</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>          <span class="keywordflow">if</span> (FrameReg)</div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span>            <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a>.ChangeToRegister(FrameReg, <span class="keyword">false</span>);</div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span> </div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>          <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span>            <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span> </div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>          <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetOp</a> =</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span>            <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::offset);</div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span>          int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOffset</a> = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> + <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetOp</a>-&gt;getImm();</div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span>          <span class="keywordflow">if</span> (<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isLegalFLATOffset(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOffset</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#ad2bb11af852429dbe3d8417c3db6a873aec164f45437d8827346f2d8ec645479a">AMDGPUAS::PRIVATE_ADDRESS</a>,</div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span>                                     <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a122b573ea192ef8eeb1baf04c298db6da9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a>)) {</div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span>            <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetOp</a>-&gt;setImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOffset</a>);</div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span>            <span class="keywordflow">if</span> (FrameReg)</div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span>              <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span>            <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = 0;</div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span>          }</div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span> </div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>          <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) {</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>            <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode();</div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span>            <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a> = -1;</div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span>            <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::vaddr) != -1) {</div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span>              <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a5c4e292db193538fa8ef82438d1ca2e2">AMDGPU::getFlatScratchInstSVfromSVS</a>(Opc);</div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span>            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ad626093afec474495db46935e79c515b">hasFlatScratchSTMode</a>()) {</div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>              <span class="comment">// On GFX10 we have ST mode to use no registers for an address.</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span>              <span class="comment">// Otherwise we need to materialize 0 into an SGPR.</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span>              <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a328299d8f8d9100f6eaadc2bbf13ba43">AMDGPU::getFlatScratchInstSTfromSS</a>(Opc);</div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>            }</div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span> </div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>            <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a> != -1) {</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>              <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;removeOperand(</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span>                  <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::saddr));</div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span>              <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a>));</div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span>              <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span>            }</div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span>          }</div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span>        }</div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span> </div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span>        <span class="keywordflow">if</span> (!FrameReg) {</div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a>.ChangeToImmediate(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span>          <span class="keywordflow">if</span> (<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isImmOperandLegal(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a>))</div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span>            <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span>        }</div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span> </div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span>        <span class="comment">// We need to use register here. Check if we can use an SGPR or need</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span>        <span class="comment">// a VGPR.</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a>.ChangeToRegister(AMDGPU::M0, <span class="keyword">false</span>);</div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span>        <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseSGPR</a> = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isOperandLegal(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>, &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a>);</div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span> </div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span>        <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> &amp;&amp; FrameReg &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseSGPR</a>) {</div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a>.setReg(FrameReg);</div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span>          <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span>        }</div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span> </div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseSGPR</a> ? &amp;AMDGPU::SReg_32_XM0RegClass</div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span>                                                : &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span> </div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpReg = RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(RC, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseSGPR</a>);</div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a>.setReg(TmpReg);</div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a>.setIsKill(<span class="keyword">true</span>);</div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span> </div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span>        <span class="keywordflow">if</span> ((!FrameReg || !<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) &amp;&amp; TmpReg) {</div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span>          <span class="keywordtype">unsigned</span> Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseSGPR</a> ? AMDGPU::S_MOV_B32 : AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span>          <span class="keyword">auto</span> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc), TmpReg);</div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span>          <span class="keywordflow">if</span> (FrameReg)</div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span>            MIB.addReg(FrameReg);</div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span>          <span class="keywordflow">else</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span>            MIB.addImm(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span> </div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span>          <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span>        }</div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span> </div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpSReg</a> =</div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span>            <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseSGPR</a> ? TmpReg</div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>                    : RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::SReg_32_XM0RegClass, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0,</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span>                                           !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseSGPR</a>);</div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span> </div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span>        <span class="comment">// TODO: for flat scratch another attempt can be made with a VGPR index</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span>        <span class="comment">//       if no SGPRs can be scavenged.</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>        <span class="keywordflow">if</span> ((!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpSReg</a> &amp;&amp; !FrameReg) || (!TmpReg &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseSGPR</a>))</div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span>          <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Cannot scavenge register in FI elimination!&quot;</span>);</div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span> </div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span>        <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpSReg</a>) {</div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span>          <span class="comment">// Use frame register and restore it after.</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpSReg</a> = FrameReg;</div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a>.setReg(FrameReg);</div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a>.setIsKill(<span class="keyword">false</span>);</div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span>        }</div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span> </div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADD_I32), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpSReg</a>)</div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FrameReg)</div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span> </div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span>        <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseSGPR</a>)</div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span>          <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_MOV_B32_e32), TmpReg)</div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpSReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span> </div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span>        <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpSReg</a> == FrameReg) {</div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span>          <span class="comment">// Undo frame register modification.</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span>          <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, std::next(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>), <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADD_I32),</div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span>                  FrameReg)</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FrameReg)</div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(-<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span>        }</div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span> </div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span>        <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span>      }</div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span> </div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span>      <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsMUBUF</a> = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isMUBUF(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span> </div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsMUBUF</a> &amp;&amp; !MFI-&gt;<a class="code hl_function" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span>        <span class="comment">// Convert to a swizzled stack address by scaling by the wave size.</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span>        <span class="comment">// In an entry function/kernel the offset is already swizzled.</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span>        <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSALU</a> = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getOpRegClass(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>));</div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span>        <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LiveSCC</a> = RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">isRegUsed</a>(AMDGPU::SCC);</div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSALU</a> &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LiveSCC</a></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span>                                            ? &amp;AMDGPU::SReg_32RegClass</div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span>                                            : &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>        <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsCopy</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode() == AMDGPU::V_MOV_B32_e32 ||</div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span>                      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode() == AMDGPU::V_MOV_B32_e64;</div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ResultReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsCopy</a> ? <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(0).getReg()</div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span>                                    : RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(RC, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0);</div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span> </div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span>        int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = FrameInfo.getObjectOffset(<a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span>        <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> == 0) {</div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span>          <span class="keywordtype">unsigned</span> OpCode = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSALU</a> &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LiveSCC</a> ? AMDGPU::S_LSHR_B32</div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span>                                               : AMDGPU::V_LSHRREV_B32_e64;</div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span>          <span class="comment">// XXX - This never happens because of emergency scavenging slot at 0?</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span>          <span class="keyword">auto</span> Shift = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(OpCode), ResultReg)</div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span>                           .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a726f6e520aaa1372f3572d993e1027b1">getWavefrontSizeLog2</a>())</div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span>                           .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FrameReg);</div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span>          <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSALU</a> &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LiveSCC</a>)</div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span>            Shift.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af066b2b6a1013299bfca84fe8b798a0b">getInstr</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(3).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">setIsDead</a>(</div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span>                <span class="keyword">true</span>); <span class="comment">// Mark SCC as dead.</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span>          <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSALU</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LiveSCC</a>) {</div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span>            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewDest</a> =</div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span>                RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::SReg_32RegClass, Shift, 0);</div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span>            <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_READFIRSTLANE_B32),</div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span>                    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewDest</a>)</div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ResultReg);</div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>            ResultReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewDest</a>;</div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>          }</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span>          <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span>          <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSALU</a>) {</div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span>            <span class="keywordflow">if</span> ((MIB = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getAddNoCarry(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, ResultReg, *RS)) !=</div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span>                <span class="keyword">nullptr</span>) {</div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span>              <span class="comment">// Reuse ResultReg in intermediate step.</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span>              <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ScaledReg = ResultReg;</div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span> </div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span>              <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, *MIB, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_LSHRREV_B32_e64),</div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span>                      ScaledReg)</div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a726f6e520aaa1372f3572d993e1027b1">getWavefrontSizeLog2</a>())</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FrameReg);</div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span> </div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span>              <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVOP2</a> = MIB-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::V_ADD_U32_e32;</div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span> </div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span>              <span class="comment">// TODO: Fold if use instruction is another add of a constant.</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span>              <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVOP2</a> || <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">AMDGPU::isInlinableLiteral32</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>())) {</div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span>                <span class="comment">// FIXME: This can fail</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span>                MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span>                MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ScaledReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span>                <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVOP2</a>)</div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span>                  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); <span class="comment">// clamp bit</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span>              } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span>                <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIB-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::V_ADD_CO_U32_e64 &amp;&amp;</div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span>                       <span class="stringliteral">&quot;Need to reuse carry out register&quot;</span>);</div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span> </div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span>                <span class="comment">// Use scavenged unused carry out as offset register.</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span>                <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffsetReg</a>;</div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span>                <span class="keywordflow">if</span> (!isWave32)</div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span>                  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffsetReg</a> = getSubReg(MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(1), AMDGPU::sub0);</div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span>                <span class="keywordflow">else</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span>                  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffsetReg</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(1);</div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span> </div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span>                <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, *MIB, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_MOV_B32), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffsetReg</a>)</div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span>                    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span>                MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffsetReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span>                MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ScaledReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span>                MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); <span class="comment">// clamp bit</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span>              }</div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span>            }</div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span>          }</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>          <span class="keywordflow">if</span> (!MIB || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSALU</a>) {</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>            <span class="comment">// We have to produce a carry out, and there isn&#39;t a free SGPR pair</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>            <span class="comment">// for it. We can keep the whole computation on the SALU to avoid</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span>            <span class="comment">// clobbering an additional register at the cost of an extra mov.</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span> </div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span>            <span class="comment">// We may have 1 free scratch SGPR even though a carry out is</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span>            <span class="comment">// unavailable. Only one additional mov is needed.</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span>            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpScaledReg</a> =</div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span>              RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::SReg_32_XM0RegClass, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0, <span class="keyword">false</span>);</div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span>            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ScaledReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpScaledReg</a>.isValid() ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpScaledReg</a> : FrameReg;</div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span> </div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span>            <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_LSHR_B32), ScaledReg)</div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FrameReg)</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a726f6e520aaa1372f3572d993e1027b1">getWavefrontSizeLog2</a>());</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span>            <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADD_I32), ScaledReg)</div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ScaledReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span>            <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSALU</a>)</div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span>              <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::COPY), ResultReg)</div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span>                  .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ScaledReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span>            <span class="keywordflow">else</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span>              ResultReg = ScaledReg;</div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span> </div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span>            <span class="comment">// If there were truly no free SGPRs, we need to undo everything.</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span>            <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpScaledReg</a>.isValid()) {</div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span>              <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_ADD_I32), ScaledReg)</div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ScaledReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(-<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span>              <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::S_LSHL_B32), ScaledReg)</div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(FrameReg)</div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a726f6e520aaa1372f3572d993e1027b1">getWavefrontSizeLog2</a>());</div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span>            }</div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span>          }</div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span>        }</div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span> </div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span>        <span class="comment">// Don&#39;t introduce an extra copy if we&#39;re just materializing in a mov.</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span>        <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsCopy</a>)</div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span>          <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;eraseFromParent();</div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span>          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a>.ChangeToRegister(ResultReg, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span>        <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span>      }</div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span> </div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsMUBUF</a>) {</div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span>        <span class="comment">// Disable offen so we don&#39;t need a 0 vgpr base.</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<span class="keyword">static_cast&lt;</span><span class="keywordtype">int</span><span class="keyword">&gt;</span>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>) ==</div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span>               <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode(),</div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span>                                          AMDGPU::OpName::vaddr));</div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span> </div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span>        <span class="keyword">auto</span> &amp;SOffset = *<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::soffset);</div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((SOffset.isImm() &amp;&amp; SOffset.getImm() == 0));</div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span> </div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span>        <span class="keywordflow">if</span> (FrameReg != AMDGPU::NoRegister)</div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span>          SOffset.ChangeToRegister(FrameReg, <span class="keyword">false</span>);</div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span> </div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span>        int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = FrameInfo.getObjectOffset(<a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span>        int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OldImm</a></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span>          = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getNamedOperand(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::offset)-&gt;getImm();</div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span>        int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOffset</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OldImm</a> + <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>;</div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span> </div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span>        <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">SIInstrInfo::isLegalMUBUFImmOffset</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOffset</a>) &amp;&amp;</div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span>            <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a66ba876f71016493af6fd1dc6980d912">buildMUBUFOffsetLoadStore</a>(ST, FrameInfo, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOffset</a>)) {</div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span>          <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;eraseFromParent();</div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span>          <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span>        }</div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span>      }</div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span> </div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span>      <span class="comment">// If the offset is simply too big, don&#39;t convert to a scratch wave offset</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span>      <span class="comment">// relative index.</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span> </div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a>.ChangeToImmediate(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span>      <span class="keywordflow">if</span> (!<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;isImmOperandLegal(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a>)) {</div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpReg = RS-&gt;<a class="code hl_function" href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">scavengeRegister</a>(&amp;AMDGPU::VGPR_32RegClass, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, 0);</div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::V_MOV_B32_e32), TmpReg)</div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FIOp</a>.ChangeToRegister(TmpReg, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span>      }</div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span>    }</div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span>  }</div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span>}</div>
</div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span> </div>
<div class="foldopen" id="foldopen02391" data-start="{" data-end="}">
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a6d23e7ce3b1f81486f99bad83a5d71a2"> 2391</a></span><a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a6d23e7ce3b1f81486f99bad83a5d71a2">SIRegisterInfo::getRegAsmName</a>(<a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUInstPrinter.html#aabf31062bbe5308098c29744e583173b">AMDGPUInstPrinter::getRegisterName</a>(Reg);</div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span>}</div>
</div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span> </div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen02396" data-start="{" data-end="}">
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a92ee7062b6ed2a9e052ae150659363aa"> 2396</a></span><a class="code hl_function" href="SIRegisterInfo_8cpp.html#a92ee7062b6ed2a9e052ae150659363aa">getAnyVGPRClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) {</div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 64)</div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_64RegClass;</div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 96)</div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_96RegClass;</div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 128)</div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_128RegClass;</div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 160)</div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_160RegClass;</div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 192)</div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_192RegClass;</div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 224)</div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_224RegClass;</div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 256)</div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_256RegClass;</div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 512)</div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_512RegClass;</div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 1024)</div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_1024RegClass;</div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span> </div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span>}</div>
</div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span> </div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen02420" data-start="{" data-end="}">
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a87ad104ee3bd1baee94c325741fbad84"> 2420</a></span><a class="code hl_function" href="SIRegisterInfo_8cpp.html#a87ad104ee3bd1baee94c325741fbad84">getAlignedVGPRClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) {</div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 64)</div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_64_Align2RegClass;</div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 96)</div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_96_Align2RegClass;</div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 128)</div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_128_Align2RegClass;</div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 160)</div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_160_Align2RegClass;</div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 192)</div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_192_Align2RegClass;</div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 224)</div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_224_Align2RegClass;</div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 256)</div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_256_Align2RegClass;</div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 512)</div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_512_Align2RegClass;</div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 1024)</div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_1024_Align2RegClass;</div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span> </div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span>}</div>
</div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span> </div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen02444" data-start="{" data-end="}">
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a858849019ce7366904469c53972c54dc"> 2444</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a858849019ce7366904469c53972c54dc">SIRegisterInfo::getVGPRClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> == 1)</div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VReg_1RegClass;</div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 16)</div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_LO16RegClass;</div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 32)</div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span>  <span class="keywordflow">return</span> ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">needsAlignedVGPRs</a>() ? <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a87ad104ee3bd1baee94c325741fbad84">getAlignedVGPRClassForBitWidth</a>(<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>)</div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span>                                : <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a92ee7062b6ed2a9e052ae150659363aa">getAnyVGPRClassForBitWidth</a>(<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>);</div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span>}</div>
</div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span> </div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen02456" data-start="{" data-end="}">
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a18480f5029e47987aa4272813c9f1851"> 2456</a></span><a class="code hl_function" href="SIRegisterInfo_8cpp.html#a18480f5029e47987aa4272813c9f1851">getAnyAGPRClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) {</div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 64)</div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_64RegClass;</div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 96)</div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_96RegClass;</div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 128)</div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_128RegClass;</div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 160)</div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_160RegClass;</div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 192)</div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_192RegClass;</div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 224)</div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_224RegClass;</div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 256)</div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_256RegClass;</div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 512)</div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_512RegClass;</div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 1024)</div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_1024RegClass;</div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span> </div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span>}</div>
</div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span> </div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen02480" data-start="{" data-end="}">
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#a579681b680a30ed1485e42c4b0b608ca"> 2480</a></span><a class="code hl_function" href="SIRegisterInfo_8cpp.html#a579681b680a30ed1485e42c4b0b608ca">getAlignedAGPRClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) {</div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 64)</div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_64_Align2RegClass;</div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 96)</div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_96_Align2RegClass;</div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 128)</div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_128_Align2RegClass;</div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 160)</div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_160_Align2RegClass;</div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 192)</div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_192_Align2RegClass;</div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 224)</div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_224_Align2RegClass;</div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 256)</div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_256_Align2RegClass;</div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 512)</div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_512_Align2RegClass;</div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 1024)</div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AReg_1024_Align2RegClass;</div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span> </div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span>}</div>
</div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span> </div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen02504" data-start="{" data-end="}">
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a5c70283c6a0d2ce11aecfa43139e987e"> 2504</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a5c70283c6a0d2ce11aecfa43139e987e">SIRegisterInfo::getAGPRClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 16)</div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AGPR_LO16RegClass;</div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 32)</div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AGPR_32RegClass;</div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span>  <span class="keywordflow">return</span> ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">needsAlignedVGPRs</a>() ? <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a579681b680a30ed1485e42c4b0b608ca">getAlignedAGPRClassForBitWidth</a>(<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>)</div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span>                                : <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a18480f5029e47987aa4272813c9f1851">getAnyAGPRClassForBitWidth</a>(<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>);</div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span>}</div>
</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span> </div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen02514" data-start="{" data-end="}">
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#abdad2be7dc25d794785c9e91b5ac2e65"> 2514</a></span><a class="code hl_function" href="SIRegisterInfo_8cpp.html#abdad2be7dc25d794785c9e91b5ac2e65">getAnyVectorSuperClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) {</div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 64)</div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_64RegClass;</div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 96)</div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_96RegClass;</div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 128)</div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_128RegClass;</div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 160)</div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_160RegClass;</div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 192)</div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_192RegClass;</div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 224)</div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_224RegClass;</div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 256)</div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_256RegClass;</div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 512)</div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_512RegClass;</div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 1024)</div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_1024RegClass;</div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span> </div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span>}</div>
</div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span> </div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen02538" data-start="{" data-end="}">
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"><a class="line" href="SIRegisterInfo_8cpp.html#ab0c04890a9c392cb7719d1609f47a8ab"> 2538</a></span><a class="code hl_function" href="SIRegisterInfo_8cpp.html#ab0c04890a9c392cb7719d1609f47a8ab">getAlignedVectorSuperClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) {</div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 64)</div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_64_Align2RegClass;</div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 96)</div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_96_Align2RegClass;</div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 128)</div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_128_Align2RegClass;</div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 160)</div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_160_Align2RegClass;</div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 192)</div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_192_Align2RegClass;</div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 224)</div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_224_Align2RegClass;</div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 256)</div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_256_Align2RegClass;</div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 512)</div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_512_Align2RegClass;</div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 1024)</div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_1024_Align2RegClass;</div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span> </div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span>}</div>
</div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span> </div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen02562" data-start="{" data-end="}">
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a3a60ced6bc204b78bafcf33db515a087"> 2562</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a3a60ced6bc204b78bafcf33db515a087">SIRegisterInfo::getVectorSuperClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 16)</div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span>    <span class="keywordflow">return</span> &amp;AMDGPU::VGPR_LO16RegClass;</div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 32)</div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span>    <span class="keywordflow">return</span> &amp;AMDGPU::AV_32RegClass;</div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span>  <span class="keywordflow">return</span> ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">needsAlignedVGPRs</a>()</div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span>             ? <a class="code hl_function" href="SIRegisterInfo_8cpp.html#ab0c04890a9c392cb7719d1609f47a8ab">getAlignedVectorSuperClassForBitWidth</a>(<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>)</div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span>             : <a class="code hl_function" href="SIRegisterInfo_8cpp.html#abdad2be7dc25d794785c9e91b5ac2e65">getAnyVectorSuperClassForBitWidth</a>(<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>);</div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span>}</div>
</div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span> </div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen02573" data-start="{" data-end="}">
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a7d8aef424553a9b93de21ced693f0b09"> 2573</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a7d8aef424553a9b93de21ced693f0b09">SIRegisterInfo::getSGPRClassForBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) {</div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 16)</div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_LO16RegClass;</div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 32)</div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SReg_32RegClass;</div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 64)</div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SReg_64RegClass;</div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 96)</div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_96RegClass;</div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 128)</div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_128RegClass;</div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 160)</div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_160RegClass;</div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 192)</div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_192RegClass;</div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 224)</div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_224RegClass;</div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 256)</div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_256RegClass;</div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 512)</div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_512RegClass;</div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a> &lt;= 1024)</div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_1024RegClass;</div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span> </div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span>}</div>
</div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span> </div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span><span class="comment">// FIXME: This is very slow. It might be worth creating a map from physreg to</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span><span class="comment">// register class.</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen02603" data-start="{" data-end="}">
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a77cfa1bb3c70c2bb2487275ca95d235e"> 2603</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a77cfa1bb3c70c2bb2487275ca95d235e">SIRegisterInfo::getPhysRegClass</a>(<a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span>  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseClasses</a>[] = {</div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span>    &amp;AMDGPU::VGPR_LO16RegClass,</div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span>    &amp;AMDGPU::VGPR_HI16RegClass,</div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span>    &amp;AMDGPU::SReg_LO16RegClass,</div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span>    &amp;AMDGPU::AGPR_LO16RegClass,</div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span>    &amp;AMDGPU::VGPR_32RegClass,</div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span>    &amp;AMDGPU::SReg_32RegClass,</div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span>    &amp;AMDGPU::AGPR_32RegClass,</div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span>    &amp;AMDGPU::AGPR_32RegClass,</div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span>    &amp;AMDGPU::VReg_64_Align2RegClass,</div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span>    &amp;AMDGPU::VReg_64RegClass,</div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span>    &amp;AMDGPU::SReg_64RegClass,</div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span>    &amp;AMDGPU::AReg_64_Align2RegClass,</div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span>    &amp;AMDGPU::AReg_64RegClass,</div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span>    &amp;AMDGPU::VReg_96_Align2RegClass,</div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span>    &amp;AMDGPU::VReg_96RegClass,</div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span>    &amp;AMDGPU::SReg_96RegClass,</div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span>    &amp;AMDGPU::AReg_96_Align2RegClass,</div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span>    &amp;AMDGPU::AReg_96RegClass,</div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span>    &amp;AMDGPU::VReg_128_Align2RegClass,</div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span>    &amp;AMDGPU::VReg_128RegClass,</div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span>    &amp;AMDGPU::SReg_128RegClass,</div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span>    &amp;AMDGPU::AReg_128_Align2RegClass,</div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span>    &amp;AMDGPU::AReg_128RegClass,</div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span>    &amp;AMDGPU::VReg_160_Align2RegClass,</div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span>    &amp;AMDGPU::VReg_160RegClass,</div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span>    &amp;AMDGPU::SReg_160RegClass,</div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span>    &amp;AMDGPU::AReg_160_Align2RegClass,</div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span>    &amp;AMDGPU::AReg_160RegClass,</div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span>    &amp;AMDGPU::VReg_192_Align2RegClass,</div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span>    &amp;AMDGPU::VReg_192RegClass,</div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span>    &amp;AMDGPU::SReg_192RegClass,</div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span>    &amp;AMDGPU::AReg_192_Align2RegClass,</div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span>    &amp;AMDGPU::AReg_192RegClass,</div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span>    &amp;AMDGPU::VReg_224_Align2RegClass,</div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span>    &amp;AMDGPU::VReg_224RegClass,</div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span>    &amp;AMDGPU::SReg_224RegClass,</div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span>    &amp;AMDGPU::AReg_224_Align2RegClass,</div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span>    &amp;AMDGPU::AReg_224RegClass,</div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span>    &amp;AMDGPU::VReg_256_Align2RegClass,</div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span>    &amp;AMDGPU::VReg_256RegClass,</div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span>    &amp;AMDGPU::SReg_256RegClass,</div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span>    &amp;AMDGPU::AReg_256_Align2RegClass,</div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span>    &amp;AMDGPU::AReg_256RegClass,</div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span>    &amp;AMDGPU::VReg_512_Align2RegClass,</div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span>    &amp;AMDGPU::VReg_512RegClass,</div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span>    &amp;AMDGPU::SReg_512RegClass,</div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span>    &amp;AMDGPU::AReg_512_Align2RegClass,</div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span>    &amp;AMDGPU::AReg_512RegClass,</div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span>    &amp;AMDGPU::SReg_1024RegClass,</div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span>    &amp;AMDGPU::VReg_1024_Align2RegClass,</div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span>    &amp;AMDGPU::VReg_1024RegClass,</div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span>    &amp;AMDGPU::AReg_1024_Align2RegClass,</div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span>    &amp;AMDGPU::AReg_1024RegClass,</div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span>    &amp;AMDGPU::SCC_CLASSRegClass,</div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span>    &amp;AMDGPU::Pseudo_SReg_32RegClass,</div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span>    &amp;AMDGPU::Pseudo_SReg_128RegClass,</div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span>  };</div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span> </div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *BaseClass : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseClasses</a>) {</div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span>    <span class="keywordflow">if</span> (BaseClass-&gt;contains(Reg)) {</div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span>      <span class="keywordflow">return</span> BaseClass;</div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span>    }</div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span>  }</div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span>}</div>
</div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span> </div>
<div class="foldopen" id="foldopen02671" data-start="{" data-end="}">
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f"> 2671</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">SIRegisterInfo::isSGPRReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span>                               <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC;</div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span>  <span class="keywordflow">if</span> (Reg.isVirtual())</div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span>    RC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Reg);</div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span>    RC = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a77cfa1bb3c70c2bb2487275ca95d235e">getPhysRegClass</a>(Reg);</div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(RC);</div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span>}</div>
</div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span> </div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen02682" data-start="{" data-end="}">
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5"> 2682</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">SIRegisterInfo::getEquivalentVGPRClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SRC</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = getRegSizeInBits(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SRC</a>);</div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a858849019ce7366904469c53972c54dc">getVGPRClassForBitWidth</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VRC &amp;&amp; <span class="stringliteral">&quot;Invalid register class size&quot;</span>);</div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span>  <span class="keywordflow">return</span> VRC;</div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span>}</div>
</div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span> </div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen02690" data-start="{" data-end="}">
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792"> 2690</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">SIRegisterInfo::getEquivalentAGPRClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SRC</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = getRegSizeInBits(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SRC</a>);</div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ARC</a> = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a5c70283c6a0d2ce11aecfa43139e987e">getAGPRClassForBitWidth</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ARC</a> &amp;&amp; <span class="stringliteral">&quot;Invalid register class size&quot;</span>);</div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ARC</a>;</div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span>}</div>
</div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span> </div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen02698" data-start="{" data-end="}">
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30"> 2698</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">SIRegisterInfo::getEquivalentSGPRClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = getRegSizeInBits(*VRC);</div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32)</div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span>    <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_32RegClass;</div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SRC</a> = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a7d8aef424553a9b93de21ced693f0b09">getSGPRClassForBitWidth</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SRC</a> &amp;&amp; <span class="stringliteral">&quot;Invalid register class size&quot;</span>);</div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SRC</a>;</div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span>}</div>
</div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span> </div>
<div class="foldopen" id="foldopen02707" data-start="{" data-end="}">
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#af4c798fe3098870ca930cf5f0be8e5d9"> 2707</a></span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af4c798fe3098870ca930cf5f0be8e5d9">SIRegisterInfo::getSubRegClass</a>(</div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span>                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <span class="keywordtype">unsigned</span> SubIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>  <span class="keywordflow">if</span> (SubIdx == AMDGPU::NoSubRegister)</div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span>    <span class="keywordflow">return</span> RC;</div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span> </div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span>  <span class="comment">// We can assume that each lane corresponds to one 32-bit register.</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aa1ce2155cda91c2070745f4aec2c66ac">getNumChannelsFromSubReg</a>(SubIdx) * 32;</div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(RC)) {</div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span>    RC = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a5c70283c6a0d2ce11aecfa43139e987e">getAGPRClassForBitWidth</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a929252209ec1fab87cd43439ed3365c7">isVGPRClass</a>(RC)) {</div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span>    RC = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a858849019ce7366904469c53972c54dc">getVGPRClassForBitWidth</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#add069634d629007ba8a03a426c6bfea7">isVectorSuperClass</a>(RC)) {</div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span>    RC = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a3a60ced6bc204b78bafcf33db515a087">getVectorSuperClassForBitWidth</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span>    RC = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a7d8aef424553a9b93de21ced693f0b09">getSGPRClassForBitWidth</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span>  }</div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RC &amp;&amp; <span class="stringliteral">&quot;Invalid sub-register class size&quot;</span>);</div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span>  <span class="keywordflow">return</span> RC;</div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span>}</div>
</div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span> </div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen02728" data-start="{" data-end="}">
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a0e83ecd12d46c80703ce5d3ef34ead33"> 2728</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e83ecd12d46c80703ce5d3ef34ead33">SIRegisterInfo::getCompatibleSubRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SuperRC</a>,</div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRC</a>,</div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span>                                         <span class="keywordtype">unsigned</span> SubIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span>  <span class="comment">// Ensure this subregister index is aligned in the super register.</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MatchRC</a> =</div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span>      getMatchingSuperRegClass(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SuperRC</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRC</a>, SubIdx);</div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MatchRC</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MatchRC</a>-&gt;hasSubClassEq(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SuperRC</a>) ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MatchRC</a> : <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span>}</div>
</div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span> </div>
<div class="foldopen" id="foldopen02737" data-start="{" data-end="}">
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a5f55007393b9c2edcdb84c55e5df5514"> 2737</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a5f55007393b9c2edcdb84c55e5df5514">SIRegisterInfo::opCanUseInlineConstant</a>(<span class="keywordtype">unsigned</span> OpType)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span>  <span class="keywordflow">if</span> (OpType &gt;= <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b">AMDGPU::OPERAND_REG_INLINE_AC_FIRST</a> &amp;&amp;</div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span>      OpType &lt;= <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7">AMDGPU::OPERAND_REG_INLINE_AC_LAST</a>)</div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span>    <span class="keywordflow">return</span> !ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a2daa95e19ef6f3a5d3be7f175d5bde59">hasMFMAInlineLiteralBug</a>();</div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span> </div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span>  <span class="keywordflow">return</span> OpType &gt;= <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">AMDGPU::OPERAND_SRC_FIRST</a> &amp;&amp;</div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span>         OpType &lt;= <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">AMDGPU::OPERAND_SRC_LAST</a>;</div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span>}</div>
</div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span> </div>
<div class="foldopen" id="foldopen02746" data-start="{" data-end="}">
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44"> 2746</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44">SIRegisterInfo::shouldRewriteCopySrc</a>(</div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefRC</a>,</div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span>  <span class="keywordtype">unsigned</span> DefSubReg,</div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>,</div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSubReg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span>  <span class="comment">// We want to prefer the smallest register class possible, so we don&#39;t want to</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span>  <span class="comment">// stop and rewrite on anything that looks like a subregister</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span>  <span class="comment">// extract. Operations mostly don&#39;t care about the super register class, so we</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span>  <span class="comment">// only want to stop on the most basic of copies between the same register</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span>  <span class="comment">// class.</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span>  <span class="comment">//</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span>  <span class="comment">// e.g. if we have something like</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span>  <span class="comment">// %0 = ...</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span>  <span class="comment">// %1 = ...</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span>  <span class="comment">// %2 = REG_SEQUENCE %0, sub0, %1, sub1, %2, sub2</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span>  <span class="comment">// %3 = COPY %2, sub0</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span>  <span class="comment">//</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span>  <span class="comment">// We want to look through the COPY to find:</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span>  <span class="comment">//  =&gt; %3 = COPY %0</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span> </div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span>  <span class="comment">// Plain copy.</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span>  <span class="keywordflow">return</span> getCommonSubClass(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefRC</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>) != <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span>}</div>
</div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span> </div>
<div class="foldopen" id="foldopen02770" data-start="{" data-end="}">
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a83297079e933130ab3b78a428b7070e3"> 2770</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a83297079e933130ab3b78a428b7070e3">SIRegisterInfo::opCanUseLiteralConstant</a>(<span class="keywordtype">unsigned</span> OpType)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span>  <span class="comment">// TODO: 64-bit operands have extending behavior from 32-bit literal.</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span>  <span class="keywordflow">return</span> OpType &gt;= <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9">AMDGPU::OPERAND_REG_IMM_FIRST</a> &amp;&amp;</div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span>         OpType &lt;= <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640">AMDGPU::OPERAND_REG_IMM_LAST</a>;</div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span>}</div>
</div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="comment"></span> </div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span><span class="comment">/// Returns a lowest register that is not used at any point in the function.</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span><span class="comment">///        If all registers are used, then this function will return</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span><span class="comment">///         AMDGPU::NoRegister. If \p ReserveHighestVGPR = true, then return</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span><span class="comment">///         highest unused register.</span></div>
<div class="foldopen" id="foldopen02780" data-start="{" data-end="}">
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a18b7e735a8aa6ece99bb5e9ea399c7f4"> 2780</a></span><span class="comment"></span><a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a18b7e735a8aa6ece99bb5e9ea399c7f4">SIRegisterInfo::findUnusedRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span>                                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span>                                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span>                                              <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ReserveHighestVGPR</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ReserveHighestVGPR</a>) {</div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> Reg : <a class="code hl_function" href="namespacellvm.html#a469101ea87b8b432a1b4f7935c97f35c">reverse</a>(*RC))</div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.isAllocatable(Reg) &amp;&amp; !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.isPhysRegUsed(Reg))</div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span>        <span class="keywordflow">return</span> Reg;</div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> Reg : *RC)</div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.isAllocatable(Reg) &amp;&amp; !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.isPhysRegUsed(Reg))</div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span>        <span class="keywordflow">return</span> Reg;</div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span>  }</div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a>();</div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span>}</div>
</div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span> </div>
<div class="foldopen" id="foldopen02796" data-start="{" data-end="}">
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6"> 2796</a></span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;int16_t&gt;</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">SIRegisterInfo::getRegSplitParts</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span>                                                   <span class="keywordtype">unsigned</span> EltSize)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegBitWidth</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">AMDGPU::getRegBitWidth</a>(*RC-&gt;<a class="code hl_variable" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">MC</a>);</div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegBitWidth</a> &gt;= 32 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegBitWidth</a> &lt;= 1024);</div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span> </div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegDWORDs</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegBitWidth</a> / 32;</div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltDWORDs</a> = EltSize / 4;</div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegSplitParts.size() + 1 &gt;= <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltDWORDs</a>);</div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span> </div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span>  <span class="keyword">const</span> std::vector&lt;int16_t&gt; &amp;Parts = RegSplitParts[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltDWORDs</a> - 1];</div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumParts</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegDWORDs</a> / <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EltDWORDs</a>;</div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span> </div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(Parts.data(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumParts</a>);</div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span>}</div>
</div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span> </div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*</div>
<div class="foldopen" id="foldopen02812" data-start="{" data-end="}">
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd"> 2812</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">SIRegisterInfo::getRegClassForReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span>                                  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span>  <span class="keywordflow">return</span> Reg.isVirtual() ? <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Reg) : <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a77cfa1bb3c70c2bb2487275ca95d235e">getPhysRegClass</a>(Reg);</div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span>}</div>
</div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span> </div>
<div class="foldopen" id="foldopen02817" data-start="{" data-end="}">
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91"> 2817</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">SIRegisterInfo::isVGPR</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span>                            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Reg);</div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span>  <span class="comment">// Registers without classes are unaddressable, SGPR-like registers.</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span>  <span class="keywordflow">return</span> RC &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a929252209ec1fab87cd43439ed3365c7">isVGPRClass</a>(RC);</div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span>}</div>
</div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span> </div>
<div class="foldopen" id="foldopen02824" data-start="{" data-end="}">
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c"> 2824</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">SIRegisterInfo::isAGPR</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span>                            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Reg);</div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span> </div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span>  <span class="comment">// Registers without classes are unaddressable, SGPR-like registers.</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span>  <span class="keywordflow">return</span> RC &amp;&amp; <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(RC);</div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span>}</div>
</div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span> </div>
<div class="foldopen" id="foldopen02832" data-start="{" data-end="}">
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857"> 2832</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857">SIRegisterInfo::shouldCoalesce</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>,</div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span>                                    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>,</div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span>                                    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSubReg</a>,</div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC,</div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span>                                    <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = getRegSizeInBits(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>);</div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = getRegSizeInBits(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>);</div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewSize</a> = getRegSizeInBits(*NewRC);</div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span> </div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span>  <span class="comment">// Do not increase size of registers beyond dword, we would need to allocate</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span>  <span class="comment">// adjacent registers and constraint regalloc more than needed.</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span> </div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span>  <span class="comment">// Always allow dword coalescing.</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> &lt;= 32 || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> &lt;= 32)</div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span> </div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewSize</a> &lt;= <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewSize</a> &lt;= <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>;</div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span>}</div>
</div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span> </div>
<div class="foldopen" id="foldopen02853" data-start="{" data-end="}">
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6"> 2853</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">SIRegisterInfo::getRegPressureLimit</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span>                                             <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span> </div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span>  <span class="keywordtype">unsigned</span> Occupancy = ST.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a070c057941562774c1ffa4f85b1095ed">getOccupancyWithLocalMemSize</a>(MFI-&gt;<a class="code hl_function" href="classllvm_1_1AMDGPUMachineFunction.html#a1e2bde424bd7365a73971777ed20a7a8">getLDSSize</a>(),</div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span>                                                       MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>());</div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span>  <span class="keywordflow">switch</span> (RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) {</div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span>    <span class="keywordflow">return</span> AMDGPUGenRegisterInfo::getRegPressureLimit(RC, MF);</div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span>  <span class="keywordflow">case</span> AMDGPU::VGPR_32RegClassID:</div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span>  <span class="keywordflow">case</span> AMDGPU::VGPR_LO16RegClassID:</div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span>  <span class="keywordflow">case</span> AMDGPU::VGPR_HI16RegClassID:</div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span>    <span class="keywordflow">return</span> std::min(ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a4f492fa16404497b8f15ea82c4b0a725">getMaxNumVGPRs</a>(Occupancy), ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a4f492fa16404497b8f15ea82c4b0a725">getMaxNumVGPRs</a>(MF));</div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_32RegClassID:</div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_LO16RegClassID:</div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span>    <span class="keywordflow">return</span> std::min(ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(Occupancy, <span class="keyword">true</span>), ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(MF));</div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span>  }</div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span>}</div>
</div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span> </div>
<div class="foldopen" id="foldopen02872" data-start="{" data-end="}">
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d"> 2872</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">SIRegisterInfo::getRegPressureSetLimit</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span>                                                <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> == AMDGPU::RegisterPressureSets::VGPR_32 ||</div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span>      <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> == AMDGPU::RegisterPressureSets::AGPR_32)</div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a>(&amp;AMDGPU::VGPR_32RegClass,</div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span>                               <span class="keyword">const_cast&lt;</span><a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<span class="keyword">&gt;</span>(MF));</div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span> </div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> == AMDGPU::RegisterPressureSets::SReg_32)</div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a>(&amp;AMDGPU::SGPR_32RegClass,</div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span>                               <span class="keyword">const_cast&lt;</span><a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<span class="keyword">&gt;</span>(MF));</div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span> </div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected register pressure set!&quot;</span>);</div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span>}</div>
</div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span> </div>
<div class="foldopen" id="foldopen02886" data-start="{" data-end="}">
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f"> 2886</a></span><span class="keyword">const</span> <span class="keywordtype">int</span> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">SIRegisterInfo::getRegUnitPressureSets</a>(<span class="keywordtype">unsigned</span> RegUnit)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ace2c8aed9c2fa0cfbed56cbda4d8bf07">Empty</a>[] = { -1 };</div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span> </div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span>  <span class="keywordflow">if</span> (RegPressureIgnoredUnits[RegUnit])</div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ace2c8aed9c2fa0cfbed56cbda4d8bf07">Empty</a>;</div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span> </div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span>  <span class="keywordflow">return</span> AMDGPUGenRegisterInfo::getRegUnitPressureSets(RegUnit);</div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span>}</div>
</div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span> </div>
<div class="foldopen" id="foldopen02895" data-start="{" data-end="}">
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a42bd3548ca638f68b47f7996f163c2b7"> 2895</a></span><a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a42bd3548ca638f68b47f7996f163c2b7">SIRegisterInfo::getReturnAddressReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span>  <span class="comment">// Not a callee saved register.</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span>  <span class="keywordflow">return</span> AMDGPU::SGPR30_SGPR31;</div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span>}</div>
</div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span> </div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen02901" data-start="{" data-end="}">
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a615681753cb320f792b5656571637921"> 2901</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a615681753cb320f792b5656571637921">SIRegisterInfo::getRegClassForSizeOnBank</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>,</div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span>  <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>.getID()) {</div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span>  <span class="keywordflow">case</span> AMDGPU::VGPRRegBankID:</div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a858849019ce7366904469c53972c54dc">getVGPRClassForBitWidth</a>(std::max(32u, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>));</div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span>  <span class="keywordflow">case</span> AMDGPU::VCCRegBankID:</div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 1);</div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span>    <span class="keywordflow">return</span> isWave32 ? &amp;AMDGPU::SReg_32_XM0_XEXECRegClass</div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span>                    : &amp;AMDGPU::SReg_64_XEXECRegClass;</div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span>  <span class="keywordflow">case</span> AMDGPU::SGPRRegBankID:</div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a7d8aef424553a9b93de21ced693f0b09">getSGPRClassForBitWidth</a>(std::max(32u, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>));</div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span>  <span class="keywordflow">case</span> AMDGPU::AGPRRegBankID:</div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a5c70283c6a0d2ce11aecfa43139e987e">getAGPRClassForBitWidth</a>(std::max(32u, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>));</div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown register bank&quot;</span>);</div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span>  }</div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span>}</div>
</div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span> </div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen02920" data-start="{" data-end="}">
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546"> 2920</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">SIRegisterInfo::getConstrainedRegClassForOperand</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrRegBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RCOrRB</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrRegBank(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span>  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RCOrRB</a>.dyn_cast&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a>*&gt;())</div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a809fe721e6e5d39e8029eac15928a983">getRegClassForTypeOnBank</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()), *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>);</div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span> </div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span>  <span class="keywordflow">if</span> (<span class="keyword">const</span> <span class="keyword">auto</span> *RC = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RCOrRB</a>.dyn_cast&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;())</div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span>    <span class="keywordflow">return</span> getAllocatableClass(RC);</div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span> </div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span>}</div>
</div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span> </div>
<div class="foldopen" id="foldopen02932" data-start="{" data-end="}">
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#adbdf0119b398fd6464742936fe420056"> 2932</a></span><a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#adbdf0119b398fd6464742936fe420056">SIRegisterInfo::getVCC</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span>  <span class="keywordflow">return</span> isWave32 ? AMDGPU::VCC_LO : AMDGPU::VCC;</div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span>}</div>
</div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span> </div>
<div class="foldopen" id="foldopen02936" data-start="{" data-end="}">
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ad9528c639f619ab6f7cee1a52e3a7472"> 2936</a></span><a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ad9528c639f619ab6f7cee1a52e3a7472">SIRegisterInfo::getExec</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span>  <span class="keywordflow">return</span> isWave32 ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span>}</div>
</div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span> </div>
<div class="foldopen" id="foldopen02940" data-start="{" data-end="}">
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aed9393956ff6935e29af9881de204f1f"> 2940</a></span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aed9393956ff6935e29af9881de204f1f">SIRegisterInfo::getVGPR64Class</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span>  <span class="comment">// VGPR tuples have an alignment requirement on gfx90a variants.</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span>  <span class="keywordflow">return</span> ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">needsAlignedVGPRs</a>() ? &amp;AMDGPU::VReg_64_Align2RegClass</div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span>                                : &amp;AMDGPU::VReg_64RegClass;</div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span>}</div>
</div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span> </div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen02947" data-start="{" data-end="}">
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936"> 2947</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">SIRegisterInfo::getRegClass</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RCID</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span>  <span class="keywordflow">switch</span> ((<span class="keywordtype">int</span>)<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RCID</a>) {</div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span>  <span class="keywordflow">case</span> AMDGPU::SReg_1RegClassID:</div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>();</div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span>  <span class="keywordflow">case</span> AMDGPU::SReg_1_XEXECRegClassID:</div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span>    <span class="keywordflow">return</span> isWave32 ? &amp;AMDGPU::SReg_32_XM0_XEXECRegClass</div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span>      : &amp;AMDGPU::SReg_64_XEXECRegClass;</div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span>  <span class="keywordflow">case</span> -1:</div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span>    <span class="keywordflow">return</span> AMDGPUGenRegisterInfo::getRegClass(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RCID</a>);</div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span>  }</div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span>}</div>
</div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span> </div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span><span class="comment">// Find reaching register definition</span></div>
<div class="foldopen" id="foldopen02962" data-start="{" data-end="}">
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a96cdbab4e65a936880975a58e0dde922"> 2962</a></span><a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a96cdbab4e65a936880975a58e0dde922">SIRegisterInfo::findReachingDef</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span>                                              <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1Use.html">Use</a>,</div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span>                                              <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span>                                              <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span>  <span class="keyword">auto</span> &amp;MDT = LIS-&gt;<a class="code hl_function" href="classllvm_1_1Pass.html#a4863e5e463fb79955269fbf7fbf52b80">getAnalysis</a>&lt;<a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span>  <a class="code hl_class" href="classllvm_1_1SlotIndex.html">SlotIndex</a> UseIdx = LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">getInstructionIndex</a>(<a class="code hl_class" href="classllvm_1_1Use.html">Use</a>);</div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span>  <a class="code hl_class" href="classllvm_1_1SlotIndex.html">SlotIndex</a> DefIdx;</div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span> </div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span>  <span class="keywordflow">if</span> (Reg.isVirtual()) {</div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span>    <span class="keywordflow">if</span> (!LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a11cd70de340f310acc70781d57a00136">hasInterval</a>(Reg))</div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span>      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span>    <a class="code hl_class" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI = LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a8208eacaf02c9742c8ed7f09ec0837f3">getInterval</a>(Reg);</div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span>    <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubLanes</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> ? getSubRegIndexLaneMask(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span>                                  : <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getMaxLaneMaskForVReg(Reg);</div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span>    <a class="code hl_class" href="classllvm_1_1VNInfo.html">VNInfo</a> *V = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span>    <span class="keywordflow">if</span> (LI.<a class="code hl_function" href="classllvm_1_1LiveInterval.html#a1c198291d6ee66150b76633cda8a1749">hasSubRanges</a>()) {</div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span>      <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;S : LI.<a class="code hl_function" href="classllvm_1_1LiveInterval.html#a9545a896d571165e9f43cf4b29a6d072">subranges</a>()) {</div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span>        <span class="keywordflow">if</span> ((S.LaneMask &amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubLanes</a>) == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubLanes</a>) {</div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span>          V = S.getVNInfoAt(UseIdx);</div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span>        }</div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span>      }</div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span>      V = LI.<a class="code hl_function" href="classllvm_1_1LiveRange.html#afe7daa73e4cee4edb9f137a8008dfb73">getVNInfoAt</a>(UseIdx);</div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span>    }</div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span>    <span class="keywordflow">if</span> (!V)</div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span>      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span>    DefIdx = V-&gt;def;</div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span>    <span class="comment">// Find last def.</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(Reg.asMCReg(), <span class="keyword">this</span>); Units.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>();</div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span>         ++Units) {</div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span>      <a class="code hl_class" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR = LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a7b2ec2588cc48710e468563a0e71d24a">getRegUnit</a>(*Units);</div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1VNInfo.html">VNInfo</a> *V = LR.<a class="code hl_function" href="classllvm_1_1LiveRange.html#afe7daa73e4cee4edb9f137a8008dfb73">getVNInfoAt</a>(UseIdx)) {</div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span>        <span class="keywordflow">if</span> (!DefIdx.<a class="code hl_function" href="classllvm_1_1SlotIndex.html#a5bcdd85778add4287db384472cde8acd">isValid</a>() ||</div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span>            MDT.dominates(LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a1882fe2a570964e4c6abb0eac322beab">getInstructionFromIndex</a>(DefIdx),</div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span>                          LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a1882fe2a570964e4c6abb0eac322beab">getInstructionFromIndex</a>(V-&gt;def)))</div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span>          DefIdx = V-&gt;def;</div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span>        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span>      }</div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span>    }</div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span>  }</div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span> </div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Def = LIS-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a1882fe2a570964e4c6abb0eac322beab">getInstructionFromIndex</a>(DefIdx);</div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span> </div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span>  <span class="keywordflow">if</span> (!Def || !MDT.dominates(Def, &amp;<a class="code hl_class" href="classllvm_1_1Use.html">Use</a>))</div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span> </div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Def-&gt;modifiesRegister(Reg, <span class="keyword">this</span>));</div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span> </div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span>  <span class="keywordflow">return</span> Def;</div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span>}</div>
</div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span> </div>
<div class="foldopen" id="foldopen03016" data-start="{" data-end="}">
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a2188a3779b5fa9631631a60b3512c81e"> 3016</a></span><a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2188a3779b5fa9631631a60b3512c81e">SIRegisterInfo::get32BitRegister</a>(<a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(getRegSizeInBits(*<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a77cfa1bb3c70c2bb2487275ca95d235e">getPhysRegClass</a>(Reg)) &lt;= 32);</div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span> </div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC : { AMDGPU::VGPR_32RegClass,</div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span>                                         AMDGPU::SReg_32RegClass,</div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span>                                         AMDGPU::AGPR_32RegClass } ) {</div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> Super = getMatchingSuperReg(Reg, AMDGPU::lo16, &amp;RC))</div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span>      <span class="keywordflow">return</span> Super;</div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span>  }</div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> Super = getMatchingSuperReg(Reg, AMDGPU::hi16,</div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span>                                            &amp;AMDGPU::VGPR_32RegClass)) {</div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span>      <span class="keywordflow">return</span> Super;</div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span>  }</div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span> </div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span>  <span class="keywordflow">return</span> AMDGPU::NoRegister;</div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span>}</div>
</div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span> </div>
<div class="foldopen" id="foldopen03033" data-start="{" data-end="}">
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a2adf69ba524926c5454f5d259c1c4dac"> 3033</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2adf69ba524926c5454f5d259c1c4dac">SIRegisterInfo::isProperlyAlignedRC</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span>  <span class="keywordflow">if</span> (!ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">needsAlignedVGPRs</a>())</div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span> </div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a929252209ec1fab87cd43439ed3365c7">isVGPRClass</a>(&amp;RC))</div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span>    <span class="keywordflow">return</span> RC.<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a858849019ce7366904469c53972c54dc">getVGPRClassForBitWidth</a>(getRegSizeInBits(RC)));</div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(&amp;RC))</div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span>    <span class="keywordflow">return</span> RC.<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a5c70283c6a0d2ce11aecfa43139e987e">getAGPRClassForBitWidth</a>(getRegSizeInBits(RC)));</div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#add069634d629007ba8a03a426c6bfea7">isVectorSuperClass</a>(&amp;RC))</div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span>    <span class="keywordflow">return</span> RC.<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(</div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span>        <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a3a60ced6bc204b78bafcf33db515a087">getVectorSuperClassForBitWidth</a>(getRegSizeInBits(RC)));</div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span> </div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span>}</div>
</div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span> </div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen03049" data-start="{" data-end="}">
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a2a24e95ba5416c84845c50bbf4c2ee4d"> 3049</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2a24e95ba5416c84845c50bbf4c2ee4d">SIRegisterInfo::getProperlyAlignedRC</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span>  <span class="keywordflow">if</span> (!RC || !ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">needsAlignedVGPRs</a>())</div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span>    <span class="keywordflow">return</span> RC;</div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span> </div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = getRegSizeInBits(*RC);</div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> &lt;= 32)</div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span>    <span class="keywordflow">return</span> RC;</div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span> </div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a929252209ec1fab87cd43439ed3365c7">isVGPRClass</a>(RC))</div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a87ad104ee3bd1baee94c325741fbad84">getAlignedVGPRClassForBitWidth</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(RC))</div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="SIRegisterInfo_8cpp.html#a579681b680a30ed1485e42c4b0b608ca">getAlignedAGPRClassForBitWidth</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#add069634d629007ba8a03a426c6bfea7">isVectorSuperClass</a>(RC))</div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="SIRegisterInfo_8cpp.html#ab0c04890a9c392cb7719d1609f47a8ab">getAlignedVectorSuperClassForBitWidth</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span> </div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span>  <span class="keywordflow">return</span> RC;</div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span>}</div>
</div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span> </div>
<div class="foldopen" id="foldopen03067" data-start="{" data-end="}">
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a42618163006b795bcd34e6759935338b"> 3067</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a42618163006b795bcd34e6759935338b">SIRegisterInfo::isConstantPhysReg</a>(<a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span>  <span class="keywordflow">switch</span> (PhysReg) {</div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_NULL:</div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_NULL64:</div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span>  <span class="keywordflow">case</span> AMDGPU::SRC_SHARED_BASE:</div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span>  <span class="keywordflow">case</span> AMDGPU::SRC_PRIVATE_BASE:</div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span>  <span class="keywordflow">case</span> AMDGPU::SRC_SHARED_LIMIT:</div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span>  <span class="keywordflow">case</span> AMDGPU::SRC_PRIVATE_LIMIT:</div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span>  }</div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span>}</div>
</div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span> </div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;MCPhysReg&gt;</a></div>
<div class="foldopen" id="foldopen03082" data-start="{" data-end="}">
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aa8124351ef6dec4eeea242717aa9398c"> 3082</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aa8124351ef6dec4eeea242717aa9398c">SIRegisterInfo::getAllSGPR128</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(AMDGPU::SGPR_128RegClass.begin(),</div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span>                      ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(MF) / 4);</div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span>}</div>
</div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span> </div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;MCPhysReg&gt;</a></div>
<div class="foldopen" id="foldopen03088" data-start="{" data-end="}">
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a14decdeb6229c84439416eddcebafc29"> 3088</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a14decdeb6229c84439416eddcebafc29">SIRegisterInfo::getAllSGPR64</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(AMDGPU::SGPR_64RegClass.begin(),</div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span>                      ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(MF) / 2);</div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span>}</div>
</div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span> </div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;MCPhysReg&gt;</a></div>
<div class="foldopen" id="foldopen03094" data-start="{" data-end="}">
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a4c8ff148cc4e90b6ae0362db6bb48bf1"> 3094</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4c8ff148cc4e90b6ae0362db6bb48bf1">SIRegisterInfo::getAllSGPR32</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">makeArrayRef</a>(AMDGPU::SGPR_32RegClass.begin(), ST.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(MF));</div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span>}</div>
</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aAMDGPUInstPrinter_8h_html"><div class="ttname"><a href="AMDGPUInstPrinter_8h.html">AMDGPUInstPrinter.h</a></div></div>
<div class="ttc" id="aAMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions.</div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for AMDGPU.</div></div>
<div class="ttc" id="aAMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="aBasicAliasAnalysis_8cpp_html_a1b8850f1ed44c12bc3501175a71c251c"><div class="ttname"><a href="BasicAliasAnalysis_8cpp.html#a1b8850f1ed44c12bc3501175a71c251c">getParent</a></div><div class="ttdeci">static const Function * getParent(const Value *V)</div><div class="ttdef"><b>Definition</b> <a href="BasicAliasAnalysis_8cpp_source.html#l00845">BasicAliasAnalysis.cpp:845</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_ab5899ca200d34e3cc6bb09ebce5e5b3c"><div class="ttname"><a href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition</b> <a href="DeadArgumentElimination_8cpp_source.html#l00347">DeadArgumentElimination.cpp:347</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a250e66aa31a03567cc345ca1bc463b8c"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a></div><div class="ttdeci">uint64_t Offset</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00079">ELFObjHandler.cpp:79</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_af1557b042f2005cd730068528cfad1d2"><div class="ttname"><a href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a></div><div class="ttdeci">uint64_t Size</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00080">ELFObjHandler.cpp:80</a></div></div>
<div class="ttc" id="aGCNSubtarget_8h_html"><div class="ttname"><a href="GCNSubtarget_8h.html">GCNSubtarget.h</a></div><div class="ttdoc">AMD GCN specific subclass of TargetSubtarget.</div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00105">IRTranslator.cpp:105</a></div></div>
<div class="ttc" id="aLiveIntervals_8h_html"><div class="ttname"><a href="LiveIntervals_8h.html">LiveIntervals.h</a></div></div>
<div class="ttc" id="aLivePhysRegs_8h_html"><div class="ttname"><a href="LivePhysRegs_8h.html">LivePhysRegs.h</a></div><div class="ttdoc">This file implements the LivePhysRegs utility for tracking liveness of physical registers.</div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineDominators_8h_html"><div class="ttname"><a href="MachineDominators_8h.html">MachineDominators.h</a></div></div>
<div class="ttc" id="aMachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="aMachineInstrBundle_8cpp_html_af44c9b089359803924e0b92bea3b6d03"><div class="ttname"><a href="MachineInstrBundle_8cpp.html#af44c9b089359803924e0b92bea3b6d03">getDebugLoc</a></div><div class="ttdeci">static DebugLoc getDebugLoc(MachineBasicBlock::instr_iterator FirstMI, MachineBasicBlock::instr_iterator LastMI)</div><div class="ttdoc">Return the first found DebugLoc that has a DILocation, given a range of instructions.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBundle_8cpp_source.html#l00110">MachineInstrBundle.cpp:110</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01627">MachineSink.cpp:1627</a></div></div>
<div class="ttc" id="aMem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="aMipsDisassembler_8cpp_html_a15b5b86944f6df97d2c3659d77f51f91"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a15b5b86944f6df97d2c3659d77f51f91">getReg</a></div><div class="ttdeci">static unsigned getReg(const MCDisassembler *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition</b> <a href="MipsDisassembler_8cpp_source.html#l00517">MipsDisassembler.cpp:517</a></div></div>
<div class="ttc" id="aNVVMReflect_8cpp_html_ac934769d93af95250952646a3829df4c"><div class="ttname"><a href="NVVMReflect_8cpp.html#ac934769d93af95250952646a3829df4c">size</a></div><div class="ttdeci">return ToRemove size() &gt; 0</div></div>
<div class="ttc" id="aRegisterScavenging_8h_html"><div class="ttname"><a href="RegisterScavenging_8h.html">RegisterScavenging.h</a></div><div class="ttdoc">This file declares the machine register scavenger class.</div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a0bce5d32f25712c3d538ba9892f7bab7"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a0bce5d32f25712c3d538ba9892f7bab7">getOffenMUBUFStore</a></div><div class="ttdeci">static int getOffenMUBUFStore(unsigned Opc)</div><div class="ttdef"><b>Definition</b> <a href="#l01093">SIRegisterInfo.cpp:1093</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a18480f5029e47987aa4272813c9f1851"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a18480f5029e47987aa4272813c9f1851">getAnyAGPRClassForBitWidth</a></div><div class="ttdeci">static const TargetRegisterClass * getAnyAGPRClassForBitWidth(unsigned BitWidth)</div><div class="ttdef"><b>Definition</b> <a href="#l02456">SIRegisterInfo.cpp:2456</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a28be067d402f8654c8861e0041a4e800"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a28be067d402f8654c8861e0041a4e800">getOffsetMUBUFLoad</a></div><div class="ttdeci">static int getOffsetMUBUFLoad(unsigned Opc)</div><div class="ttdef"><b>Definition</b> <a href="#l01058">SIRegisterInfo.cpp:1058</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a28f217b28ea2d167112e0b86d1e4dd39"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a28f217b28ea2d167112e0b86d1e4dd39">SubRegFromChannelTableWidthMap</a></div><div class="ttdeci">static const std::array&lt; unsigned, 17 &gt; SubRegFromChannelTableWidthMap</div><div class="ttdef"><b>Definition</b> <a href="#l00045">SIRegisterInfo.cpp:45</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a4c73a64b9c7e63872eb009f525de4fb3"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a4c73a64b9c7e63872eb009f525de4fb3">EnableSpillSGPRToVGPR</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSpillSGPRToVGPR(&quot;amdgpu-spill-sgpr-to-vgpr&quot;, cl::desc(&quot;Enable spilling VGPRs to SGPRs&quot;), cl::ReallyHidden, cl::init(true))</div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a579681b680a30ed1485e42c4b0b608ca"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a579681b680a30ed1485e42c4b0b608ca">getAlignedAGPRClassForBitWidth</a></div><div class="ttdeci">static const TargetRegisterClass * getAlignedAGPRClassForBitWidth(unsigned BitWidth)</div><div class="ttdef"><b>Definition</b> <a href="#l02480">SIRegisterInfo.cpp:2480</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a66ba876f71016493af6fd1dc6980d912"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a66ba876f71016493af6fd1dc6980d912">buildMUBUFOffsetLoadStore</a></div><div class="ttdeci">static bool buildMUBUFOffsetLoadStore(const GCNSubtarget &amp;ST, MachineFrameInfo &amp;MFI, MachineBasicBlock::iterator MI, int Index, int64_t Offset)</div><div class="ttdef"><b>Definition</b> <a href="#l01194">SIRegisterInfo.cpp:1194</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a7dc3779dd98f912496a86e4bd7174576"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a7dc3779dd98f912496a86e4bd7174576">getFlatScratchSpillOpcode</a></div><div class="ttdeci">static unsigned getFlatScratchSpillOpcode(const SIInstrInfo *TII, unsigned LoadStoreOp, unsigned EltSize)</div><div class="ttdef"><b>Definition</b> <a href="#l01232">SIRegisterInfo.cpp:1232</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a87ad104ee3bd1baee94c325741fbad84"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a87ad104ee3bd1baee94c325741fbad84">getAlignedVGPRClassForBitWidth</a></div><div class="ttdeci">static const TargetRegisterClass * getAlignedVGPRClassForBitWidth(unsigned BitWidth)</div><div class="ttdef"><b>Definition</b> <a href="#l02420">SIRegisterInfo.cpp:2420</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a88e3a1851168cdf12264b773c997cb15"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a88e3a1851168cdf12264b773c997cb15">getOffsetMUBUFStore</a></div><div class="ttdeci">static int getOffsetMUBUFStore(unsigned Opc)</div><div class="ttdef"><b>Definition</b> <a href="#l01035">SIRegisterInfo.cpp:1035</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a92ee7062b6ed2a9e052ae150659363aa"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a92ee7062b6ed2a9e052ae150659363aa">getAnyVGPRClassForBitWidth</a></div><div class="ttdeci">static const TargetRegisterClass * getAnyVGPRClassForBitWidth(unsigned BitWidth)</div><div class="ttdef"><b>Definition</b> <a href="#l02396">SIRegisterInfo.cpp:2396</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_a999c78fd2b7e94a4831025beed90e47d"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a></div><div class="ttdeci">static unsigned getNumSubRegsForSpillOp(unsigned Op)</div><div class="ttdef"><b>Definition</b> <a href="#l00938">SIRegisterInfo.cpp:938</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_ab0c04890a9c392cb7719d1609f47a8ab"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#ab0c04890a9c392cb7719d1609f47a8ab">getAlignedVectorSuperClassForBitWidth</a></div><div class="ttdeci">static const TargetRegisterClass * getAlignedVectorSuperClassForBitWidth(unsigned BitWidth)</div><div class="ttdef"><b>Definition</b> <a href="#l02538">SIRegisterInfo.cpp:2538</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_abdad2be7dc25d794785c9e91b5ac2e65"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#abdad2be7dc25d794785c9e91b5ac2e65">getAnyVectorSuperClassForBitWidth</a></div><div class="ttdeci">static const TargetRegisterClass * getAnyVectorSuperClassForBitWidth(unsigned BitWidth)</div><div class="ttdef"><b>Definition</b> <a href="#l02514">SIRegisterInfo.cpp:2514</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_adfdb32bd422a7613ae83c10f2841abf7"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#adfdb32bd422a7613ae83c10f2841abf7">spillVGPRtoAGPR</a></div><div class="ttdeci">static MachineInstrBuilder spillVGPRtoAGPR(const GCNSubtarget &amp;ST, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, int Index, unsigned Lane, unsigned ValueReg, bool IsKill)</div><div class="ttdef"><b>Definition</b> <a href="#l01151">SIRegisterInfo.cpp:1151</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8cpp_html_af684573fd6deeb84f46bd0fc7d11483d"><div class="ttname"><a href="SIRegisterInfo_8cpp.html#af684573fd6deeb84f46bd0fc7d11483d">getOffenMUBUFLoad</a></div><div class="ttdeci">static int getOffenMUBUFLoad(unsigned Opc)</div><div class="ttdef"><b>Definition</b> <a href="#l01116">SIRegisterInfo.cpp:1116</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo.</div></div>
<div class="ttc" id="aValue_8cpp_html_a34433c37334a1cde3d58cde3099257dd"><div class="ttname"><a href="Value_8cpp.html#a34433c37334a1cde3d58cde3099257dd">contains</a></div><div class="ttdeci">static bool contains(SmallPtrSetImpl&lt; ConstantExpr * &gt; &amp;Cache, ConstantExpr *Expr, Constant *C)</div><div class="ttdef"><b>Definition</b> <a href="Value_8cpp_source.html#l00464">Value.cpp:464</a></div></div>
<div class="ttc" id="aclassAMDGPUGenRegisterInfo_html"><div class="ttname"><a href="classAMDGPUGenRegisterInfo.html">AMDGPUGenRegisterInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUInstPrinter_html_aabf31062bbe5308098c29744e583173b"><div class="ttname"><a href="classllvm_1_1AMDGPUInstPrinter.html#aabf31062bbe5308098c29744e583173b">llvm::AMDGPUInstPrinter::getRegisterName</a></div><div class="ttdeci">static const char * getRegisterName(unsigned RegNo)</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUMachineFunction_html_a1e2bde424bd7365a73971777ed20a7a8"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a1e2bde424bd7365a73971777ed20a7a8">llvm::AMDGPUMachineFunction::getLDSSize</a></div><div class="ttdeci">uint32_t getLDSSize() const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUMachineFunction_8h_source.html#l00075">AMDGPUMachineFunction.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUMachineFunction_html_ab37f1839fd82f8b84b7a2ca87b289c46"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">llvm::AMDGPUMachineFunction::isEntryFunction</a></div><div class="ttdeci">bool isEntryFunction() const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUMachineFunction_8h_source.html#l00087">AMDGPUMachineFunction.h:87</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a070c057941562774c1ffa4f85b1095ed"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a070c057941562774c1ffa4f85b1095ed">llvm::AMDGPUSubtarget::getOccupancyWithLocalMemSize</a></div><div class="ttdeci">unsigned getOccupancyWithLocalMemSize(uint32_t Bytes, const Function &amp;) const</div><div class="ttdoc">Inverse of getMaxLocalMemWithWaveCount.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00315">AMDGPUSubtarget.cpp:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a726f6e520aaa1372f3572d993e1027b1"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a726f6e520aaa1372f3572d993e1027b1">llvm::AMDGPUSubtarget::getWavefrontSizeLog2</a></div><div class="ttdeci">unsigned getWavefrontSizeLog2() const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUSubtarget_8h_source.html#l00204">AMDGPUSubtarget.h:204</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_ae66cd705df2870244a05921f551ff131"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">llvm::AMDGPUSubtarget::getWavefrontSize</a></div><div class="ttdeci">unsigned getWavefrontSize() const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUSubtarget_8h_source.html#l00200">AMDGPUSubtarget.h:200</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_aef466388625883e4ee6ba4ae7b969606"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">llvm::AMDGPUSubtarget::hasInv2PiInlineImm</a></div><div class="ttdeci">bool hasInv2PiInlineImm() const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUSubtarget_8h_source.html#l00184">AMDGPUSubtarget.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition</b> <a href="ArrayRef_8h_source.html#l00164">ArrayRef.h:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty.</div><div class="ttdef"><b>Definition</b> <a href="ArrayRef_8h_source.html#l00159">ArrayRef.h:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition</b> <a href="BitVector_8h_source.html#l00075">BitVector.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a32859a24aa7a3be269855b989d92a4b4"><div class="ttname"><a href="classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">llvm::BitVector::resize</a></div><div class="ttdeci">void resize(unsigned N, bool t=false)</div><div class="ttdoc">resize - Grow or shrink the bitvector.</div><div class="ttdef"><b>Definition</b> <a href="BitVector_8h_source.html#l00334">BitVector.h:334</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a62237ebe27691377a942abe7446332ec"><div class="ttname"><a href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition</b> <a href="BitVector_8h_source.html#l00344">BitVector.h:344</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition</b> <a href="Function_8h_source.html#l00238">Function.h:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00031">GCNSubtarget.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a1fc0ea9be83e3d4cb2aeb2d7b2363e73"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">llvm::GCNSubtarget::hasGFX90AInsts</a></div><div class="ttdeci">bool hasGFX90AInsts() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l01029">GCNSubtarget.h:1029</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a278004c824cd46c7504e68ec7c5f2d57"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">llvm::GCNSubtarget::hasMAIInsts</a></div><div class="ttdeci">bool hasMAIInsts() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00721">GCNSubtarget.h:721</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a2daa95e19ef6f3a5d3be7f175d5bde59"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a2daa95e19ef6f3a5d3be7f175d5bde59">llvm::GCNSubtarget::hasMFMAInlineLiteralBug</a></div><div class="ttdeci">bool hasMFMAInlineLiteralBug() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00947">GCNSubtarget.h:947</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a32384420526a080b93cc98ab5a023001"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a32384420526a080b93cc98ab5a023001">llvm::GCNSubtarget::getInstrInfo</a></div><div class="ttdeci">const SIInstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00213">GCNSubtarget.h:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a33a600e1b2e066f85e6a2bb588a7f3f1"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">llvm::GCNSubtarget::getConstantBusLimit</a></div><div class="ttdeci">unsigned getConstantBusLimit(unsigned Opcode) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00180">AMDGPUSubtarget.cpp:180</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a3b3c319ca867b6775449a12b4623634a"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">llvm::GCNSubtarget::needsAlignedVGPRs</a></div><div class="ttdeci">bool needsAlignedVGPRs() const</div><div class="ttdoc">Return if operations acting on VGPR tuples require even alignment.</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l01042">GCNSubtarget.h:1042</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a3e8da3fb902e2e5c0443907cab82ba01"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a3e8da3fb902e2e5c0443907cab82ba01">llvm::GCNSubtarget::enableFlatScratch</a></div><div class="ttdeci">bool enableFlatScratch() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00587">GCNSubtarget.h:587</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a4f492fa16404497b8f15ea82c4b0a725"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a4f492fa16404497b8f15ea82c4b0a725">llvm::GCNSubtarget::getMaxNumVGPRs</a></div><div class="ttdeci">unsigned getMaxNumVGPRs(unsigned WavesPerEU) const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l01200">GCNSubtarget.h:1200</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a63b043b6a8bc5e976e72ac725a7be3d9"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a63b043b6a8bc5e976e72ac725a7be3d9">llvm::GCNSubtarget::getFrameLowering</a></div><div class="ttdeci">const SIFrameLowering * getFrameLowering() const override</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00217">GCNSubtarget.h:217</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_acf6141c742569e20d289c523560f8b00"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">llvm::GCNSubtarget::getMaxNumSGPRs</a></div><div class="ttdeci">unsigned getMaxNumSGPRs(unsigned WavesPerEU, bool Addressable) const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l01130">GCNSubtarget.h:1130</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ad626093afec474495db46935e79c515b"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ad626093afec474495db46935e79c515b">llvm::GCNSubtarget::hasFlatScratchSTMode</a></div><div class="ttdeci">bool hasFlatScratchSTMode() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00577">GCNSubtarget.h:577</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveInterval_html"><div class="ttname"><a href="classllvm_1_1LiveInterval.html">llvm::LiveInterval</a></div><div class="ttdoc">LiveInterval - This class represents the liveness of a register, or stack slot.</div><div class="ttdef"><b>Definition</b> <a href="LiveInterval_8h_source.html#l00686">LiveInterval.h:686</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveInterval_html_a1c198291d6ee66150b76633cda8a1749"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a1c198291d6ee66150b76633cda8a1749">llvm::LiveInterval::hasSubRanges</a></div><div class="ttdeci">bool hasSubRanges() const</div><div class="ttdoc">Returns true if subregister liveness information is available.</div><div class="ttdef"><b>Definition</b> <a href="LiveInterval_8h_source.html#l00803">LiveInterval.h:803</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveInterval_html_a9545a896d571165e9f43cf4b29a6d072"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a9545a896d571165e9f43cf4b29a6d072">llvm::LiveInterval::subranges</a></div><div class="ttdeci">iterator_range&lt; subrange_iterator &gt; subranges()</div><div class="ttdef"><b>Definition</b> <a href="LiveInterval_8h_source.html#l00775">LiveInterval.h:775</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition</b> <a href="LiveIntervals_8h_source.html#l00053">LiveIntervals.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_a0dbecb97d916d10bb623cf46c199e0ae"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a0dbecb97d916d10bb623cf46c199e0ae">llvm::LiveIntervals::removeAllRegUnitsForPhysReg</a></div><div class="ttdeci">void removeAllRegUnitsForPhysReg(MCRegister Reg)</div><div class="ttdoc">Remove associated live ranges for the register units associated with Reg.</div><div class="ttdef"><b>Definition</b> <a href="LiveIntervals_8h_source.html#l00419">LiveIntervals.h:419</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_a11cd70de340f310acc70781d57a00136"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a11cd70de340f310acc70781d57a00136">llvm::LiveIntervals::hasInterval</a></div><div class="ttdeci">bool hasInterval(Register Reg) const</div><div class="ttdef"><b>Definition</b> <a href="LiveIntervals_8h_source.html#l00123">LiveIntervals.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_a1882fe2a570964e4c6abb0eac322beab"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a1882fe2a570964e4c6abb0eac322beab">llvm::LiveIntervals::getInstructionFromIndex</a></div><div class="ttdeci">MachineInstr * getInstructionFromIndex(SlotIndex index) const</div><div class="ttdoc">Returns the instruction associated with the given index.</div><div class="ttdef"><b>Definition</b> <a href="LiveIntervals_8h_source.html#l00225">LiveIntervals.h:225</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_a2035620c14bf7bdedfa4e2655f88d114"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a2035620c14bf7bdedfa4e2655f88d114">llvm::LiveIntervals::InsertMachineInstrInMaps</a></div><div class="ttdeci">SlotIndex InsertMachineInstrInMaps(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="LiveIntervals_8h_source.html#l00260">LiveIntervals.h:260</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_a6f3043b29023d270fc4bc5062dff7cee"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">llvm::LiveIntervals::getInstructionIndex</a></div><div class="ttdeci">SlotIndex getInstructionIndex(const MachineInstr &amp;Instr) const</div><div class="ttdoc">Returns the base index of the given instruction.</div><div class="ttdef"><b>Definition</b> <a href="LiveIntervals_8h_source.html#l00220">LiveIntervals.h:220</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_a7b2ec2588cc48710e468563a0e71d24a"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a7b2ec2588cc48710e468563a0e71d24a">llvm::LiveIntervals::getRegUnit</a></div><div class="ttdeci">LiveRange &amp; getRegUnit(unsigned Unit)</div><div class="ttdoc">Return the live range for register unit Unit.</div><div class="ttdef"><b>Definition</b> <a href="LiveIntervals_8h_source.html#l00387">LiveIntervals.h:387</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_a8208eacaf02c9742c8ed7f09ec0837f3"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a8208eacaf02c9742c8ed7f09ec0837f3">llvm::LiveIntervals::getInterval</a></div><div class="ttdeci">LiveInterval &amp; getInterval(Register Reg)</div><div class="ttdef"><b>Definition</b> <a href="LiveIntervals_8h_source.html#l00112">LiveIntervals.h:112</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_afbdfb2cc5decd8f22ea3ccc1ecea4028"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#afbdfb2cc5decd8f22ea3ccc1ecea4028">llvm::LiveIntervals::ReplaceMachineInstrInMaps</a></div><div class="ttdeci">SlotIndex ReplaceMachineInstrInMaps(MachineInstr &amp;MI, MachineInstr &amp;NewMI)</div><div class="ttdef"><b>Definition</b> <a href="LiveIntervals_8h_source.html#l00274">LiveIntervals.h:274</a></div></div>
<div class="ttc" id="aclassllvm_1_1LivePhysRegs_html"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html">llvm::LivePhysRegs</a></div><div class="ttdoc">A set of physical registers with utility functions to track liveness when walking backward/forward th...</div><div class="ttdef"><b>Definition</b> <a href="LivePhysRegs_8h_source.html#l00050">LivePhysRegs.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1LivePhysRegs_html_a05ce2aec67d9c398ce268ac0c33c5c7b"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html#a05ce2aec67d9c398ce268ac0c33c5c7b">llvm::LivePhysRegs::contains</a></div><div class="ttdeci">bool contains(MCPhysReg Reg) const</div><div class="ttdoc">Returns true if register Reg is contained in the set.</div><div class="ttdef"><b>Definition</b> <a href="LivePhysRegs_8h_source.html#l00108">LivePhysRegs.h:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1LivePhysRegs_html_a5c249924553aa84c5927b2335c490583"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html#a5c249924553aa84c5927b2335c490583">llvm::LivePhysRegs::available</a></div><div class="ttdeci">bool available(const MachineRegisterInfo &amp;MRI, MCPhysReg Reg) const</div><div class="ttdoc">Returns true if register Reg and no aliasing register is in the set.</div><div class="ttdef"><b>Definition</b> <a href="LivePhysRegs_8cpp_source.html#l00141">LivePhysRegs.cpp:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRange_html"><div class="ttname"><a href="classllvm_1_1LiveRange.html">llvm::LiveRange</a></div><div class="ttdoc">This class represents the liveness of a register, stack slot, etc.</div><div class="ttdef"><b>Definition</b> <a href="LiveInterval_8h_source.html#l00157">LiveInterval.h:157</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRange_html_afe7daa73e4cee4edb9f137a8008dfb73"><div class="ttname"><a href="classllvm_1_1LiveRange.html#afe7daa73e4cee4edb9f137a8008dfb73">llvm::LiveRange::getVNInfoAt</a></div><div class="ttdeci">VNInfo * getVNInfoAt(SlotIndex Idx) const</div><div class="ttdoc">getVNInfoAt - Return the VNInfo that is live at Idx, or NULL.</div><div class="ttdef"><b>Definition</b> <a href="LiveInterval_8h_source.html#l00421">LiveInterval.h:421</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition</b> <a href="MCInstrDesc_8h_source.html#l00197">MCInstrDesc.h:197</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg.</div><div class="ttdef"><b>Definition</b> <a href="MCRegisterInfo_8h_source.html#l00788">MCRegisterInfo.h:788</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition</b> <a href="MCRegisterInfo_8h_source.html#l00680">MCRegisterInfo.h:680</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end.</div><div class="ttdef"><b>Definition</b> <a href="MCRegisterInfo_8h_source.html#l00224">MCRegisterInfo.h:224</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html_a822cab8661beb03276b0566d33e41592"><div class="ttname"><a href="classllvm_1_1MCRegister.html#a822cab8661beb03276b0566d33e41592">llvm::MCRegister::from</a></div><div class="ttdeci">static MCRegister from(unsigned Val)</div><div class="ttdoc">Check the provided unsigned value is a valid MCRegister.</div><div class="ttdef"><b>Definition</b> <a href="MCRegister_8h_source.html#l00067">MCRegister.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00278">MachineBasicBlock.h:278</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00280">MachineBasicBlock.h:280</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acf6442108e21e7e5379feb8962de65b7"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block.</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00234">MachineBasicBlock.h:234</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdoc">DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...</div><div class="ttdef"><b>Definition</b> <a href="MachineDominators_8h_source.html#l00051">MachineDominators.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00105">MachineFrameInfo.h:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a2cc8bb867c8949943ca7d88f1db31fde"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">llvm::MachineFrameInfo::hasCalls</a></div><div class="ttdeci">bool hasCalls() const</div><div class="ttdoc">Return true if the current function has any function calls.</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00605">MachineFrameInfo.h:605</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a8320a54de0a273478de910ac3795058b"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a8320a54de0a273478de910ac3795058b">llvm::MachineFrameInfo::getObjectAlign</a></div><div class="ttdeci">Align getObjectAlign(int ObjectIdx) const</div><div class="ttdoc">Return the alignment of the specified stack object.</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00483">MachineFrameInfo.h:483</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_acb35f7f6a131a64e636d936246ebd37f"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#acb35f7f6a131a64e636d936246ebd37f">llvm::MachineFrameInfo::hasStackObjects</a></div><div class="ttdeci">bool hasStackObjects() const</div><div class="ttdoc">Return true if there are any stack objects in this function.</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00349">MachineFrameInfo.h:349</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_ad718aae0ce2a188fa35cb2781024ffc0"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ad718aae0ce2a188fa35cb2781024ffc0">llvm::MachineFrameInfo::getStackID</a></div><div class="ttdeci">uint8_t getStackID(int ObjectIdx) const</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00723">MachineFrameInfo.h:723</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_ad8ccc7c575c4513731612b1d73b4bac0"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ad8ccc7c575c4513731612b1d73b4bac0">llvm::MachineFrameInfo::getNumFixedObjects</a></div><div class="ttdeci">unsigned getNumFixedObjects() const</div><div class="ttdoc">Return the number of fixed objects.</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00412">MachineFrameInfo.h:412</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_adf98860d7f42290f873c82a981eb0ea6"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">llvm::MachineFrameInfo::getObjectOffset</a></div><div class="ttdeci">int64_t getObjectOffset(int ObjectIdx) const</div><div class="ttdoc">Return the assigned stack offset of the specified object from the incoming stack pointer.</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00518">MachineFrameInfo.h:518</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_ae6e7e975f7a4e5d535be32068a7c67df"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ae6e7e975f7a4e5d535be32068a7c67df">llvm::MachineFrameInfo::isFixedObjectIndex</a></div><div class="ttdeci">bool isFixedObjectIndex(int ObjectIdx) const</div><div class="ttdoc">Returns true if the specified index corresponds to a fixed stack object.</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00680">MachineFrameInfo.h:680</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00257">MachineFunction.h:257</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a0d496cc15e312863869a384532968143"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, Align base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8cpp_source.html#l00454">MachineFunction.cpp:454</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a54f334a9c8ca6d105eae383ae87e4524"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00672">MachineFunction.h:672</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00666">MachineFunction.h:666</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a977ddce262de45c645be23d951066351"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00622">MachineFunction.h:622</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab7feae1932b436c8630e247166ec42b7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00754">MachineFunction.h:754</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00069">MachineInstrBuilder.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a1c5fadb14ff1d77faad0cb58a43252ab"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">llvm::MachineInstrBuilder::getReg</a></div><div class="ttdeci">Register getReg(unsigned Idx) const</div><div class="ttdoc">Get the register for the operand index.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00094">MachineInstrBuilder.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a6c1f959947905135c7dd215b64957654"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00131">MachineInstrBuilder.h:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a713eab58694282971c413a0d6de5975c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00224">MachineInstrBuilder.h:224</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a86a93dd8ddbce120d8c3101c16bc3cc6"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00152">MachineInstrBuilder.h:152</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a927857fc69e4b4f0cde307f86f180df5"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00097">MachineInstrBuilder.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ad84ebe08bb098cd283e922fd186f77e9"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad84ebe08bb098cd283e922fd186f77e9">llvm::MachineInstrBuilder::cloneMemRefs</a></div><div class="ttdeci">const MachineInstrBuilder &amp; cloneMemRefs(const MachineInstr &amp;OtherMI) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00213">MachineInstrBuilder.h:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_af066b2b6a1013299bfca84fe8b798a0b"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af066b2b6a1013299bfca84fe8b798a0b">llvm::MachineInstrBuilder::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">If conversion operators fail, use this method to get the MachineInstr explicitly.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00089">MachineInstrBuilder.h:89</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00491">MachineInstr.h:491</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a0ac990e2b3f7973d16c33555e9adf9aeade2c15857e3d2b12a4459c3510421493"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0ac990e2b3f7973d16c33555e9adf9aeade2c15857e3d2b12a4459c3510421493">llvm::MachineInstr::ReloadReuse</a></div><div class="ttdeci">@ ReloadReuse</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00077">MachineInstr.h:77</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a698b6937d98b7ee400dee8b7b3c8a4bd"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a698b6937d98b7ee400dee8b7b3c8a4bd">llvm::MachineInstr::setAsmPrinterFlag</a></div><div class="ttdeci">void setAsmPrinterFlag(uint8_t Flag)</div><div class="ttdoc">Set a flag for the AsmPrinter.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00317">MachineInstr.h:317</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ad67c9230577a0b640c52852c75c93939"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00501">MachineInstr.h:501</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00127">MachineMemOperand.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdeci">@ MOLoad</div><div class="ttdoc">The memory access reads data.</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00134">MachineMemOperand.h:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdeci">@ MOStore</div><div class="ttdoc">The memory access writes data.</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00136">MachineMemOperand.h:136</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaf6610b5b6565e4f1b56ca78c804654f"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaf6610b5b6565e4f1b56ca78c804654f">llvm::MachineMemOperand::getPointerInfo</a></div><div class="ttdeci">const MachinePointerInfo &amp; getPointerInfo() const</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00201">MachineMemOperand.h:201</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_ab991bb1444579648a165d1b134a0854d"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">llvm::MachineMemOperand::getFlags</a></div><div class="ttdeci">Flags getFlags() const</div><div class="ttdoc">Return the raw flags of the source value,.</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00219">MachineMemOperand.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00546">MachineOperand.h:546</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a61a42c85bd86c6ca4554e27d33c3f798"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">llvm::MachineOperand::setIsDead</a></div><div class="ttdeci">void setIsDead(bool Val=true)</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00515">MachineOperand.h:515</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00322">MachineOperand.h:322</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00359">MachineOperand.h:359</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00050">MachineRegisterInfo.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a53ca7cff9e929ba372da9780fdd44b02"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a53ca7cff9e929ba372da9780fdd44b02">llvm::MachineRegisterInfo::isReserved</a></div><div class="ttdeci">bool isReserved(MCRegister PhysReg) const</div><div class="ttdoc">isReserved - Returns true when PhysReg is a reserved register.</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00925">MachineRegisterInfo.h:925</a></div></div>
<div class="ttc" id="aclassllvm_1_1Pass_html_a4863e5e463fb79955269fbf7fbf52b80"><div class="ttname"><a href="classllvm_1_1Pass.html#a4863e5e463fb79955269fbf7fbf52b80">llvm::Pass::getAnalysis</a></div><div class="ttdeci">AnalysisType &amp; getAnalysis() const</div><div class="ttdoc">getAnalysis&lt;AnalysisType&gt;() - This function is used by subclasses to get to the analysis information ...</div><div class="ttdef"><b>Definition</b> <a href="PassAnalysisSupport_8h_source.html#l00230">PassAnalysisSupport.h:230</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html_a27037167fddcdde3b6207d025267bbfc"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a27037167fddcdde3b6207d025267bbfc">llvm::RegScavenger::isRegUsed</a></div><div class="ttdeci">bool isRegUsed(Register Reg, bool includeReserved=true) const</div><div class="ttdoc">Return if a specific register is currently used.</div><div class="ttdef"><b>Definition</b> <a href="RegisterScavenging_8cpp_source.html#l00260">RegisterScavenging.cpp:260</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html_a291cc21c757ff76108ff9f36c57723e9"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a291cc21c757ff76108ff9f36c57723e9">llvm::RegScavenger::scavengeRegister</a></div><div class="ttdeci">Register scavengeRegister(const TargetRegisterClass *RC, MachineBasicBlock::iterator I, int SPAdj, bool AllowSpill=true)</div><div class="ttdoc">Make a register of the specific register class available and do the appropriate bookkeeping.</div><div class="ttdef"><b>Definition</b> <a href="RegisterScavenging_8cpp_source.html#l00518">RegisterScavenging.cpp:518</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html_a34542ec002baa6b027a6d05644c6bb2e"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a34542ec002baa6b027a6d05644c6bb2e">llvm::RegScavenger::setRegUsed</a></div><div class="ttdeci">void setRegUsed(Register Reg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Tell the scavenger a register is used.</div><div class="ttdef"><b>Definition</b> <a href="RegisterScavenging_8cpp_source.html#l00051">RegisterScavenging.cpp:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html_a349def858d7ff22474b3f9013486807f"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a349def858d7ff22474b3f9013486807f">llvm::RegScavenger::assignRegToScavengingIndex</a></div><div class="ttdeci">void assignRegToScavengingIndex(int FI, Register Reg, MachineInstr *Restore=nullptr)</div><div class="ttdoc">Record that Reg is in use at scavenging index FI.</div><div class="ttdef"><b>Definition</b> <a href="RegisterScavenging_8h_source.html#l00079">RegisterScavenging.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIFrameLowering_html"><div class="ttname"><a href="classllvm_1_1SIFrameLowering.html">llvm::SIFrameLowering</a></div><div class="ttdef"><b>Definition</b> <a href="SIFrameLowering_8h_source.html#l00016">SIFrameLowering.h:16</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIFrameLowering_html_a1092e60fbaf05a451dd94fed2dedf24a"><div class="ttname"><a href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a">llvm::SIFrameLowering::hasFP</a></div><div class="ttdeci">bool hasFP(const MachineFunction &amp;MF) const override</div><div class="ttdoc">hasFP - Return true if the specified function should have a dedicated frame pointer register.</div><div class="ttdef"><b>Definition</b> <a href="SIFrameLowering_8cpp_source.html#l01461">SIFrameLowering.cpp:1461</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition</b> <a href="SIInstrInfo_8h_source.html#l00044">SIInstrInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a13fdc38a01504ed9a44abd1c9018737d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">llvm::SIInstrInfo::isFLATScratch</a></div><div class="ttdeci">static bool isFLATScratch(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="SIInstrInfo_8h_source.html#l00539">SIInstrInfo.h:539</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a6f42f246e7fe1f60196d02fd63890a13"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">llvm::SIInstrInfo::isLegalMUBUFImmOffset</a></div><div class="ttdeci">static bool isLegalMUBUFImmOffset(unsigned Imm)</div><div class="ttdef"><b>Definition</b> <a href="SIInstrInfo_8h_source.html#l01127">SIInstrInfo.h:1127</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a8616d2d8f4c04005569e89bcfe67e421"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">llvm::SIInstrInfo::isMUBUF</a></div><div class="ttdeci">static bool isMUBUF(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="SIInstrInfo_8h_source.html#l00463">SIInstrInfo.h:463</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8h_source.html#l00351">SIMachineFunctionInfo.h:351</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a024479869943dfba001bb5701d62a243"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a024479869943dfba001bb5701d62a243">llvm::SIMachineFunctionInfo::usesAGPRs</a></div><div class="ttdeci">bool usesAGPRs(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00698">SIMachineFunctionInfo.cpp:698</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a03cd6f65abab2f2a3a529436312672ae"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a03cd6f65abab2f2a3a529436312672ae">llvm::SIMachineFunctionInfo::getAGPRSpillVGPRs</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getAGPRSpillVGPRs() const</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8h_source.html#l00565">SIMachineFunctionInfo.h:565</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a0ae8c65d0df94188abf9c226d7e1523f"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a0ae8c65d0df94188abf9c226d7e1523f">llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills</a></div><div class="ttdeci">ArrayRef&lt; SIRegisterInfo::SpilledReg &gt; getSGPRToVGPRSpills(int FrameIndex) const</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8h_source.html#l00556">SIMachineFunctionInfo.h:556</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a1d0ab64e6f3e2d57bb062e38b4310f37"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a1d0ab64e6f3e2d57bb062e38b4310f37">llvm::SIMachineFunctionInfo::getVGPRToAGPRSpill</a></div><div class="ttdeci">MCPhysReg getVGPRToAGPRSpill(int FrameIndex, unsigned Lane) const</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8h_source.html#l00573">SIMachineFunctionInfo.h:573</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a1e396e050dd2999425e326a459763fcc"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a1e396e050dd2999425e326a459763fcc">llvm::SIMachineFunctionInfo::getSGPRSpillVGPRs</a></div><div class="ttdeci">ArrayRef&lt; SGPRSpillVGPR &gt; getSGPRSpillVGPRs() const</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8h_source.html#l00563">SIMachineFunctionInfo.h:563</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a2afcc4a332bb78d31847fd4a394a5aeb"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg</a></div><div class="ttdeci">Register getStackPtrOffsetReg() const</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8h_source.html#l00807">SIMachineFunctionInfo.h:807</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a2f10d8d12924c5866f49408dad1b8f1f"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2f10d8d12924c5866f49408dad1b8f1f">llvm::SIMachineFunctionInfo::getScratchRSrcReg</a></div><div class="ttdeci">Register getScratchRSrcReg() const</div><div class="ttdoc">Returns the physical register reserved for use as the resource descriptor for scratch accesses.</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8h_source.html#l00780">SIMachineFunctionInfo.h:780</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a3ad38929c0ec14005197226cd279d7c6"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a3ad38929c0ec14005197226cd279d7c6">llvm::SIMachineFunctionInfo::getVGPRSpillAGPRs</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getVGPRSpillAGPRs() const</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8h_source.html#l00569">SIMachineFunctionInfo.h:569</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a3b564776c915bd764fdcaa5e36525953"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a3b564776c915bd764fdcaa5e36525953">llvm::SIMachineFunctionInfo::getScavengeFI</a></div><div class="ttdeci">int getScavengeFI(MachineFrameInfo &amp;MFI, const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00487">SIMachineFunctionInfo.cpp:487</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a49459a025f47a4a3c0a8ae9432cffa11"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a49459a025f47a4a3c0a8ae9432cffa11">llvm::SIMachineFunctionInfo::WWMReservedRegs</a></div><div class="ttdeci">SmallSetVector&lt; Register, 8 &gt; WWMReservedRegs</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8h_source.html#l00476">SIMachineFunctionInfo.h:476</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a7f30f9a28894281de1c9f3d039eaa75f"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a7f30f9a28894281de1c9f3d039eaa75f">llvm::SIMachineFunctionInfo::getVGPRForAGPRCopy</a></div><div class="ttdeci">Register getVGPRForAGPRCopy() const</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8h_source.html#l00516">SIMachineFunctionInfo.h:516</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a8b9fc912e50d4b2f7e3173b59e33ed76"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8b9fc912e50d4b2f7e3173b59e33ed76">llvm::SIMachineFunctionInfo::getFrameOffsetReg</a></div><div class="ttdeci">Register getFrameOffsetReg() const</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8h_source.html#l00789">SIMachineFunctionInfo.h:789</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_aa750847e3dbb44a3dbf3c143151b895e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aa750847e3dbb44a3dbf3c143151b895e">llvm::SIMachineFunctionInfo::addToSpilledVGPRs</a></div><div class="ttdeci">void addToSpilledVGPRs(unsigned num)</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8h_source.html#l00863">SIMachineFunctionInfo.h:863</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_af7541e1fd9a4513270d9abfd49aed959"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#af7541e1fd9a4513270d9abfd49aed959">llvm::SIMachineFunctionInfo::addToSpilledSGPRs</a></div><div class="ttdeci">void addToSpilledSGPRs(unsigned num)</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8h_source.html#l00859">SIMachineFunctionInfo.h:859</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00030">SIRegisterInfo.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a06c8d8abacb01c870f729e8d2027364f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a06c8d8abacb01c870f729e8d2027364f">llvm::SIRegisterInfo::materializeFrameBaseRegister</a></div><div class="ttdeci">Register materializeFrameBaseRegister(MachineBasicBlock *MBB, int FrameIdx, int64_t Offset) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00806">SIRegisterInfo.cpp:806</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a08a40d4d0736a73e47089ba3ef2e1566"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a08a40d4d0736a73e47089ba3ef2e1566">llvm::SIRegisterInfo::getScratchInstrOffset</a></div><div class="ttdeci">int64_t getScratchInstrOffset(const MachineInstr *MI) const</div><div class="ttdef"><b>Definition</b> <a href="#l00770">SIRegisterInfo.cpp:770</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a0989f99e854e569e8096a89e73f2e046"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0989f99e854e569e8096a89e73f2e046">llvm::SIRegisterInfo::isFrameOffsetLegal</a></div><div class="ttdeci">bool isFrameOffsetLegal(const MachineInstr *MI, Register BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00906">SIRegisterInfo.cpp:906</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a0e2008041a23dfc43ff1e90b014a2936"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">llvm::SIRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned RCID) const</div><div class="ttdef"><b>Definition</b> <a href="#l02947">SIRegisterInfo.cpp:2947</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a0e83ecd12d46c80703ce5d3ef34ead33"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0e83ecd12d46c80703ce5d3ef34ead33">llvm::SIRegisterInfo::getCompatibleSubRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCompatibleSubRegClass(const TargetRegisterClass *SuperRC, const TargetRegisterClass *SubRC, unsigned SubIdx) const</div><div class="ttdoc">Returns a register class which is compatible with SuperRC, such that a subregister exists with class ...</div><div class="ttdef"><b>Definition</b> <a href="#l02728">SIRegisterInfo.cpp:2728</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a14decdeb6229c84439416eddcebafc29"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a14decdeb6229c84439416eddcebafc29">llvm::SIRegisterInfo::getAllSGPR64</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getAllSGPR64(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return all SGPR64 which satisfy the waves per execution unit requirement of the subtarget.</div><div class="ttdef"><b>Definition</b> <a href="#l03088">SIRegisterInfo.cpp:3088</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a18b7e735a8aa6ece99bb5e9ea399c7f4"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a18b7e735a8aa6ece99bb5e9ea399c7f4">llvm::SIRegisterInfo::findUnusedRegister</a></div><div class="ttdeci">MCRegister findUnusedRegister(const MachineRegisterInfo &amp;MRI, const TargetRegisterClass *RC, const MachineFunction &amp;MF, bool ReserveHighestVGPR=false) const</div><div class="ttdoc">Returns a lowest register that is not used at any point in the function.</div><div class="ttdef"><b>Definition</b> <a href="#l02780">SIRegisterInfo.cpp:2780</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a1be43761db2568933db89648201ab15c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">llvm::SIRegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">static unsigned getSubRegFromChannel(unsigned Channel, unsigned NumRegs=1)</div><div class="ttdef"><b>Definition</b> <a href="#l00529">SIRegisterInfo.cpp:529</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2188a3779b5fa9631631a60b3512c81e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2188a3779b5fa9631631a60b3512c81e">llvm::SIRegisterInfo::get32BitRegister</a></div><div class="ttdeci">MCPhysReg get32BitRegister(MCPhysReg Reg) const</div><div class="ttdef"><b>Definition</b> <a href="#l03016">SIRegisterInfo.cpp:3016</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a231685f805cba88c2b061802b1b95052"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">llvm::SIRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00415">SIRegisterInfo.cpp:415</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a29ab56a48816c54d3db51d4724304663"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">llvm::SIRegisterInfo::requiresFrameIndexReplacementScavenging</a></div><div class="ttdeci">bool requiresFrameIndexReplacementScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00758">SIRegisterInfo.cpp:758</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2a24e95ba5416c84845c50bbf4c2ee4d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2a24e95ba5416c84845c50bbf4c2ee4d">llvm::SIRegisterInfo::getProperlyAlignedRC</a></div><div class="ttdeci">const TargetRegisterClass * getProperlyAlignedRC(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition</b> <a href="#l03049">SIRegisterInfo.cpp:3049</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2aa5409f4a9ae9129ad49bd05ba293f6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2aa5409f4a9ae9129ad49bd05ba293f6">llvm::SIRegisterInfo::shouldRealignStack</a></div><div class="ttdeci">bool shouldRealignStack(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00725">SIRegisterInfo.cpp:725</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2adf69ba524926c5454f5d259c1c4dac"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2adf69ba524926c5454f5d259c1c4dac">llvm::SIRegisterInfo::isProperlyAlignedRC</a></div><div class="ttdeci">bool isProperlyAlignedRC(const TargetRegisterClass &amp;RC) const</div><div class="ttdef"><b>Definition</b> <a href="#l03033">SIRegisterInfo.cpp:3033</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2fcc4d3294381da29adb855c5f56c0d5"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">llvm::SIRegisterInfo::getEquivalentVGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentVGPRClass(const TargetRegisterClass *SRC) const</div><div class="ttdef"><b>Definition</b> <a href="#l02682">SIRegisterInfo.cpp:2682</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a317bd7480ba741300b70f6243d33ff1f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">llvm::SIRegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00490">SIRegisterInfo.cpp:490</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a3a60ced6bc204b78bafcf33db515a087"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a3a60ced6bc204b78bafcf33db515a087">llvm::SIRegisterInfo::getVectorSuperClassForBitWidth</a></div><div class="ttdeci">LLVM_READONLY const TargetRegisterClass * getVectorSuperClassForBitWidth(unsigned BitWidth) const</div><div class="ttdef"><b>Definition</b> <a href="#l02562">SIRegisterInfo.cpp:2562</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a3d4103d19eae05425cf7aee3ad915250"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a3d4103d19eae05425cf7aee3ad915250">llvm::SIRegisterInfo::spillEmergencySGPR</a></div><div class="ttdeci">bool spillEmergencySGPR(MachineBasicBlock::iterator MI, MachineBasicBlock &amp;RestoreMBB, Register SGPR, RegScavenger *RS) const</div><div class="ttdef"><b>Definition</b> <a href="#l01868">SIRegisterInfo.cpp:1868</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a4103353fd223c191f291d3ffaf5bfa4f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4103353fd223c191f291d3ffaf5bfa4f">llvm::SIRegisterInfo::SIRegisterInfo</a></div><div class="ttdeci">SIRegisterInfo(const GCNSubtarget &amp;ST)</div><div class="ttdef"><b>Definition</b> <a href="#l00319">SIRegisterInfo.cpp:319</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a423e24bdb9993c90a2c13e2c04ff257a"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a423e24bdb9993c90a2c13e2c04ff257a">llvm::SIRegisterInfo::getAllVGPRRegMask</a></div><div class="ttdeci">const uint32_t * getAllVGPRRegMask() const</div><div class="ttdef"><b>Definition</b> <a href="#l00513">SIRegisterInfo.cpp:513</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a42618163006b795bcd34e6759935338b"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a42618163006b795bcd34e6759935338b">llvm::SIRegisterInfo::isConstantPhysReg</a></div><div class="ttdeci">bool isConstantPhysReg(MCRegister PhysReg) const override</div><div class="ttdef"><b>Definition</b> <a href="#l03067">SIRegisterInfo.cpp:3067</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a42bd3548ca638f68b47f7996f163c2b7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a42bd3548ca638f68b47f7996f163c2b7">llvm::SIRegisterInfo::getReturnAddressReg</a></div><div class="ttdeci">MCRegister getReturnAddressReg(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition</b> <a href="#l02895">SIRegisterInfo.cpp:2895</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a44684a6923b734e7d14143bf086cbb87"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a44684a6923b734e7d14143bf086cbb87">llvm::SIRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00390">SIRegisterInfo.cpp:390</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a449d102f1b4d3b881282d6609caf6023"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a449d102f1b4d3b881282d6609caf6023">llvm::SIRegisterInfo::hasBasePointer</a></div><div class="ttdeci">bool hasBasePointer(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition</b> <a href="#l00504">SIRegisterInfo.cpp:504</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a45b8d8b2c16c95d360a6ee74d8227b5b"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">llvm::SIRegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const override</div><div class="ttdef"><b>Definition</b> <a href="#l01973">SIRegisterInfo.cpp:1973</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a4861767cf942190a83cf6083003bba05"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4861767cf942190a83cf6083003bba05">llvm::SIRegisterInfo::getCrossCopyRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCrossCopyRegClass(const TargetRegisterClass *RC) const override</div><div class="ttdoc">Returns a legal register class to copy a register in the specified class to or from.</div><div class="ttdef"><b>Definition</b> <a href="#l00931">SIRegisterInfo.cpp:931</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a4b7ead7725a07da4240f0edea1e4a2d6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">llvm::SIRegisterInfo::getRegSplitParts</a></div><div class="ttdeci">ArrayRef&lt; int16_t &gt; getRegSplitParts(const TargetRegisterClass *RC, unsigned EltSize) const</div><div class="ttdef"><b>Definition</b> <a href="#l02796">SIRegisterInfo.cpp:2796</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a4c8ff148cc4e90b6ae0362db6bb48bf1"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4c8ff148cc4e90b6ae0362db6bb48bf1">llvm::SIRegisterInfo::getAllSGPR32</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getAllSGPR32(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return all SGPR32 which satisfy the waves per execution unit requirement of the subtarget.</div><div class="ttdef"><b>Definition</b> <a href="#l03094">SIRegisterInfo.cpp:3094</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a51be90716cd9b3020e0ca8a4bce547c0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a51be90716cd9b3020e0ca8a4bce547c0">llvm::SIRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00436">SIRegisterInfo.cpp:436</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a51db99e6baa393260b874d1d04e7ecdc"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a51db99e6baa393260b874d1d04e7ecdc">llvm::SIRegisterInfo::reservedPrivateSegmentBufferReg</a></div><div class="ttdeci">MCRegister reservedPrivateSegmentBufferReg(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return the end register initially reserved for the scratch buffer in case spilling is needed.</div><div class="ttdef"><b>Definition</b> <a href="#l00538">SIRegisterInfo.cpp:538</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a549e07395027c7b32774e27e9f28bc91"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">llvm::SIRegisterInfo::isVGPR</a></div><div class="ttdeci">bool isVGPR(const MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdef"><b>Definition</b> <a href="#l02817">SIRegisterInfo.cpp:2817</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a5c4a909a1725cc86437f4f350ab35cdb"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5c4a909a1725cc86437f4f350ab35cdb">llvm::SIRegisterInfo::isAsmClobberable</a></div><div class="ttdeci">bool isAsmClobberable(const MachineFunction &amp;MF, MCRegister PhysReg) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00720">SIRegisterInfo.cpp:720</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a5c70283c6a0d2ce11aecfa43139e987e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5c70283c6a0d2ce11aecfa43139e987e">llvm::SIRegisterInfo::getAGPRClassForBitWidth</a></div><div class="ttdeci">LLVM_READONLY const TargetRegisterClass * getAGPRClassForBitWidth(unsigned BitWidth) const</div><div class="ttdef"><b>Definition</b> <a href="#l02504">SIRegisterInfo.cpp:2504</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a5eafea62423808eaf1bec18900ec929e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">llvm::SIRegisterInfo::requiresRegisterScavenging</a></div><div class="ttdeci">bool requiresRegisterScavenging(const MachineFunction &amp;Fn) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00738">SIRegisterInfo.cpp:738</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a5f55007393b9c2edcdb84c55e5df5514"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5f55007393b9c2edcdb84c55e5df5514">llvm::SIRegisterInfo::opCanUseInlineConstant</a></div><div class="ttdeci">bool opCanUseInlineConstant(unsigned OpType) const</div><div class="ttdef"><b>Definition</b> <a href="#l02737">SIRegisterInfo.cpp:2737</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a615681753cb320f792b5656571637921"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a615681753cb320f792b5656571637921">llvm::SIRegisterInfo::getRegClassForSizeOnBank</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForSizeOnBank(unsigned Size, const RegisterBank &amp;Bank) const</div><div class="ttdef"><b>Definition</b> <a href="#l02901">SIRegisterInfo.cpp:2901</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a627e6584be398e0555f4b38d8f26f546"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">llvm::SIRegisterInfo::getConstrainedRegClassForOperand</a></div><div class="ttdeci">const TargetRegisterClass * getConstrainedRegClassForOperand(const MachineOperand &amp;MO, const MachineRegisterInfo &amp;MRI) const override</div><div class="ttdef"><b>Definition</b> <a href="#l02920">SIRegisterInfo.cpp:2920</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a6927f52a74df8a472aae164cffd527b1"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6927f52a74df8a472aae164cffd527b1">llvm::SIRegisterInfo::getNoPreservedMask</a></div><div class="ttdeci">const uint32_t * getNoPreservedMask() const override</div><div class="ttdef"><b>Definition</b> <a href="#l00431">SIRegisterInfo.cpp:431</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a6d23e7ce3b1f81486f99bad83a5d71a2"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6d23e7ce3b1f81486f99bad83a5d71a2">llvm::SIRegisterInfo::getRegAsmName</a></div><div class="ttdeci">StringRef getRegAsmName(MCRegister Reg) const override</div><div class="ttdef"><b>Definition</b> <a href="#l02391">SIRegisterInfo.cpp:2391</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a6d328ac32b1d8a39f355b3195db147ff"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6d328ac32b1d8a39f355b3195db147ff">llvm::SIRegisterInfo::getAllAllocatableSRegMask</a></div><div class="ttdeci">const uint32_t * getAllAllocatableSRegMask() const</div><div class="ttdef"><b>Definition</b> <a href="#l00525">SIRegisterInfo.cpp:525</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a77b95c7a5620b2e92ef8ca3aa8be15bd"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">llvm::SIRegisterInfo::getRegClassForReg</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForReg(const MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdef"><b>Definition</b> <a href="#l02812">SIRegisterInfo.cpp:2812</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a77cfa1bb3c70c2bb2487275ca95d235e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a77cfa1bb3c70c2bb2487275ca95d235e">llvm::SIRegisterInfo::getPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPhysRegClass(MCRegister Reg) const</div><div class="ttdoc">Return the 'base' register class for this register.</div><div class="ttdef"><b>Definition</b> <a href="#l02603">SIRegisterInfo.cpp:2603</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a79100c984bb96e884a15246958f61c2d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">llvm::SIRegisterInfo::getCalleeSavedRegsViaCopy</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegsViaCopy(const MachineFunction *MF) const</div><div class="ttdef"><b>Definition</b> <a href="#l00411">SIRegisterInfo.cpp:411</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a7a02e51c998cca0b6edec7728bde9479"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a7a02e51c998cca0b6edec7728bde9479">llvm::SIRegisterInfo::getAllVectorRegMask</a></div><div class="ttdeci">const uint32_t * getAllVectorRegMask() const</div><div class="ttdef"><b>Definition</b> <a href="#l00521">SIRegisterInfo.cpp:521</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a7c0bb4b4e2204e019541b6cd98bd9792"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">llvm::SIRegisterInfo::getEquivalentAGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentAGPRClass(const TargetRegisterClass *SRC) const</div><div class="ttdef"><b>Definition</b> <a href="#l02690">SIRegisterInfo.cpp:2690</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a7d8aef424553a9b93de21ced693f0b09"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a7d8aef424553a9b93de21ced693f0b09">llvm::SIRegisterInfo::getSGPRClassForBitWidth</a></div><div class="ttdeci">static LLVM_READONLY const TargetRegisterClass * getSGPRClassForBitWidth(unsigned BitWidth)</div><div class="ttdef"><b>Definition</b> <a href="#l02573">SIRegisterInfo.cpp:2573</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a809fe721e6e5d39e8029eac15928a983"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a809fe721e6e5d39e8029eac15928a983">llvm::SIRegisterInfo::getRegClassForTypeOnBank</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForTypeOnBank(LLT Ty, const RegisterBank &amp;Bank) const</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00323">SIRegisterInfo.h:323</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a83297079e933130ab3b78a428b7070e3"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a83297079e933130ab3b78a428b7070e3">llvm::SIRegisterInfo::opCanUseLiteralConstant</a></div><div class="ttdeci">bool opCanUseLiteralConstant(unsigned OpType) const</div><div class="ttdef"><b>Definition</b> <a href="#l02770">SIRegisterInfo.cpp:2770</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a832c99f27458588b340a9c294f6fd200"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a832c99f27458588b340a9c294f6fd200">llvm::SIRegisterInfo::getBaseRegister</a></div><div class="ttdeci">Register getBaseRegister() const</div><div class="ttdef"><b>Definition</b> <a href="#l00511">SIRegisterInfo.cpp:511</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a858849019ce7366904469c53972c54dc"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a858849019ce7366904469c53972c54dc">llvm::SIRegisterInfo::getVGPRClassForBitWidth</a></div><div class="ttdeci">LLVM_READONLY const TargetRegisterClass * getVGPRClassForBitWidth(unsigned BitWidth) const</div><div class="ttdef"><b>Definition</b> <a href="#l02444">SIRegisterInfo.cpp:2444</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a86d3fc8e591bfc7b5854f86d00241221"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">llvm::SIRegisterInfo::requiresFrameIndexScavenging</a></div><div class="ttdeci">bool requiresFrameIndexScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00749">SIRegisterInfo.cpp:749</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a891021470cc8979b7dfcc936fad1cd44"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44">llvm::SIRegisterInfo::shouldRewriteCopySrc</a></div><div class="ttdeci">bool shouldRewriteCopySrc(const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg) const override</div><div class="ttdef"><b>Definition</b> <a href="#l02746">SIRegisterInfo.cpp:2746</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a9123f3200b3dd84150d442284449c034"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a9123f3200b3dd84150d442284449c034">llvm::SIRegisterInfo::restoreSGPR</a></div><div class="ttdeci">bool restoreSGPR(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, LiveIntervals *LIS=nullptr, bool OnlyToVGPR=false) const</div><div class="ttdef"><b>Definition</b> <a href="#l01788">SIRegisterInfo.cpp:1788</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a929252209ec1fab87cd43439ed3365c7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a929252209ec1fab87cd43439ed3365c7">llvm::SIRegisterInfo::isVGPRClass</a></div><div class="ttdeci">static bool isVGPRClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00199">SIRegisterInfo.h:199</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a96cdbab4e65a936880975a58e0dde922"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a96cdbab4e65a936880975a58e0dde922">llvm::SIRegisterInfo::findReachingDef</a></div><div class="ttdeci">MachineInstr * findReachingDef(Register Reg, unsigned SubReg, MachineInstr &amp;Use, MachineRegisterInfo &amp;MRI, LiveIntervals *LIS) const</div><div class="ttdef"><b>Definition</b> <a href="#l02962">SIRegisterInfo.cpp:2962</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a980c731f7723b02b66010f4fce010c0f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">llvm::SIRegisterInfo::isSGPRReg</a></div><div class="ttdeci">bool isSGPRReg(const MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdef"><b>Definition</b> <a href="#l02671">SIRegisterInfo.cpp:2671</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a981883145186bf6da58e5bd7f6476f30"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">llvm::SIRegisterInfo::getEquivalentSGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentSGPRClass(const TargetRegisterClass *VRC) const</div><div class="ttdef"><b>Definition</b> <a href="#l02698">SIRegisterInfo.cpp:2698</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aa1ce2155cda91c2070745f4aec2c66ac"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aa1ce2155cda91c2070745f4aec2c66ac">llvm::SIRegisterInfo::getNumChannelsFromSubReg</a></div><div class="ttdeci">unsigned getNumChannelsFromSubReg(unsigned SubReg) const</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00379">SIRegisterInfo.h:379</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aa7dbd22ec4e0cc058f8290a8b98cacc6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">llvm::SIRegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l02853">SIRegisterInfo.cpp:2853</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aa8124351ef6dec4eeea242717aa9398c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aa8124351ef6dec4eeea242717aa9398c">llvm::SIRegisterInfo::getAllSGPR128</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getAllSGPR128(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return all SGPR128 which satisfy the waves per execution unit requirement of the subtarget.</div><div class="ttdef"><b>Definition</b> <a href="#l03082">SIRegisterInfo.cpp:3082</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aad176a9433aea8ba75bcf6413209240d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">llvm::SIRegisterInfo::getRegPressureSetLimit</a></div><div class="ttdeci">unsigned getRegPressureSetLimit(const MachineFunction &amp;MF, unsigned Idx) const override</div><div class="ttdef"><b>Definition</b> <a href="#l02872">SIRegisterInfo.cpp:2872</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aae11cbd7196aeff4a4b2a12be9835f28"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">llvm::SIRegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00545">SIRegisterInfo.cpp:545</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aae2e3ed0f579b512e6a38d0f116553ea"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">llvm::SIRegisterInfo::needsFrameBaseReg</a></div><div class="ttdeci">bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00792">SIRegisterInfo.cpp:792</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ab740f3e83c93b6ec3981cdb43ffd8a22"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ab740f3e83c93b6ec3981cdb43ffd8a22">llvm::SIRegisterInfo::buildSpillLoadStore</a></div><div class="ttdeci">void buildSpillLoadStore(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, unsigned LoadStoreOp, int Index, Register ValueReg, bool ValueIsKill, MCRegister ScratchOffsetReg, int64_t InstrOffset, MachineMemOperand *MMO, RegScavenger *RS, LivePhysRegs *LiveRegs=nullptr) const</div><div class="ttdef"><b>Definition</b> <a href="#l01270">SIRegisterInfo.cpp:1270</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ab77ae8b806e8b36f50392db36119194e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ab77ae8b806e8b36f50392db36119194e">llvm::SIRegisterInfo::spillSGPR</a></div><div class="ttdeci">bool spillSGPR(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, LiveIntervals *LIS=nullptr, bool OnlyToVGPR=false) const</div><div class="ttdoc">If OnlyToVGPR is true, this will only succeed if this.</div><div class="ttdef"><b>Definition</b> <a href="#l01669">SIRegisterInfo.cpp:1669</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_abb2b27ba8592dbf1220ca840abdda38e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abb2b27ba8592dbf1220ca840abdda38e">llvm::SIRegisterInfo::getAllAGPRRegMask</a></div><div class="ttdeci">const uint32_t * getAllAGPRRegMask() const</div><div class="ttdef"><b>Definition</b> <a href="#l00517">SIRegisterInfo.cpp:517</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_abce857be755106a0d747fa67ac782857"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857">llvm::SIRegisterInfo::shouldCoalesce</a></div><div class="ttdeci">bool shouldCoalesce(MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg, const TargetRegisterClass *DstRC, unsigned DstSubReg, const TargetRegisterClass *NewRC, LiveIntervals &amp;LIS) const override</div><div class="ttdef"><b>Definition</b> <a href="#l02832">SIRegisterInfo.cpp:2832</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ac3849d39b02d4071b4fca54e2c7f49c7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">llvm::SIRegisterInfo::getBoolRC</a></div><div class="ttdeci">const TargetRegisterClass * getBoolRC() const</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00331">SIRegisterInfo.h:331</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ac9ec67a466802ee8e0c1f1b7aa7bbf39"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">llvm::SIRegisterInfo::getPointerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00922">SIRegisterInfo.cpp:922</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_acc61376f4183268183912910024e1f2c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">llvm::SIRegisterInfo::isAGPR</a></div><div class="ttdeci">bool isAGPR(const MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdef"><b>Definition</b> <a href="#l02824">SIRegisterInfo.cpp:2824</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ad7db0ddf2b8eabd4d1251e82277e0f57"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ad7db0ddf2b8eabd4d1251e82277e0f57">llvm::SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex</a></div><div class="ttdeci">bool eliminateSGPRToVGPRSpillFrameIndex(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, LiveIntervals *LIS=nullptr) const</div><div class="ttdoc">Special case of eliminateFrameIndex.</div><div class="ttdef"><b>Definition</b> <a href="#l01940">SIRegisterInfo.cpp:1940</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ad9528c639f619ab6f7cee1a52e3a7472"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ad9528c639f619ab6f7cee1a52e3a7472">llvm::SIRegisterInfo::getExec</a></div><div class="ttdeci">MCRegister getExec() const</div><div class="ttdef"><b>Definition</b> <a href="#l02936">SIRegisterInfo.cpp:2936</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_adbdf0119b398fd6464742936fe420056"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#adbdf0119b398fd6464742936fe420056">llvm::SIRegisterInfo::getVCC</a></div><div class="ttdeci">MCRegister getVCC() const</div><div class="ttdef"><b>Definition</b> <a href="#l02932">SIRegisterInfo.cpp:2932</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_adc210f7d04be558143f8a891c892e550"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">llvm::SIRegisterInfo::getFrameIndexInstrOffset</a></div><div class="ttdeci">int64_t getFrameIndexInstrOffset(const MachineInstr *MI, int Idx) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00778">SIRegisterInfo.cpp:778</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_add069634d629007ba8a03a426c6bfea7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#add069634d629007ba8a03a426c6bfea7">llvm::SIRegisterInfo::isVectorSuperClass</a></div><div class="ttdeci">bool isVectorSuperClass(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00209">SIRegisterInfo.h:209</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae803619fba0f2282f638ddd36ba004de"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae803619fba0f2282f638ddd36ba004de">llvm::SIRegisterInfo::resolveFrameIndex</a></div><div class="ttdeci">void resolveFrameIndex(MachineInstr &amp;MI, Register BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00857">SIRegisterInfo.cpp:857</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae8ba4cd4553b5e0d7245b42c6d459418"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">llvm::SIRegisterInfo::requiresVirtualBaseRegisters</a></div><div class="ttdeci">bool requiresVirtualBaseRegisters(const MachineFunction &amp;Fn) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00764">SIRegisterInfo.cpp:764</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aed9393956ff6935e29af9881de204f1f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aed9393956ff6935e29af9881de204f1f">llvm::SIRegisterInfo::getVGPR64Class</a></div><div class="ttdeci">const TargetRegisterClass * getVGPR64Class() const</div><div class="ttdef"><b>Definition</b> <a href="#l02940">SIRegisterInfo.cpp:2940</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aee68072e1038a895a2998d78395db856"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">llvm::SIRegisterInfo::buildVGPRSpillLoadStore</a></div><div class="ttdeci">void buildVGPRSpillLoadStore(SGPRSpillBuilder &amp;SB, int Index, int Offset, bool IsLoad, bool IsKill=true) const</div><div class="ttdef"><b>Definition</b> <a href="#l01636">SIRegisterInfo.cpp:1636</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_af4c798fe3098870ca930cf5f0be8e5d9"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#af4c798fe3098870ca930cf5f0be8e5d9">llvm::SIRegisterInfo::getSubRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getSubRegClass(const TargetRegisterClass *RC, unsigned SubIdx) const</div><div class="ttdef"><b>Definition</b> <a href="#l02707">SIRegisterInfo.cpp:2707</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_af58d646af8dd60e4e514303dfa81de9c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">static bool isSGPRClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00187">SIRegisterInfo.h:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_afb15c9a705b04d0a7709e0c0f8af33fa"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">llvm::SIRegisterInfo::isAGPRClass</a></div><div class="ttdeci">static bool isAGPRClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00204">SIRegisterInfo.h:204</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_afc03c7ece1270aa0066e484af24eb28f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">llvm::SIRegisterInfo::getRegUnitPressureSets</a></div><div class="ttdeci">const int * getRegUnitPressureSets(unsigned RegUnit) const override</div><div class="ttdef"><b>Definition</b> <a href="#l02886">SIRegisterInfo.cpp:2886</a></div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndex_html"><div class="ttname"><a href="classllvm_1_1SlotIndex.html">llvm::SlotIndex</a></div><div class="ttdoc">SlotIndex - An opaque wrapper around machine indexes.</div><div class="ttdef"><b>Definition</b> <a href="SlotIndexes_8h_source.html#l00082">SlotIndexes.h:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1SlotIndex_html_a5bcdd85778add4287db384472cde8acd"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#a5bcdd85778add4287db384472cde8acd">llvm::SlotIndex::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this is a valid index.</div><div class="ttdef"><b>Definition</b> <a href="SlotIndexes_8h_source.html#l00150">SlotIndexes.h:150</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition</b> <a href="StringRef_8h_source.html#l00058">StringRef.h:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number.</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00072">TargetRegisterInfo.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_ab67affb87d0ac718bdda5ebe40a7327d"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">llvm::TargetRegisterClass::MC</a></div><div class="ttdeci">const MCRegisterClass * MC</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00052">TargetRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_abee1c3236731101b249f6eeffd8cd7ba"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">llvm::TargetRegisterClass::hasSuperClassEq</a></div><div class="ttdeci">bool hasSuperClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a super-class of or equal to this class.</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00139">TargetRegisterInfo.h:139</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a7bfa77f06f5334b1488db754fd694959"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a7bfa77f06f5334b1488db754fd694959">llvm::TargetRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;) const</div><div class="ttdoc">Returns the largest super class of RC that is legal to use in the current sub-target and has the same...</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00788">TargetRegisterInfo.h:788</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_ab5e5e73c5c13ca2211e1d365363e4170"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ab5e5e73c5c13ca2211e1d365363e4170">llvm::TargetRegisterInfo::shouldRealignStack</a></div><div class="ttdeci">virtual bool shouldRealignStack(const MachineFunction &amp;MF) const</div><div class="ttdoc">True if storage within the function requires the stack pointer to be aligned more than the normal cal...</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8cpp_source.html#l00483">TargetRegisterInfo.cpp:483</a></div></div>
<div class="ttc" id="aclassllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users.</div><div class="ttdef"><b>Definition</b> <a href="Use_8h_source.html#l00043">Use.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1VNInfo_html"><div class="ttname"><a href="classllvm_1_1VNInfo.html">llvm::VNInfo</a></div><div class="ttdoc">VNInfo - Value Number Information.</div><div class="ttdef"><b>Definition</b> <a href="LiveInterval_8h_source.html#l00053">LiveInterval.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l01392">CommandLine.h:1394</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html">llvm::ilist_node_impl</a></div><div class="ttdoc">Implementation for an ilist node.</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00040">ilist_node.h:40</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="anamespaceAMDGPU_html"><div class="ttname"><a href="namespaceAMDGPU.html">AMDGPU</a></div><div class="ttdef"><b>Definition</b> <a href="AMDGPUReplaceLDSUseWithPointer_8cpp_source.html#l00114">AMDGPUReplaceLDSUseWithPointer.cpp:114</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_ad2bb11af852429dbe3d8417c3db6a873aec164f45437d8827346f2d8ec645479a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#ad2bb11af852429dbe3d8417c3db6a873aec164f45437d8827346f2d8ec645479a">llvm::AMDGPUAS::PRIVATE_ADDRESS</a></div><div class="ttdeci">@ PRIVATE_ADDRESS</div><div class="ttdoc">Address space for private memory.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPU_8h_source.html#l00373">AMDGPU.h:373</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2c49a690cf18ca46eda313ffdfe93ac5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2c49a690cf18ca46eda313ffdfe93ac5">llvm::AMDGPU::getFlatScratchInstSVfromSS</a></div><div class="ttdeci">LLVM_READONLY int getFlatScratchInstSVfromSS(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a328299d8f8d9100f6eaadc2bbf13ba43"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a328299d8f8d9100f6eaadc2bbf13ba43">llvm::AMDGPU::getFlatScratchInstSTfromSS</a></div><div class="ttdeci">LLVM_READONLY int getFlatScratchInstSTfromSS(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4d8680fb761cf1d88232de86f8fcecba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">llvm::AMDGPU::getRegBitWidth</a></div><div class="ttdeci">unsigned getRegBitWidth(unsigned RCID)</div><div class="ttdoc">Get the size in bits of a register from the register class RC.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01980">AMDGPUBaseInfo.cpp:1980</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5c4e292db193538fa8ef82438d1ca2e2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5c4e292db193538fa8ef82438d1ca2e2">llvm::AMDGPU::getFlatScratchInstSVfromSVS</a></div><div class="ttdeci">LLVM_READONLY int getFlatScratchInstSVfromSVS(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a79ce723bbdcb8a66b32fec6499ecd9f9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">llvm::AMDGPU::isInlinableLiteral32</a></div><div class="ttdeci">bool isInlinableLiteral32(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02113">AMDGPUBaseInfo.cpp:2113</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9">llvm::AMDGPU::OPERAND_REG_IMM_FIRST</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FIRST</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00194">SIDefines.h:194</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">llvm::AMDGPU::OPERAND_SRC_FIRST</a></div><div class="ttdeci">@ OPERAND_SRC_FIRST</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00203">SIDefines.h:203</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FIRST</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FIRST</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00200">SIDefines.h:200</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7">llvm::AMDGPU::OPERAND_REG_INLINE_AC_LAST</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_LAST</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00201">SIDefines.h:201</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640">llvm::AMDGPU::OPERAND_REG_IMM_LAST</a></div><div class="ttdeci">@ OPERAND_REG_IMM_LAST</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00195">SIDefines.h:195</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">llvm::AMDGPU::OPERAND_SRC_LAST</a></div><div class="ttdeci">@ OPERAND_SRC_LAST</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00204">SIDefines.h:204</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a37e468bbd7e08b207208b08d875c3ea3a4f9824c54cfd32b3e38c01d5331f318b"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a37e468bbd7e08b207208b08d875c3ea3a4f9824c54cfd32b3e38c01d5331f318b">llvm::CallingConv::AMDGPU_Gfx</a></div><div class="ttdeci">@ AMDGPU_Gfx</div><div class="ttdoc">Calling convention used for AMD graphics targets.</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00250">CallingConv.h:250</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a37e468bbd7e08b207208b08d875c3ea3a94ec9273479164e4aec1d5d91b71dc85"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a37e468bbd7e08b207208b08d875c3ea3a94ec9273479164e4aec1d5d91b71dc85">llvm::CallingConv::Cold</a></div><div class="ttdeci">@ Cold</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00048">CallingConv.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a37e468bbd7e08b207208b08d875c3ea3abc8e2ee40a84687a9e12fd08784b87ba"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a37e468bbd7e08b207208b08d875c3ea3abc8e2ee40a84687a9e12fd08784b87ba">llvm::CallingConv::Fast</a></div><div class="ttdeci">@ Fast</div><div class="ttdoc">Fast - This calling convention attempts to make calls as fast as possible (e.g.</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00042">CallingConv.h:42</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a37e468bbd7e08b207208b08d875c3ea3afd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a37e468bbd7e08b207208b08d875c3ea3afd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdeci">@ C</div><div class="ttdoc">C - The default llvm calling convention, compatible with C.</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a3910eaffb19f60ad7bb40f87ec40b8c5a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdeci">@ Implicit</div><div class="ttdoc">Not emitted register (e.g. carry, or temporary result).</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a3910eaffb19f60ad7bb40f87ec40b8c5a833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdeci">@ ImplicitDefine</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00063">MachineInstrBuilder.h:63</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a3910eaffb19f60ad7bb40f87ec40b8c5a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdeci">@ Kill</div><div class="ttdoc">The last use of a register.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a3910eaffb19f60ad7bb40f87ec40b8c5ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdeci">@ Undef</div><div class="ttdoc">Value of the register doesn't matter.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00052">MachineInstrBuilder.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a3910eaffb19f60ad7bb40f87ec40b8c5acff74dc04327bef6824ecb2e3648d0f0"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a3910eaffb19f60ad7bb40f87ec40b8c5acff74dc04327bef6824ecb2e3648d0f0">llvm::RegState::ImplicitKill</a></div><div class="ttdeci">@ ImplicitKill</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00065">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a122b573ea192ef8eeb1baf04c298db6da9a72e6ffd62dc38f5f4b7fd3e1f778da"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a122b573ea192ef8eeb1baf04c298db6da9a72e6ffd62dc38f5f4b7fd3e1f778da">llvm::SIInstrFlags::FlatScratch</a></div><div class="ttdeci">@ FlatScratch</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00123">SIDefines.h:123</a></div></div>
<div class="ttc" id="anamespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">llvm::TargetStackID::SGPRSpill</a></div><div class="ttdeci">@ SGPRSpill</div><div class="ttdef"><b>Definition</b> <a href="TargetFrameLowering_8h_source.html#l00029">TargetFrameLowering.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be">llvm::cl::ReallyHidden</a></div><div class="ttdeci">@ ReallyHidden</div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00141">CommandLine.h:140</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_ac12e6a8f3a1b511f0dee2ed6de0ae806"><div class="ttname"><a href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00432">CommandLine.h:432</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition</b> <a href="Dwarf_8h_source.html#l00472">Dwarf.h:472</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef"><div class="ttname"><a href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::ThreadPriority::Low</a></div><div class="ttdeci">@ Low</div><div class="ttdoc">Lower the current thread's priority such that it does not affect foreground tasks significantly.</div></div>
<div class="ttc" id="anamespacellvm_html_a469101ea87b8b432a1b4f7935c97f35c"><div class="ttname"><a href="namespacellvm.html#a469101ea87b8b432a1b4f7935c97f35c">llvm::reverse</a></div><div class="ttdeci">auto reverse(ContainerTy &amp;&amp;C, std::enable_if_t&lt; has_rbegin&lt; ContainerTy &gt;::value &gt; *=nullptr)</div><div class="ttdef"><b>Definition</b> <a href="STLExtras_8h_source.html#l00380">STLExtras.h:380</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f17e43606069ef1c8466aa59f86db20"><div class="ttname"><a href="namespacellvm.html#a7f17e43606069ef1c8466aa59f86db20">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element.</div><div class="ttdef"><b>Definition</b> <a href="ArrayRef_8h_source.html#l00475">ArrayRef.h:475</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00145">Error.cpp:145</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa5e4d7acf58e87826a15b94d37144f2b"><div class="ttname"><a href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">llvm::getDefRegState</a></div><div class="ttdeci">unsigned getDefRegState(bool B)</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00502">MachineInstrBuilder.h:502</a></div></div>
<div class="ttc" id="anamespacellvm_html_aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9"><div class="ttname"><a href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">llvm::RecurKind::Add</a></div><div class="ttdeci">@ Add</div><div class="ttdoc">Sum of integers.</div></div>
<div class="ttc" id="anamespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00508">MachineInstrBuilder.h:508</a></div></div>
<div class="ttc" id="anamespacellvm_html_aad72cfbb210808985a9dc19f4e5d8542"><div class="ttname"><a href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition</b> <a href="MCRegister_8h_source.html#l00021">MCRegister.h:21</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab7530cd22b8952cb41774507dd40c6f3ace2c8aed9c2fa0cfbed56cbda4d8bf07"><div class="ttname"><a href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ace2c8aed9c2fa0cfbed56cbda4d8bf07">llvm::ReplacementType::Empty</a></div><div class="ttdeci">@ Empty</div></div>
<div class="ttc" id="anamespacellvm_html_abc08edd3ca31ae54f1a794719c4c153c"><div class="ttname"><a href="namespacellvm.html#abc08edd3ca31ae54f1a794719c4c153c">llvm::call_once</a></div><div class="ttdeci">void call_once(once_flag &amp;flag, Function &amp;&amp;F, Args &amp;&amp;... ArgList)</div><div class="ttdoc">Execute the function specified as a parameter once.</div><div class="ttdef"><b>Definition</b> <a href="Threading_8h_source.html#l00087">Threading.h:87</a></div></div>
<div class="ttc" id="anamespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00328">MachineInstrBuilder.h:328</a></div></div>
<div class="ttc" id="anamespacellvm_html_abee0df5f7f703bb4462aba260ba0a60f"><div class="ttname"><a href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">llvm::BitWidth</a></div><div class="ttdeci">constexpr unsigned BitWidth</div><div class="ttdef"><b>Definition</b> <a href="BitmaskEnum_8h_source.html#l00147">BitmaskEnum.h:147</a></div></div>
<div class="ttc" id="anamespacellvm_html_acd6aa057934751aaac54e5c18bcc18eb"><div class="ttname"><a href="namespacellvm.html#acd6aa057934751aaac54e5c18bcc18eb">llvm::commonAlignment</a></div><div class="ttdeci">Align commonAlignment(Align A, uint64_t Offset)</div><div class="ttdoc">Returns the alignment that satisfies both alignments.</div><div class="ttdef"><b>Definition</b> <a href="Alignment_8h_source.html#l00213">Alignment.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad9be86c95736bfa4bb0dc52322a0002a"><div class="ttname"><a href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">llvm::alignDown</a></div><div class="ttdeci">uint64_t alignDown(uint64_t Value, uint64_t Align, uint64_t Skew=0)</div><div class="ttdoc">Returns the largest uint64_t less than or equal to Value and is Skew mod Align.</div><div class="ttdef"><b>Definition</b> <a href="MathExtras_8h_source.html#l00793">MathExtras.h:793</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d"><div class="ttname"><a href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">llvm::Data</a></div><div class="ttdeci">@ Data</div><div class="ttdef"><b>Definition</b> <a href="SIMachineScheduler_8h_source.html#l00056">SIMachineScheduler.h:55</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition</b> <a href="LaneBitmask_8h_source.html#l00040">LaneBitmask.h:40</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands,...</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00039">MachineMemOperand.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html_ad8ce1aee13dbdcc05d20284a30e83170"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">llvm::MachinePointerInfo::getFixedStack</a></div><div class="ttdeci">static MachinePointerInfo getFixedStack(MachineFunction &amp;MF, int FI, int64_t Offset=0)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the specified FrameIndex.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8cpp_source.html#l01006">MachineOperand.cpp:1006</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_1_1PerVGPRData_html"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html">llvm::SGPRSpillBuilder::PerVGPRData</a></div><div class="ttdef"><b>Definition</b> <a href="#l00073">SIRegisterInfo.cpp:73</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_1_1PerVGPRData_html_a2c6d1db9de20d6d2d9378168616e69e7"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a2c6d1db9de20d6d2d9378168616e69e7">llvm::SGPRSpillBuilder::PerVGPRData::VGPRLanes</a></div><div class="ttdeci">int64_t VGPRLanes</div><div class="ttdef"><b>Definition</b> <a href="#l00076">SIRegisterInfo.cpp:76</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_1_1PerVGPRData_html_a7464445d424c1a3b268a3f379dc2a96c"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a7464445d424c1a3b268a3f379dc2a96c">llvm::SGPRSpillBuilder::PerVGPRData::NumVGPRs</a></div><div class="ttdeci">unsigned NumVGPRs</div><div class="ttdef"><b>Definition</b> <a href="#l00075">SIRegisterInfo.cpp:75</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_1_1PerVGPRData_html_a849f65bee0c61102ca7baaf87c1072ba"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html#a849f65bee0c61102ca7baaf87c1072ba">llvm::SGPRSpillBuilder::PerVGPRData::PerVGPR</a></div><div class="ttdeci">unsigned PerVGPR</div><div class="ttdef"><b>Definition</b> <a href="#l00074">SIRegisterInfo.cpp:74</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html">llvm::SGPRSpillBuilder</a></div><div class="ttdef"><b>Definition</b> <a href="#l00072">SIRegisterInfo.cpp:72</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a1181ec84c08b8b5aa563db567163a48a"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a1181ec84c08b8b5aa563db567163a48a">llvm::SGPRSpillBuilder::setMI</a></div><div class="ttdeci">void setMI(MachineBasicBlock *NewMBB, MachineBasicBlock::iterator NewMI)</div><div class="ttdef"><b>Definition</b> <a href="#l00310">SIRegisterInfo.cpp:310</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a13301cdc7cdfed3dd8f993e0f1b9d359"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">llvm::SGPRSpillBuilder::SplitParts</a></div><div class="ttdeci">ArrayRef&lt; int16_t &gt; SplitParts</div><div class="ttdef"><b>Definition</b> <a href="#l00082">SIRegisterInfo.cpp:82</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a14a8c1a800cbdea3d1f0815817a73241"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">llvm::SGPRSpillBuilder::TmpVGPRLive</a></div><div class="ttdeci">bool TmpVGPRLive</div><div class="ttdef"><b>Definition</b> <a href="#l00094">SIRegisterInfo.cpp:94</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a1aec2625932d694fc229189a21239233"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">llvm::SGPRSpillBuilder::MFI</a></div><div class="ttdeci">SIMachineFunctionInfo &amp; MFI</div><div class="ttdef"><b>Definition</b> <a href="#l00104">SIRegisterInfo.cpp:104</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a25f41f0ca74f2026ead9ed683f10e6b3"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">llvm::SGPRSpillBuilder::TmpVGPR</a></div><div class="ttdeci">Register TmpVGPR</div><div class="ttdef"><b>Definition</b> <a href="#l00090">SIRegisterInfo.cpp:90</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a35d6d8a3367d6ef42ec184b84213ea52"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a35d6d8a3367d6ef42ec184b84213ea52">llvm::SGPRSpillBuilder::SGPRSpillBuilder</a></div><div class="ttdeci">SGPRSpillBuilder(const SIRegisterInfo &amp;TRI, const SIInstrInfo &amp;TII, bool IsWave32, MachineBasicBlock::iterator MI, int Index, RegScavenger *RS)</div><div class="ttdef"><b>Definition</b> <a href="#l00112">SIRegisterInfo.cpp:112</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a3dad77acf1d0d82ccf87ce2f27d4ea26"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">llvm::SGPRSpillBuilder::IsWave32</a></div><div class="ttdeci">bool IsWave32</div><div class="ttdef"><b>Definition</b> <a href="#l00107">SIRegisterInfo.cpp:107</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a4a1143f3929f3258aebb54b4bef12082"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a4a1143f3929f3258aebb54b4bef12082">llvm::SGPRSpillBuilder::SGPRSpillBuilder</a></div><div class="ttdeci">SGPRSpillBuilder(const SIRegisterInfo &amp;TRI, const SIInstrInfo &amp;TII, bool IsWave32, MachineBasicBlock::iterator MI, Register Reg, bool IsKill, int Index, RegScavenger *RS)</div><div class="ttdef"><b>Definition</b> <a href="#l00118">SIRegisterInfo.cpp:118</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a4f42bfbae88439434bea393b10aaf453"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a4f42bfbae88439434bea393b10aaf453">llvm::SGPRSpillBuilder::MovOpc</a></div><div class="ttdeci">unsigned MovOpc</div><div class="ttdef"><b>Definition</b> <a href="#l00109">SIRegisterInfo.cpp:109</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a4f912e4c6f99e1bf50c66ee8fb26ed2a"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">llvm::SGPRSpillBuilder::IsKill</a></div><div class="ttdeci">bool IsKill</div><div class="ttdef"><b>Definition</b> <a href="#l00084">SIRegisterInfo.cpp:84</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a56a1d04bcd3219469b87445ae2df358d"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">llvm::SGPRSpillBuilder::RS</a></div><div class="ttdeci">RegScavenger * RS</div><div class="ttdef"><b>Definition</b> <a href="#l00101">SIRegisterInfo.cpp:101</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a6bcb85b82e6330375b977191fef41e2b"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">llvm::SGPRSpillBuilder::DL</a></div><div class="ttdeci">const DebugLoc &amp; DL</div><div class="ttdef"><b>Definition</b> <a href="#l00085">SIRegisterInfo.cpp:85</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a780ff1cb44df81c9895eb346779f6413"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">llvm::SGPRSpillBuilder::NotOpc</a></div><div class="ttdeci">unsigned NotOpc</div><div class="ttdef"><b>Definition</b> <a href="#l00110">SIRegisterInfo.cpp:110</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a7e90539a43522b18b79c504b88d0de69"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a7e90539a43522b18b79c504b88d0de69">llvm::SGPRSpillBuilder::Index</a></div><div class="ttdeci">int Index</div><div class="ttdef"><b>Definition</b> <a href="#l00098">SIRegisterInfo.cpp:98</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a941b8646dc54e403a97acfb1ee56d774"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a941b8646dc54e403a97acfb1ee56d774">llvm::SGPRSpillBuilder::restore</a></div><div class="ttdeci">void restore()</div><div class="ttdef"><b>Definition</b> <a href="#l00246">SIRegisterInfo.cpp:246</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a954666a1d726bbc08a503d36255d694a"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a954666a1d726bbc08a503d36255d694a">llvm::SGPRSpillBuilder::getPerVGPRData</a></div><div class="ttdeci">PerVGPRData getPerVGPRData()</div><div class="ttdef"><b>Definition</b> <a href="#l00144">SIRegisterInfo.cpp:144</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_a9e4b5821346b3350405938b27005449e"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">llvm::SGPRSpillBuilder::TmpVGPRIndex</a></div><div class="ttdeci">int TmpVGPRIndex</div><div class="ttdef"><b>Definition</b> <a href="#l00092">SIRegisterInfo.cpp:92</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_aa29651d0ae788b6421aaf620050ee9fc"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">llvm::SGPRSpillBuilder::MI</a></div><div class="ttdeci">MachineBasicBlock::iterator MI</div><div class="ttdef"><b>Definition</b> <a href="#l00081">SIRegisterInfo.cpp:81</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_aa489971d1ac1b2f41d39d0d736f79266"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">llvm::SGPRSpillBuilder::ExecReg</a></div><div class="ttdeci">Register ExecReg</div><div class="ttdef"><b>Definition</b> <a href="#l00108">SIRegisterInfo.cpp:108</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_aa86a4d647e79dbdeb3d2d43ec301abcd"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#aa86a4d647e79dbdeb3d2d43ec301abcd">llvm::SGPRSpillBuilder::readWriteTmpVGPR</a></div><div class="ttdeci">void readWriteTmpVGPR(unsigned Offset, bool IsLoad)</div><div class="ttdef"><b>Definition</b> <a href="#l00287">SIRegisterInfo.cpp:287</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_ab20f270fc26f8636134d81b8f297d505"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">llvm::SGPRSpillBuilder::TRI</a></div><div class="ttdeci">const SIRegisterInfo &amp; TRI</div><div class="ttdef"><b>Definition</b> <a href="#l00106">SIRegisterInfo.cpp:106</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_ac7a43f1a8fe6945949f7ebaeec8bf9a7"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">llvm::SGPRSpillBuilder::NumSubRegs</a></div><div class="ttdeci">unsigned NumSubRegs</div><div class="ttdef"><b>Definition</b> <a href="#l00083">SIRegisterInfo.cpp:83</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_ac7c906625fab2baf872e16248962b859"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#ac7c906625fab2baf872e16248962b859">llvm::SGPRSpillBuilder::prepare</a></div><div class="ttdeci">void prepare()</div><div class="ttdef"><b>Definition</b> <a href="#l00165">SIRegisterInfo.cpp:165</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_ad37a50e8e31fa920654f835564ec022a"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">llvm::SGPRSpillBuilder::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdef"><b>Definition</b> <a href="#l00103">SIRegisterInfo.cpp:103</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_ad83a7a6b291c68ccc27722290777f333"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">llvm::SGPRSpillBuilder::MBB</a></div><div class="ttdeci">MachineBasicBlock * MBB</div><div class="ttdef"><b>Definition</b> <a href="#l00102">SIRegisterInfo.cpp:102</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_addf4f1853b616359f0800e0792b75e40"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">llvm::SGPRSpillBuilder::SuperReg</a></div><div class="ttdeci">Register SuperReg</div><div class="ttdef"><b>Definition</b> <a href="#l00080">SIRegisterInfo.cpp:80</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_ae16d5edd44c63fa9b686e5b94b931eb4"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">llvm::SGPRSpillBuilder::SavedExecReg</a></div><div class="ttdeci">Register SavedExecReg</div><div class="ttdef"><b>Definition</b> <a href="#l00096">SIRegisterInfo.cpp:96</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_ae46fbdc9694bcc2a7e842fbebea72d74"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">llvm::SGPRSpillBuilder::TII</a></div><div class="ttdeci">const SIInstrInfo &amp; TII</div><div class="ttdef"><b>Definition</b> <a href="#l00105">SIRegisterInfo.cpp:105</a></div></div>
<div class="ttc" id="astructllvm_1_1SGPRSpillBuilder_html_aff46ff3cb1f469b01f6171c8134934ca"><div class="ttname"><a href="structllvm_1_1SGPRSpillBuilder.html#aff46ff3cb1f469b01f6171c8134934ca">llvm::SGPRSpillBuilder::EltSize</a></div><div class="ttdeci">unsigned EltSize</div><div class="ttdef"><b>Definition</b> <a href="#l00099">SIRegisterInfo.cpp:99</a></div></div>
<div class="ttc" id="astructllvm_1_1SIRegisterInfo_1_1SpilledReg_html"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html">llvm::SIRegisterInfo::SpilledReg</a></div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00054">SIRegisterInfo.h:54</a></div></div>
<div class="ttc" id="astructllvm_1_1SIRegisterInfo_1_1SpilledReg_html_a392e9e21557d1a8adf34fc6935491a3f"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a392e9e21557d1a8adf34fc6935491a3f">llvm::SIRegisterInfo::SpilledReg::VGPR</a></div><div class="ttdeci">Register VGPR</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00055">SIRegisterInfo.h:55</a></div></div>
<div class="ttc" id="astructllvm_1_1SIRegisterInfo_1_1SpilledReg_html_a65cf1fba692ad301ceea8c481c864cba"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html#a65cf1fba692ad301ceea8c481c864cba">llvm::SIRegisterInfo::SpilledReg::Lane</a></div><div class="ttdeci">int Lane</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00056">SIRegisterInfo.h:56</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00405">CommandLine.h:405</a></div></div>
<div class="ttc" id="astructllvm_1_1once__flag_html"><div class="ttname"><a href="structllvm_1_1once__flag.html">llvm::once_flag</a></div><div class="ttdoc">The llvm::once_flag structure.</div><div class="ttdef"><b>Definition</b> <a href="Threading_8h_source.html#l00068">Threading.h:68</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 21:58:04 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
