vendor_name = ModelSim
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/redlaser_control.v
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/ioppinteg_mult.qip
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/ioppinteg_mult.v
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/timing.v
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/spi_ctrl.v
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/spi.v
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/address.v
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/pwm_mult.qip
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/pwm_mult.v
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/pwm_div.qip
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/pwm_div.v
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/pll.qip
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/pll.v
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/ram.qip
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/ram.v
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/500W.sdc
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/ccs_sw_ctl.v
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/ang_spi_ctl.v
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/wmt_detect.v
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/ang_kdaset_mult.qip
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/ang_kdaset_mult.v
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/test_tlpw.stp
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/stp1.stp
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/stp2.stp
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/500W1200W.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/pll_altpll.v
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/mult_9en.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/lpm_divide_ups.tdf
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/sign_div_unsign_0mh.tdf
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/alt_u_div_k7f.tdf
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/add_sub_7pc.tdf
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/add_sub_8pc.tdf
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/mult_jfn.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/altsyncram_n8s1.tdf
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/mult_sfn.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_transition_detector.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_gap_detector.vhd
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/altsyncram_8u14.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/mux_rsc.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/declut.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/decode_dvf.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/cntr_1fi.tdf
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/cmpr_qgc.tdf
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/cntr_g9j.tdf
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/cntr_egi.tdf
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/cmpr_rgc.tdf
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/cntr_23j.tdf
source_file = 1, C:/lxs/2_FPGA_800W_2018_8_14/db/cmpr_ngc.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
design_name = timing
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0, timing, 1
instance = comp, \opp_ad_sclk~output , opp_ad_sclk~output, timing, 1
instance = comp, \ang_ad_sclk~output , ang_ad_sclk~output, timing, 1
instance = comp, \ccs1_sclk~output , ccs1_sclk~output, timing, 1
instance = comp, \ccs1_da_mosi~output , ccs1_da_mosi~output, timing, 1
instance = comp, \ccs2_sclk~output , ccs2_sclk~output, timing, 1
instance = comp, \ccs2_da_mosi~output , ccs2_da_mosi~output, timing, 1
instance = comp, \fsmc_data_irq_o~output , fsmc_data_irq_o~output, timing, 1
instance = comp, \fsmc_full_irq_o~output , fsmc_full_irq_o~output, timing, 1
instance = comp, \fsmc_chg_irq_o~output , fsmc_chg_irq_o~output, timing, 1
instance = comp, \err_out_o~output , err_out_o~output, timing, 1
instance = comp, \mpwr_en_o~output , mpwr_en_o~output, timing, 1
instance = comp, \opp_ad_ncs~output , opp_ad_ncs~output, timing, 1
instance = comp, \ang_ad_ncs~output , ang_ad_ncs~output, timing, 1
instance = comp, \ccs_ad_chsel1~output , ccs_ad_chsel1~output, timing, 1
instance = comp, \ccs_ad_chsel2~output , ccs_ad_chsel2~output, timing, 1
instance = comp, \ccs_sw1_3_o~output , ccs_sw1_3_o~output, timing, 1
instance = comp, \ccs_sw4_6_o~output , ccs_sw4_6_o~output, timing, 1
instance = comp, \ccs1_da_nsync~output , ccs1_da_nsync~output, timing, 1
instance = comp, \ccs1_ad_ncs~output , ccs1_ad_ncs~output, timing, 1
instance = comp, \ccs2_da_nsync~output , ccs2_da_nsync~output, timing, 1
instance = comp, \ccs2_ad_ncs~output , ccs2_ad_ncs~output, timing, 1
instance = comp, \led_out1~output , led_out1~output, timing, 1
instance = comp, \led_out2~output , led_out2~output, timing, 1
instance = comp, \alarm_led~output , alarm_led~output, timing, 1
instance = comp, \fsmc_db[0]~output , fsmc_db[0]~output, timing, 1
instance = comp, \fsmc_db[1]~output , fsmc_db[1]~output, timing, 1
instance = comp, \fsmc_db[2]~output , fsmc_db[2]~output, timing, 1
instance = comp, \fsmc_db[3]~output , fsmc_db[3]~output, timing, 1
instance = comp, \fsmc_db[4]~output , fsmc_db[4]~output, timing, 1
instance = comp, \fsmc_db[5]~output , fsmc_db[5]~output, timing, 1
instance = comp, \fsmc_db[6]~output , fsmc_db[6]~output, timing, 1
instance = comp, \fsmc_db[7]~output , fsmc_db[7]~output, timing, 1
instance = comp, \fsmc_db[8]~output , fsmc_db[8]~output, timing, 1
instance = comp, \fsmc_db[9]~output , fsmc_db[9]~output, timing, 1
instance = comp, \fsmc_db[10]~output , fsmc_db[10]~output, timing, 1
instance = comp, \fsmc_db[11]~output , fsmc_db[11]~output, timing, 1
instance = comp, \fsmc_db[12]~output , fsmc_db[12]~output, timing, 1
instance = comp, \fsmc_db[13]~output , fsmc_db[13]~output, timing, 1
instance = comp, \fsmc_db[14]~output , fsmc_db[14]~output, timing, 1
instance = comp, \fsmc_db[15]~output , fsmc_db[15]~output, timing, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, timing, 1
instance = comp, \clk_in~input , clk_in~input, timing, 1
instance = comp, \pll1|altpll_component|auto_generated|pll1 , pll1|altpll_component|auto_generated|pll1, timing, 1
instance = comp, \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, timing, 1
instance = comp, \fsmc_db[12]~input , fsmc_db[12]~input, timing, 1
instance = comp, \rstn_i~input , rstn_i~input, timing, 1
instance = comp, \fsmc_addr[0]~input , fsmc_addr[0]~input, timing, 1
instance = comp, \fsmc_addr[1]~input , fsmc_addr[1]~input, timing, 1
instance = comp, \rx_buf_reg[8]~34 , rx_buf_reg[8]~34, timing, 1
instance = comp, \fsmc_addr[5]~input , fsmc_addr[5]~input, timing, 1
instance = comp, \fsmc_addr[3]~input , fsmc_addr[3]~input, timing, 1
instance = comp, \fsmc_addr[6]~input , fsmc_addr[6]~input, timing, 1
instance = comp, \fsmc_addr[7]~input , fsmc_addr[7]~input, timing, 1
instance = comp, \always53~1 , always53~1, timing, 1
instance = comp, \fsmc_addr[4]~input , fsmc_addr[4]~input, timing, 1
instance = comp, \fsmc_addr[2]~input , fsmc_addr[2]~input, timing, 1
instance = comp, \fsmc_csn~input , fsmc_csn~input, timing, 1
instance = comp, \fsmc_nrd~input , fsmc_nrd~input, timing, 1
instance = comp, \fsmc_nwr~input , fsmc_nwr~input, timing, 1
instance = comp, \always6~0 , always6~0, timing, 1
instance = comp, \ctrl_reg[8]~4 , ctrl_reg[8]~4, timing, 1
instance = comp, \ctrl_reg[8]~5 , ctrl_reg[8]~5, timing, 1
instance = comp, \ctrl_reg[12] , ctrl_reg[12], timing, 1
instance = comp, \fsmc_db[11]~input , fsmc_db[11]~input, timing, 1
instance = comp, \ctrl_reg[11]~feeder , ctrl_reg[11]~feeder, timing, 1
instance = comp, \ctrl_reg[11] , ctrl_reg[11], timing, 1
instance = comp, \SAMP_PASMOD~0 , SAMP_PASMOD~0, timing, 1
instance = comp, \fsmc_db[3]~input , fsmc_db[3]~input, timing, 1
instance = comp, \periodl_reg[0]~4 , periodl_reg[0]~4, timing, 1
instance = comp, \ang_spidata_buf_reg[2]~5 , ang_spidata_buf_reg[2]~5, timing, 1
instance = comp, \ang_thchg_nsamp_reg[8]~0 , ang_thchg_nsamp_reg[8]~0, timing, 1
instance = comp, \ang_thchg_nsamp_reg[3] , ang_thchg_nsamp_reg[3], timing, 1
instance = comp, \fsmc_db[4]~input , fsmc_db[4]~input, timing, 1
instance = comp, \ang_thchg_nsamp_reg[4] , ang_thchg_nsamp_reg[4], timing, 1
instance = comp, \fsmc_db[6]~input , fsmc_db[6]~input, timing, 1
instance = comp, \ang_thchg_nsamp_reg[6] , ang_thchg_nsamp_reg[6], timing, 1
instance = comp, \fsmc_db[7]~input , fsmc_db[7]~input, timing, 1
instance = comp, \ang_thchg_nsamp_reg[7] , ang_thchg_nsamp_reg[7], timing, 1
instance = comp, \fsmc_db[5]~input , fsmc_db[5]~input, timing, 1
instance = comp, \ang_thchg_nsamp_reg[5] , ang_thchg_nsamp_reg[5], timing, 1
instance = comp, \ShiftRight0~12 , ShiftRight0~12, timing, 1
instance = comp, \fsmc_db[0]~input , fsmc_db[0]~input, timing, 1
instance = comp, \ang_thchg_nsamp_reg[0] , ang_thchg_nsamp_reg[0], timing, 1
instance = comp, \fsmc_db[2]~input , fsmc_db[2]~input, timing, 1
instance = comp, \ang_thchg_nsamp_reg[2]~2 , ang_thchg_nsamp_reg[2]~2, timing, 1
instance = comp, \ang_thchg_nsamp_reg[2] , ang_thchg_nsamp_reg[2], timing, 1
instance = comp, \fsmc_db[1]~input , fsmc_db[1]~input, timing, 1
instance = comp, \ang_thchg_nsamp_reg[1] , ang_thchg_nsamp_reg[1], timing, 1
instance = comp, \ShiftRight0~98 , ShiftRight0~98, timing, 1
instance = comp, \ShiftLeft0~12 , ShiftLeft0~12, timing, 1
instance = comp, \ANG_SAMP_NUM[10] , ANG_SAMP_NUM[10], timing, 1
instance = comp, \ShiftRight0~29 , ShiftRight0~29, timing, 1
instance = comp, \ShiftLeft0~1 , ShiftLeft0~1, timing, 1
instance = comp, \ANG_SAMP_NUM[1] , ANG_SAMP_NUM[1], timing, 1
instance = comp, \always53~6 , always53~6, timing, 1
instance = comp, \fsmc_db[8]~input , fsmc_db[8]~input, timing, 1
instance = comp, \fsmc_db[9]~input , fsmc_db[9]~input, timing, 1
instance = comp, \config_ok~3 , config_ok~3, timing, 1
instance = comp, \config_ok~4 , config_ok~4, timing, 1
instance = comp, \perioduty_update_req~2 , perioduty_update_req~2, timing, 1
instance = comp, \fsmc_db[14]~input , fsmc_db[14]~input, timing, 1
instance = comp, \fsmc_db[13]~input , fsmc_db[13]~input, timing, 1
instance = comp, \fsmc_db[15]~input , fsmc_db[15]~input, timing, 1
instance = comp, \fsmc_db[10]~input , fsmc_db[10]~input, timing, 1
instance = comp, \config_ok~1 , config_ok~1, timing, 1
instance = comp, \config_ok~2 , config_ok~2, timing, 1
instance = comp, \config_ok~0 , config_ok~0, timing, 1
instance = comp, \config_ok~5 , config_ok~5, timing, 1
instance = comp, \config_ok~6 , config_ok~6, timing, 1
instance = comp, \idle_samperr_count[1][0]~120 , idle_samperr_count[1][0]~120, timing, 1
instance = comp, \rx_buf_reg[2]~35 , rx_buf_reg[2]~35, timing, 1
instance = comp, \err_check_reg[8]~4 , err_check_reg[8]~4, timing, 1
instance = comp, \err_check_reg[7] , err_check_reg[7], timing, 1
instance = comp, \count_idle[0]~16 , count_idle[0]~16, timing, 1
instance = comp, \Decoder3~0 , Decoder3~0, timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[0]~21 , ccs_sw_ctl1|duty_cnt_reg[0]~21, timing, 1
instance = comp, \perioduty_update_req~3 , perioduty_update_req~3, timing, 1
instance = comp, \perioduty_update_req~4 , perioduty_update_req~4, timing, 1
instance = comp, \perioduty_update_req~5 , perioduty_update_req~5, timing, 1
instance = comp, \periodl_reg[0]~feeder , periodl_reg[0]~feeder, timing, 1
instance = comp, \periodl_reg[0]~5 , periodl_reg[0]~5, timing, 1
instance = comp, \periodl_reg[0] , periodl_reg[0], timing, 1
instance = comp, \periodl_reg[1] , periodl_reg[1], timing, 1
instance = comp, \periodl_reg[2] , periodl_reg[2], timing, 1
instance = comp, \periodl_reg[3] , periodl_reg[3], timing, 1
instance = comp, \periodl_reg[4] , periodl_reg[4], timing, 1
instance = comp, \periodl_reg[5] , periodl_reg[5], timing, 1
instance = comp, \periodl_reg[6] , periodl_reg[6], timing, 1
instance = comp, \periodl_reg[7] , periodl_reg[7], timing, 1
instance = comp, \periodl_reg[8] , periodl_reg[8], timing, 1
instance = comp, \periodl_reg[9] , periodl_reg[9], timing, 1
instance = comp, \periodl_reg[10] , periodl_reg[10], timing, 1
instance = comp, \periodl_reg[11] , periodl_reg[11], timing, 1
instance = comp, \periodl_reg[12]~feeder , periodl_reg[12]~feeder, timing, 1
instance = comp, \periodl_reg[12] , periodl_reg[12], timing, 1
instance = comp, \periodl_reg[13] , periodl_reg[13], timing, 1
instance = comp, \periodl_reg[14]~feeder , periodl_reg[14]~feeder, timing, 1
instance = comp, \periodl_reg[14] , periodl_reg[14], timing, 1
instance = comp, \periodl_reg[15] , periodl_reg[15], timing, 1
instance = comp, \periodh_duty_reg[7] , periodh_duty_reg[7], timing, 1
instance = comp, \periodh_duty_reg[8] , periodh_duty_reg[8], timing, 1
instance = comp, \pwm_mult1|lpm_mult_component|auto_generated|mac_mult1 , pwm_mult1|lpm_mult_component|auto_generated|mac_mult1, timing, 1
instance = comp, \pwm_mult1|lpm_mult_component|auto_generated|mac_out2 , pwm_mult1|lpm_mult_component|auto_generated|mac_out2, timing, 1
instance = comp, \pwm_mult1|lpm_mult_component|auto_generated|mac_mult3 , pwm_mult1|lpm_mult_component|auto_generated|mac_mult3, timing, 1
instance = comp, \pwm_mult1|lpm_mult_component|auto_generated|mac_out4 , pwm_mult1|lpm_mult_component|auto_generated|mac_out4, timing, 1
instance = comp, \pwm_mult1|lpm_mult_component|auto_generated|op_1~0 , pwm_mult1|lpm_mult_component|auto_generated|op_1~0, timing, 1
instance = comp, \pwm_mult1|lpm_mult_component|auto_generated|op_1~2 , pwm_mult1|lpm_mult_component|auto_generated|op_1~2, timing, 1
instance = comp, \pwm_mult1|lpm_mult_component|auto_generated|op_1~4 , pwm_mult1|lpm_mult_component|auto_generated|op_1~4, timing, 1
instance = comp, \pwm_mult1|lpm_mult_component|auto_generated|op_1~6 , pwm_mult1|lpm_mult_component|auto_generated|op_1~6, timing, 1
instance = comp, \pwm_mult1|lpm_mult_component|auto_generated|op_1~8 , pwm_mult1|lpm_mult_component|auto_generated|op_1~8, timing, 1
instance = comp, \pwm_mult1|lpm_mult_component|auto_generated|op_1~10 , pwm_mult1|lpm_mult_component|auto_generated|op_1~10, timing, 1
instance = comp, \pwm_mult1|lpm_mult_component|auto_generated|op_1~12 , pwm_mult1|lpm_mult_component|auto_generated|op_1~12, timing, 1
instance = comp, \pwm_mult1|lpm_mult_component|auto_generated|op_1~14 , pwm_mult1|lpm_mult_component|auto_generated|op_1~14, timing, 1
instance = comp, \pwm_mult1|lpm_mult_component|auto_generated|op_1~16 , pwm_mult1|lpm_mult_component|auto_generated|op_1~16, timing, 1
instance = comp, \pwm_mult1|lpm_mult_component|auto_generated|op_1~18 , pwm_mult1|lpm_mult_component|auto_generated|op_1~18, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~0, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~10, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~0 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~0, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~1 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~1, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~3 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~3, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~0, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[61]~7 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[61]~7, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~9 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~9, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~5 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~5, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~0, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[62]~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[62]~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[70]~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[70]~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[69]~13 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[69]~13, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~14 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~14, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~10 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~10, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~0 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~0, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[78]~18 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[78]~18, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[77]~19 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[77]~19, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[76]~15 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[76]~15, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[75]~16 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[75]~16, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[74]~17 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[74]~17, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_1~1 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_1~1, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_1~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_1~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_1~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_1~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_1~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_1~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_1~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_1~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_1~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_1~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_1~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_1~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~22 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~22, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_2~1 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_2~1, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_2~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_2~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_2~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_2~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[86]~23 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[86]~23, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~20 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~20, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~21 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~21, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_2~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_2~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_2~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_2~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_2~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_2~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_2~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_2~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[92]~26 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[92]~26, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[91]~27 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[91]~27, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~1 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~1, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[94]~24 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[94]~24, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[93]~25 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[93]~25, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~29 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~29, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~30 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~30, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~31 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~31, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~1 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~1, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~28 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~28, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[110]~33 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[110]~33, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[109]~34 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[109]~34, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[108]~35 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[108]~35, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[107]~32 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[107]~32, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~1 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~1, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~38 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~38, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~39 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~39, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~36 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~36, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~37 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~37, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~1 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~1, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[123]~42 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[123]~42, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[126]~43 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[126]~43, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[125]~40 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[125]~40, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[124]~41 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[124]~41, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~1 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~1, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~46 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~46, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[134]~44 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[134]~44, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~45 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~45, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~47 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~47, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~1 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~1, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[141]~49 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[141]~49, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[142]~48 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[142]~48, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[140]~50 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[140]~50, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[139]~51 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[139]~51, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[150]~53 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[150]~53, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[149]~54 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[149]~54, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[148]~55 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[148]~55, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[147]~52 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[147]~52, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[158]~58 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[158]~58, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~59 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~59, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[156]~56 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[156]~56, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[155]~57 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[155]~57, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_12~1 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_12~1, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_12~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_12~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_12~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_12~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_12~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_12~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_12~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_12~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_12~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_12~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_12~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_12~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_13~1 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_13~1, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_13~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_13~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~63 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~63, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[165]~60 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[165]~60, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[164]~61 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[164]~61, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[163]~62 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[163]~62, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_13~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_13~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_13~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_13~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_13~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_13~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_13~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_13~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_13~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_13~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[171]~67 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[171]~67, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_14~1 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_14~1, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_14~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_14~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_14~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_14~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[174]~64 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[174]~64, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[173]~65 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[173]~65, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[172]~66 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[172]~66, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_14~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_14~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_14~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_14~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_14~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_14~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_14~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_14~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[180]~70 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[180]~70, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[179]~71 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[179]~71, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_15~1 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_15~1, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_15~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_15~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_15~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_15~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_15~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_15~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[182]~68 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[182]~68, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[181]~69 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[181]~69, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_15~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_15~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_15~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_15~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_15~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_15~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[189]~74 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[189]~74, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[188]~75 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[188]~75, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[187]~72 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[187]~72, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_16~1 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_16~1, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_16~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_16~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_16~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_16~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_16~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_16~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_16~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_16~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[190]~73 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[190]~73, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_16~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_16~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_16~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_16~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[198]~78 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[198]~78, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[197]~79 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[197]~79, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[196]~76 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[196]~76, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[195]~77 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[195]~77, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~1 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~1, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[205]~80 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[205]~80, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[206]~83 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[206]~83, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[204]~81 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[204]~81, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[203]~82 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[203]~82, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_18~1 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_18~1, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_18~2 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_18~2, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_18~4 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_18~4, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_18~6 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_18~6, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_18~8 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_18~8, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_18~11 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_18~11, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_18~12 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|op_18~12, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[214]~84 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[214]~84, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[213]~85 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[213]~85, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[212]~86 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[212]~86, timing, 1
instance = comp, \pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[211]~87 , pwm_div1|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[211]~87, timing, 1
instance = comp, \duty_count_reg[0]~2 , duty_count_reg[0]~2, timing, 1
instance = comp, \duty_count_reg[0]~4 , duty_count_reg[0]~4, timing, 1
instance = comp, \duty_count_reg[0]~6 , duty_count_reg[0]~6, timing, 1
instance = comp, \duty_count_reg[0]~8 , duty_count_reg[0]~8, timing, 1
instance = comp, \duty_count_reg[0]~10 , duty_count_reg[0]~10, timing, 1
instance = comp, \duty_count_reg[0]~12 , duty_count_reg[0]~12, timing, 1
instance = comp, \duty_count_reg[0]~13 , duty_count_reg[0]~13, timing, 1
instance = comp, \count_dutycal_delay[0]~2 , count_dutycal_delay[0]~2, timing, 1
instance = comp, \count_dutycal_delay[0] , count_dutycal_delay[0], timing, 1
instance = comp, \duty_count_reg[20]~16 , duty_count_reg[20]~16, timing, 1
instance = comp, \count_dutycal_delay[2]~0 , count_dutycal_delay[2]~0, timing, 1
instance = comp, \count_dutycal_delay[2] , count_dutycal_delay[2], timing, 1
instance = comp, \cal_duty_sta~8 , cal_duty_sta~8, timing, 1
instance = comp, \cal_duty_sta.CAL_DUTY_DELAY , cal_duty_sta.CAL_DUTY_DELAY, timing, 1
instance = comp, \cal_duty_sta~9 , cal_duty_sta~9, timing, 1
instance = comp, \count_dutycal_delay[1]~1 , count_dutycal_delay[1]~1, timing, 1
instance = comp, \count_dutycal_delay[1] , count_dutycal_delay[1], timing, 1
instance = comp, \duty_count_reg[20]~15 , duty_count_reg[20]~15, timing, 1
instance = comp, \duty_count_reg[0] , duty_count_reg[0], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[0]~feeder , ccs_sw_ctl1|duty_count_reg[0]~feeder, timing, 1
instance = comp, \periodh_duty_reg[11]~_Duplicate_1 , periodh_duty_reg[11]~_Duplicate_1, timing, 1
instance = comp, \period_count_reg[20]~feeder , period_count_reg[20]~feeder, timing, 1
instance = comp, \period_count_reg[20] , period_count_reg[20], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[20] , ccs_sw_ctl1|period_count_reg[20], timing, 1
instance = comp, \periodh_duty_reg[10]~_Duplicate_1 , periodh_duty_reg[10]~_Duplicate_1, timing, 1
instance = comp, \period_count_reg[19]~feeder , period_count_reg[19]~feeder, timing, 1
instance = comp, \period_count_reg[19] , period_count_reg[19], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[19]~feeder , ccs_sw_ctl1|period_count_reg[19]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[19] , ccs_sw_ctl1|period_count_reg[19], timing, 1
instance = comp, \periodh_duty_reg[9]~_Duplicate_1 , periodh_duty_reg[9]~_Duplicate_1, timing, 1
instance = comp, \period_count_reg[18]~feeder , period_count_reg[18]~feeder, timing, 1
instance = comp, \period_count_reg[18] , period_count_reg[18], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[18]~feeder , ccs_sw_ctl1|period_count_reg[18]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[18] , ccs_sw_ctl1|period_count_reg[18], timing, 1
instance = comp, \period_count_reg[17] , period_count_reg[17], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[17] , ccs_sw_ctl1|period_count_reg[17], timing, 1
instance = comp, \period_count_reg[15]~feeder , period_count_reg[15]~feeder, timing, 1
instance = comp, \period_count_reg[15] , period_count_reg[15], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[15]~feeder , ccs_sw_ctl1|period_count_reg[15]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[15] , ccs_sw_ctl1|period_count_reg[15], timing, 1
instance = comp, \period_count_reg[14]~feeder , period_count_reg[14]~feeder, timing, 1
instance = comp, \period_count_reg[14] , period_count_reg[14], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[14] , ccs_sw_ctl1|period_count_reg[14], timing, 1
instance = comp, \period_count_reg[3]~feeder , period_count_reg[3]~feeder, timing, 1
instance = comp, \period_count_reg[3] , period_count_reg[3], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[3]~feeder , ccs_sw_ctl1|period_count_reg[3]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[3] , ccs_sw_ctl1|period_count_reg[3], timing, 1
instance = comp, \period_count_reg[2]~feeder , period_count_reg[2]~feeder, timing, 1
instance = comp, \period_count_reg[2] , period_count_reg[2], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[2]~feeder , ccs_sw_ctl1|period_count_reg[2]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[2] , ccs_sw_ctl1|period_count_reg[2], timing, 1
instance = comp, \period_count_reg[1]~feeder , period_count_reg[1]~feeder, timing, 1
instance = comp, \period_count_reg[1] , period_count_reg[1], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[1] , ccs_sw_ctl1|period_count_reg[1], timing, 1
instance = comp, \period_count_reg[4]~feeder , period_count_reg[4]~feeder, timing, 1
instance = comp, \period_count_reg[4] , period_count_reg[4], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[4]~feeder , ccs_sw_ctl1|period_count_reg[4]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[4] , ccs_sw_ctl1|period_count_reg[4], timing, 1
instance = comp, \ccs_sw_ctl1|Equal2~5 , ccs_sw_ctl1|Equal2~5, timing, 1
instance = comp, \period_count_reg[0]~feeder , period_count_reg[0]~feeder, timing, 1
instance = comp, \period_count_reg[0] , period_count_reg[0], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[0] , ccs_sw_ctl1|period_count_reg[0], timing, 1
instance = comp, \period_count_reg[7]~feeder , period_count_reg[7]~feeder, timing, 1
instance = comp, \period_count_reg[7] , period_count_reg[7], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[7]~feeder , ccs_sw_ctl1|period_count_reg[7]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[7] , ccs_sw_ctl1|period_count_reg[7], timing, 1
instance = comp, \period_count_reg[6]~feeder , period_count_reg[6]~feeder, timing, 1
instance = comp, \period_count_reg[6] , period_count_reg[6], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[6]~feeder , ccs_sw_ctl1|period_count_reg[6]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[6] , ccs_sw_ctl1|period_count_reg[6], timing, 1
instance = comp, \period_count_reg[5]~feeder , period_count_reg[5]~feeder, timing, 1
instance = comp, \period_count_reg[5] , period_count_reg[5], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[5] , ccs_sw_ctl1|period_count_reg[5], timing, 1
instance = comp, \period_count_reg[8] , period_count_reg[8], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[8]~feeder , ccs_sw_ctl1|period_count_reg[8]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[8] , ccs_sw_ctl1|period_count_reg[8], timing, 1
instance = comp, \ccs_sw_ctl1|Equal2~3 , ccs_sw_ctl1|Equal2~3, timing, 1
instance = comp, \period_count_reg[16]~feeder , period_count_reg[16]~feeder, timing, 1
instance = comp, \period_count_reg[16] , period_count_reg[16], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[16] , ccs_sw_ctl1|period_count_reg[16], timing, 1
instance = comp, \period_count_reg[13] , period_count_reg[13], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[13] , ccs_sw_ctl1|period_count_reg[13], timing, 1
instance = comp, \ccs_sw_ctl1|Equal2~1 , ccs_sw_ctl1|Equal2~1, timing, 1
instance = comp, \period_count_reg[12] , period_count_reg[12], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[12]~feeder , ccs_sw_ctl1|period_count_reg[12]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[12] , ccs_sw_ctl1|period_count_reg[12], timing, 1
instance = comp, \period_count_reg[11] , period_count_reg[11], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[11] , ccs_sw_ctl1|period_count_reg[11], timing, 1
instance = comp, \period_count_reg[9]~feeder , period_count_reg[9]~feeder, timing, 1
instance = comp, \period_count_reg[9] , period_count_reg[9], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[9] , ccs_sw_ctl1|period_count_reg[9], timing, 1
instance = comp, \period_count_reg[10]~feeder , period_count_reg[10]~feeder, timing, 1
instance = comp, \period_count_reg[10] , period_count_reg[10], timing, 1
instance = comp, \ccs_sw_ctl1|period_count_reg[10] , ccs_sw_ctl1|period_count_reg[10], timing, 1
instance = comp, \ccs_sw_ctl1|Equal2~2 , ccs_sw_ctl1|Equal2~2, timing, 1
instance = comp, \ccs_sw_ctl1|Equal2~0 , ccs_sw_ctl1|Equal2~0, timing, 1
instance = comp, \ccs_sw_ctl1|Equal2~4 , ccs_sw_ctl1|Equal2~4, timing, 1
instance = comp, \ccs_sw_ctl1|Equal2~6 , ccs_sw_ctl1|Equal2~6, timing, 1
instance = comp, \ctrl_reg[1] , ctrl_reg[1], timing, 1
instance = comp, \ctrl_reg[2] , ctrl_reg[2], timing, 1
instance = comp, \mod_sw_i~input , mod_sw_i~input, timing, 1
instance = comp, \ctrl_reg[15] , ctrl_reg[15], timing, 1
instance = comp, \mod_in_reg~0 , mod_in_reg~0, timing, 1
instance = comp, \ctrl_reg[9] , ctrl_reg[9], timing, 1
instance = comp, \ccs_sw_ctl1|ccs_sw_req~0 , ccs_sw_ctl1|ccs_sw_req~0, timing, 1
instance = comp, \ccs_sw_ctl1|mod_inmodulate_offsta , ccs_sw_ctl1|mod_inmodulate_offsta, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[18]~0 , ccs_sw_ctl1|period_cnt_reg[18]~0, timing, 1
instance = comp, \ccs_sw_ctl1|Add0~0 , ccs_sw_ctl1|Add0~0, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~21 , ccs_sw_ctl1|period_cnt_reg~21, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~22 , ccs_sw_ctl1|period_cnt_reg~22, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[0] , ccs_sw_ctl1|period_cnt_reg[0], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~2 , ccs_sw_ctl1|Add0~2, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~20 , ccs_sw_ctl1|period_cnt_reg~20, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[1] , ccs_sw_ctl1|period_cnt_reg[1], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~4 , ccs_sw_ctl1|Add0~4, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~19 , ccs_sw_ctl1|period_cnt_reg~19, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[2] , ccs_sw_ctl1|period_cnt_reg[2], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~6 , ccs_sw_ctl1|Add0~6, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~18 , ccs_sw_ctl1|period_cnt_reg~18, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[3] , ccs_sw_ctl1|period_cnt_reg[3], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~8 , ccs_sw_ctl1|Add0~8, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~17 , ccs_sw_ctl1|period_cnt_reg~17, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[4] , ccs_sw_ctl1|period_cnt_reg[4], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~10 , ccs_sw_ctl1|Add0~10, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~16 , ccs_sw_ctl1|period_cnt_reg~16, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[5] , ccs_sw_ctl1|period_cnt_reg[5], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~12 , ccs_sw_ctl1|Add0~12, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~15 , ccs_sw_ctl1|period_cnt_reg~15, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[6] , ccs_sw_ctl1|period_cnt_reg[6], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~14 , ccs_sw_ctl1|Add0~14, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~14 , ccs_sw_ctl1|period_cnt_reg~14, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[7] , ccs_sw_ctl1|period_cnt_reg[7], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~16 , ccs_sw_ctl1|Add0~16, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~13 , ccs_sw_ctl1|period_cnt_reg~13, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[8] , ccs_sw_ctl1|period_cnt_reg[8], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~18 , ccs_sw_ctl1|Add0~18, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~12 , ccs_sw_ctl1|period_cnt_reg~12, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[9] , ccs_sw_ctl1|period_cnt_reg[9], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~20 , ccs_sw_ctl1|Add0~20, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~11 , ccs_sw_ctl1|period_cnt_reg~11, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[10] , ccs_sw_ctl1|period_cnt_reg[10], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~22 , ccs_sw_ctl1|Add0~22, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~10 , ccs_sw_ctl1|period_cnt_reg~10, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[11] , ccs_sw_ctl1|period_cnt_reg[11], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~24 , ccs_sw_ctl1|Add0~24, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~9 , ccs_sw_ctl1|period_cnt_reg~9, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[12] , ccs_sw_ctl1|period_cnt_reg[12], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~26 , ccs_sw_ctl1|Add0~26, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~8 , ccs_sw_ctl1|period_cnt_reg~8, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[13] , ccs_sw_ctl1|period_cnt_reg[13], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~28 , ccs_sw_ctl1|Add0~28, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~7 , ccs_sw_ctl1|period_cnt_reg~7, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[14] , ccs_sw_ctl1|period_cnt_reg[14], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~30 , ccs_sw_ctl1|Add0~30, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~6 , ccs_sw_ctl1|period_cnt_reg~6, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[15] , ccs_sw_ctl1|period_cnt_reg[15], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~32 , ccs_sw_ctl1|Add0~32, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~5 , ccs_sw_ctl1|period_cnt_reg~5, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[16] , ccs_sw_ctl1|period_cnt_reg[16], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~34 , ccs_sw_ctl1|Add0~34, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~4 , ccs_sw_ctl1|period_cnt_reg~4, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[17] , ccs_sw_ctl1|period_cnt_reg[17], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~36 , ccs_sw_ctl1|Add0~36, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~3 , ccs_sw_ctl1|period_cnt_reg~3, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[18] , ccs_sw_ctl1|period_cnt_reg[18], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~38 , ccs_sw_ctl1|Add0~38, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~2 , ccs_sw_ctl1|period_cnt_reg~2, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[19] , ccs_sw_ctl1|period_cnt_reg[19], timing, 1
instance = comp, \ccs_sw_ctl1|Add0~40 , ccs_sw_ctl1|Add0~40, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg~1 , ccs_sw_ctl1|period_cnt_reg~1, timing, 1
instance = comp, \ccs_sw_ctl1|period_cnt_reg[20] , ccs_sw_ctl1|period_cnt_reg[20], timing, 1
instance = comp, \ccs_sw_ctl1|Equal1~0 , ccs_sw_ctl1|Equal1~0, timing, 1
instance = comp, \ccs_sw_ctl1|Equal1~1 , ccs_sw_ctl1|Equal1~1, timing, 1
instance = comp, \ccs_sw_ctl1|Equal1~3 , ccs_sw_ctl1|Equal1~3, timing, 1
instance = comp, \ccs_sw_ctl1|Equal1~2 , ccs_sw_ctl1|Equal1~2, timing, 1
instance = comp, \ccs_sw_ctl1|Equal1~4 , ccs_sw_ctl1|Equal1~4, timing, 1
instance = comp, \ccs_sw_ctl1|Equal1~5 , ccs_sw_ctl1|Equal1~5, timing, 1
instance = comp, \ccs_sw_ctl1|Equal1~6 , ccs_sw_ctl1|Equal1~6, timing, 1
instance = comp, \ccs_sw_ctl1|ccs_sw_req~1 , ccs_sw_ctl1|ccs_sw_req~1, timing, 1
instance = comp, \ccs_sw_ctl1|dis_update_flag , ccs_sw_ctl1|dis_update_flag, timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[0] , ccs_sw_ctl1|duty_count_reg[0], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[6]~23 , ccs_sw_ctl1|duty_cnt_reg[6]~23, timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[0] , ccs_sw_ctl1|duty_cnt_reg[0], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[1]~24 , ccs_sw_ctl1|duty_cnt_reg[1]~24, timing, 1
instance = comp, \duty_count_reg[1]~17 , duty_count_reg[1]~17, timing, 1
instance = comp, \duty_count_reg[1] , duty_count_reg[1], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[1]~feeder , ccs_sw_ctl1|duty_count_reg[1]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[1] , ccs_sw_ctl1|duty_count_reg[1], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[1] , ccs_sw_ctl1|duty_cnt_reg[1], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[2]~26 , ccs_sw_ctl1|duty_cnt_reg[2]~26, timing, 1
instance = comp, \duty_count_reg[2]~18 , duty_count_reg[2]~18, timing, 1
instance = comp, \duty_count_reg[2] , duty_count_reg[2], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[2]~feeder , ccs_sw_ctl1|duty_count_reg[2]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[2] , ccs_sw_ctl1|duty_count_reg[2], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[2] , ccs_sw_ctl1|duty_cnt_reg[2], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[3]~28 , ccs_sw_ctl1|duty_cnt_reg[3]~28, timing, 1
instance = comp, \duty_count_reg[3]~19 , duty_count_reg[3]~19, timing, 1
instance = comp, \duty_count_reg[3] , duty_count_reg[3], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[3]~feeder , ccs_sw_ctl1|duty_count_reg[3]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[3] , ccs_sw_ctl1|duty_count_reg[3], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[3] , ccs_sw_ctl1|duty_cnt_reg[3], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[4]~30 , ccs_sw_ctl1|duty_cnt_reg[4]~30, timing, 1
instance = comp, \duty_count_reg[4]~20 , duty_count_reg[4]~20, timing, 1
instance = comp, \duty_count_reg[4] , duty_count_reg[4], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[4]~feeder , ccs_sw_ctl1|duty_count_reg[4]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[4] , ccs_sw_ctl1|duty_count_reg[4], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[4] , ccs_sw_ctl1|duty_cnt_reg[4], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[5]~32 , ccs_sw_ctl1|duty_cnt_reg[5]~32, timing, 1
instance = comp, \duty_count_reg[5]~21 , duty_count_reg[5]~21, timing, 1
instance = comp, \duty_count_reg[5] , duty_count_reg[5], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[5]~feeder , ccs_sw_ctl1|duty_count_reg[5]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[5] , ccs_sw_ctl1|duty_count_reg[5], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[5] , ccs_sw_ctl1|duty_cnt_reg[5], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[6]~34 , ccs_sw_ctl1|duty_cnt_reg[6]~34, timing, 1
instance = comp, \duty_count_reg[6]~22 , duty_count_reg[6]~22, timing, 1
instance = comp, \duty_count_reg[6] , duty_count_reg[6], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[6] , ccs_sw_ctl1|duty_count_reg[6], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[6] , ccs_sw_ctl1|duty_cnt_reg[6], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[7]~36 , ccs_sw_ctl1|duty_cnt_reg[7]~36, timing, 1
instance = comp, \duty_count_reg[7]~23 , duty_count_reg[7]~23, timing, 1
instance = comp, \duty_count_reg[7] , duty_count_reg[7], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[7] , ccs_sw_ctl1|duty_count_reg[7], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[7] , ccs_sw_ctl1|duty_cnt_reg[7], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[8]~38 , ccs_sw_ctl1|duty_cnt_reg[8]~38, timing, 1
instance = comp, \duty_count_reg[8]~24 , duty_count_reg[8]~24, timing, 1
instance = comp, \duty_count_reg[8] , duty_count_reg[8], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[8]~feeder , ccs_sw_ctl1|duty_count_reg[8]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[8] , ccs_sw_ctl1|duty_count_reg[8], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[8] , ccs_sw_ctl1|duty_cnt_reg[8], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[9]~40 , ccs_sw_ctl1|duty_cnt_reg[9]~40, timing, 1
instance = comp, \duty_count_reg[9]~25 , duty_count_reg[9]~25, timing, 1
instance = comp, \duty_count_reg[9] , duty_count_reg[9], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[9]~feeder , ccs_sw_ctl1|duty_count_reg[9]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[9] , ccs_sw_ctl1|duty_count_reg[9], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[9] , ccs_sw_ctl1|duty_cnt_reg[9], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[10]~42 , ccs_sw_ctl1|duty_cnt_reg[10]~42, timing, 1
instance = comp, \duty_count_reg[10]~26 , duty_count_reg[10]~26, timing, 1
instance = comp, \duty_count_reg[10] , duty_count_reg[10], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[10] , ccs_sw_ctl1|duty_count_reg[10], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[10] , ccs_sw_ctl1|duty_cnt_reg[10], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[11]~44 , ccs_sw_ctl1|duty_cnt_reg[11]~44, timing, 1
instance = comp, \duty_count_reg[11]~27 , duty_count_reg[11]~27, timing, 1
instance = comp, \duty_count_reg[11] , duty_count_reg[11], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[11]~feeder , ccs_sw_ctl1|duty_count_reg[11]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[11] , ccs_sw_ctl1|duty_count_reg[11], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[11] , ccs_sw_ctl1|duty_cnt_reg[11], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[12]~46 , ccs_sw_ctl1|duty_cnt_reg[12]~46, timing, 1
instance = comp, \duty_count_reg[12]~28 , duty_count_reg[12]~28, timing, 1
instance = comp, \duty_count_reg[12] , duty_count_reg[12], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[12]~feeder , ccs_sw_ctl1|duty_count_reg[12]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[12] , ccs_sw_ctl1|duty_count_reg[12], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[12] , ccs_sw_ctl1|duty_cnt_reg[12], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[13]~48 , ccs_sw_ctl1|duty_cnt_reg[13]~48, timing, 1
instance = comp, \duty_count_reg[13]~29 , duty_count_reg[13]~29, timing, 1
instance = comp, \duty_count_reg[13] , duty_count_reg[13], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[13]~feeder , ccs_sw_ctl1|duty_count_reg[13]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[13] , ccs_sw_ctl1|duty_count_reg[13], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[13] , ccs_sw_ctl1|duty_cnt_reg[13], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[14]~50 , ccs_sw_ctl1|duty_cnt_reg[14]~50, timing, 1
instance = comp, \duty_count_reg[14]~30 , duty_count_reg[14]~30, timing, 1
instance = comp, \duty_count_reg[14] , duty_count_reg[14], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[14]~feeder , ccs_sw_ctl1|duty_count_reg[14]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[14] , ccs_sw_ctl1|duty_count_reg[14], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[14] , ccs_sw_ctl1|duty_cnt_reg[14], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[15]~52 , ccs_sw_ctl1|duty_cnt_reg[15]~52, timing, 1
instance = comp, \duty_count_reg[15]~31 , duty_count_reg[15]~31, timing, 1
instance = comp, \duty_count_reg[15] , duty_count_reg[15], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[15] , ccs_sw_ctl1|duty_count_reg[15], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[15] , ccs_sw_ctl1|duty_cnt_reg[15], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[16]~54 , ccs_sw_ctl1|duty_cnt_reg[16]~54, timing, 1
instance = comp, \duty_count_reg[16]~32 , duty_count_reg[16]~32, timing, 1
instance = comp, \duty_count_reg[16] , duty_count_reg[16], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[16]~feeder , ccs_sw_ctl1|duty_count_reg[16]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[16] , ccs_sw_ctl1|duty_count_reg[16], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[16] , ccs_sw_ctl1|duty_cnt_reg[16], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[17]~56 , ccs_sw_ctl1|duty_cnt_reg[17]~56, timing, 1
instance = comp, \duty_count_reg[17]~33 , duty_count_reg[17]~33, timing, 1
instance = comp, \duty_count_reg[17] , duty_count_reg[17], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[17]~feeder , ccs_sw_ctl1|duty_count_reg[17]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[17] , ccs_sw_ctl1|duty_count_reg[17], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[17] , ccs_sw_ctl1|duty_cnt_reg[17], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[18]~58 , ccs_sw_ctl1|duty_cnt_reg[18]~58, timing, 1
instance = comp, \duty_count_reg[18]~34 , duty_count_reg[18]~34, timing, 1
instance = comp, \duty_count_reg[18] , duty_count_reg[18], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[18]~feeder , ccs_sw_ctl1|duty_count_reg[18]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[18] , ccs_sw_ctl1|duty_count_reg[18], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[18] , ccs_sw_ctl1|duty_cnt_reg[18], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[19]~60 , ccs_sw_ctl1|duty_cnt_reg[19]~60, timing, 1
instance = comp, \duty_count_reg[19]~35 , duty_count_reg[19]~35, timing, 1
instance = comp, \duty_count_reg[19] , duty_count_reg[19], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[19] , ccs_sw_ctl1|duty_count_reg[19], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[19] , ccs_sw_ctl1|duty_cnt_reg[19], timing, 1
instance = comp, \ccs_sw_ctl1|Equal3~5 , ccs_sw_ctl1|Equal3~5, timing, 1
instance = comp, \ccs_sw_ctl1|Equal3~1 , ccs_sw_ctl1|Equal3~1, timing, 1
instance = comp, \ccs_sw_ctl1|Equal3~3 , ccs_sw_ctl1|Equal3~3, timing, 1
instance = comp, \ccs_sw_ctl1|Equal3~2 , ccs_sw_ctl1|Equal3~2, timing, 1
instance = comp, \ccs_sw_ctl1|Equal3~0 , ccs_sw_ctl1|Equal3~0, timing, 1
instance = comp, \ccs_sw_ctl1|Equal3~4 , ccs_sw_ctl1|Equal3~4, timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[20]~62 , ccs_sw_ctl1|duty_cnt_reg[20]~62, timing, 1
instance = comp, \duty_count_reg[20]~36 , duty_count_reg[20]~36, timing, 1
instance = comp, \duty_count_reg[20] , duty_count_reg[20], timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[20]~feeder , ccs_sw_ctl1|duty_count_reg[20]~feeder, timing, 1
instance = comp, \ccs_sw_ctl1|duty_count_reg[20] , ccs_sw_ctl1|duty_count_reg[20], timing, 1
instance = comp, \ccs_sw_ctl1|duty_cnt_reg[20] , ccs_sw_ctl1|duty_cnt_reg[20], timing, 1
instance = comp, \ccs_sw_ctl1|Equal3~6 , ccs_sw_ctl1|Equal3~6, timing, 1
instance = comp, \ccs_sw_ctl1|ccs_sw_req~2 , ccs_sw_ctl1|ccs_sw_req~2, timing, 1
instance = comp, \ccs_sw_ctl1|ccs_sw_reqr , ccs_sw_ctl1|ccs_sw_reqr, timing, 1
instance = comp, \ccs_sw_ctl1|ccs_sw , ccs_sw_ctl1|ccs_sw, timing, 1
instance = comp, \always34~0 , always34~0, timing, 1
instance = comp, \iopp_write_maxerrcount_flag~1 , iopp_write_maxerrcount_flag~1, timing, 1
instance = comp, \iopp_write_maxerrcount_flag~0 , iopp_write_maxerrcount_flag~0, timing, 1
instance = comp, \fsmc_db~16 , fsmc_db~16, timing, 1
instance = comp, \always34~1 , always34~1, timing, 1
instance = comp, \cyc_count_gad[0]~7 , cyc_count_gad[0]~7, timing, 1
instance = comp, \cyc_count_gad[5]~11 , cyc_count_gad[5]~11, timing, 1
instance = comp, \nsamp_reg[7]~2 , nsamp_reg[7]~2, timing, 1
instance = comp, \nsamp_reg[0] , nsamp_reg[0], timing, 1
instance = comp, \nsamp_reg[1] , nsamp_reg[1], timing, 1
instance = comp, \nsamp_reg[3] , nsamp_reg[3], timing, 1
instance = comp, \nsamp_reg[2]~4 , nsamp_reg[2]~4, timing, 1
instance = comp, \nsamp_reg[2] , nsamp_reg[2], timing, 1
instance = comp, \ShiftLeft1~10 , ShiftLeft1~10, timing, 1
instance = comp, \SAMP_NUM[10] , SAMP_NUM[10], timing, 1
instance = comp, \ShiftLeft1~7 , ShiftLeft1~7, timing, 1
instance = comp, \SAMP_NUM[7] , SAMP_NUM[7], timing, 1
instance = comp, \dummy_str_count~2 , dummy_str_count~2, timing, 1
instance = comp, \ccs3way_mdata_sum[19]~22 , ccs3way_mdata_sum[19]~22, timing, 1
instance = comp, \rising_tim_reg[3]~feeder , rising_tim_reg[3]~feeder, timing, 1
instance = comp, \rising_tim_reg[5]~2 , rising_tim_reg[5]~2, timing, 1
instance = comp, \rising_tim_reg[3] , rising_tim_reg[3], timing, 1
instance = comp, \RISING_OPP_DELAY[3] , RISING_OPP_DELAY[3], timing, 1
instance = comp, \rising_tim_reg[2]~feeder , rising_tim_reg[2]~feeder, timing, 1
instance = comp, \rising_tim_reg[2] , rising_tim_reg[2], timing, 1
instance = comp, \RISING_OPP_DELAY[2] , RISING_OPP_DELAY[2], timing, 1
instance = comp, \rising_tim_reg[4] , rising_tim_reg[4], timing, 1
instance = comp, \RISING_OPP_DELAY[4] , RISING_OPP_DELAY[4], timing, 1
instance = comp, \rising_tim_reg[5] , rising_tim_reg[5], timing, 1
instance = comp, \RISING_OPP_DELAY[5] , RISING_OPP_DELAY[5], timing, 1
instance = comp, \rising_oppdelay_finished~1 , rising_oppdelay_finished~1, timing, 1
instance = comp, \rising_tim_reg[1]~4 , rising_tim_reg[1]~4, timing, 1
instance = comp, \rising_tim_reg[1] , rising_tim_reg[1], timing, 1
instance = comp, \RISING_OPP_DELAY[1]~0 , RISING_OPP_DELAY[1]~0, timing, 1
instance = comp, \RISING_OPP_DELAY[1] , RISING_OPP_DELAY[1], timing, 1
instance = comp, \count_nus[0]~10 , count_nus[0]~10, timing, 1
instance = comp, \cyc_risingsta_req~0 , cyc_risingsta_req~0, timing, 1
instance = comp, \cyc_risingsta_req~1 , cyc_risingsta_req~1, timing, 1
instance = comp, \cyc_risingsta_req~2 , cyc_risingsta_req~2, timing, 1
instance = comp, \count_nus[1]~12 , count_nus[1]~12, timing, 1
instance = comp, \count_nus[0] , count_nus[0], timing, 1
instance = comp, \count_nus[1]~13 , count_nus[1]~13, timing, 1
instance = comp, \count_nus[1] , count_nus[1], timing, 1
instance = comp, \count_nus[2]~15 , count_nus[2]~15, timing, 1
instance = comp, \count_nus[2] , count_nus[2], timing, 1
instance = comp, \count_nus[3]~17 , count_nus[3]~17, timing, 1
instance = comp, \count_nus[3] , count_nus[3], timing, 1
instance = comp, \count_nus[4]~19 , count_nus[4]~19, timing, 1
instance = comp, \count_nus[4] , count_nus[4], timing, 1
instance = comp, \count_nus[5]~21 , count_nus[5]~21, timing, 1
instance = comp, \count_nus[5] , count_nus[5], timing, 1
instance = comp, \count_nus[6]~23 , count_nus[6]~23, timing, 1
instance = comp, \count_nus[6] , count_nus[6], timing, 1
instance = comp, \count_nus[7]~25 , count_nus[7]~25, timing, 1
instance = comp, \count_nus[7] , count_nus[7], timing, 1
instance = comp, \Equal30~1 , Equal30~1, timing, 1
instance = comp, \Equal30~0 , Equal30~0, timing, 1
instance = comp, \count_nus[8]~27 , count_nus[8]~27, timing, 1
instance = comp, \count_nus[8] , count_nus[8], timing, 1
instance = comp, \count_nus[9]~29 , count_nus[9]~29, timing, 1
instance = comp, \count_nus[9] , count_nus[9], timing, 1
instance = comp, \Equal30~2 , Equal30~2, timing, 1
instance = comp, \rising_tim_reg[0]~3 , rising_tim_reg[0]~3, timing, 1
instance = comp, \rising_tim_reg[0] , rising_tim_reg[0], timing, 1
instance = comp, \RISING_OPP_DELAY[0]~1 , RISING_OPP_DELAY[0]~1, timing, 1
instance = comp, \RISING_OPP_DELAY[0] , RISING_OPP_DELAY[0], timing, 1
instance = comp, \rising_oppdelay_finished~2 , rising_oppdelay_finished~2, timing, 1
instance = comp, \Add15~0 , Add15~0, timing, 1
instance = comp, \Add15~10 , Add15~10, timing, 1
instance = comp, \Add15~12 , Add15~12, timing, 1
instance = comp, \count_rising_delay~13 , count_rising_delay~13, timing, 1
instance = comp, \LessThan14~12 , LessThan14~12, timing, 1
instance = comp, \rising_tim_reg[15] , rising_tim_reg[15], timing, 1
instance = comp, \RISING_CCS_DELAY[9] , RISING_CCS_DELAY[9], timing, 1
instance = comp, \rising_tim_reg[14]~8 , rising_tim_reg[14]~8, timing, 1
instance = comp, \rising_tim_reg[14] , rising_tim_reg[14], timing, 1
instance = comp, \RISING_CCS_DELAY[8]~0 , RISING_CCS_DELAY[8]~0, timing, 1
instance = comp, \RISING_CCS_DELAY[8] , RISING_CCS_DELAY[8], timing, 1
instance = comp, \rising_tim_reg[13] , rising_tim_reg[13], timing, 1
instance = comp, \RISING_CCS_DELAY[7] , RISING_CCS_DELAY[7], timing, 1
instance = comp, \rising_tim_reg[12] , rising_tim_reg[12], timing, 1
instance = comp, \RISING_CCS_DELAY[6] , RISING_CCS_DELAY[6], timing, 1
instance = comp, \rising_tim_reg[11]~7 , rising_tim_reg[11]~7, timing, 1
instance = comp, \rising_tim_reg[11] , rising_tim_reg[11], timing, 1
instance = comp, \RISING_CCS_DELAY[5]~1 , RISING_CCS_DELAY[5]~1, timing, 1
instance = comp, \RISING_CCS_DELAY[5] , RISING_CCS_DELAY[5], timing, 1
instance = comp, \rising_tim_reg[10] , rising_tim_reg[10], timing, 1
instance = comp, \RISING_CCS_DELAY[4] , RISING_CCS_DELAY[4], timing, 1
instance = comp, \rising_tim_reg[9]~6 , rising_tim_reg[9]~6, timing, 1
instance = comp, \rising_tim_reg[9] , rising_tim_reg[9], timing, 1
instance = comp, \RISING_CCS_DELAY[3]~2 , RISING_CCS_DELAY[3]~2, timing, 1
instance = comp, \RISING_CCS_DELAY[3] , RISING_CCS_DELAY[3], timing, 1
instance = comp, \rising_tim_reg[8]~5 , rising_tim_reg[8]~5, timing, 1
instance = comp, \rising_tim_reg[8] , rising_tim_reg[8], timing, 1
instance = comp, \RISING_CCS_DELAY[2]~3 , RISING_CCS_DELAY[2]~3, timing, 1
instance = comp, \RISING_CCS_DELAY[2] , RISING_CCS_DELAY[2], timing, 1
instance = comp, \rising_tim_reg[7]~feeder , rising_tim_reg[7]~feeder, timing, 1
instance = comp, \rising_tim_reg[7] , rising_tim_reg[7], timing, 1
instance = comp, \RISING_CCS_DELAY[1] , RISING_CCS_DELAY[1], timing, 1
instance = comp, \rising_tim_reg[6] , rising_tim_reg[6], timing, 1
instance = comp, \RISING_CCS_DELAY[0] , RISING_CCS_DELAY[0], timing, 1
instance = comp, \LessThan11~1 , LessThan11~1, timing, 1
instance = comp, \LessThan11~3 , LessThan11~3, timing, 1
instance = comp, \LessThan11~5 , LessThan11~5, timing, 1
instance = comp, \LessThan11~7 , LessThan11~7, timing, 1
instance = comp, \LessThan11~9 , LessThan11~9, timing, 1
instance = comp, \LessThan11~11 , LessThan11~11, timing, 1
instance = comp, \LessThan11~13 , LessThan11~13, timing, 1
instance = comp, \LessThan11~15 , LessThan11~15, timing, 1
instance = comp, \LessThan11~17 , LessThan11~17, timing, 1
instance = comp, \LessThan11~18 , LessThan11~18, timing, 1
instance = comp, \always23~0 , always23~0, timing, 1
instance = comp, \count_rising_delay[11]~3 , count_rising_delay[11]~3, timing, 1
instance = comp, \count_rising_delay[6] , count_rising_delay[6], timing, 1
instance = comp, \Add15~14 , Add15~14, timing, 1
instance = comp, \count_rising_delay~12 , count_rising_delay~12, timing, 1
instance = comp, \count_rising_delay[7] , count_rising_delay[7], timing, 1
instance = comp, \Add15~16 , Add15~16, timing, 1
instance = comp, \count_rising_delay~11 , count_rising_delay~11, timing, 1
instance = comp, \count_rising_delay[8] , count_rising_delay[8], timing, 1
instance = comp, \Add15~18 , Add15~18, timing, 1
instance = comp, \count_rising_delay~10 , count_rising_delay~10, timing, 1
instance = comp, \count_rising_delay[9] , count_rising_delay[9], timing, 1
instance = comp, \Add15~20 , Add15~20, timing, 1
instance = comp, \count_rising_delay~19 , count_rising_delay~19, timing, 1
instance = comp, \count_rising_delay[10] , count_rising_delay[10], timing, 1
instance = comp, \Add15~22 , Add15~22, timing, 1
instance = comp, \count_rising_delay~18 , count_rising_delay~18, timing, 1
instance = comp, \count_rising_delay[11] , count_rising_delay[11], timing, 1
instance = comp, \Add15~24 , Add15~24, timing, 1
instance = comp, \count_rising_delay~17 , count_rising_delay~17, timing, 1
instance = comp, \count_rising_delay[12] , count_rising_delay[12], timing, 1
instance = comp, \Add15~26 , Add15~26, timing, 1
instance = comp, \count_rising_delay~16 , count_rising_delay~16, timing, 1
instance = comp, \count_rising_delay[13] , count_rising_delay[13], timing, 1
instance = comp, \Add15~28 , Add15~28, timing, 1
instance = comp, \count_rising_delay~15 , count_rising_delay~15, timing, 1
instance = comp, \count_rising_delay[14] , count_rising_delay[14], timing, 1
instance = comp, \Add15~30 , Add15~30, timing, 1
instance = comp, \count_rising_delay~14 , count_rising_delay~14, timing, 1
instance = comp, \count_rising_delay[15] , count_rising_delay[15], timing, 1
instance = comp, \count_rising_delay[11]~0 , count_rising_delay[11]~0, timing, 1
instance = comp, \count_rising_delay[11]~1 , count_rising_delay[11]~1, timing, 1
instance = comp, \count_rising_delay[11]~8 , count_rising_delay[11]~8, timing, 1
instance = comp, \count_rising_delay~9 , count_rising_delay~9, timing, 1
instance = comp, \count_rising_delay[0] , count_rising_delay[0], timing, 1
instance = comp, \Add15~2 , Add15~2, timing, 1
instance = comp, \count_rising_delay~7 , count_rising_delay~7, timing, 1
instance = comp, \count_rising_delay[1] , count_rising_delay[1], timing, 1
instance = comp, \Add15~4 , Add15~4, timing, 1
instance = comp, \count_rising_delay~6 , count_rising_delay~6, timing, 1
instance = comp, \count_rising_delay[2] , count_rising_delay[2], timing, 1
instance = comp, \Add15~6 , Add15~6, timing, 1
instance = comp, \count_rising_delay~5 , count_rising_delay~5, timing, 1
instance = comp, \count_rising_delay[3] , count_rising_delay[3], timing, 1
instance = comp, \Add15~8 , Add15~8, timing, 1
instance = comp, \count_rising_delay~4 , count_rising_delay~4, timing, 1
instance = comp, \count_rising_delay[4] , count_rising_delay[4], timing, 1
instance = comp, \count_rising_delay~2 , count_rising_delay~2, timing, 1
instance = comp, \count_rising_delay[5] , count_rising_delay[5], timing, 1
instance = comp, \LessThan14~1 , LessThan14~1, timing, 1
instance = comp, \LessThan14~3 , LessThan14~3, timing, 1
instance = comp, \LessThan14~5 , LessThan14~5, timing, 1
instance = comp, \LessThan14~7 , LessThan14~7, timing, 1
instance = comp, \LessThan14~9 , LessThan14~9, timing, 1
instance = comp, \LessThan14~10 , LessThan14~10, timing, 1
instance = comp, \rising_oppdelay_finished~0 , rising_oppdelay_finished~0, timing, 1
instance = comp, \rising_oppdelay_finished~3 , rising_oppdelay_finished~3, timing, 1
instance = comp, \cyc_next_state[2]~7 , cyc_next_state[2]~7, timing, 1
instance = comp, \cyc_next_state[2]~8 , cyc_next_state[2]~8, timing, 1
instance = comp, \always27~1 , always27~1, timing, 1
instance = comp, \cyc_next_state[2]~9 , cyc_next_state[2]~9, timing, 1
instance = comp, \cyc_current_state[2] , cyc_current_state[2], timing, 1
instance = comp, \Equal34~0 , Equal34~0, timing, 1
instance = comp, \Decoder3~1 , Decoder3~1, timing, 1
instance = comp, \Equal16~0 , Equal16~0, timing, 1
instance = comp, \Equal16~1 , Equal16~1, timing, 1
instance = comp, \Equal16~2 , Equal16~2, timing, 1
instance = comp, \Selector152~0 , Selector152~0, timing, 1
instance = comp, \cyc_next_state[0]~0 , cyc_next_state[0]~0, timing, 1
instance = comp, \cyc_next_state[0]~1 , cyc_next_state[0]~1, timing, 1
instance = comp, \cyc_next_state[0]~2 , cyc_next_state[0]~2, timing, 1
instance = comp, \cyc_next_state[0]~3 , cyc_next_state[0]~3, timing, 1
instance = comp, \cyc_current_state[0] , cyc_current_state[0], timing, 1
instance = comp, \Equal34~1 , Equal34~1, timing, 1
instance = comp, \cyc_next_state~5 , cyc_next_state~5, timing, 1
instance = comp, \Selector104~2 , Selector104~2, timing, 1
instance = comp, \cyc_count_gad[4]~17 , cyc_count_gad[4]~17, timing, 1
instance = comp, \cyc_count_gad[5]~19 , cyc_count_gad[5]~19, timing, 1
instance = comp, \cyc_count_gad[5] , cyc_count_gad[5], timing, 1
instance = comp, \Equal21~0 , Equal21~0, timing, 1
instance = comp, \cyc_groupad1_finished~0 , cyc_groupad1_finished~0, timing, 1
instance = comp, \Equal21~1 , Equal21~1, timing, 1
instance = comp, \Selector103~0 , Selector103~0, timing, 1
instance = comp, \Selector103~1 , Selector103~1, timing, 1
instance = comp, \cyc_next_state[7]~4 , cyc_next_state[7]~4, timing, 1
instance = comp, \cyc_next_state[5]~11 , cyc_next_state[5]~11, timing, 1
instance = comp, \cyc_current_state[5]~feeder , cyc_current_state[5]~feeder, timing, 1
instance = comp, \cyc_current_state[5] , cyc_current_state[5], timing, 1
instance = comp, \Equal38~0 , Equal38~0, timing, 1
instance = comp, \Equal39~0 , Equal39~0, timing, 1
instance = comp, \cyc_count_wad0~37 , cyc_count_wad0~37, timing, 1
instance = comp, \spi_ctrl_inst|scn_md_reg~feeder , spi_ctrl_inst|scn_md_reg~feeder, timing, 1
instance = comp, \spi_ctrl_inst|scn_md_reg , spi_ctrl_inst|scn_md_reg, timing, 1
instance = comp, \ang_spi_ctrl1|rdn_i_reg1~0 , ang_spi_ctrl1|rdn_i_reg1~0, timing, 1
instance = comp, \ang_spi_ctrl1|rdn_i_reg1 , ang_spi_ctrl1|rdn_i_reg1, timing, 1
instance = comp, \ang_spi_ctrl1|csn_i_reg1~0 , ang_spi_ctrl1|csn_i_reg1~0, timing, 1
instance = comp, \ang_spi_ctrl1|csn_i_reg1 , ang_spi_ctrl1|csn_i_reg1, timing, 1
instance = comp, \ang_spi_ctrl1|csn_i_reg2~0 , ang_spi_ctrl1|csn_i_reg2~0, timing, 1
instance = comp, \ang_spi_ctrl1|csn_i_reg2 , ang_spi_ctrl1|csn_i_reg2, timing, 1
instance = comp, \ang_spi_ctrl1|wrn_i_reg1~0 , ang_spi_ctrl1|wrn_i_reg1~0, timing, 1
instance = comp, \ang_spi_ctrl1|wrn_i_reg1 , ang_spi_ctrl1|wrn_i_reg1, timing, 1
instance = comp, \ang_spi_ctrl1|wrn_i_reg2 , ang_spi_ctrl1|wrn_i_reg2, timing, 1
instance = comp, \always53~0 , always53~0, timing, 1
instance = comp, \ang_spi_ctrl1|rdn_i_reg2 , ang_spi_ctrl1|rdn_i_reg2, timing, 1
instance = comp, \spi_ctrl_inst|always2~1 , spi_ctrl_inst|always2~1, timing, 1
instance = comp, \spi_ctrl_inst|fwrite_daoffset_req~0 , spi_ctrl_inst|fwrite_daoffset_req~0, timing, 1
instance = comp, \spi_ctrl_inst|fwrite_daoffset_req~1 , spi_ctrl_inst|fwrite_daoffset_req~1, timing, 1
instance = comp, \spi_ctrl_inst|fread_reg_req~3 , spi_ctrl_inst|fread_reg_req~3, timing, 1
instance = comp, \ang_spi_ctrl1|spi_addr_reg[3]~6 , ang_spi_ctrl1|spi_addr_reg[3]~6, timing, 1
instance = comp, \ang_spi_ctrl1|spi_addr_reg[3] , ang_spi_ctrl1|spi_addr_reg[3], timing, 1
instance = comp, \ang_spi_ctrl1|spi_addr_reg[5]~2 , ang_spi_ctrl1|spi_addr_reg[5]~2, timing, 1
instance = comp, \ang_spi_ctrl1|spi_addr_reg[5] , ang_spi_ctrl1|spi_addr_reg[5], timing, 1
instance = comp, \ang_spi_ctrl1|spi_addr_reg[4]~5 , ang_spi_ctrl1|spi_addr_reg[4]~5, timing, 1
instance = comp, \ang_spi_ctrl1|spi_addr_reg[4] , ang_spi_ctrl1|spi_addr_reg[4], timing, 1
instance = comp, \ang_spi_ctrl1|spi_addr_reg[0]~7 , ang_spi_ctrl1|spi_addr_reg[0]~7, timing, 1
instance = comp, \ang_spi_ctrl1|spi_addr_reg[0] , ang_spi_ctrl1|spi_addr_reg[0], timing, 1
instance = comp, \ang_spi_ctrl1|spi_addr_reg[1]~1 , ang_spi_ctrl1|spi_addr_reg[1]~1, timing, 1
instance = comp, \ang_spi_ctrl1|spi_addr_reg[1] , ang_spi_ctrl1|spi_addr_reg[1], timing, 1
instance = comp, \ang_spi_ctrl1|spi_addr_reg[2]~0 , ang_spi_ctrl1|spi_addr_reg[2]~0, timing, 1
instance = comp, \ang_spi_ctrl1|spi_addr_reg[2] , ang_spi_ctrl1|spi_addr_reg[2], timing, 1
instance = comp, \spi_ctrl_inst|WideOr4~0 , spi_ctrl_inst|WideOr4~0, timing, 1
instance = comp, \spi_ctrl_inst|WideOr4~1 , spi_ctrl_inst|WideOr4~1, timing, 1
instance = comp, \spi_ctrl_inst|fread_reg_req~4 , spi_ctrl_inst|fread_reg_req~4, timing, 1
instance = comp, \ang_spi_ctrl1|spi_addr_reg[6]~4 , ang_spi_ctrl1|spi_addr_reg[6]~4, timing, 1
instance = comp, \ang_spi_ctrl1|spi_addr_reg[6] , ang_spi_ctrl1|spi_addr_reg[6], timing, 1
instance = comp, \ang_spi_ctrl1|spi_addr_reg[7]~3 , ang_spi_ctrl1|spi_addr_reg[7]~3, timing, 1
instance = comp, \ang_spi_ctrl1|spi_addr_reg[7] , ang_spi_ctrl1|spi_addr_reg[7], timing, 1
instance = comp, \spi_ctrl_inst|fread_reg_req~6 , spi_ctrl_inst|fread_reg_req~6, timing, 1
instance = comp, \spi_ctrl_inst|always2~2 , spi_ctrl_inst|always2~2, timing, 1
instance = comp, \spi_ctrl_inst|fread_reg_req~5 , spi_ctrl_inst|fread_reg_req~5, timing, 1
instance = comp, \da_cmd~0 , da_cmd~0, timing, 1
instance = comp, \spi_ctrl_inst|always2~0 , spi_ctrl_inst|always2~0, timing, 1
instance = comp, \spi_ctrl_inst|spi_next_state[4]~10 , spi_ctrl_inst|spi_next_state[4]~10, timing, 1
instance = comp, \spi_ctrl_inst|spi_next_state[4]~11 , spi_ctrl_inst|spi_next_state[4]~11, timing, 1
instance = comp, \spi_ctrl_inst|spi_current_state[4] , spi_ctrl_inst|spi_current_state[4], timing, 1
instance = comp, \spi_ctrl_inst|spi_current_state[7] , spi_ctrl_inst|spi_current_state[7], timing, 1
instance = comp, \spi_ctrl_inst|Equal13~0 , spi_ctrl_inst|Equal13~0, timing, 1
instance = comp, \spi_ctrl_inst|always3~0 , spi_ctrl_inst|always3~0, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacoffset_reg[5]~3 , spi_ctrl_inst|ccs_dacoffset_reg[5]~3, timing, 1
instance = comp, \spi_ctrl_inst|fread_reg_req , spi_ctrl_inst|fread_reg_req, timing, 1
instance = comp, \spi_ctrl_inst|Equal13~1 , spi_ctrl_inst|Equal13~1, timing, 1
instance = comp, \spi_ctrl_inst|fwrite_reg_req~0 , spi_ctrl_inst|fwrite_reg_req~0, timing, 1
instance = comp, \spi_ctrl_inst|fread_reg_req~2 , spi_ctrl_inst|fread_reg_req~2, timing, 1
instance = comp, \spi_ctrl_inst|Decoder8~0 , spi_ctrl_inst|Decoder8~0, timing, 1
instance = comp, \spi_ctrl_inst|Decoder8~1 , spi_ctrl_inst|Decoder8~1, timing, 1
instance = comp, \spi_ctrl_inst|fwrite_reg_req~1 , spi_ctrl_inst|fwrite_reg_req~1, timing, 1
instance = comp, \spi_ctrl_inst|fwrite_reg_req , spi_ctrl_inst|fwrite_reg_req, timing, 1
instance = comp, \spi_ctrl_inst|Equal1~0 , spi_ctrl_inst|Equal1~0, timing, 1
instance = comp, \spi_ctrl_inst|spi_current_state[5] , spi_ctrl_inst|spi_current_state[5], timing, 1
instance = comp, \spi_ctrl_inst|Equal1~2 , spi_ctrl_inst|Equal1~2, timing, 1
instance = comp, \spi_ctrl_inst|Equal9~0 , spi_ctrl_inst|Equal9~0, timing, 1
instance = comp, \spi_ctrl_inst|spi_offset_reg~0 , spi_ctrl_inst|spi_offset_reg~0, timing, 1
instance = comp, \spi_ctrl_inst|WideOr2~0 , spi_ctrl_inst|WideOr2~0, timing, 1
instance = comp, \spi_ctrl_inst|fwrite_adc_req~0 , spi_ctrl_inst|fwrite_adc_req~0, timing, 1
instance = comp, \spi_ctrl_inst|adc_chnl_reg~0 , spi_ctrl_inst|adc_chnl_reg~0, timing, 1
instance = comp, \spi_ctrl_inst|fwrite_adc_req~1 , spi_ctrl_inst|fwrite_adc_req~1, timing, 1
instance = comp, \spi_ctrl_inst|fwrite_adc_req , spi_ctrl_inst|fwrite_adc_req, timing, 1
instance = comp, \Selector160~0 , Selector160~0, timing, 1
instance = comp, \comb~0 , comb~0, timing, 1
instance = comp, \Selector160~1 , Selector160~1, timing, 1
instance = comp, \idle_samp_current_sta[0] , idle_samp_current_sta[0], timing, 1
instance = comp, \Equal74~0 , Equal74~0, timing, 1
instance = comp, \samp_enable~0 , samp_enable~0, timing, 1
instance = comp, \spi_ctrl_inst|samp_enable_reg , spi_ctrl_inst|samp_enable_reg, timing, 1
instance = comp, \spi_ctrl_inst|samp_enable_regr , spi_ctrl_inst|samp_enable_regr, timing, 1
instance = comp, \spi_ctrl_inst|Selector8~1 , spi_ctrl_inst|Selector8~1, timing, 1
instance = comp, \spi_ctrl_inst|Selector8~2 , spi_ctrl_inst|Selector8~2, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we~0 , spi_ctrl_inst|spi_all_we~0, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we~1 , spi_ctrl_inst|spi_all_we~1, timing, 1
instance = comp, \spi_ctrl_inst|Selector8~0 , spi_ctrl_inst|Selector8~0, timing, 1
instance = comp, \spi_ctrl_inst|Selector8~3 , spi_ctrl_inst|Selector8~3, timing, 1
instance = comp, \spi_ctrl_inst|Selector8~4 , spi_ctrl_inst|Selector8~4, timing, 1
instance = comp, \spi_ctrl_inst|spi_current_state[0] , spi_ctrl_inst|spi_current_state[0], timing, 1
instance = comp, \spi_ctrl_inst|Equal8~0 , spi_ctrl_inst|Equal8~0, timing, 1
instance = comp, \spi_ctrl_inst|Equal8~1 , spi_ctrl_inst|Equal8~1, timing, 1
instance = comp, \spi_ctrl_inst|spi_next_state[2]~14 , spi_ctrl_inst|spi_next_state[2]~14, timing, 1
instance = comp, \spi_ctrl_inst|spi_next_state[2]~15 , spi_ctrl_inst|spi_next_state[2]~15, timing, 1
instance = comp, \spi_ctrl_inst|spi_current_state[2] , spi_ctrl_inst|spi_current_state[2], timing, 1
instance = comp, \spi_ctrl_inst|Equal1~1 , spi_ctrl_inst|Equal1~1, timing, 1
instance = comp, \spi_ctrl_inst|Equal6~0 , spi_ctrl_inst|Equal6~0, timing, 1
instance = comp, \spi_ctrl_inst|spi_next_state[6]~8 , spi_ctrl_inst|spi_next_state[6]~8, timing, 1
instance = comp, \spi_ctrl_inst|spi_next_state[6]~9 , spi_ctrl_inst|spi_next_state[6]~9, timing, 1
instance = comp, \spi_ctrl_inst|spi_current_state[6] , spi_ctrl_inst|spi_current_state[6], timing, 1
instance = comp, \spi_ctrl_inst|Equal0~0 , spi_ctrl_inst|Equal0~0, timing, 1
instance = comp, \spi_ctrl_inst|fwrite_daset_req~0 , spi_ctrl_inst|fwrite_daset_req~0, timing, 1
instance = comp, \spi_ctrl_inst|spi_offset_reg~1 , spi_ctrl_inst|spi_offset_reg~1, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg[9]~2 , spi_ctrl_inst|ccs_dacset_reg[9]~2, timing, 1
instance = comp, \spi_ctrl_inst|fwrite_daset_req~1 , spi_ctrl_inst|fwrite_daset_req~1, timing, 1
instance = comp, \spi_ctrl_inst|fwrite_daset_req , spi_ctrl_inst|fwrite_daset_req, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacoffset_reg[2]~2 , spi_ctrl_inst|ccs_dacoffset_reg[2]~2, timing, 1
instance = comp, \spi_ctrl_inst|fwrite_daoffset_req~2 , spi_ctrl_inst|fwrite_daoffset_req~2, timing, 1
instance = comp, \spi_ctrl_inst|fwrite_daoffset_req~3 , spi_ctrl_inst|fwrite_daoffset_req~3, timing, 1
instance = comp, \spi_ctrl_inst|fwrite_daoffset_req~4 , spi_ctrl_inst|fwrite_daoffset_req~4, timing, 1
instance = comp, \spi_ctrl_inst|fwrite_daoffset_req , spi_ctrl_inst|fwrite_daoffset_req, timing, 1
instance = comp, \spi_ctrl_inst|always11~0 , spi_ctrl_inst|always11~0, timing, 1
instance = comp, \spi_ctrl_inst|spi_next_state[3]~6 , spi_ctrl_inst|spi_next_state[3]~6, timing, 1
instance = comp, \spi_ctrl_inst|spi_next_state[3]~5 , spi_ctrl_inst|spi_next_state[3]~5, timing, 1
instance = comp, \spi_ctrl_inst|spi_next_state[3]~7 , spi_ctrl_inst|spi_next_state[3]~7, timing, 1
instance = comp, \spi_ctrl_inst|spi_current_state[3] , spi_ctrl_inst|spi_current_state[3], timing, 1
instance = comp, \spi_ctrl_inst|Equal7~0 , spi_ctrl_inst|Equal7~0, timing, 1
instance = comp, \spi_ctrl_inst|Equal7~1 , spi_ctrl_inst|Equal7~1, timing, 1
instance = comp, \spi_ctrl_inst|spi_next_state[7]~3 , spi_ctrl_inst|spi_next_state[7]~3, timing, 1
instance = comp, \spi_ctrl_inst|spi_next_state[7]~4 , spi_ctrl_inst|spi_next_state[7]~4, timing, 1
instance = comp, \spi_ctrl_inst|spi_reg_rd , spi_ctrl_inst|spi_reg_rd, timing, 1
instance = comp, \spi_ctrl_inst|count_scn[0]~8 , spi_ctrl_inst|count_scn[0]~8, timing, 1
instance = comp, \~GND , ~GND, timing, 1
instance = comp, \spi_ctrl_inst|LessThan0~0 , spi_ctrl_inst|LessThan0~0, timing, 1
instance = comp, \spi_ctrl_inst|count_scn[0]~10 , spi_ctrl_inst|count_scn[0]~10, timing, 1
instance = comp, \spi_ctrl_inst|count_scn[0] , spi_ctrl_inst|count_scn[0], timing, 1
instance = comp, \spi_ctrl_inst|count_scn[1]~11 , spi_ctrl_inst|count_scn[1]~11, timing, 1
instance = comp, \spi_ctrl_inst|count_scn[1] , spi_ctrl_inst|count_scn[1], timing, 1
instance = comp, \spi_ctrl_inst|count_scn[2]~13 , spi_ctrl_inst|count_scn[2]~13, timing, 1
instance = comp, \spi_ctrl_inst|count_scn[2] , spi_ctrl_inst|count_scn[2], timing, 1
instance = comp, \spi_ctrl_inst|count_scn[3]~15 , spi_ctrl_inst|count_scn[3]~15, timing, 1
instance = comp, \spi_ctrl_inst|count_scn[3] , spi_ctrl_inst|count_scn[3], timing, 1
instance = comp, \spi_ctrl_inst|count_scn[4]~17 , spi_ctrl_inst|count_scn[4]~17, timing, 1
instance = comp, \spi_ctrl_inst|count_scn[4] , spi_ctrl_inst|count_scn[4], timing, 1
instance = comp, \spi_ctrl_inst|count_scn[5]~19 , spi_ctrl_inst|count_scn[5]~19, timing, 1
instance = comp, \spi_ctrl_inst|count_scn[5] , spi_ctrl_inst|count_scn[5], timing, 1
instance = comp, \spi_ctrl_inst|count_scn[6]~21 , spi_ctrl_inst|count_scn[6]~21, timing, 1
instance = comp, \spi_ctrl_inst|count_scn[6] , spi_ctrl_inst|count_scn[6], timing, 1
instance = comp, \spi_ctrl_inst|count_scn[7]~23 , spi_ctrl_inst|count_scn[7]~23, timing, 1
instance = comp, \spi_ctrl_inst|count_scn[7] , spi_ctrl_inst|count_scn[7], timing, 1
instance = comp, \spi_ctrl_inst|LessThan0~1 , spi_ctrl_inst|LessThan0~1, timing, 1
instance = comp, \spi_ctrl_inst|spi_irq_rd , spi_ctrl_inst|spi_irq_rd, timing, 1
instance = comp, \spi_ctrl_inst|spi_rd~0 , spi_ctrl_inst|spi_rd~0, timing, 1
instance = comp, \spi_ctrl_inst|spi_rd~1 , spi_ctrl_inst|spi_rd~1, timing, 1
instance = comp, \spi_ctrl_inst|spi_rd_reg , spi_ctrl_inst|spi_rd_reg, timing, 1
instance = comp, \spi_data_i_buf_reg[2]~1 , spi_data_i_buf_reg[2]~1, timing, 1
instance = comp, \spi_data_i_buf_reg[2]~2 , spi_data_i_buf_reg[2]~2, timing, 1
instance = comp, \spi_data_i_buf_reg[2]~0 , spi_data_i_buf_reg[2]~0, timing, 1
instance = comp, \spi_data_i_buf_reg[13] , spi_data_i_buf_reg[13], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg~16 , spi_ctrl_inst|ccs_dacset_reg~16, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg[11]~18 , spi_ctrl_inst|ccs_dacset_reg[11]~18, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg[13] , spi_ctrl_inst|ccs_dacset_reg[13], timing, 1
instance = comp, \spi_data_i_buf_reg[14] , spi_data_i_buf_reg[14], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg~15 , spi_ctrl_inst|ccs_dacset_reg~15, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg[14] , spi_ctrl_inst|ccs_dacset_reg[14], timing, 1
instance = comp, \spi_data_i_buf_reg[12] , spi_data_i_buf_reg[12], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg~17 , spi_ctrl_inst|ccs_dacset_reg~17, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg[12] , spi_ctrl_inst|ccs_dacset_reg[12], timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~22 , spi_ctrl_inst|spi_all_stb~22, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacoffset_reg[2]~4 , spi_ctrl_inst|ccs_dacoffset_reg[2]~4, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacoffset_reg[13] , spi_ctrl_inst|ccs_dacoffset_reg[13], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacoffset_reg[12] , spi_ctrl_inst|ccs_dacoffset_reg[12], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacoffset_reg[14] , spi_ctrl_inst|ccs_dacoffset_reg[14], timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~23 , spi_ctrl_inst|spi_all_stb~23, timing, 1
instance = comp, \spi_ctrl_inst|always8~1 , spi_ctrl_inst|always8~1, timing, 1
instance = comp, \spi_ctrl_inst|always8~0 , spi_ctrl_inst|always8~0, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~24 , spi_ctrl_inst|spi_all_stb~24, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~34 , spi_ctrl_inst|spi_all_stb~34, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb[4] , spi_ctrl_inst|spi_all_stb[4], timing, 1
instance = comp, \ccs5_spi_inst|ack_o_reg~feeder , ccs5_spi_inst|ack_o_reg~feeder, timing, 1
instance = comp, \ccs5_spi_inst|ack_o_reg , ccs5_spi_inst|ack_o_reg, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~15 , spi_ctrl_inst|spi_all_stb~15, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~37 , spi_ctrl_inst|spi_all_stb~37, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~38 , spi_ctrl_inst|spi_all_stb~38, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb[1] , spi_ctrl_inst|spi_all_stb[1], timing, 1
instance = comp, \ccs2_spi_inst|ack_o_reg~feeder , ccs2_spi_inst|ack_o_reg~feeder, timing, 1
instance = comp, \ccs2_spi_inst|ack_o_reg , ccs2_spi_inst|ack_o_reg, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~13 , spi_ctrl_inst|spi_all_stb~13, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~12 , spi_ctrl_inst|spi_all_stb~12, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~14 , spi_ctrl_inst|spi_all_stb~14, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~31 , spi_ctrl_inst|spi_all_stb~31, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb[0] , spi_ctrl_inst|spi_all_stb[0], timing, 1
instance = comp, \ccs1_spi_inst|ack_o_reg~feeder , ccs1_spi_inst|ack_o_reg~feeder, timing, 1
instance = comp, \ccs1_spi_inst|ack_o_reg , ccs1_spi_inst|ack_o_reg, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~20 , spi_ctrl_inst|spi_all_stb~20, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~19 , spi_ctrl_inst|spi_all_stb~19, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~21 , spi_ctrl_inst|spi_all_stb~21, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~33 , spi_ctrl_inst|spi_all_stb~33, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb[3] , spi_ctrl_inst|spi_all_stb[3], timing, 1
instance = comp, \ccs4_spi_inst|ack_o_reg , ccs4_spi_inst|ack_o_reg, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~17 , spi_ctrl_inst|spi_all_stb~17, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~16 , spi_ctrl_inst|spi_all_stb~16, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~18 , spi_ctrl_inst|spi_all_stb~18, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~32 , spi_ctrl_inst|spi_all_stb~32, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb[2] , spi_ctrl_inst|spi_all_stb[2], timing, 1
instance = comp, \ccs3_spi_inst|ack_o_reg~feeder , ccs3_spi_inst|ack_o_reg~feeder, timing, 1
instance = comp, \ccs3_spi_inst|ack_o_reg , ccs3_spi_inst|ack_o_reg, timing, 1
instance = comp, \spi_ctrl_inst|WideOr1~0 , spi_ctrl_inst|WideOr1~0, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~29 , spi_ctrl_inst|spi_all_stb~29, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~28 , spi_ctrl_inst|spi_all_stb~28, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~30 , spi_ctrl_inst|spi_all_stb~30, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~36 , spi_ctrl_inst|spi_all_stb~36, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb[6] , spi_ctrl_inst|spi_all_stb[6], timing, 1
instance = comp, \opp_spi_inst1|ack_o_reg , opp_spi_inst1|ack_o_reg, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~26 , spi_ctrl_inst|spi_all_stb~26, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~25 , spi_ctrl_inst|spi_all_stb~25, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~27 , spi_ctrl_inst|spi_all_stb~27, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb~35 , spi_ctrl_inst|spi_all_stb~35, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_stb[5] , spi_ctrl_inst|spi_all_stb[5], timing, 1
instance = comp, \ccs6_spi_inst|ack_o_reg~feeder , ccs6_spi_inst|ack_o_reg~feeder, timing, 1
instance = comp, \ccs6_spi_inst|ack_o_reg , ccs6_spi_inst|ack_o_reg, timing, 1
instance = comp, \spi_ctrl_inst|WideOr1 , spi_ctrl_inst|WideOr1, timing, 1
instance = comp, \spi_ctrl_inst|spi_next_state[1]~12 , spi_ctrl_inst|spi_next_state[1]~12, timing, 1
instance = comp, \spi_ctrl_inst|spi_next_state[1]~13 , spi_ctrl_inst|spi_next_state[1]~13, timing, 1
instance = comp, \spi_ctrl_inst|spi_current_state[1] , spi_ctrl_inst|spi_current_state[1], timing, 1
instance = comp, \spi_ctrl_inst|Equal4~0 , spi_ctrl_inst|Equal4~0, timing, 1
instance = comp, \spi_ctrl_inst|Equal4~1 , spi_ctrl_inst|Equal4~1, timing, 1
instance = comp, \spi_ctrl_inst|spi_next_state[5]~0 , spi_ctrl_inst|spi_next_state[5]~0, timing, 1
instance = comp, \spi_ctrl_inst|spi_next_state[5]~1 , spi_ctrl_inst|spi_next_state[5]~1, timing, 1
instance = comp, \spi_ctrl_inst|spi_next_state[5]~2 , spi_ctrl_inst|spi_next_state[5]~2, timing, 1
instance = comp, \spi_ctrl_inst|spi_wr~1 , spi_ctrl_inst|spi_wr~1, timing, 1
instance = comp, \spi_ctrl_inst|spi_wr~2 , spi_ctrl_inst|spi_wr~2, timing, 1
instance = comp, \spi_ctrl_inst|spi_wr~0 , spi_ctrl_inst|spi_wr~0, timing, 1
instance = comp, \spi_ctrl_inst|spi_wr , spi_ctrl_inst|spi_wr, timing, 1
instance = comp, \spi_ctrl_inst|spi_wr_reg , spi_ctrl_inst|spi_wr_reg, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~26 , spi_ctrl_inst|spi_in_data_reg~26, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[13] , spi_ctrl_inst|spi_in_data_reg[13], timing, 1
instance = comp, \spi_ctrl_inst|spi_offset_reg~5 , spi_ctrl_inst|spi_offset_reg~5, timing, 1
instance = comp, \spi_ctrl_inst|spi_offset_reg~6 , spi_ctrl_inst|spi_offset_reg~6, timing, 1
instance = comp, \spi_ctrl_inst|spi_reg_rd_reg , spi_ctrl_inst|spi_reg_rd_reg, timing, 1
instance = comp, \spi_ctrl_inst|spi_offset_reg~2 , spi_ctrl_inst|spi_offset_reg~2, timing, 1
instance = comp, \spi_ctrl_inst|spi_offset_reg~4 , spi_ctrl_inst|spi_offset_reg~4, timing, 1
instance = comp, \spi_ctrl_inst|spi_offset_reg[1] , spi_ctrl_inst|spi_offset_reg[1], timing, 1
instance = comp, \spi_ctrl_inst|spi_offset_reg~3 , spi_ctrl_inst|spi_offset_reg~3, timing, 1
instance = comp, \spi_ctrl_inst|spi_offset_reg[0] , spi_ctrl_inst|spi_offset_reg[0], timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we~2 , spi_ctrl_inst|spi_all_we~2, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we~3 , spi_ctrl_inst|spi_all_we~3, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we[6] , spi_ctrl_inst|spi_all_we[6], timing, 1
instance = comp, \opp_spi_inst1|ctl_reg[2]~0 , opp_spi_inst1|ctl_reg[2]~0, timing, 1
instance = comp, \opp_spi_inst1|ctl_reg[13] , opp_spi_inst1|ctl_reg[13], timing, 1
instance = comp, \spi_ctrl_inst|Selector10~0 , spi_ctrl_inst|Selector10~0, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[12] , spi_ctrl_inst|spi_in_data_reg[12], timing, 1
instance = comp, \opp_spi_inst1|ctl_reg[12]~feeder , opp_spi_inst1|ctl_reg[12]~feeder, timing, 1
instance = comp, \opp_spi_inst1|ctl_reg[12] , opp_spi_inst1|ctl_reg[12], timing, 1
instance = comp, \opp_spi_inst1|always2~0 , opp_spi_inst1|always2~0, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[4]~0 , ccs3_spi_inst|tx_buf_reg[4]~0, timing, 1
instance = comp, \opp_spi_inst1|Equal3~2 , opp_spi_inst1|Equal3~2, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[6]~4 , spi_ctrl_inst|spi_in_data_reg[6]~4, timing, 1
instance = comp, \spi_data_i_buf_reg[5] , spi_data_i_buf_reg[5], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg~12 , spi_ctrl_inst|ccs_dacset_reg~12, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacoffset_reg[5] , spi_ctrl_inst|ccs_dacoffset_reg[5], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[6]~6 , spi_ctrl_inst|spi_in_data_reg[6]~6, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg[5] , spi_ctrl_inst|ccs_dacset_reg[5], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[6]~45 , spi_ctrl_inst|spi_in_data_reg[6]~45, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~27 , spi_ctrl_inst|spi_in_data_reg~27, timing, 1
instance = comp, \ang_maxadc_reg[11]~12 , ang_maxadc_reg[11]~12, timing, 1
instance = comp, \ang_maxadc_reg[3]~0 , ang_maxadc_reg[3]~0, timing, 1
instance = comp, \ang_maxadc_reg[11] , ang_maxadc_reg[11], timing, 1
instance = comp, \ang_next_state.ANG_CALDIFF~1 , ang_next_state.ANG_CALDIFF~1, timing, 1
instance = comp, \ang_current_state.ANG_CALDIFF , ang_current_state.ANG_CALDIFF, timing, 1
instance = comp, \ang_current_state.ANG_INIT , ang_current_state.ANG_INIT, timing, 1
instance = comp, \Selector102~0 , Selector102~0, timing, 1
instance = comp, \ang_data_av_reg[1]~_Duplicate_1 , ang_data_av_reg[1]~_Duplicate_1, timing, 1
instance = comp, \Add6~0 , Add6~0, timing, 1
instance = comp, \Selector68~0 , Selector68~0, timing, 1
instance = comp, \Add6~1 , Add6~1, timing, 1
instance = comp, \Selector13~1 , Selector13~1, timing, 1
instance = comp, \ang_count_samp[0] , ang_count_samp[0], timing, 1
instance = comp, \Add6~3 , Add6~3, timing, 1
instance = comp, \Add6~5 , Add6~5, timing, 1
instance = comp, \Selector11~0 , Selector11~0, timing, 1
instance = comp, \ang_count_samp[2] , ang_count_samp[2], timing, 1
instance = comp, \Add6~7 , Add6~7, timing, 1
instance = comp, \Selector10~0 , Selector10~0, timing, 1
instance = comp, \ang_count_samp[3] , ang_count_samp[3], timing, 1
instance = comp, \Add6~9 , Add6~9, timing, 1
instance = comp, \Selector9~0 , Selector9~0, timing, 1
instance = comp, \ang_count_samp[4] , ang_count_samp[4], timing, 1
instance = comp, \Add6~11 , Add6~11, timing, 1
instance = comp, \Selector8~0 , Selector8~0, timing, 1
instance = comp, \ang_count_samp[5] , ang_count_samp[5], timing, 1
instance = comp, \Add6~13 , Add6~13, timing, 1
instance = comp, \Selector7~0 , Selector7~0, timing, 1
instance = comp, \ang_count_samp[6] , ang_count_samp[6], timing, 1
instance = comp, \Add6~15 , Add6~15, timing, 1
instance = comp, \Selector6~0 , Selector6~0, timing, 1
instance = comp, \ang_count_samp[7] , ang_count_samp[7], timing, 1
instance = comp, \Add6~17 , Add6~17, timing, 1
instance = comp, \Selector5~0 , Selector5~0, timing, 1
instance = comp, \ang_count_samp[8] , ang_count_samp[8], timing, 1
instance = comp, \Add6~19 , Add6~19, timing, 1
instance = comp, \Selector4~0 , Selector4~0, timing, 1
instance = comp, \ang_count_samp[9] , ang_count_samp[9], timing, 1
instance = comp, \Add6~21 , Add6~21, timing, 1
instance = comp, \Selector3~0 , Selector3~0, timing, 1
instance = comp, \ang_count_samp[10] , ang_count_samp[10], timing, 1
instance = comp, \ShiftLeft0~11 , ShiftLeft0~11, timing, 1
instance = comp, \ANG_SAMP_NUM[9] , ANG_SAMP_NUM[9], timing, 1
instance = comp, \ShiftLeft0~10 , ShiftLeft0~10, timing, 1
instance = comp, \ANG_SAMP_NUM[8] , ANG_SAMP_NUM[8], timing, 1
instance = comp, \ShiftLeft0~6 , ShiftLeft0~6, timing, 1
instance = comp, \ShiftLeft0~9 , ShiftLeft0~9, timing, 1
instance = comp, \ANG_SAMP_NUM[7] , ANG_SAMP_NUM[7], timing, 1
instance = comp, \ShiftLeft0~4 , ShiftLeft0~4, timing, 1
instance = comp, \ShiftLeft0~8 , ShiftLeft0~8, timing, 1
instance = comp, \ANG_SAMP_NUM[6] , ANG_SAMP_NUM[6], timing, 1
instance = comp, \ShiftLeft0~7 , ShiftLeft0~7, timing, 1
instance = comp, \ANG_SAMP_NUM[5] , ANG_SAMP_NUM[5], timing, 1
instance = comp, \ShiftLeft0~5 , ShiftLeft0~5, timing, 1
instance = comp, \ANG_SAMP_NUM[4] , ANG_SAMP_NUM[4], timing, 1
instance = comp, \ShiftLeft0~3 , ShiftLeft0~3, timing, 1
instance = comp, \ANG_SAMP_NUM[3] , ANG_SAMP_NUM[3], timing, 1
instance = comp, \ShiftLeft0~2 , ShiftLeft0~2, timing, 1
instance = comp, \ANG_SAMP_NUM[2] , ANG_SAMP_NUM[2], timing, 1
instance = comp, \ShiftLeft0~0 , ShiftLeft0~0, timing, 1
instance = comp, \ANG_SAMP_NUM[0] , ANG_SAMP_NUM[0], timing, 1
instance = comp, \LessThan3~1 , LessThan3~1, timing, 1
instance = comp, \LessThan3~3 , LessThan3~3, timing, 1
instance = comp, \LessThan3~5 , LessThan3~5, timing, 1
instance = comp, \LessThan3~7 , LessThan3~7, timing, 1
instance = comp, \LessThan3~9 , LessThan3~9, timing, 1
instance = comp, \LessThan3~11 , LessThan3~11, timing, 1
instance = comp, \LessThan3~13 , LessThan3~13, timing, 1
instance = comp, \LessThan3~15 , LessThan3~15, timing, 1
instance = comp, \LessThan3~17 , LessThan3~17, timing, 1
instance = comp, \LessThan3~19 , LessThan3~19, timing, 1
instance = comp, \LessThan3~20 , LessThan3~20, timing, 1
instance = comp, \ang_data_sum~0 , ang_data_sum~0, timing, 1
instance = comp, \Selector15~3 , Selector15~3, timing, 1
instance = comp, \Add7~38 , Add7~38, timing, 1
instance = comp, \ang_spidata_buf_reg[2]~4 , ang_spidata_buf_reg[2]~4, timing, 1
instance = comp, \ang_spidata_buf_reg[15] , ang_spidata_buf_reg[15], timing, 1
instance = comp, \ccs_sw_enable~0 , ccs_sw_enable~0, timing, 1
instance = comp, \ang_spi_ctrl1|samp_enable_reg , ang_spi_ctrl1|samp_enable_reg, timing, 1
instance = comp, \ang_spi_ctrl1|spi_next_state[1]~6 , ang_spi_ctrl1|spi_next_state[1]~6, timing, 1
instance = comp, \ang_spi_ctrl1|fread_reg_req~1 , ang_spi_ctrl1|fread_reg_req~1, timing, 1
instance = comp, \spi_ctrl_inst|Decoder8~2 , spi_ctrl_inst|Decoder8~2, timing, 1
instance = comp, \ang_spi_ctrl1|fwrite_adc_req~0 , ang_spi_ctrl1|fwrite_adc_req~0, timing, 1
instance = comp, \ang_spi_ctrl1|fwrite_adc_req~1 , ang_spi_ctrl1|fwrite_adc_req~1, timing, 1
instance = comp, \ang_spi_ctrl1|fwrite_adc_req , ang_spi_ctrl1|fwrite_adc_req, timing, 1
instance = comp, \ang_spi_ctrl1|always1~1 , ang_spi_ctrl1|always1~1, timing, 1
instance = comp, \ang_spi_ctrl1|always1~2 , ang_spi_ctrl1|always1~2, timing, 1
instance = comp, \ang_spi_ctrl1|fwrite_reg_req~0 , ang_spi_ctrl1|fwrite_reg_req~0, timing, 1
instance = comp, \spi_ctrl_inst|Decoder8~3 , spi_ctrl_inst|Decoder8~3, timing, 1
instance = comp, \ang_spi_ctrl1|fwrite_reg_req~1 , ang_spi_ctrl1|fwrite_reg_req~1, timing, 1
instance = comp, \ang_spi_ctrl1|fwrite_reg_req , ang_spi_ctrl1|fwrite_reg_req, timing, 1
instance = comp, \ang_spi_ctrl1|spi_next_state[3]~4 , ang_spi_ctrl1|spi_next_state[3]~4, timing, 1
instance = comp, \ang_spi_ctrl1|spi_next_state[3]~3 , ang_spi_ctrl1|spi_next_state[3]~3, timing, 1
instance = comp, \ang_spi_ctrl1|spi_next_state[3]~5 , ang_spi_ctrl1|spi_next_state[3]~5, timing, 1
instance = comp, \ang_spi_ctrl1|spi_current_state[3] , ang_spi_ctrl1|spi_current_state[3], timing, 1
instance = comp, \ang_spi_ctrl1|Selector4~0 , ang_spi_ctrl1|Selector4~0, timing, 1
instance = comp, \ang_spi_ctrl1|Selector4~2 , ang_spi_ctrl1|Selector4~2, timing, 1
instance = comp, \ang_spi_ctrl1|Selector4~1 , ang_spi_ctrl1|Selector4~1, timing, 1
instance = comp, \ang_spi_ctrl1|always1~0 , ang_spi_ctrl1|always1~0, timing, 1
instance = comp, \ang_spi_ctrl1|Selector4~3 , ang_spi_ctrl1|Selector4~3, timing, 1
instance = comp, \ang_spi_ctrl1|WideOr0~0 , ang_spi_ctrl1|WideOr0~0, timing, 1
instance = comp, \ang_spi_ctrl1|fread_reg_req~2 , ang_spi_ctrl1|fread_reg_req~2, timing, 1
instance = comp, \ang_spi_ctrl1|fread_reg_req~0 , ang_spi_ctrl1|fread_reg_req~0, timing, 1
instance = comp, \ang_spi_ctrl1|fread_reg_req~3 , ang_spi_ctrl1|fread_reg_req~3, timing, 1
instance = comp, \ang_spi_ctrl1|fread_reg_req , ang_spi_ctrl1|fread_reg_req, timing, 1
instance = comp, \ang_spi_ctrl1|Selector4~4 , ang_spi_ctrl1|Selector4~4, timing, 1
instance = comp, \ang_spi_ctrl1|Selector4~5 , ang_spi_ctrl1|Selector4~5, timing, 1
instance = comp, \ang_spi_ctrl1|Selector4~6 , ang_spi_ctrl1|Selector4~6, timing, 1
instance = comp, \ang_spi_ctrl1|spi_current_state[0] , ang_spi_ctrl1|spi_current_state[0], timing, 1
instance = comp, \ang_spi_ctrl1|spi_next_state[3]~2 , ang_spi_ctrl1|spi_next_state[3]~2, timing, 1
instance = comp, \ang_spi_ctrl1|Decoder0~1 , ang_spi_ctrl1|Decoder0~1, timing, 1
instance = comp, \ang_spi_ctrl1|spi_next_state[4]~13 , ang_spi_ctrl1|spi_next_state[4]~13, timing, 1
instance = comp, \ang_spi_ctrl1|spi_next_state[4]~15 , ang_spi_ctrl1|spi_next_state[4]~15, timing, 1
instance = comp, \ang_spi_ctrl1|spi_next_state[4]~16 , ang_spi_ctrl1|spi_next_state[4]~16, timing, 1
instance = comp, \ang_spi_ctrl1|spi_current_state[4] , ang_spi_ctrl1|spi_current_state[4], timing, 1
instance = comp, \ang_spi_ctrl1|always8~0 , ang_spi_ctrl1|always8~0, timing, 1
instance = comp, \ang_spi_ctrl1|count_adcsamp[0]~8 , ang_spi_ctrl1|count_adcsamp[0]~8, timing, 1
instance = comp, \ang_spi_ctrl1|LessThan0~0 , ang_spi_ctrl1|LessThan0~0, timing, 1
instance = comp, \ang_spi_ctrl1|count_adcsamp[1]~10 , ang_spi_ctrl1|count_adcsamp[1]~10, timing, 1
instance = comp, \ang_spi_ctrl1|count_adcsamp[0] , ang_spi_ctrl1|count_adcsamp[0], timing, 1
instance = comp, \ang_spi_ctrl1|count_adcsamp[1]~11 , ang_spi_ctrl1|count_adcsamp[1]~11, timing, 1
instance = comp, \ang_spi_ctrl1|count_adcsamp[1] , ang_spi_ctrl1|count_adcsamp[1], timing, 1
instance = comp, \ang_spi_ctrl1|count_adcsamp[2]~13 , ang_spi_ctrl1|count_adcsamp[2]~13, timing, 1
instance = comp, \ang_spi_ctrl1|count_adcsamp[2] , ang_spi_ctrl1|count_adcsamp[2], timing, 1
instance = comp, \ang_spi_ctrl1|count_adcsamp[3]~15 , ang_spi_ctrl1|count_adcsamp[3]~15, timing, 1
instance = comp, \ang_spi_ctrl1|count_adcsamp[3] , ang_spi_ctrl1|count_adcsamp[3], timing, 1
instance = comp, \ang_spi_ctrl1|count_adcsamp[4]~17 , ang_spi_ctrl1|count_adcsamp[4]~17, timing, 1
instance = comp, \ang_spi_ctrl1|count_adcsamp[4] , ang_spi_ctrl1|count_adcsamp[4], timing, 1
instance = comp, \ang_spi_ctrl1|count_adcsamp[5]~19 , ang_spi_ctrl1|count_adcsamp[5]~19, timing, 1
instance = comp, \ang_spi_ctrl1|count_adcsamp[5] , ang_spi_ctrl1|count_adcsamp[5], timing, 1
instance = comp, \ang_spi_ctrl1|count_adcsamp[6]~21 , ang_spi_ctrl1|count_adcsamp[6]~21, timing, 1
instance = comp, \ang_spi_ctrl1|count_adcsamp[6] , ang_spi_ctrl1|count_adcsamp[6], timing, 1
instance = comp, \ang_spi_ctrl1|count_adcsamp[7]~23 , ang_spi_ctrl1|count_adcsamp[7]~23, timing, 1
instance = comp, \ang_spi_ctrl1|count_adcsamp[7] , ang_spi_ctrl1|count_adcsamp[7], timing, 1
instance = comp, \ang_spi_ctrl1|LessThan0~1 , ang_spi_ctrl1|LessThan0~1, timing, 1
instance = comp, \ang_spi_ctrl1|spi_irq_rd , ang_spi_ctrl1|spi_irq_rd, timing, 1
instance = comp, \ang_spi_ctrl1|spi_rd~0 , ang_spi_ctrl1|spi_rd~0, timing, 1
instance = comp, \ang_spi_ctrl1|spi_rd_reg , ang_spi_ctrl1|spi_rd_reg, timing, 1
instance = comp, \ang_spi_ctrl1|spi_wr_reg , ang_spi_ctrl1|spi_wr_reg, timing, 1
instance = comp, \ang_spi_ctrl1|spi_cyc_o , ang_spi_ctrl1|spi_cyc_o, timing, 1
instance = comp, \ang_spi_inst1|ack_o_reg , ang_spi_inst1|ack_o_reg, timing, 1
instance = comp, \ang_spi_ctrl1|spi_next_state[2]~0 , ang_spi_ctrl1|spi_next_state[2]~0, timing, 1
instance = comp, \ang_spi_ctrl1|spi_next_state[2]~1 , ang_spi_ctrl1|spi_next_state[2]~1, timing, 1
instance = comp, \ang_spi_ctrl1|spi_current_state[2] , ang_spi_ctrl1|spi_current_state[2], timing, 1
instance = comp, \ang_spi_ctrl1|Decoder0~0 , ang_spi_ctrl1|Decoder0~0, timing, 1
instance = comp, \ang_spi_ctrl1|spi_next_state[1]~11 , ang_spi_ctrl1|spi_next_state[1]~11, timing, 1
instance = comp, \ang_spi_ctrl1|spi_next_state[4]~12 , ang_spi_ctrl1|spi_next_state[4]~12, timing, 1
instance = comp, \ang_spi_ctrl1|spi_next_state[4]~14 , ang_spi_ctrl1|spi_next_state[4]~14, timing, 1
instance = comp, \ang_spi_ctrl1|Decoder1~2 , ang_spi_ctrl1|Decoder1~2, timing, 1
instance = comp, \ang_spi_ctrl1|Decoder1~3 , ang_spi_ctrl1|Decoder1~3, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg~10 , ang_spi_ctrl1|spi_in_data_reg~10, timing, 1
instance = comp, \ang_spi_ctrl1|spi_wr~0 , ang_spi_ctrl1|spi_wr~0, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg[14]~1 , ang_spi_ctrl1|spi_in_data_reg[14]~1, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg[15] , ang_spi_ctrl1|spi_in_data_reg[15], timing, 1
instance = comp, \ang_spi_ctrl1|always8~1 , ang_spi_ctrl1|always8~1, timing, 1
instance = comp, \ang_spi_ctrl1|always8~2 , ang_spi_ctrl1|always8~2, timing, 1
instance = comp, \ang_spi_ctrl1|spi_offset_reg~4 , ang_spi_ctrl1|spi_offset_reg~4, timing, 1
instance = comp, \ang_spi_ctrl1|spi_offset_reg~3 , ang_spi_ctrl1|spi_offset_reg~3, timing, 1
instance = comp, \ang_spi_ctrl1|spi_offset_reg[1] , ang_spi_ctrl1|spi_offset_reg[1], timing, 1
instance = comp, \ang_spi_ctrl1|spi_offset_reg~0 , ang_spi_ctrl1|spi_offset_reg~0, timing, 1
instance = comp, \ang_spi_ctrl1|spi_offset_reg~1 , ang_spi_ctrl1|spi_offset_reg~1, timing, 1
instance = comp, \ang_spi_ctrl1|spi_offset_reg~2 , ang_spi_ctrl1|spi_offset_reg~2, timing, 1
instance = comp, \ang_spi_ctrl1|spi_offset_reg[0] , ang_spi_ctrl1|spi_offset_reg[0], timing, 1
instance = comp, \ang_spidata_buf_reg[6]~feeder , ang_spidata_buf_reg[6]~feeder, timing, 1
instance = comp, \ang_spidata_buf_reg[6] , ang_spidata_buf_reg[6], timing, 1
instance = comp, \ang_spi_ctrl1|Decoder1~0 , ang_spi_ctrl1|Decoder1~0, timing, 1
instance = comp, \ang_spi_ctrl1|Decoder1~1 , ang_spi_ctrl1|Decoder1~1, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg~0 , ang_spi_ctrl1|spi_in_data_reg~0, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg[6] , ang_spi_ctrl1|spi_in_data_reg[6], timing, 1
instance = comp, \ang_spi_inst1|Decoder0~0 , ang_spi_inst1|Decoder0~0, timing, 1
instance = comp, \ang_spi_inst1|ctl_reg[6] , ang_spi_inst1|ctl_reg[6], timing, 1
instance = comp, \ang_spi_inst1|Add1~0 , ang_spi_inst1|Add1~0, timing, 1
instance = comp, \ang_spi_inst1|bit_cnt_reg~5 , ang_spi_inst1|bit_cnt_reg~5, timing, 1
instance = comp, \ang_spidata_buf_reg[1] , ang_spidata_buf_reg[1], timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg~3 , ang_spi_ctrl1|spi_in_data_reg~3, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg[1] , ang_spi_ctrl1|spi_in_data_reg[1], timing, 1
instance = comp, \ang_spi_inst1|ctl_reg[1] , ang_spi_inst1|ctl_reg[1], timing, 1
instance = comp, \ang_spi_inst1|sck_i_reg1 , ang_spi_inst1|sck_i_reg1, timing, 1
instance = comp, \ang_spidata_buf_reg[2] , ang_spidata_buf_reg[2], timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg~2 , ang_spi_ctrl1|spi_in_data_reg~2, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg[2] , ang_spi_ctrl1|spi_in_data_reg[2], timing, 1
instance = comp, \ang_spi_inst1|ctl_reg[2] , ang_spi_inst1|ctl_reg[2], timing, 1
instance = comp, \ang_spi_inst1|mosi_o~0 , ang_spi_inst1|mosi_o~0, timing, 1
instance = comp, \ang_spidata_buf_reg[5] , ang_spidata_buf_reg[5], timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg~4 , ang_spi_ctrl1|spi_in_data_reg~4, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg[5] , ang_spi_ctrl1|spi_in_data_reg[5], timing, 1
instance = comp, \ang_spi_inst1|ctl_reg[5] , ang_spi_inst1|ctl_reg[5], timing, 1
instance = comp, \ang_spidata_buf_reg[4] , ang_spidata_buf_reg[4], timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg~5 , ang_spi_ctrl1|spi_in_data_reg~5, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg[4] , ang_spi_ctrl1|spi_in_data_reg[4], timing, 1
instance = comp, \ang_spi_inst1|ctl_reg[4] , ang_spi_inst1|ctl_reg[4], timing, 1
instance = comp, \ang_spi_inst1|Add2~0 , ang_spi_inst1|Add2~0, timing, 1
instance = comp, \ang_spi_inst1|Add2~2 , ang_spi_inst1|Add2~2, timing, 1
instance = comp, \ang_spi_inst1|dvd_cnt_reg~6 , ang_spi_inst1|dvd_cnt_reg~6, timing, 1
instance = comp, \ang_spi_inst1|dvd_cnt_reg[1] , ang_spi_inst1|dvd_cnt_reg[1], timing, 1
instance = comp, \ang_spi_inst1|Add2~4 , ang_spi_inst1|Add2~4, timing, 1
instance = comp, \ang_spi_inst1|dvd_cnt_reg~5 , ang_spi_inst1|dvd_cnt_reg~5, timing, 1
instance = comp, \ang_spi_inst1|dvd_cnt_reg[2] , ang_spi_inst1|dvd_cnt_reg[2], timing, 1
instance = comp, \ang_spi_inst1|Add2~6 , ang_spi_inst1|Add2~6, timing, 1
instance = comp, \ang_spi_inst1|dvd_cnt_reg~4 , ang_spi_inst1|dvd_cnt_reg~4, timing, 1
instance = comp, \ang_spi_inst1|dvd_cnt_reg[3] , ang_spi_inst1|dvd_cnt_reg[3], timing, 1
instance = comp, \ang_spi_inst1|Add2~8 , ang_spi_inst1|Add2~8, timing, 1
instance = comp, \ang_spi_inst1|dvd_cnt_reg~3 , ang_spi_inst1|dvd_cnt_reg~3, timing, 1
instance = comp, \ang_spi_inst1|dvd_cnt_reg[4] , ang_spi_inst1|dvd_cnt_reg[4], timing, 1
instance = comp, \ang_spi_inst1|Add2~10 , ang_spi_inst1|Add2~10, timing, 1
instance = comp, \ang_spi_inst1|dvd_cnt_reg~2 , ang_spi_inst1|dvd_cnt_reg~2, timing, 1
instance = comp, \ang_spi_inst1|dvd_cnt_reg[5] , ang_spi_inst1|dvd_cnt_reg[5], timing, 1
instance = comp, \ang_spi_inst1|Add2~12 , ang_spi_inst1|Add2~12, timing, 1
instance = comp, \ang_spi_inst1|dvd_cnt_reg~1 , ang_spi_inst1|dvd_cnt_reg~1, timing, 1
instance = comp, \ang_spi_inst1|dvd_cnt_reg[6] , ang_spi_inst1|dvd_cnt_reg[6], timing, 1
instance = comp, \ang_spi_inst1|Add2~14 , ang_spi_inst1|Add2~14, timing, 1
instance = comp, \ang_spi_inst1|dvd_cnt_reg~0 , ang_spi_inst1|dvd_cnt_reg~0, timing, 1
instance = comp, \ang_spi_inst1|dvd_cnt_reg[7] , ang_spi_inst1|dvd_cnt_reg[7], timing, 1
instance = comp, \ang_spi_inst1|Equal3~0 , ang_spi_inst1|Equal3~0, timing, 1
instance = comp, \ang_spi_inst1|Equal3~2 , ang_spi_inst1|Equal3~2, timing, 1
instance = comp, \ang_spidata_buf_reg[3] , ang_spidata_buf_reg[3], timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg~6 , ang_spi_ctrl1|spi_in_data_reg~6, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg[3] , ang_spi_ctrl1|spi_in_data_reg[3], timing, 1
instance = comp, \ang_spi_inst1|ctl_reg[3] , ang_spi_inst1|ctl_reg[3], timing, 1
instance = comp, \ang_spi_inst1|dvd_cnt_reg~7 , ang_spi_inst1|dvd_cnt_reg~7, timing, 1
instance = comp, \ang_spi_inst1|dvd_cnt_reg[0] , ang_spi_inst1|dvd_cnt_reg[0], timing, 1
instance = comp, \ang_spi_inst1|Equal3~1 , ang_spi_inst1|Equal3~1, timing, 1
instance = comp, \ang_spi_inst1|dvd_reg~0 , ang_spi_inst1|dvd_reg~0, timing, 1
instance = comp, \ang_spi_inst1|dvd_reg , ang_spi_inst1|dvd_reg, timing, 1
instance = comp, \ang_spi_inst1|shift_clk~0 , ang_spi_inst1|shift_clk~0, timing, 1
instance = comp, \ang_spi_inst1|sck_i_reg2 , ang_spi_inst1|sck_i_reg2, timing, 1
instance = comp, \ang_spi_inst1|shift_clk~1 , ang_spi_inst1|shift_clk~1, timing, 1
instance = comp, \ang_spi_inst1|bit_cnt_reg[4]~1 , ang_spi_inst1|bit_cnt_reg[4]~1, timing, 1
instance = comp, \ang_spi_inst1|bit_cnt_reg[0] , ang_spi_inst1|bit_cnt_reg[0], timing, 1
instance = comp, \ang_spi_inst1|Add1~2 , ang_spi_inst1|Add1~2, timing, 1
instance = comp, \ang_spi_inst1|bit_cnt_reg~4 , ang_spi_inst1|bit_cnt_reg~4, timing, 1
instance = comp, \ang_spi_inst1|bit_cnt_reg[1] , ang_spi_inst1|bit_cnt_reg[1], timing, 1
instance = comp, \ang_spi_inst1|Add1~4 , ang_spi_inst1|Add1~4, timing, 1
instance = comp, \ang_spi_inst1|bit_cnt_reg~3 , ang_spi_inst1|bit_cnt_reg~3, timing, 1
instance = comp, \ang_spi_inst1|bit_cnt_reg[2] , ang_spi_inst1|bit_cnt_reg[2], timing, 1
instance = comp, \ang_spi_inst1|RXNE_flag_reg~1 , ang_spi_inst1|RXNE_flag_reg~1, timing, 1
instance = comp, \ang_spidata_buf_reg[11]~feeder , ang_spidata_buf_reg[11]~feeder, timing, 1
instance = comp, \ang_spidata_buf_reg[11] , ang_spidata_buf_reg[11], timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg~7 , ang_spi_ctrl1|spi_in_data_reg~7, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg[11] , ang_spi_ctrl1|spi_in_data_reg[11], timing, 1
instance = comp, \ang_spi_inst1|ctl_reg[11] , ang_spi_inst1|ctl_reg[11], timing, 1
instance = comp, \ang_spi_inst1|Add1~6 , ang_spi_inst1|Add1~6, timing, 1
instance = comp, \ang_spi_inst1|bit_cnt_reg~2 , ang_spi_inst1|bit_cnt_reg~2, timing, 1
instance = comp, \ang_spi_inst1|bit_cnt_reg[3] , ang_spi_inst1|bit_cnt_reg[3], timing, 1
instance = comp, \ang_spi_inst1|Add1~8 , ang_spi_inst1|Add1~8, timing, 1
instance = comp, \ang_spi_inst1|bit_cnt_reg~0 , ang_spi_inst1|bit_cnt_reg~0, timing, 1
instance = comp, \ang_spi_inst1|bit_cnt_reg[4] , ang_spi_inst1|bit_cnt_reg[4], timing, 1
instance = comp, \ang_spi_inst1|RXNE_flag_reg~0 , ang_spi_inst1|RXNE_flag_reg~0, timing, 1
instance = comp, \ang_spi_inst1|shift_clk_negedge~0 , ang_spi_inst1|shift_clk_negedge~0, timing, 1
instance = comp, \ang_spi_inst1|shift_clk_negedge~1 , ang_spi_inst1|shift_clk_negedge~1, timing, 1
instance = comp, \ang_spi_inst1|RXNE_flag_reg~2 , ang_spi_inst1|RXNE_flag_reg~2, timing, 1
instance = comp, \ang_spi_inst1|tx_start~0 , ang_spi_inst1|tx_start~0, timing, 1
instance = comp, \ang_spi_inst1|BSY_flag_reg~0 , ang_spi_inst1|BSY_flag_reg~0, timing, 1
instance = comp, \ang_spi_inst1|BSY_flag_reg , ang_spi_inst1|BSY_flag_reg, timing, 1
instance = comp, \ang_spi_inst1|tx_start~1 , ang_spi_inst1|tx_start~1, timing, 1
instance = comp, \ang_spi_inst1|tx_flag_sta~0 , ang_spi_inst1|tx_flag_sta~0, timing, 1
instance = comp, \ang_spi_inst1|tx_flag_sta , ang_spi_inst1|tx_flag_sta, timing, 1
instance = comp, \ang_spi_inst1|tx_delay_count[1]~0 , ang_spi_inst1|tx_delay_count[1]~0, timing, 1
instance = comp, \ang_spi_inst1|tx_delay_count[1] , ang_spi_inst1|tx_delay_count[1], timing, 1
instance = comp, \ang_spi_inst1|tx_delay_count[0]~1 , ang_spi_inst1|tx_delay_count[0]~1, timing, 1
instance = comp, \ang_spi_inst1|tx_delay_count[0] , ang_spi_inst1|tx_delay_count[0], timing, 1
instance = comp, \ang_spi_inst1|TXE_flag_reg~0 , ang_spi_inst1|TXE_flag_reg~0, timing, 1
instance = comp, \ang_spi_inst1|TXE_flag_reg , ang_spi_inst1|TXE_flag_reg, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[15]~0 , ang_spi_inst1|tx_buf_reg[15]~0, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[15] , ang_spi_inst1|tx_buf_reg[15], timing, 1
instance = comp, \ang_spi_inst1|always12~0 , ang_spi_inst1|always12~0, timing, 1
instance = comp, \ang_ad_miso~input , ang_ad_miso~input, timing, 1
instance = comp, \ang_spidata_buf_reg[0]~feeder , ang_spidata_buf_reg[0]~feeder, timing, 1
instance = comp, \ang_spidata_buf_reg[0] , ang_spidata_buf_reg[0], timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg~12 , ang_spi_ctrl1|spi_in_data_reg~12, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg[0] , ang_spi_ctrl1|spi_in_data_reg[0], timing, 1
instance = comp, \ang_spi_inst1|ctl_reg[0] , ang_spi_inst1|ctl_reg[0], timing, 1
instance = comp, \ang_spi_inst1|tx_start_reg1 , ang_spi_inst1|tx_start_reg1, timing, 1
instance = comp, \ang_spidata_buf_reg[7] , ang_spidata_buf_reg[7], timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg~13 , ang_spi_ctrl1|spi_in_data_reg~13, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg[7] , ang_spi_ctrl1|spi_in_data_reg[7], timing, 1
instance = comp, \ang_spi_inst1|ctl_reg[7] , ang_spi_inst1|ctl_reg[7], timing, 1
instance = comp, \ang_spidata_buf_reg[10]~feeder , ang_spidata_buf_reg[10]~feeder, timing, 1
instance = comp, \ang_spidata_buf_reg[10] , ang_spidata_buf_reg[10], timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg~16 , ang_spi_ctrl1|spi_in_data_reg~16, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg[10] , ang_spi_ctrl1|spi_in_data_reg[10], timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[10]~feeder , ang_spi_inst1|tx_buf_reg[10]~feeder, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[10] , ang_spi_inst1|tx_buf_reg[10], timing, 1
instance = comp, \ang_spidata_buf_reg[12] , ang_spidata_buf_reg[12], timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg~8 , ang_spi_ctrl1|spi_in_data_reg~8, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg[12] , ang_spi_ctrl1|spi_in_data_reg[12], timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[12]~feeder , ang_spi_inst1|tx_buf_reg[12]~feeder, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[12] , ang_spi_inst1|tx_buf_reg[12], timing, 1
instance = comp, \ang_spidata_buf_reg[14]~feeder , ang_spidata_buf_reg[14]~feeder, timing, 1
instance = comp, \ang_spidata_buf_reg[14] , ang_spidata_buf_reg[14], timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg~9 , ang_spi_ctrl1|spi_in_data_reg~9, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg[14] , ang_spi_ctrl1|spi_in_data_reg[14], timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[14]~feeder , ang_spi_inst1|tx_buf_reg[14]~feeder, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[14] , ang_spi_inst1|tx_buf_reg[14], timing, 1
instance = comp, \ang_spi_inst1|shift_reg~23 , ang_spi_inst1|shift_reg~23, timing, 1
instance = comp, \ang_spi_inst1|shift_reg~24 , ang_spi_inst1|shift_reg~24, timing, 1
instance = comp, \ang_spi_inst1|shift_reg[14]~8 , ang_spi_inst1|shift_reg[14]~8, timing, 1
instance = comp, \ang_spi_inst1|shift_reg[14] , ang_spi_inst1|shift_reg[14], timing, 1
instance = comp, \ang_spi_inst1|shift_reg~21 , ang_spi_inst1|shift_reg~21, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[13]~feeder , ang_spi_inst1|tx_buf_reg[13]~feeder, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[13] , ang_spi_inst1|tx_buf_reg[13], timing, 1
instance = comp, \ang_spi_inst1|shift_reg~22 , ang_spi_inst1|shift_reg~22, timing, 1
instance = comp, \ang_spi_inst1|shift_reg[13] , ang_spi_inst1|shift_reg[13], timing, 1
instance = comp, \ang_spi_inst1|shift_reg~19 , ang_spi_inst1|shift_reg~19, timing, 1
instance = comp, \ang_spi_inst1|shift_reg~20 , ang_spi_inst1|shift_reg~20, timing, 1
instance = comp, \ang_spi_inst1|shift_reg[12] , ang_spi_inst1|shift_reg[12], timing, 1
instance = comp, \ang_spi_inst1|shift_reg~17 , ang_spi_inst1|shift_reg~17, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[11]~feeder , ang_spi_inst1|tx_buf_reg[11]~feeder, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[11] , ang_spi_inst1|tx_buf_reg[11], timing, 1
instance = comp, \ang_spi_inst1|shift_reg~18 , ang_spi_inst1|shift_reg~18, timing, 1
instance = comp, \ang_spi_inst1|shift_reg[11] , ang_spi_inst1|shift_reg[11], timing, 1
instance = comp, \ang_spi_inst1|shift_reg~15 , ang_spi_inst1|shift_reg~15, timing, 1
instance = comp, \ang_spi_inst1|shift_reg~16 , ang_spi_inst1|shift_reg~16, timing, 1
instance = comp, \ang_spi_inst1|shift_reg[10] , ang_spi_inst1|shift_reg[10], timing, 1
instance = comp, \ang_spi_inst1|shift_reg~13 , ang_spi_inst1|shift_reg~13, timing, 1
instance = comp, \ang_spidata_buf_reg[9]~feeder , ang_spidata_buf_reg[9]~feeder, timing, 1
instance = comp, \ang_spidata_buf_reg[9] , ang_spidata_buf_reg[9], timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg~15 , ang_spi_ctrl1|spi_in_data_reg~15, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg[9] , ang_spi_ctrl1|spi_in_data_reg[9], timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[9]~feeder , ang_spi_inst1|tx_buf_reg[9]~feeder, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[9] , ang_spi_inst1|tx_buf_reg[9], timing, 1
instance = comp, \ang_spi_inst1|shift_reg~14 , ang_spi_inst1|shift_reg~14, timing, 1
instance = comp, \ang_spi_inst1|shift_reg[9] , ang_spi_inst1|shift_reg[9], timing, 1
instance = comp, \ang_spi_inst1|shift_reg~11 , ang_spi_inst1|shift_reg~11, timing, 1
instance = comp, \ang_spidata_buf_reg[8] , ang_spidata_buf_reg[8], timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg~14 , ang_spi_ctrl1|spi_in_data_reg~14, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg[8] , ang_spi_ctrl1|spi_in_data_reg[8], timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[8]~feeder , ang_spi_inst1|tx_buf_reg[8]~feeder, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[8] , ang_spi_inst1|tx_buf_reg[8], timing, 1
instance = comp, \ang_spi_inst1|shift_reg~12 , ang_spi_inst1|shift_reg~12, timing, 1
instance = comp, \ang_spi_inst1|shift_reg[8] , ang_spi_inst1|shift_reg[8], timing, 1
instance = comp, \ang_spi_inst1|shift_reg~9 , ang_spi_inst1|shift_reg~9, timing, 1
instance = comp, \ang_spi_inst1|shift_reg~10 , ang_spi_inst1|shift_reg~10, timing, 1
instance = comp, \ang_spi_inst1|shift_reg[7]~7 , ang_spi_inst1|shift_reg[7]~7, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[7]~feeder , ang_spi_inst1|tx_buf_reg[7]~feeder, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[7] , ang_spi_inst1|tx_buf_reg[7], timing, 1
instance = comp, \ang_spi_inst1|shift_reg[7] , ang_spi_inst1|shift_reg[7], timing, 1
instance = comp, \ang_spi_inst1|shift_reg[6]~6 , ang_spi_inst1|shift_reg[6]~6, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[6] , ang_spi_inst1|tx_buf_reg[6], timing, 1
instance = comp, \ang_spi_inst1|shift_reg[6] , ang_spi_inst1|shift_reg[6], timing, 1
instance = comp, \ang_spi_inst1|shift_reg[5]~5 , ang_spi_inst1|shift_reg[5]~5, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[5]~feeder , ang_spi_inst1|tx_buf_reg[5]~feeder, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[5] , ang_spi_inst1|tx_buf_reg[5], timing, 1
instance = comp, \ang_spi_inst1|shift_reg[5] , ang_spi_inst1|shift_reg[5], timing, 1
instance = comp, \ang_spi_inst1|shift_reg[4]~4 , ang_spi_inst1|shift_reg[4]~4, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[4]~feeder , ang_spi_inst1|tx_buf_reg[4]~feeder, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[4] , ang_spi_inst1|tx_buf_reg[4], timing, 1
instance = comp, \ang_spi_inst1|shift_reg[4] , ang_spi_inst1|shift_reg[4], timing, 1
instance = comp, \ang_spi_inst1|shift_reg[3]~3 , ang_spi_inst1|shift_reg[3]~3, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[3]~feeder , ang_spi_inst1|tx_buf_reg[3]~feeder, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[3] , ang_spi_inst1|tx_buf_reg[3], timing, 1
instance = comp, \ang_spi_inst1|shift_reg[3] , ang_spi_inst1|shift_reg[3], timing, 1
instance = comp, \ang_spi_inst1|shift_reg[2]~2 , ang_spi_inst1|shift_reg[2]~2, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[2]~feeder , ang_spi_inst1|tx_buf_reg[2]~feeder, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[2] , ang_spi_inst1|tx_buf_reg[2], timing, 1
instance = comp, \ang_spi_inst1|shift_reg[2] , ang_spi_inst1|shift_reg[2], timing, 1
instance = comp, \ang_spi_inst1|shift_reg[1]~1 , ang_spi_inst1|shift_reg[1]~1, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[1]~feeder , ang_spi_inst1|tx_buf_reg[1]~feeder, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[1] , ang_spi_inst1|tx_buf_reg[1], timing, 1
instance = comp, \ang_spi_inst1|shift_reg[1] , ang_spi_inst1|shift_reg[1], timing, 1
instance = comp, \ang_spi_inst1|shift_reg[0]~0 , ang_spi_inst1|shift_reg[0]~0, timing, 1
instance = comp, \ang_spi_inst1|tx_buf_reg[0] , ang_spi_inst1|tx_buf_reg[0], timing, 1
instance = comp, \ang_spi_inst1|shift_reg[0] , ang_spi_inst1|shift_reg[0], timing, 1
instance = comp, \ang_spi_inst1|shift_negative_edge_nxt~0 , ang_spi_inst1|shift_negative_edge_nxt~0, timing, 1
instance = comp, \ang_spi_inst1|shift_negative_edge_nxt~1 , ang_spi_inst1|shift_negative_edge_nxt~1, timing, 1
instance = comp, \ang_spi_inst1|shift_negative_edge_nxt~2 , ang_spi_inst1|shift_negative_edge_nxt~2, timing, 1
instance = comp, \ang_spi_inst1|shift_negative_edge_reg~0 , ang_spi_inst1|shift_negative_edge_reg~0, timing, 1
instance = comp, \ang_spi_inst1|shift_negative_edge_reg , ang_spi_inst1|shift_negative_edge_reg, timing, 1
instance = comp, \ang_spi_inst1|shift_rx_data~0 , ang_spi_inst1|shift_rx_data~0, timing, 1
instance = comp, \ang_spi_inst1|shift_reg~25 , ang_spi_inst1|shift_reg~25, timing, 1
instance = comp, \ang_spi_inst1|shift_reg~26 , ang_spi_inst1|shift_reg~26, timing, 1
instance = comp, \ang_spi_inst1|shift_reg[15] , ang_spi_inst1|shift_reg[15], timing, 1
instance = comp, \ang_spi_inst1|ctl_reg[15] , ang_spi_inst1|ctl_reg[15], timing, 1
instance = comp, \ang_spi_inst1|Mux0~0 , ang_spi_inst1|Mux0~0, timing, 1
instance = comp, \ang_spi_inst1|RXNE_flag_reg~3 , ang_spi_inst1|RXNE_flag_reg~3, timing, 1
instance = comp, \ang_spi_inst1|RXNE_flag_reg~4 , ang_spi_inst1|RXNE_flag_reg~4, timing, 1
instance = comp, \ang_spi_inst1|RXNE_flag_reg , ang_spi_inst1|RXNE_flag_reg, timing, 1
instance = comp, \ang_spi_inst1|rx_buf_reg[15]~0 , ang_spi_inst1|rx_buf_reg[15]~0, timing, 1
instance = comp, \ang_spi_inst1|rx_buf_reg[15]~1 , ang_spi_inst1|rx_buf_reg[15]~1, timing, 1
instance = comp, \ang_spi_inst1|rx_buf_reg[15] , ang_spi_inst1|rx_buf_reg[15], timing, 1
instance = comp, \ang_spi_inst1|ctl_reg[14]~feeder , ang_spi_inst1|ctl_reg[14]~feeder, timing, 1
instance = comp, \ang_spi_inst1|ctl_reg[14] , ang_spi_inst1|ctl_reg[14], timing, 1
instance = comp, \ang_spi_inst1|Mux1~0 , ang_spi_inst1|Mux1~0, timing, 1
instance = comp, \ang_spi_inst1|rx_buf_reg[14] , ang_spi_inst1|rx_buf_reg[14], timing, 1
instance = comp, \ang_spi_inst1|Mux2~0 , ang_spi_inst1|Mux2~0, timing, 1
instance = comp, \ang_spi_inst1|rx_buf_reg[13] , ang_spi_inst1|rx_buf_reg[13], timing, 1
instance = comp, \ang_spi_inst1|ctl_reg[12]~feeder , ang_spi_inst1|ctl_reg[12]~feeder, timing, 1
instance = comp, \ang_spi_inst1|ctl_reg[12] , ang_spi_inst1|ctl_reg[12], timing, 1
instance = comp, \ang_spi_inst1|Mux3~0 , ang_spi_inst1|Mux3~0, timing, 1
instance = comp, \ang_spi_inst1|rx_buf_reg[12] , ang_spi_inst1|rx_buf_reg[12], timing, 1
instance = comp, \ang_spi_inst1|Mux4~0 , ang_spi_inst1|Mux4~0, timing, 1
instance = comp, \ang_spi_inst1|rx_buf_reg[11] , ang_spi_inst1|rx_buf_reg[11], timing, 1
instance = comp, \ang_spi_inst1|Mux5~0 , ang_spi_inst1|Mux5~0, timing, 1
instance = comp, \ang_spi_inst1|rx_buf_reg[10] , ang_spi_inst1|rx_buf_reg[10], timing, 1
instance = comp, \ang_spi_inst1|Mux6~0 , ang_spi_inst1|Mux6~0, timing, 1
instance = comp, \ang_spi_inst1|rx_buf_reg[9] , ang_spi_inst1|rx_buf_reg[9], timing, 1
instance = comp, \ang_spi_inst1|Mux7~0 , ang_spi_inst1|Mux7~0, timing, 1
instance = comp, \ang_spi_inst1|rx_buf_reg[8] , ang_spi_inst1|rx_buf_reg[8], timing, 1
instance = comp, \ang_spi_inst1|Mux8~0 , ang_spi_inst1|Mux8~0, timing, 1
instance = comp, \ang_spi_inst1|rx_buf_reg[7] , ang_spi_inst1|rx_buf_reg[7], timing, 1
instance = comp, \ang_spi_inst1|Mux9~0 , ang_spi_inst1|Mux9~0, timing, 1
instance = comp, \ang_spi_inst1|OVR_flag_reg~0 , ang_spi_inst1|OVR_flag_reg~0, timing, 1
instance = comp, \ang_spi_inst1|OVR_flag_reg~1 , ang_spi_inst1|OVR_flag_reg~1, timing, 1
instance = comp, \ang_spi_inst1|OVR_flag_reg , ang_spi_inst1|OVR_flag_reg, timing, 1
instance = comp, \ang_spi_inst1|rx_buf_reg[6] , ang_spi_inst1|rx_buf_reg[6], timing, 1
instance = comp, \ang_spi_inst1|Mux10~0 , ang_spi_inst1|Mux10~0, timing, 1
instance = comp, \ang_spi_inst1|rx_buf_reg[5] , ang_spi_inst1|rx_buf_reg[5], timing, 1
instance = comp, \ang_spi_inst1|Mux11~0 , ang_spi_inst1|Mux11~0, timing, 1
instance = comp, \ang_spi_inst1|rx_buf_reg[4] , ang_spi_inst1|rx_buf_reg[4], timing, 1
instance = comp, \Add7~0 , Add7~0, timing, 1
instance = comp, \Selector35~0 , Selector35~0, timing, 1
instance = comp, \ang_data_sum[0] , ang_data_sum[0], timing, 1
instance = comp, \Add7~2 , Add7~2, timing, 1
instance = comp, \Selector34~0 , Selector34~0, timing, 1
instance = comp, \ang_data_sum[1] , ang_data_sum[1], timing, 1
instance = comp, \Add7~4 , Add7~4, timing, 1
instance = comp, \Selector33~0 , Selector33~0, timing, 1
instance = comp, \ang_data_sum[2] , ang_data_sum[2], timing, 1
instance = comp, \Add7~6 , Add7~6, timing, 1
instance = comp, \Selector32~0 , Selector32~0, timing, 1
instance = comp, \ang_data_sum[3] , ang_data_sum[3], timing, 1
instance = comp, \Add7~8 , Add7~8, timing, 1
instance = comp, \Selector31~0 , Selector31~0, timing, 1
instance = comp, \ang_data_sum[4] , ang_data_sum[4], timing, 1
instance = comp, \Add7~10 , Add7~10, timing, 1
instance = comp, \Selector30~0 , Selector30~0, timing, 1
instance = comp, \ang_data_sum[5] , ang_data_sum[5], timing, 1
instance = comp, \Add7~12 , Add7~12, timing, 1
instance = comp, \Selector29~0 , Selector29~0, timing, 1
instance = comp, \ang_data_sum[6] , ang_data_sum[6], timing, 1
instance = comp, \Add7~14 , Add7~14, timing, 1
instance = comp, \Selector28~0 , Selector28~0, timing, 1
instance = comp, \ang_data_sum[7] , ang_data_sum[7], timing, 1
instance = comp, \Add7~16 , Add7~16, timing, 1
instance = comp, \Selector27~0 , Selector27~0, timing, 1
instance = comp, \ang_data_sum[8] , ang_data_sum[8], timing, 1
instance = comp, \Add7~18 , Add7~18, timing, 1
instance = comp, \Selector26~0 , Selector26~0, timing, 1
instance = comp, \ang_data_sum[9] , ang_data_sum[9], timing, 1
instance = comp, \Add7~20 , Add7~20, timing, 1
instance = comp, \Selector25~0 , Selector25~0, timing, 1
instance = comp, \ang_data_sum[10] , ang_data_sum[10], timing, 1
instance = comp, \Add7~22 , Add7~22, timing, 1
instance = comp, \Selector24~0 , Selector24~0, timing, 1
instance = comp, \ang_data_sum[11] , ang_data_sum[11], timing, 1
instance = comp, \Add7~24 , Add7~24, timing, 1
instance = comp, \Selector23~0 , Selector23~0, timing, 1
instance = comp, \ang_data_sum[12] , ang_data_sum[12], timing, 1
instance = comp, \Add7~26 , Add7~26, timing, 1
instance = comp, \Selector22~0 , Selector22~0, timing, 1
instance = comp, \ang_data_sum[13] , ang_data_sum[13], timing, 1
instance = comp, \Add7~28 , Add7~28, timing, 1
instance = comp, \Selector21~0 , Selector21~0, timing, 1
instance = comp, \ang_data_sum[14] , ang_data_sum[14], timing, 1
instance = comp, \Add7~30 , Add7~30, timing, 1
instance = comp, \Selector20~0 , Selector20~0, timing, 1
instance = comp, \ang_data_sum[15] , ang_data_sum[15], timing, 1
instance = comp, \Add7~32 , Add7~32, timing, 1
instance = comp, \Selector19~0 , Selector19~0, timing, 1
instance = comp, \ang_data_sum[16] , ang_data_sum[16], timing, 1
instance = comp, \Add7~34 , Add7~34, timing, 1
instance = comp, \Selector18~0 , Selector18~0, timing, 1
instance = comp, \ang_data_sum[17] , ang_data_sum[17], timing, 1
instance = comp, \Add7~36 , Add7~36, timing, 1
instance = comp, \Selector17~0 , Selector17~0, timing, 1
instance = comp, \ang_data_sum[18] , ang_data_sum[18], timing, 1
instance = comp, \Add7~39 , Add7~39, timing, 1
instance = comp, \Selector16~0 , Selector16~0, timing, 1
instance = comp, \ang_data_sum[19] , ang_data_sum[19], timing, 1
instance = comp, \Add7~41 , Add7~41, timing, 1
instance = comp, \Selector15~2 , Selector15~2, timing, 1
instance = comp, \ang_data_sum[20] , ang_data_sum[20], timing, 1
instance = comp, \Add7~43 , Add7~43, timing, 1
instance = comp, \Selector14~0 , Selector14~0, timing, 1
instance = comp, \ang_data_sum[21] , ang_data_sum[21], timing, 1
instance = comp, \ShiftRight0~46 , ShiftRight0~46, timing, 1
instance = comp, \ShiftRight0~25 , ShiftRight0~25, timing, 1
instance = comp, \ShiftRight0~6 , ShiftRight0~6, timing, 1
instance = comp, \ShiftRight0~26 , ShiftRight0~26, timing, 1
instance = comp, \ShiftRight0~47 , ShiftRight0~47, timing, 1
instance = comp, \ShiftRight0~92 , ShiftRight0~92, timing, 1
instance = comp, \ShiftRight0~88 , ShiftRight0~88, timing, 1
instance = comp, \ShiftRight0~80 , ShiftRight0~80, timing, 1
instance = comp, \ShiftRight0~89 , ShiftRight0~89, timing, 1
instance = comp, \ShiftRight0~65 , ShiftRight0~65, timing, 1
instance = comp, \ShiftRight0~57 , ShiftRight0~57, timing, 1
instance = comp, \ShiftRight0~66 , ShiftRight0~66, timing, 1
instance = comp, \ShiftRight0~90 , ShiftRight0~90, timing, 1
instance = comp, \ShiftRight0~48 , ShiftRight0~48, timing, 1
instance = comp, \ShiftRight0~37 , ShiftRight0~37, timing, 1
instance = comp, \ShiftRight0~49 , ShiftRight0~49, timing, 1
instance = comp, \ShiftRight0~23 , ShiftRight0~23, timing, 1
instance = comp, \ShiftRight0~7 , ShiftRight0~7, timing, 1
instance = comp, \ShiftRight0~24 , ShiftRight0~24, timing, 1
instance = comp, \ShiftRight0~50 , ShiftRight0~50, timing, 1
instance = comp, \ShiftRight0~91 , ShiftRight0~91, timing, 1
instance = comp, \ShiftRight0~67 , ShiftRight0~67, timing, 1
instance = comp, \ShiftRight0~93 , ShiftRight0~93, timing, 1
instance = comp, \Selector50~0 , Selector50~0, timing, 1
instance = comp, \ang_data_av_reg[2]~_Duplicate_1 , ang_data_av_reg[2]~_Duplicate_1, timing, 1
instance = comp, \ShiftRight0~17 , ShiftRight0~17, timing, 1
instance = comp, \ShiftRight0~18 , ShiftRight0~18, timing, 1
instance = comp, \ShiftRight0~19 , ShiftRight0~19, timing, 1
instance = comp, \ShiftRight0~101 , ShiftRight0~101, timing, 1
instance = comp, \ShiftRight0~79 , ShiftRight0~79, timing, 1
instance = comp, \ShiftRight0~84 , ShiftRight0~84, timing, 1
instance = comp, \ShiftRight0~61 , ShiftRight0~61, timing, 1
instance = comp, \ShiftRight0~53 , ShiftRight0~53, timing, 1
instance = comp, \ShiftRight0~62 , ShiftRight0~62, timing, 1
instance = comp, \ShiftRight0~78 , ShiftRight0~78, timing, 1
instance = comp, \ShiftRight0~85 , ShiftRight0~85, timing, 1
instance = comp, \ShiftRight0~73 , ShiftRight0~73, timing, 1
instance = comp, \ShiftRight0~41 , ShiftRight0~41, timing, 1
instance = comp, \ShiftRight0~31 , ShiftRight0~31, timing, 1
instance = comp, \ShiftRight0~42 , ShiftRight0~42, timing, 1
instance = comp, \ShiftRight0~14 , ShiftRight0~14, timing, 1
instance = comp, \ShiftRight0~15 , ShiftRight0~15, timing, 1
instance = comp, \ShiftRight0~16 , ShiftRight0~16, timing, 1
instance = comp, \ShiftRight0~43 , ShiftRight0~43, timing, 1
instance = comp, \ShiftRight0~86 , ShiftRight0~86, timing, 1
instance = comp, \ShiftRight0~87 , ShiftRight0~87, timing, 1
instance = comp, \Selector49~0 , Selector49~0, timing, 1
instance = comp, \ang_data_av_reg[3]~_Duplicate_1 , ang_data_av_reg[3]~_Duplicate_1, timing, 1
instance = comp, \ShiftRight0~9 , ShiftRight0~9, timing, 1
instance = comp, \ShiftRight0~10 , ShiftRight0~10, timing, 1
instance = comp, \ShiftRight0~77 , ShiftRight0~77, timing, 1
instance = comp, \ShiftRight0~58 , ShiftRight0~58, timing, 1
instance = comp, \ShiftRight0~81 , ShiftRight0~81, timing, 1
instance = comp, \ShiftRight0~38 , ShiftRight0~38, timing, 1
instance = comp, \ShiftRight0~8 , ShiftRight0~8, timing, 1
instance = comp, \ShiftRight0~39 , ShiftRight0~39, timing, 1
instance = comp, \ShiftRight0~82 , ShiftRight0~82, timing, 1
instance = comp, \ShiftRight0~83 , ShiftRight0~83, timing, 1
instance = comp, \Selector48~0 , Selector48~0, timing, 1
instance = comp, \ang_data_av_reg[4]~_Duplicate_1 , ang_data_av_reg[4]~_Duplicate_1, timing, 1
instance = comp, \ShiftRight0~54 , ShiftRight0~54, timing, 1
instance = comp, \ShiftRight0~71 , ShiftRight0~71, timing, 1
instance = comp, \ShiftRight0~74 , ShiftRight0~74, timing, 1
instance = comp, \ShiftRight0~69 , ShiftRight0~69, timing, 1
instance = comp, \ShiftRight0~68 , ShiftRight0~68, timing, 1
instance = comp, \ShiftRight0~30 , ShiftRight0~30, timing, 1
instance = comp, \ShiftRight0~33 , ShiftRight0~33, timing, 1
instance = comp, \ShiftRight0~32 , ShiftRight0~32, timing, 1
instance = comp, \ShiftRight0~34 , ShiftRight0~34, timing, 1
instance = comp, \ShiftRight0~75 , ShiftRight0~75, timing, 1
instance = comp, \ShiftRight0~76 , ShiftRight0~76, timing, 1
instance = comp, \ShiftRight0~100 , ShiftRight0~100, timing, 1
instance = comp, \Selector47~0 , Selector47~0, timing, 1
instance = comp, \ang_data_av_reg[5]~_Duplicate_1 , ang_data_av_reg[5]~_Duplicate_1, timing, 1
instance = comp, \ShiftRight0~22 , ShiftRight0~22, timing, 1
instance = comp, \ShiftRight0~27 , ShiftRight0~27, timing, 1
instance = comp, \ShiftRight0~70 , ShiftRight0~70, timing, 1
instance = comp, \ShiftRight0~99 , ShiftRight0~99, timing, 1
instance = comp, \ShiftRight0~72 , ShiftRight0~72, timing, 1
instance = comp, \Selector46~0 , Selector46~0, timing, 1
instance = comp, \ShiftRight0~63 , ShiftRight0~63, timing, 1
instance = comp, \ShiftRight0~20 , ShiftRight0~20, timing, 1
instance = comp, \ShiftRight0~64 , ShiftRight0~64, timing, 1
instance = comp, \ang_data_av_reg[6]~_Duplicate_1 , ang_data_av_reg[6]~_Duplicate_1, timing, 1
instance = comp, \Selector45~0 , Selector45~0, timing, 1
instance = comp, \ShiftRight0~59 , ShiftRight0~59, timing, 1
instance = comp, \ShiftRight0~11 , ShiftRight0~11, timing, 1
instance = comp, \ShiftRight0~60 , ShiftRight0~60, timing, 1
instance = comp, \ang_data_av_reg[7]~_Duplicate_1 , ang_data_av_reg[7]~_Duplicate_1, timing, 1
instance = comp, \Selector44~0 , Selector44~0, timing, 1
instance = comp, \ShiftRight0~55 , ShiftRight0~55, timing, 1
instance = comp, \ShiftRight0~52 , ShiftRight0~52, timing, 1
instance = comp, \ShiftRight0~56 , ShiftRight0~56, timing, 1
instance = comp, \ang_data_av_reg[8]~_Duplicate_1 , ang_data_av_reg[8]~_Duplicate_1, timing, 1
instance = comp, \Selector43~0 , Selector43~0, timing, 1
instance = comp, \ShiftRight0~51 , ShiftRight0~51, timing, 1
instance = comp, \ang_data_av_reg[9]~_Duplicate_1 , ang_data_av_reg[9]~_Duplicate_1, timing, 1
instance = comp, \Selector42~0 , Selector42~0, timing, 1
instance = comp, \ShiftRight0~44 , ShiftRight0~44, timing, 1
instance = comp, \ShiftRight0~45 , ShiftRight0~45, timing, 1
instance = comp, \ang_data_av_reg[10]~_Duplicate_1 , ang_data_av_reg[10]~_Duplicate_1, timing, 1
instance = comp, \Selector41~0 , Selector41~0, timing, 1
instance = comp, \ShiftRight0~36 , ShiftRight0~36, timing, 1
instance = comp, \ShiftRight0~40 , ShiftRight0~40, timing, 1
instance = comp, \ang_data_av_reg[11]~_Duplicate_1 , ang_data_av_reg[11]~_Duplicate_1, timing, 1
instance = comp, \Selector40~0 , Selector40~0, timing, 1
instance = comp, \ANG_Kad_reg[0]~4 , ANG_Kad_reg[0]~4, timing, 1
instance = comp, \ANG_Kad_reg[0]~5 , ANG_Kad_reg[0]~5, timing, 1
instance = comp, \ANG_Kad_reg[11] , ANG_Kad_reg[11], timing, 1
instance = comp, \ANG_Kad_reg[14] , ANG_Kad_reg[14], timing, 1
instance = comp, \ANG_Kad_reg[13]~feeder , ANG_Kad_reg[13]~feeder, timing, 1
instance = comp, \ANG_Kad_reg[13] , ANG_Kad_reg[13], timing, 1
instance = comp, \ANG_Kad_reg[15] , ANG_Kad_reg[15], timing, 1
instance = comp, \ANG_Kad_reg[12] , ANG_Kad_reg[12], timing, 1
instance = comp, \ANG_Kad[3]~4 , ANG_Kad[3]~4, timing, 1
instance = comp, \ANG_Kad_reg[10]~6 , ANG_Kad_reg[10]~6, timing, 1
instance = comp, \ANG_Kad_reg[10] , ANG_Kad_reg[10], timing, 1
instance = comp, \ANG_Kad_reg[8] , ANG_Kad_reg[8], timing, 1
instance = comp, \ANG_Kad_reg[5] , ANG_Kad_reg[5], timing, 1
instance = comp, \ANG_Kad_reg[3] , ANG_Kad_reg[3], timing, 1
instance = comp, \ANG_Kad_reg[4] , ANG_Kad_reg[4], timing, 1
instance = comp, \ANG_Kad_reg[6] , ANG_Kad_reg[6], timing, 1
instance = comp, \LessThan1~0 , LessThan1~0, timing, 1
instance = comp, \ANG_Kad_reg[7] , ANG_Kad_reg[7], timing, 1
instance = comp, \ANG_Kad_reg[9] , ANG_Kad_reg[9], timing, 1
instance = comp, \LessThan1~1 , LessThan1~1, timing, 1
instance = comp, \ANG_Kad[3]~5 , ANG_Kad[3]~5, timing, 1
instance = comp, \ANG_Kad_reg[0] , ANG_Kad_reg[0], timing, 1
instance = comp, \ANG_Kad[10]~2 , ANG_Kad[10]~2, timing, 1
instance = comp, \ANG_Kad_reg[2] , ANG_Kad_reg[2], timing, 1
instance = comp, \ANG_Kad_reg[1] , ANG_Kad_reg[1], timing, 1
instance = comp, \ANG_Kad[10]~0 , ANG_Kad[10]~0, timing, 1
instance = comp, \ANG_Kad[10]~1 , ANG_Kad[10]~1, timing, 1
instance = comp, \ANG_Kad[10]~3 , ANG_Kad[10]~3, timing, 1
instance = comp, \ANG_Kad[0]~6 , ANG_Kad[0]~6, timing, 1
instance = comp, \ANG_Kad[1]~7 , ANG_Kad[1]~7, timing, 1
instance = comp, \ANG_Kad[2]~8 , ANG_Kad[2]~8, timing, 1
instance = comp, \ANG_Kad[3]~9 , ANG_Kad[3]~9, timing, 1
instance = comp, \ANG_Kad[4]~10 , ANG_Kad[4]~10, timing, 1
instance = comp, \ANG_Kad[5]~11 , ANG_Kad[5]~11, timing, 1
instance = comp, \ANG_Kad[6]~12 , ANG_Kad[6]~12, timing, 1
instance = comp, \ANG_Kad[7]~13 , ANG_Kad[7]~13, timing, 1
instance = comp, \ANG_Kad[8]~14 , ANG_Kad[8]~14, timing, 1
instance = comp, \ANG_Kad[9]~15 , ANG_Kad[9]~15, timing, 1
instance = comp, \ANG_Kad[10]~16 , ANG_Kad[10]~16, timing, 1
instance = comp, \ang_data_av_reg[0]~_Duplicate_1 , ang_data_av_reg[0]~_Duplicate_1, timing, 1
instance = comp, \ShiftRight0~94 , ShiftRight0~94, timing, 1
instance = comp, \ShiftRight0~95 , ShiftRight0~95, timing, 1
instance = comp, \ShiftRight0~96 , ShiftRight0~96, timing, 1
instance = comp, \ShiftRight0~97 , ShiftRight0~97, timing, 1
instance = comp, \Selector51~0 , Selector51~0, timing, 1
instance = comp, \ang_kdaset_mult_inst|lpm_mult_component|auto_generated|mac_mult1 , ang_kdaset_mult_inst|lpm_mult_component|auto_generated|mac_mult1, timing, 1
instance = comp, \ang_kdaset_mult_inst|lpm_mult_component|auto_generated|mac_out2 , ang_kdaset_mult_inst|lpm_mult_component|auto_generated|mac_out2, timing, 1
instance = comp, \ang_maxadc_reg[10]~11 , ang_maxadc_reg[10]~11, timing, 1
instance = comp, \ang_maxadc_reg[10] , ang_maxadc_reg[10], timing, 1
instance = comp, \ang_maxadc_reg[9]~10 , ang_maxadc_reg[9]~10, timing, 1
instance = comp, \ang_maxadc_reg[9] , ang_maxadc_reg[9], timing, 1
instance = comp, \ang_maxadc_reg[8]~9 , ang_maxadc_reg[8]~9, timing, 1
instance = comp, \ang_maxadc_reg[8] , ang_maxadc_reg[8], timing, 1
instance = comp, \ang_maxadc_reg[7]~8 , ang_maxadc_reg[7]~8, timing, 1
instance = comp, \ang_maxadc_reg[7] , ang_maxadc_reg[7], timing, 1
instance = comp, \ang_maxadc_reg[6]~7 , ang_maxadc_reg[6]~7, timing, 1
instance = comp, \ang_maxadc_reg[6] , ang_maxadc_reg[6], timing, 1
instance = comp, \ang_maxadc_reg[5]~6 , ang_maxadc_reg[5]~6, timing, 1
instance = comp, \ang_maxadc_reg[5] , ang_maxadc_reg[5], timing, 1
instance = comp, \ang_maxadc_reg[4]~5 , ang_maxadc_reg[4]~5, timing, 1
instance = comp, \ang_maxadc_reg[4] , ang_maxadc_reg[4], timing, 1
instance = comp, \ang_maxadc_reg[3]~4 , ang_maxadc_reg[3]~4, timing, 1
instance = comp, \ang_maxadc_reg[3] , ang_maxadc_reg[3], timing, 1
instance = comp, \ang_maxadc_reg[2]~3 , ang_maxadc_reg[2]~3, timing, 1
instance = comp, \ang_maxadc_reg[2] , ang_maxadc_reg[2], timing, 1
instance = comp, \ang_maxadc_reg[1]~2 , ang_maxadc_reg[1]~2, timing, 1
instance = comp, \ang_maxadc_reg[1] , ang_maxadc_reg[1], timing, 1
instance = comp, \ang_maxadc_reg[0]~1 , ang_maxadc_reg[0]~1, timing, 1
instance = comp, \ang_maxadc_reg[0] , ang_maxadc_reg[0], timing, 1
instance = comp, \LessThan6~2 , LessThan6~2, timing, 1
instance = comp, \LessThan6~4 , LessThan6~4, timing, 1
instance = comp, \LessThan6~6 , LessThan6~6, timing, 1
instance = comp, \LessThan6~8 , LessThan6~8, timing, 1
instance = comp, \LessThan6~10 , LessThan6~10, timing, 1
instance = comp, \LessThan6~12 , LessThan6~12, timing, 1
instance = comp, \LessThan6~14 , LessThan6~14, timing, 1
instance = comp, \LessThan6~16 , LessThan6~16, timing, 1
instance = comp, \LessThan6~18 , LessThan6~18, timing, 1
instance = comp, \LessThan6~20 , LessThan6~20, timing, 1
instance = comp, \LessThan6~22 , LessThan6~22, timing, 1
instance = comp, \LessThan6~23 , LessThan6~23, timing, 1
instance = comp, \ang_maxadc_reg[15] , ang_maxadc_reg[15], timing, 1
instance = comp, \ang_maxadc_reg[14] , ang_maxadc_reg[14], timing, 1
instance = comp, \ang_maxadc_reg[12] , ang_maxadc_reg[12], timing, 1
instance = comp, \ang_maxadc_reg[13] , ang_maxadc_reg[13], timing, 1
instance = comp, \LessThan6~0 , LessThan6~0, timing, 1
instance = comp, \LessThan6~25 , LessThan6~25, timing, 1
instance = comp, \ang_minadc_reg[0]~0 , ang_minadc_reg[0]~0, timing, 1
instance = comp, \ang_minadc_reg[12] , ang_minadc_reg[12], timing, 1
instance = comp, \ang_minadc_reg[13] , ang_minadc_reg[13], timing, 1
instance = comp, \ang_minadc_reg[15] , ang_minadc_reg[15], timing, 1
instance = comp, \ang_minadc_reg[14] , ang_minadc_reg[14], timing, 1
instance = comp, \ang_da_data~0 , ang_da_data~0, timing, 1
instance = comp, \ang_minadc_reg[11] , ang_minadc_reg[11], timing, 1
instance = comp, \ang_minadc_reg[10] , ang_minadc_reg[10], timing, 1
instance = comp, \ang_minadc_reg[9] , ang_minadc_reg[9], timing, 1
instance = comp, \ang_minadc_reg[8] , ang_minadc_reg[8], timing, 1
instance = comp, \ang_minadc_reg[7] , ang_minadc_reg[7], timing, 1
instance = comp, \ang_minadc_reg[6] , ang_minadc_reg[6], timing, 1
instance = comp, \ang_minadc_reg[5] , ang_minadc_reg[5], timing, 1
instance = comp, \ang_minadc_reg[4] , ang_minadc_reg[4], timing, 1
instance = comp, \ang_minadc_reg[3] , ang_minadc_reg[3], timing, 1
instance = comp, \ang_minadc_reg[2] , ang_minadc_reg[2], timing, 1
instance = comp, \ang_minadc_reg[1] , ang_minadc_reg[1], timing, 1
instance = comp, \ang_minadc_reg[0] , ang_minadc_reg[0], timing, 1
instance = comp, \LessThan8~1 , LessThan8~1, timing, 1
instance = comp, \LessThan8~3 , LessThan8~3, timing, 1
instance = comp, \LessThan8~5 , LessThan8~5, timing, 1
instance = comp, \LessThan8~7 , LessThan8~7, timing, 1
instance = comp, \LessThan8~9 , LessThan8~9, timing, 1
instance = comp, \LessThan8~11 , LessThan8~11, timing, 1
instance = comp, \LessThan8~13 , LessThan8~13, timing, 1
instance = comp, \LessThan8~15 , LessThan8~15, timing, 1
instance = comp, \LessThan8~17 , LessThan8~17, timing, 1
instance = comp, \LessThan8~19 , LessThan8~19, timing, 1
instance = comp, \LessThan8~21 , LessThan8~21, timing, 1
instance = comp, \LessThan8~22 , LessThan8~22, timing, 1
instance = comp, \ang_da_data~1 , ang_da_data~1, timing, 1
instance = comp, \ang_da_data~7 , ang_da_data~7, timing, 1
instance = comp, \ang_da_data[5] , ang_da_data[5], timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg~10 , spi_ctrl_inst|ccs_angdacset_reg~10, timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg[0]~1 , spi_ctrl_inst|ccs_angdacset_reg[0]~1, timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg[5] , spi_ctrl_inst|ccs_angdacset_reg[5], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~28 , spi_ctrl_inst|spi_in_data_reg~28, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~29 , spi_ctrl_inst|spi_in_data_reg~29, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[5] , spi_ctrl_inst|spi_in_data_reg[5], timing, 1
instance = comp, \opp_spi_inst1|ctl_reg[5]~feeder , opp_spi_inst1|ctl_reg[5]~feeder, timing, 1
instance = comp, \opp_spi_inst1|ctl_reg[5] , opp_spi_inst1|ctl_reg[5], timing, 1
instance = comp, \spi_ctrl_inst|WideNor1 , spi_ctrl_inst|WideNor1, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~5 , spi_ctrl_inst|spi_in_data_reg~5, timing, 1
instance = comp, \spi_data_i_buf_reg[3] , spi_data_i_buf_reg[3], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg~14 , spi_ctrl_inst|ccs_dacset_reg~14, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacoffset_reg[3] , spi_ctrl_inst|ccs_dacoffset_reg[3], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg[3] , spi_ctrl_inst|ccs_dacset_reg[3], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~33 , spi_ctrl_inst|spi_in_data_reg~33, timing, 1
instance = comp, \ang_da_data~5 , ang_da_data~5, timing, 1
instance = comp, \ang_da_data[3] , ang_da_data[3], timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg~12 , spi_ctrl_inst|ccs_angdacset_reg~12, timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg[3] , spi_ctrl_inst|ccs_angdacset_reg[3], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~34 , spi_ctrl_inst|spi_in_data_reg~34, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~35 , spi_ctrl_inst|spi_in_data_reg~35, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[3] , spi_ctrl_inst|spi_in_data_reg[3], timing, 1
instance = comp, \opp_spi_inst1|ctl_reg[3]~feeder , opp_spi_inst1|ctl_reg[3]~feeder, timing, 1
instance = comp, \opp_spi_inst1|ctl_reg[3] , opp_spi_inst1|ctl_reg[3], timing, 1
instance = comp, \opp_spi_inst1|Add2~0 , opp_spi_inst1|Add2~0, timing, 1
instance = comp, \opp_spi_inst1|dvd_cnt_reg~7 , opp_spi_inst1|dvd_cnt_reg~7, timing, 1
instance = comp, \opp_spi_inst1|dvd_cnt_reg[0] , opp_spi_inst1|dvd_cnt_reg[0], timing, 1
instance = comp, \opp_spi_inst1|Add2~2 , opp_spi_inst1|Add2~2, timing, 1
instance = comp, \ang_da_data~6 , ang_da_data~6, timing, 1
instance = comp, \ang_da_data[4] , ang_da_data[4], timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg~11 , spi_ctrl_inst|ccs_angdacset_reg~11, timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg[4] , spi_ctrl_inst|ccs_angdacset_reg[4], timing, 1
instance = comp, \spi_data_i_buf_reg[4] , spi_data_i_buf_reg[4], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg~13 , spi_ctrl_inst|ccs_dacset_reg~13, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg[4] , spi_ctrl_inst|ccs_dacset_reg[4], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~30 , spi_ctrl_inst|spi_in_data_reg~30, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacoffset_reg[4] , spi_ctrl_inst|ccs_dacoffset_reg[4], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~31 , spi_ctrl_inst|spi_in_data_reg~31, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~32 , spi_ctrl_inst|spi_in_data_reg~32, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[4] , spi_ctrl_inst|spi_in_data_reg[4], timing, 1
instance = comp, \opp_spi_inst1|ctl_reg[4]~feeder , opp_spi_inst1|ctl_reg[4]~feeder, timing, 1
instance = comp, \opp_spi_inst1|ctl_reg[4] , opp_spi_inst1|ctl_reg[4], timing, 1
instance = comp, \opp_spi_inst1|dvd_cnt_reg~6 , opp_spi_inst1|dvd_cnt_reg~6, timing, 1
instance = comp, \opp_spi_inst1|dvd_cnt_reg[1] , opp_spi_inst1|dvd_cnt_reg[1], timing, 1
instance = comp, \opp_spi_inst1|Add2~4 , opp_spi_inst1|Add2~4, timing, 1
instance = comp, \opp_spi_inst1|dvd_cnt_reg~5 , opp_spi_inst1|dvd_cnt_reg~5, timing, 1
instance = comp, \opp_spi_inst1|dvd_cnt_reg[2] , opp_spi_inst1|dvd_cnt_reg[2], timing, 1
instance = comp, \opp_spi_inst1|Add2~6 , opp_spi_inst1|Add2~6, timing, 1
instance = comp, \opp_spi_inst1|Add2~8 , opp_spi_inst1|Add2~8, timing, 1
instance = comp, \opp_spi_inst1|dvd_cnt_reg~3 , opp_spi_inst1|dvd_cnt_reg~3, timing, 1
instance = comp, \opp_spi_inst1|dvd_cnt_reg[4] , opp_spi_inst1|dvd_cnt_reg[4], timing, 1
instance = comp, \opp_spi_inst1|Add2~10 , opp_spi_inst1|Add2~10, timing, 1
instance = comp, \opp_spi_inst1|dvd_cnt_reg~2 , opp_spi_inst1|dvd_cnt_reg~2, timing, 1
instance = comp, \opp_spi_inst1|dvd_cnt_reg[5] , opp_spi_inst1|dvd_cnt_reg[5], timing, 1
instance = comp, \opp_spi_inst1|Add2~12 , opp_spi_inst1|Add2~12, timing, 1
instance = comp, \opp_spi_inst1|dvd_cnt_reg~1 , opp_spi_inst1|dvd_cnt_reg~1, timing, 1
instance = comp, \opp_spi_inst1|dvd_cnt_reg[6] , opp_spi_inst1|dvd_cnt_reg[6], timing, 1
instance = comp, \opp_spi_inst1|Add2~14 , opp_spi_inst1|Add2~14, timing, 1
instance = comp, \opp_spi_inst1|dvd_cnt_reg~0 , opp_spi_inst1|dvd_cnt_reg~0, timing, 1
instance = comp, \opp_spi_inst1|dvd_cnt_reg[7] , opp_spi_inst1|dvd_cnt_reg[7], timing, 1
instance = comp, \opp_spi_inst1|Equal3~0 , opp_spi_inst1|Equal3~0, timing, 1
instance = comp, \opp_spi_inst1|shift_clk_negedge~0 , opp_spi_inst1|shift_clk_negedge~0, timing, 1
instance = comp, \spi_data_i_buf_reg[1] , spi_data_i_buf_reg[1], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg~9 , spi_ctrl_inst|ccs_dacset_reg~9, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg[1] , spi_ctrl_inst|ccs_dacset_reg[1], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacoffset_reg[1] , spi_ctrl_inst|ccs_dacoffset_reg[1], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~13 , spi_ctrl_inst|spi_in_data_reg~13, timing, 1
instance = comp, \ang_da_data~3 , ang_da_data~3, timing, 1
instance = comp, \ang_da_data[1] , ang_da_data[1], timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg~7 , spi_ctrl_inst|ccs_angdacset_reg~7, timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg[1] , spi_ctrl_inst|ccs_angdacset_reg[1], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~14 , spi_ctrl_inst|spi_in_data_reg~14, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~15 , spi_ctrl_inst|spi_in_data_reg~15, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[1] , spi_ctrl_inst|spi_in_data_reg[1], timing, 1
instance = comp, \opp_spi_inst1|ctl_reg[1] , opp_spi_inst1|ctl_reg[1], timing, 1
instance = comp, \opp_spi_inst1|sck_i_reg1 , opp_spi_inst1|sck_i_reg1, timing, 1
instance = comp, \opp_spi_inst1|sck_i_reg2 , opp_spi_inst1|sck_i_reg2, timing, 1
instance = comp, \opp_spi_inst1|shift_clk_negedge~1 , opp_spi_inst1|shift_clk_negedge~1, timing, 1
instance = comp, \ang_da_data~8 , ang_da_data~8, timing, 1
instance = comp, \ang_da_data[6] , ang_da_data[6], timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg~9 , spi_ctrl_inst|ccs_angdacset_reg~9, timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg[6] , spi_ctrl_inst|ccs_angdacset_reg[6], timing, 1
instance = comp, \spi_data_i_buf_reg[6] , spi_data_i_buf_reg[6], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg~11 , spi_ctrl_inst|ccs_dacset_reg~11, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg[6] , spi_ctrl_inst|ccs_dacset_reg[6], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~7 , spi_ctrl_inst|spi_in_data_reg~7, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacoffset_reg[6] , spi_ctrl_inst|ccs_dacoffset_reg[6], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~8 , spi_ctrl_inst|spi_in_data_reg~8, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~9 , spi_ctrl_inst|spi_in_data_reg~9, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[6] , spi_ctrl_inst|spi_in_data_reg[6], timing, 1
instance = comp, \opp_spi_inst1|ctl_reg[6] , opp_spi_inst1|ctl_reg[6], timing, 1
instance = comp, \opp_spi_inst1|always3~0 , opp_spi_inst1|always3~0, timing, 1
instance = comp, \opp_spi_inst1|tx_flag_sta~0 , opp_spi_inst1|tx_flag_sta~0, timing, 1
instance = comp, \opp_spi_inst1|tx_flag_sta , opp_spi_inst1|tx_flag_sta, timing, 1
instance = comp, \opp_spi_inst1|tx_delay_count[1]~0 , opp_spi_inst1|tx_delay_count[1]~0, timing, 1
instance = comp, \opp_spi_inst1|tx_delay_count[1] , opp_spi_inst1|tx_delay_count[1], timing, 1
instance = comp, \opp_spi_inst1|tx_delay_count[0]~1 , opp_spi_inst1|tx_delay_count[0]~1, timing, 1
instance = comp, \opp_spi_inst1|tx_delay_count[0] , opp_spi_inst1|tx_delay_count[0], timing, 1
instance = comp, \opp_spi_inst1|TXE_flag_reg~0 , opp_spi_inst1|TXE_flag_reg~0, timing, 1
instance = comp, \opp_spi_inst1|TXE_flag_reg , opp_spi_inst1|TXE_flag_reg, timing, 1
instance = comp, \opp_spi_inst1|tx_start~0 , opp_spi_inst1|tx_start~0, timing, 1
instance = comp, \opp_spi_inst1|BSY_flag_reg~0 , opp_spi_inst1|BSY_flag_reg~0, timing, 1
instance = comp, \opp_spi_inst1|BSY_flag_reg , opp_spi_inst1|BSY_flag_reg, timing, 1
instance = comp, \opp_spi_inst1|tx_start~1 , opp_spi_inst1|tx_start~1, timing, 1
instance = comp, \opp_spi_inst1|Add1~0 , opp_spi_inst1|Add1~0, timing, 1
instance = comp, \opp_spi_inst1|bit_cnt_reg~4 , opp_spi_inst1|bit_cnt_reg~4, timing, 1
instance = comp, \opp_spi_inst1|shift_clk~0 , opp_spi_inst1|shift_clk~0, timing, 1
instance = comp, \opp_spi_inst1|shift_clk~1 , opp_spi_inst1|shift_clk~1, timing, 1
instance = comp, \opp_spi_inst1|bit_cnt_reg[4]~1 , opp_spi_inst1|bit_cnt_reg[4]~1, timing, 1
instance = comp, \opp_spi_inst1|bit_cnt_reg[0] , opp_spi_inst1|bit_cnt_reg[0], timing, 1
instance = comp, \opp_spi_inst1|Add1~2 , opp_spi_inst1|Add1~2, timing, 1
instance = comp, \opp_spi_inst1|bit_cnt_reg~3 , opp_spi_inst1|bit_cnt_reg~3, timing, 1
instance = comp, \opp_spi_inst1|bit_cnt_reg[1] , opp_spi_inst1|bit_cnt_reg[1], timing, 1
instance = comp, \opp_spi_inst1|Add1~4 , opp_spi_inst1|Add1~4, timing, 1
instance = comp, \opp_spi_inst1|bit_cnt_reg~5 , opp_spi_inst1|bit_cnt_reg~5, timing, 1
instance = comp, \opp_spi_inst1|bit_cnt_reg[2] , opp_spi_inst1|bit_cnt_reg[2], timing, 1
instance = comp, \opp_spi_inst1|Add1~6 , opp_spi_inst1|Add1~6, timing, 1
instance = comp, \spi_data_i_buf_reg[11] , spi_data_i_buf_reg[11], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg~3 , spi_ctrl_inst|ccs_dacset_reg~3, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacoffset_reg[11] , spi_ctrl_inst|ccs_dacoffset_reg[11], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg[11] , spi_ctrl_inst|ccs_dacset_reg[11], timing, 1
instance = comp, \ang_da_data~13 , ang_da_data~13, timing, 1
instance = comp, \ang_da_data[11] , ang_da_data[11], timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg~0 , spi_ctrl_inst|ccs_angdacset_reg~0, timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg[11] , spi_ctrl_inst|ccs_angdacset_reg[11], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~16 , spi_ctrl_inst|spi_in_data_reg~16, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~17 , spi_ctrl_inst|spi_in_data_reg~17, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~18 , spi_ctrl_inst|spi_in_data_reg~18, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[11] , spi_ctrl_inst|spi_in_data_reg[11], timing, 1
instance = comp, \opp_spi_inst1|ctl_reg[11] , opp_spi_inst1|ctl_reg[11], timing, 1
instance = comp, \opp_spi_inst1|bit_cnt_reg~2 , opp_spi_inst1|bit_cnt_reg~2, timing, 1
instance = comp, \opp_spi_inst1|bit_cnt_reg[3] , opp_spi_inst1|bit_cnt_reg[3], timing, 1
instance = comp, \opp_spi_inst1|Add1~8 , opp_spi_inst1|Add1~8, timing, 1
instance = comp, \opp_spi_inst1|bit_cnt_reg~0 , opp_spi_inst1|bit_cnt_reg~0, timing, 1
instance = comp, \opp_spi_inst1|bit_cnt_reg[4] , opp_spi_inst1|bit_cnt_reg[4], timing, 1
instance = comp, \opp_spi_inst1|always7~0 , opp_spi_inst1|always7~0, timing, 1
instance = comp, \opp_spi_inst1|always7~1 , opp_spi_inst1|always7~1, timing, 1
instance = comp, \opp_spi_inst1|RXNE_flag_reg~0 , opp_spi_inst1|RXNE_flag_reg~0, timing, 1
instance = comp, \opp_spi_inst1|RXNE_flag_reg , opp_spi_inst1|RXNE_flag_reg, timing, 1
instance = comp, \opp_spi_inst1|OVR_flag_reg~0 , opp_spi_inst1|OVR_flag_reg~0, timing, 1
instance = comp, \opp_spi_inst1|OVR_flag_reg~1 , opp_spi_inst1|OVR_flag_reg~1, timing, 1
instance = comp, \opp_spi_inst1|OVR_flag_reg , opp_spi_inst1|OVR_flag_reg, timing, 1
instance = comp, \spi_ctrl_inst|Selector9~0 , spi_ctrl_inst|Selector9~0, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[14] , spi_ctrl_inst|spi_in_data_reg[14], timing, 1
instance = comp, \opp_spi_inst1|ctl_reg[14] , opp_spi_inst1|ctl_reg[14], timing, 1
instance = comp, \spi_data_i_buf_reg[15]~feeder , spi_data_i_buf_reg[15]~feeder, timing, 1
instance = comp, \spi_data_i_buf_reg[15] , spi_data_i_buf_reg[15], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~25 , spi_ctrl_inst|spi_in_data_reg~25, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[15] , spi_ctrl_inst|spi_in_data_reg[15], timing, 1
instance = comp, \opp_spi_inst1|ctl_reg[15] , opp_spi_inst1|ctl_reg[15], timing, 1
instance = comp, \spi_ctrl_inst|WideOr0~13 , spi_ctrl_inst|WideOr0~13, timing, 1
instance = comp, \spi_ctrl_inst|WideOr0~14 , spi_ctrl_inst|WideOr0~14, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we~14 , spi_ctrl_inst|spi_all_we~14, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we~15 , spi_ctrl_inst|spi_all_we~15, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we[4] , spi_ctrl_inst|spi_all_we[4], timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[4]~0 , ccs5_spi_inst|tx_buf_reg[4]~0, timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[1]~feeder , ccs5_spi_inst|ctl_reg[1]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[12]~0 , ccs5_spi_inst|ctl_reg[12]~0, timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[1] , ccs5_spi_inst|ctl_reg[1], timing, 1
instance = comp, \ccs5_spi_inst|sck_i_reg1 , ccs5_spi_inst|sck_i_reg1, timing, 1
instance = comp, \ccs5_spi_inst|sck_i_reg2 , ccs5_spi_inst|sck_i_reg2, timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[2] , ccs5_spi_inst|ctl_reg[2], timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[4]~feeder , ccs5_spi_inst|ctl_reg[4]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[4] , ccs5_spi_inst|ctl_reg[4], timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[3]~feeder , ccs5_spi_inst|ctl_reg[3]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[3] , ccs5_spi_inst|ctl_reg[3], timing, 1
instance = comp, \ccs5_spi_inst|Add2~0 , ccs5_spi_inst|Add2~0, timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[6] , ccs5_spi_inst|ctl_reg[6], timing, 1
instance = comp, \ccs5_spi_inst|tx_start~1 , ccs5_spi_inst|tx_start~1, timing, 1
instance = comp, \ccs5_spi_inst|BSY_flag_reg~0 , ccs5_spi_inst|BSY_flag_reg~0, timing, 1
instance = comp, \ccs5_spi_inst|BSY_flag_reg , ccs5_spi_inst|BSY_flag_reg, timing, 1
instance = comp, \ccs5_spi_inst|mosi_o~0 , ccs5_spi_inst|mosi_o~0, timing, 1
instance = comp, \ccs5_spi_inst|dvd_cnt_reg~7 , ccs5_spi_inst|dvd_cnt_reg~7, timing, 1
instance = comp, \ccs5_spi_inst|dvd_cnt_reg[0] , ccs5_spi_inst|dvd_cnt_reg[0], timing, 1
instance = comp, \ccs5_spi_inst|Add2~2 , ccs5_spi_inst|Add2~2, timing, 1
instance = comp, \ccs5_spi_inst|dvd_cnt_reg~6 , ccs5_spi_inst|dvd_cnt_reg~6, timing, 1
instance = comp, \ccs5_spi_inst|dvd_cnt_reg[1] , ccs5_spi_inst|dvd_cnt_reg[1], timing, 1
instance = comp, \ccs5_spi_inst|Equal3~1 , ccs5_spi_inst|Equal3~1, timing, 1
instance = comp, \ccs5_spi_inst|Equal3~2 , ccs5_spi_inst|Equal3~2, timing, 1
instance = comp, \ccs5_spi_inst|Add2~4 , ccs5_spi_inst|Add2~4, timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[5] , ccs5_spi_inst|ctl_reg[5], timing, 1
instance = comp, \ccs5_spi_inst|dvd_cnt_reg~5 , ccs5_spi_inst|dvd_cnt_reg~5, timing, 1
instance = comp, \ccs5_spi_inst|dvd_cnt_reg[2] , ccs5_spi_inst|dvd_cnt_reg[2], timing, 1
instance = comp, \ccs5_spi_inst|Add2~6 , ccs5_spi_inst|Add2~6, timing, 1
instance = comp, \ccs5_spi_inst|dvd_cnt_reg~4 , ccs5_spi_inst|dvd_cnt_reg~4, timing, 1
instance = comp, \ccs5_spi_inst|dvd_cnt_reg[3] , ccs5_spi_inst|dvd_cnt_reg[3], timing, 1
instance = comp, \ccs5_spi_inst|Add2~8 , ccs5_spi_inst|Add2~8, timing, 1
instance = comp, \ccs5_spi_inst|dvd_cnt_reg~3 , ccs5_spi_inst|dvd_cnt_reg~3, timing, 1
instance = comp, \ccs5_spi_inst|dvd_cnt_reg[4] , ccs5_spi_inst|dvd_cnt_reg[4], timing, 1
instance = comp, \ccs5_spi_inst|Add2~10 , ccs5_spi_inst|Add2~10, timing, 1
instance = comp, \ccs5_spi_inst|dvd_cnt_reg~2 , ccs5_spi_inst|dvd_cnt_reg~2, timing, 1
instance = comp, \ccs5_spi_inst|dvd_cnt_reg[5] , ccs5_spi_inst|dvd_cnt_reg[5], timing, 1
instance = comp, \ccs5_spi_inst|Add2~12 , ccs5_spi_inst|Add2~12, timing, 1
instance = comp, \ccs5_spi_inst|dvd_cnt_reg~1 , ccs5_spi_inst|dvd_cnt_reg~1, timing, 1
instance = comp, \ccs5_spi_inst|dvd_cnt_reg[6] , ccs5_spi_inst|dvd_cnt_reg[6], timing, 1
instance = comp, \ccs5_spi_inst|Add2~14 , ccs5_spi_inst|Add2~14, timing, 1
instance = comp, \ccs5_spi_inst|dvd_cnt_reg~0 , ccs5_spi_inst|dvd_cnt_reg~0, timing, 1
instance = comp, \ccs5_spi_inst|dvd_cnt_reg[7] , ccs5_spi_inst|dvd_cnt_reg[7], timing, 1
instance = comp, \ccs5_spi_inst|Equal3~0 , ccs5_spi_inst|Equal3~0, timing, 1
instance = comp, \ccs5_spi_inst|dvd_reg~0 , ccs5_spi_inst|dvd_reg~0, timing, 1
instance = comp, \ccs5_spi_inst|dvd_reg , ccs5_spi_inst|dvd_reg, timing, 1
instance = comp, \ccs5_spi_inst|shift_clk_negedge~0 , ccs5_spi_inst|shift_clk_negedge~0, timing, 1
instance = comp, \ccs5_spi_inst|shift_clk_negedge~1 , ccs5_spi_inst|shift_clk_negedge~1, timing, 1
instance = comp, \ccs5_spi_inst|tx_start~0 , ccs5_spi_inst|tx_start~0, timing, 1
instance = comp, \ccs5_spi_inst|Add1~0 , ccs5_spi_inst|Add1~0, timing, 1
instance = comp, \ccs5_spi_inst|bit_cnt_reg~4 , ccs5_spi_inst|bit_cnt_reg~4, timing, 1
instance = comp, \ccs5_spi_inst|shift_clk~0 , ccs5_spi_inst|shift_clk~0, timing, 1
instance = comp, \ccs5_spi_inst|shift_clk~1 , ccs5_spi_inst|shift_clk~1, timing, 1
instance = comp, \ccs5_spi_inst|bit_cnt_reg[3]~1 , ccs5_spi_inst|bit_cnt_reg[3]~1, timing, 1
instance = comp, \ccs5_spi_inst|bit_cnt_reg[0] , ccs5_spi_inst|bit_cnt_reg[0], timing, 1
instance = comp, \ccs5_spi_inst|Add1~2 , ccs5_spi_inst|Add1~2, timing, 1
instance = comp, \ccs5_spi_inst|bit_cnt_reg~3 , ccs5_spi_inst|bit_cnt_reg~3, timing, 1
instance = comp, \ccs5_spi_inst|bit_cnt_reg[1] , ccs5_spi_inst|bit_cnt_reg[1], timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[11] , ccs5_spi_inst|ctl_reg[11], timing, 1
instance = comp, \ccs5_spi_inst|Add1~4 , ccs5_spi_inst|Add1~4, timing, 1
instance = comp, \ccs5_spi_inst|bit_cnt_reg~5 , ccs5_spi_inst|bit_cnt_reg~5, timing, 1
instance = comp, \ccs5_spi_inst|bit_cnt_reg[2] , ccs5_spi_inst|bit_cnt_reg[2], timing, 1
instance = comp, \ccs5_spi_inst|Add1~6 , ccs5_spi_inst|Add1~6, timing, 1
instance = comp, \ccs5_spi_inst|bit_cnt_reg~2 , ccs5_spi_inst|bit_cnt_reg~2, timing, 1
instance = comp, \ccs5_spi_inst|bit_cnt_reg[3] , ccs5_spi_inst|bit_cnt_reg[3], timing, 1
instance = comp, \ccs5_spi_inst|Add1~8 , ccs5_spi_inst|Add1~8, timing, 1
instance = comp, \ccs5_spi_inst|bit_cnt_reg~0 , ccs5_spi_inst|bit_cnt_reg~0, timing, 1
instance = comp, \ccs5_spi_inst|bit_cnt_reg[4] , ccs5_spi_inst|bit_cnt_reg[4], timing, 1
instance = comp, \ccs5_spi_inst|always7~0 , ccs5_spi_inst|always7~0, timing, 1
instance = comp, \ccs5_spi_inst|always7~1 , ccs5_spi_inst|always7~1, timing, 1
instance = comp, \ccs5_spi_inst|tx_flag_sta~0 , ccs5_spi_inst|tx_flag_sta~0, timing, 1
instance = comp, \ccs5_spi_inst|tx_flag_sta , ccs5_spi_inst|tx_flag_sta, timing, 1
instance = comp, \ccs5_spi_inst|tx_delay_count[0]~1 , ccs5_spi_inst|tx_delay_count[0]~1, timing, 1
instance = comp, \ccs5_spi_inst|tx_delay_count[0] , ccs5_spi_inst|tx_delay_count[0], timing, 1
instance = comp, \ccs5_spi_inst|tx_delay_count[1]~0 , ccs5_spi_inst|tx_delay_count[1]~0, timing, 1
instance = comp, \ccs5_spi_inst|tx_delay_count[1] , ccs5_spi_inst|tx_delay_count[1], timing, 1
instance = comp, \ccs5_spi_inst|TXE_flag_reg~0 , ccs5_spi_inst|TXE_flag_reg~0, timing, 1
instance = comp, \ccs5_spi_inst|TXE_flag_reg , ccs5_spi_inst|TXE_flag_reg, timing, 1
instance = comp, \ccs5_spi_inst|OVR_flag_reg~0 , ccs5_spi_inst|OVR_flag_reg~0, timing, 1
instance = comp, \ccs5_spi_inst|always2~0 , ccs5_spi_inst|always2~0, timing, 1
instance = comp, \ccs5_spi_inst|RXNE_flag_reg~0 , ccs5_spi_inst|RXNE_flag_reg~0, timing, 1
instance = comp, \ccs5_spi_inst|RXNE_flag_reg , ccs5_spi_inst|RXNE_flag_reg, timing, 1
instance = comp, \ccs5_spi_inst|OVR_flag_reg~1 , ccs5_spi_inst|OVR_flag_reg~1, timing, 1
instance = comp, \ccs5_spi_inst|OVR_flag_reg , ccs5_spi_inst|OVR_flag_reg, timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[13] , ccs5_spi_inst|ctl_reg[13], timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[12]~feeder , ccs5_spi_inst|ctl_reg[12]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[12] , ccs5_spi_inst|ctl_reg[12], timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[15] , ccs5_spi_inst|ctl_reg[15], timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[14]~feeder , ccs5_spi_inst|ctl_reg[14]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[14] , ccs5_spi_inst|ctl_reg[14], timing, 1
instance = comp, \spi_ctrl_inst|WideOr0~9 , spi_ctrl_inst|WideOr0~9, timing, 1
instance = comp, \spi_ctrl_inst|WideOr0~10 , spi_ctrl_inst|WideOr0~10, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we~16 , spi_ctrl_inst|spi_all_we~16, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we~17 , spi_ctrl_inst|spi_all_we~17, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we[5] , spi_ctrl_inst|spi_all_we[5], timing, 1
instance = comp, \ccs6_spi_inst|ctl_reg[12]~0 , ccs6_spi_inst|ctl_reg[12]~0, timing, 1
instance = comp, \ccs6_spi_inst|ctl_reg[2] , ccs6_spi_inst|ctl_reg[2], timing, 1
instance = comp, \ccs6_spi_inst|ctl_reg[1]~feeder , ccs6_spi_inst|ctl_reg[1]~feeder, timing, 1
instance = comp, \ccs6_spi_inst|ctl_reg[1] , ccs6_spi_inst|ctl_reg[1], timing, 1
instance = comp, \ccs6_spi_inst|sck_i_reg1 , ccs6_spi_inst|sck_i_reg1, timing, 1
instance = comp, \ccs6_spi_inst|sck_i_reg2 , ccs6_spi_inst|sck_i_reg2, timing, 1
instance = comp, \ccs6_spi_inst|Equal3~2 , ccs6_spi_inst|Equal3~2, timing, 1
instance = comp, \ccs6_spi_inst|ctl_reg[6] , ccs6_spi_inst|ctl_reg[6], timing, 1
instance = comp, \ccs6_spi_inst|tx_start~0 , ccs6_spi_inst|tx_start~0, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[4]~0 , ccs6_spi_inst|tx_buf_reg[4]~0, timing, 1
instance = comp, \ccs6_spi_inst|tx_flag_sta~0 , ccs6_spi_inst|tx_flag_sta~0, timing, 1
instance = comp, \ccs6_spi_inst|tx_flag_sta , ccs6_spi_inst|tx_flag_sta, timing, 1
instance = comp, \ccs6_spi_inst|tx_delay_count[1]~0 , ccs6_spi_inst|tx_delay_count[1]~0, timing, 1
instance = comp, \ccs6_spi_inst|tx_delay_count[1] , ccs6_spi_inst|tx_delay_count[1], timing, 1
instance = comp, \ccs6_spi_inst|tx_delay_count[0]~1 , ccs6_spi_inst|tx_delay_count[0]~1, timing, 1
instance = comp, \ccs6_spi_inst|tx_delay_count[0] , ccs6_spi_inst|tx_delay_count[0], timing, 1
instance = comp, \ccs6_spi_inst|TXE_flag_reg~0 , ccs6_spi_inst|TXE_flag_reg~0, timing, 1
instance = comp, \ccs6_spi_inst|TXE_flag_reg , ccs6_spi_inst|TXE_flag_reg, timing, 1
instance = comp, \ccs6_spi_inst|tx_start~1 , ccs6_spi_inst|tx_start~1, timing, 1
instance = comp, \ccs6_spi_inst|BSY_flag_reg~0 , ccs6_spi_inst|BSY_flag_reg~0, timing, 1
instance = comp, \ccs6_spi_inst|BSY_flag_reg , ccs6_spi_inst|BSY_flag_reg, timing, 1
instance = comp, \ccs6_spi_inst|mosi_o~0 , ccs6_spi_inst|mosi_o~0, timing, 1
instance = comp, \ccs6_spi_inst|Add2~0 , ccs6_spi_inst|Add2~0, timing, 1
instance = comp, \ccs6_spi_inst|ctl_reg[3]~feeder , ccs6_spi_inst|ctl_reg[3]~feeder, timing, 1
instance = comp, \ccs6_spi_inst|ctl_reg[3] , ccs6_spi_inst|ctl_reg[3], timing, 1
instance = comp, \ccs6_spi_inst|dvd_cnt_reg~7 , ccs6_spi_inst|dvd_cnt_reg~7, timing, 1
instance = comp, \ccs6_spi_inst|dvd_cnt_reg[0] , ccs6_spi_inst|dvd_cnt_reg[0], timing, 1
instance = comp, \ccs6_spi_inst|ctl_reg[4] , ccs6_spi_inst|ctl_reg[4], timing, 1
instance = comp, \ccs6_spi_inst|Add2~2 , ccs6_spi_inst|Add2~2, timing, 1
instance = comp, \ccs6_spi_inst|dvd_cnt_reg~6 , ccs6_spi_inst|dvd_cnt_reg~6, timing, 1
instance = comp, \ccs6_spi_inst|dvd_cnt_reg[1] , ccs6_spi_inst|dvd_cnt_reg[1], timing, 1
instance = comp, \ccs6_spi_inst|Add2~4 , ccs6_spi_inst|Add2~4, timing, 1
instance = comp, \ccs6_spi_inst|ctl_reg[5] , ccs6_spi_inst|ctl_reg[5], timing, 1
instance = comp, \ccs6_spi_inst|dvd_cnt_reg~5 , ccs6_spi_inst|dvd_cnt_reg~5, timing, 1
instance = comp, \ccs6_spi_inst|dvd_cnt_reg[2] , ccs6_spi_inst|dvd_cnt_reg[2], timing, 1
instance = comp, \ccs6_spi_inst|Add2~6 , ccs6_spi_inst|Add2~6, timing, 1
instance = comp, \ccs6_spi_inst|dvd_cnt_reg~4 , ccs6_spi_inst|dvd_cnt_reg~4, timing, 1
instance = comp, \ccs6_spi_inst|dvd_cnt_reg[3] , ccs6_spi_inst|dvd_cnt_reg[3], timing, 1
instance = comp, \ccs6_spi_inst|Equal3~1 , ccs6_spi_inst|Equal3~1, timing, 1
instance = comp, \ccs6_spi_inst|Add2~8 , ccs6_spi_inst|Add2~8, timing, 1
instance = comp, \ccs6_spi_inst|dvd_cnt_reg~3 , ccs6_spi_inst|dvd_cnt_reg~3, timing, 1
instance = comp, \ccs6_spi_inst|dvd_cnt_reg[4] , ccs6_spi_inst|dvd_cnt_reg[4], timing, 1
instance = comp, \ccs6_spi_inst|Add2~10 , ccs6_spi_inst|Add2~10, timing, 1
instance = comp, \ccs6_spi_inst|dvd_cnt_reg~2 , ccs6_spi_inst|dvd_cnt_reg~2, timing, 1
instance = comp, \ccs6_spi_inst|dvd_cnt_reg[5] , ccs6_spi_inst|dvd_cnt_reg[5], timing, 1
instance = comp, \ccs6_spi_inst|Add2~12 , ccs6_spi_inst|Add2~12, timing, 1
instance = comp, \ccs6_spi_inst|dvd_cnt_reg~1 , ccs6_spi_inst|dvd_cnt_reg~1, timing, 1
instance = comp, \ccs6_spi_inst|dvd_cnt_reg[6] , ccs6_spi_inst|dvd_cnt_reg[6], timing, 1
instance = comp, \ccs6_spi_inst|Add2~14 , ccs6_spi_inst|Add2~14, timing, 1
instance = comp, \ccs6_spi_inst|dvd_cnt_reg~0 , ccs6_spi_inst|dvd_cnt_reg~0, timing, 1
instance = comp, \ccs6_spi_inst|dvd_cnt_reg[7] , ccs6_spi_inst|dvd_cnt_reg[7], timing, 1
instance = comp, \ccs6_spi_inst|Equal3~0 , ccs6_spi_inst|Equal3~0, timing, 1
instance = comp, \ccs6_spi_inst|dvd_reg~0 , ccs6_spi_inst|dvd_reg~0, timing, 1
instance = comp, \ccs6_spi_inst|dvd_reg , ccs6_spi_inst|dvd_reg, timing, 1
instance = comp, \ccs6_spi_inst|shift_clk_negedge~0 , ccs6_spi_inst|shift_clk_negedge~0, timing, 1
instance = comp, \ccs6_spi_inst|shift_clk_negedge~1 , ccs6_spi_inst|shift_clk_negedge~1, timing, 1
instance = comp, \ccs6_spi_inst|Add1~0 , ccs6_spi_inst|Add1~0, timing, 1
instance = comp, \ccs6_spi_inst|bit_cnt_reg~4 , ccs6_spi_inst|bit_cnt_reg~4, timing, 1
instance = comp, \ccs6_spi_inst|shift_clk~0 , ccs6_spi_inst|shift_clk~0, timing, 1
instance = comp, \ccs6_spi_inst|shift_clk~1 , ccs6_spi_inst|shift_clk~1, timing, 1
instance = comp, \ccs6_spi_inst|bit_cnt_reg[3]~1 , ccs6_spi_inst|bit_cnt_reg[3]~1, timing, 1
instance = comp, \ccs6_spi_inst|bit_cnt_reg[0] , ccs6_spi_inst|bit_cnt_reg[0], timing, 1
instance = comp, \ccs6_spi_inst|Add1~2 , ccs6_spi_inst|Add1~2, timing, 1
instance = comp, \ccs6_spi_inst|bit_cnt_reg~3 , ccs6_spi_inst|bit_cnt_reg~3, timing, 1
instance = comp, \ccs6_spi_inst|bit_cnt_reg[1] , ccs6_spi_inst|bit_cnt_reg[1], timing, 1
instance = comp, \ccs6_spi_inst|Add1~4 , ccs6_spi_inst|Add1~4, timing, 1
instance = comp, \ccs6_spi_inst|bit_cnt_reg~5 , ccs6_spi_inst|bit_cnt_reg~5, timing, 1
instance = comp, \ccs6_spi_inst|bit_cnt_reg[2] , ccs6_spi_inst|bit_cnt_reg[2], timing, 1
instance = comp, \ccs6_spi_inst|Add1~6 , ccs6_spi_inst|Add1~6, timing, 1
instance = comp, \ccs6_spi_inst|ctl_reg[11] , ccs6_spi_inst|ctl_reg[11], timing, 1
instance = comp, \ccs6_spi_inst|bit_cnt_reg~2 , ccs6_spi_inst|bit_cnt_reg~2, timing, 1
instance = comp, \ccs6_spi_inst|bit_cnt_reg[3] , ccs6_spi_inst|bit_cnt_reg[3], timing, 1
instance = comp, \ccs6_spi_inst|Add1~8 , ccs6_spi_inst|Add1~8, timing, 1
instance = comp, \ccs6_spi_inst|bit_cnt_reg~0 , ccs6_spi_inst|bit_cnt_reg~0, timing, 1
instance = comp, \ccs6_spi_inst|bit_cnt_reg[4] , ccs6_spi_inst|bit_cnt_reg[4], timing, 1
instance = comp, \ccs6_spi_inst|always7~0 , ccs6_spi_inst|always7~0, timing, 1
instance = comp, \ccs6_spi_inst|always7~1 , ccs6_spi_inst|always7~1, timing, 1
instance = comp, \ccs6_spi_inst|always2~0 , ccs6_spi_inst|always2~0, timing, 1
instance = comp, \ccs6_spi_inst|RXNE_flag_reg~0 , ccs6_spi_inst|RXNE_flag_reg~0, timing, 1
instance = comp, \ccs6_spi_inst|RXNE_flag_reg , ccs6_spi_inst|RXNE_flag_reg, timing, 1
instance = comp, \ccs6_spi_inst|OVR_flag_reg~0 , ccs6_spi_inst|OVR_flag_reg~0, timing, 1
instance = comp, \ccs6_spi_inst|OVR_flag_reg~1 , ccs6_spi_inst|OVR_flag_reg~1, timing, 1
instance = comp, \ccs6_spi_inst|OVR_flag_reg , ccs6_spi_inst|OVR_flag_reg, timing, 1
instance = comp, \ccs6_spi_inst|ctl_reg[14]~feeder , ccs6_spi_inst|ctl_reg[14]~feeder, timing, 1
instance = comp, \ccs6_spi_inst|ctl_reg[14] , ccs6_spi_inst|ctl_reg[14], timing, 1
instance = comp, \ccs6_spi_inst|ctl_reg[15] , ccs6_spi_inst|ctl_reg[15], timing, 1
instance = comp, \spi_ctrl_inst|WideOr0~11 , spi_ctrl_inst|WideOr0~11, timing, 1
instance = comp, \ccs6_spi_inst|ctl_reg[13] , ccs6_spi_inst|ctl_reg[13], timing, 1
instance = comp, \ccs6_spi_inst|ctl_reg[12] , ccs6_spi_inst|ctl_reg[12], timing, 1
instance = comp, \spi_ctrl_inst|WideOr0~12 , spi_ctrl_inst|WideOr0~12, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we~12 , spi_ctrl_inst|spi_all_we~12, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we~13 , spi_ctrl_inst|spi_all_we~13, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we[3] , spi_ctrl_inst|spi_all_we[3], timing, 1
instance = comp, \ccs4_spi_inst|always2~0 , ccs4_spi_inst|always2~0, timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[12]~0 , ccs4_spi_inst|ctl_reg[12]~0, timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[6] , ccs4_spi_inst|ctl_reg[6], timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[2] , ccs4_spi_inst|ctl_reg[2], timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[4]~0 , ccs4_spi_inst|tx_buf_reg[4]~0, timing, 1
instance = comp, \ccs4_spi_inst|tx_flag_sta~0 , ccs4_spi_inst|tx_flag_sta~0, timing, 1
instance = comp, \ccs4_spi_inst|tx_flag_sta , ccs4_spi_inst|tx_flag_sta, timing, 1
instance = comp, \ccs4_spi_inst|tx_delay_count[1]~0 , ccs4_spi_inst|tx_delay_count[1]~0, timing, 1
instance = comp, \ccs4_spi_inst|tx_delay_count[1] , ccs4_spi_inst|tx_delay_count[1], timing, 1
instance = comp, \ccs4_spi_inst|tx_delay_count[0]~1 , ccs4_spi_inst|tx_delay_count[0]~1, timing, 1
instance = comp, \ccs4_spi_inst|tx_delay_count[0] , ccs4_spi_inst|tx_delay_count[0], timing, 1
instance = comp, \ccs4_spi_inst|TXE_flag_reg~0 , ccs4_spi_inst|TXE_flag_reg~0, timing, 1
instance = comp, \ccs4_spi_inst|TXE_flag_reg , ccs4_spi_inst|TXE_flag_reg, timing, 1
instance = comp, \ccs4_spi_inst|tx_start~1 , ccs4_spi_inst|tx_start~1, timing, 1
instance = comp, \ccs4_spi_inst|BSY_flag_reg~0 , ccs4_spi_inst|BSY_flag_reg~0, timing, 1
instance = comp, \ccs4_spi_inst|BSY_flag_reg , ccs4_spi_inst|BSY_flag_reg, timing, 1
instance = comp, \ccs4_spi_inst|tx_start~0 , ccs4_spi_inst|tx_start~0, timing, 1
instance = comp, \ccs4_spi_inst|Add1~0 , ccs4_spi_inst|Add1~0, timing, 1
instance = comp, \ccs4_spi_inst|bit_cnt_reg~4 , ccs4_spi_inst|bit_cnt_reg~4, timing, 1
instance = comp, \ccs4_spi_inst|Equal3~2 , ccs4_spi_inst|Equal3~2, timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[3]~feeder , ccs4_spi_inst|ctl_reg[3]~feeder, timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[3] , ccs4_spi_inst|ctl_reg[3], timing, 1
instance = comp, \ccs4_spi_inst|Add2~0 , ccs4_spi_inst|Add2~0, timing, 1
instance = comp, \ccs4_spi_inst|mosi_o~0 , ccs4_spi_inst|mosi_o~0, timing, 1
instance = comp, \ccs4_spi_inst|dvd_cnt_reg~7 , ccs4_spi_inst|dvd_cnt_reg~7, timing, 1
instance = comp, \ccs4_spi_inst|dvd_cnt_reg[0] , ccs4_spi_inst|dvd_cnt_reg[0], timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[5]~feeder , ccs4_spi_inst|ctl_reg[5]~feeder, timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[5] , ccs4_spi_inst|ctl_reg[5], timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[4]~feeder , ccs4_spi_inst|ctl_reg[4]~feeder, timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[4] , ccs4_spi_inst|ctl_reg[4], timing, 1
instance = comp, \ccs4_spi_inst|Add2~2 , ccs4_spi_inst|Add2~2, timing, 1
instance = comp, \ccs4_spi_inst|dvd_cnt_reg~6 , ccs4_spi_inst|dvd_cnt_reg~6, timing, 1
instance = comp, \ccs4_spi_inst|dvd_cnt_reg[1] , ccs4_spi_inst|dvd_cnt_reg[1], timing, 1
instance = comp, \ccs4_spi_inst|Add2~4 , ccs4_spi_inst|Add2~4, timing, 1
instance = comp, \ccs4_spi_inst|dvd_cnt_reg~5 , ccs4_spi_inst|dvd_cnt_reg~5, timing, 1
instance = comp, \ccs4_spi_inst|dvd_cnt_reg[2] , ccs4_spi_inst|dvd_cnt_reg[2], timing, 1
instance = comp, \ccs4_spi_inst|Add2~6 , ccs4_spi_inst|Add2~6, timing, 1
instance = comp, \ccs4_spi_inst|dvd_cnt_reg~4 , ccs4_spi_inst|dvd_cnt_reg~4, timing, 1
instance = comp, \ccs4_spi_inst|dvd_cnt_reg[3] , ccs4_spi_inst|dvd_cnt_reg[3], timing, 1
instance = comp, \ccs4_spi_inst|Equal3~1 , ccs4_spi_inst|Equal3~1, timing, 1
instance = comp, \ccs4_spi_inst|Add2~8 , ccs4_spi_inst|Add2~8, timing, 1
instance = comp, \ccs4_spi_inst|dvd_cnt_reg~3 , ccs4_spi_inst|dvd_cnt_reg~3, timing, 1
instance = comp, \ccs4_spi_inst|dvd_cnt_reg[4] , ccs4_spi_inst|dvd_cnt_reg[4], timing, 1
instance = comp, \ccs4_spi_inst|Add2~10 , ccs4_spi_inst|Add2~10, timing, 1
instance = comp, \ccs4_spi_inst|dvd_cnt_reg~2 , ccs4_spi_inst|dvd_cnt_reg~2, timing, 1
instance = comp, \ccs4_spi_inst|dvd_cnt_reg[5] , ccs4_spi_inst|dvd_cnt_reg[5], timing, 1
instance = comp, \ccs4_spi_inst|Add2~12 , ccs4_spi_inst|Add2~12, timing, 1
instance = comp, \ccs4_spi_inst|dvd_cnt_reg~1 , ccs4_spi_inst|dvd_cnt_reg~1, timing, 1
instance = comp, \ccs4_spi_inst|dvd_cnt_reg[6] , ccs4_spi_inst|dvd_cnt_reg[6], timing, 1
instance = comp, \ccs4_spi_inst|Add2~14 , ccs4_spi_inst|Add2~14, timing, 1
instance = comp, \ccs4_spi_inst|dvd_cnt_reg~0 , ccs4_spi_inst|dvd_cnt_reg~0, timing, 1
instance = comp, \ccs4_spi_inst|dvd_cnt_reg[7] , ccs4_spi_inst|dvd_cnt_reg[7], timing, 1
instance = comp, \ccs4_spi_inst|Equal3~0 , ccs4_spi_inst|Equal3~0, timing, 1
instance = comp, \ccs4_spi_inst|dvd_reg~0 , ccs4_spi_inst|dvd_reg~0, timing, 1
instance = comp, \ccs4_spi_inst|dvd_reg , ccs4_spi_inst|dvd_reg, timing, 1
instance = comp, \ccs4_spi_inst|shift_clk~0 , ccs4_spi_inst|shift_clk~0, timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[1] , ccs4_spi_inst|ctl_reg[1], timing, 1
instance = comp, \ccs4_spi_inst|sck_i_reg1 , ccs4_spi_inst|sck_i_reg1, timing, 1
instance = comp, \ccs4_spi_inst|sck_i_reg2 , ccs4_spi_inst|sck_i_reg2, timing, 1
instance = comp, \ccs4_spi_inst|shift_clk~1 , ccs4_spi_inst|shift_clk~1, timing, 1
instance = comp, \ccs4_spi_inst|bit_cnt_reg[4]~1 , ccs4_spi_inst|bit_cnt_reg[4]~1, timing, 1
instance = comp, \ccs4_spi_inst|bit_cnt_reg[0] , ccs4_spi_inst|bit_cnt_reg[0], timing, 1
instance = comp, \ccs4_spi_inst|Add1~2 , ccs4_spi_inst|Add1~2, timing, 1
instance = comp, \ccs4_spi_inst|bit_cnt_reg~3 , ccs4_spi_inst|bit_cnt_reg~3, timing, 1
instance = comp, \ccs4_spi_inst|bit_cnt_reg[1] , ccs4_spi_inst|bit_cnt_reg[1], timing, 1
instance = comp, \ccs4_spi_inst|Add1~4 , ccs4_spi_inst|Add1~4, timing, 1
instance = comp, \ccs4_spi_inst|bit_cnt_reg~5 , ccs4_spi_inst|bit_cnt_reg~5, timing, 1
instance = comp, \ccs4_spi_inst|bit_cnt_reg[2] , ccs4_spi_inst|bit_cnt_reg[2], timing, 1
instance = comp, \ccs4_spi_inst|shift_clk_negedge~0 , ccs4_spi_inst|shift_clk_negedge~0, timing, 1
instance = comp, \ccs4_spi_inst|shift_clk_negedge~1 , ccs4_spi_inst|shift_clk_negedge~1, timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[11] , ccs4_spi_inst|ctl_reg[11], timing, 1
instance = comp, \ccs4_spi_inst|Add1~6 , ccs4_spi_inst|Add1~6, timing, 1
instance = comp, \ccs4_spi_inst|bit_cnt_reg~2 , ccs4_spi_inst|bit_cnt_reg~2, timing, 1
instance = comp, \ccs4_spi_inst|bit_cnt_reg[3] , ccs4_spi_inst|bit_cnt_reg[3], timing, 1
instance = comp, \ccs4_spi_inst|Add1~8 , ccs4_spi_inst|Add1~8, timing, 1
instance = comp, \ccs4_spi_inst|bit_cnt_reg~0 , ccs4_spi_inst|bit_cnt_reg~0, timing, 1
instance = comp, \ccs4_spi_inst|bit_cnt_reg[4] , ccs4_spi_inst|bit_cnt_reg[4], timing, 1
instance = comp, \ccs4_spi_inst|always7~0 , ccs4_spi_inst|always7~0, timing, 1
instance = comp, \ccs4_spi_inst|always7~1 , ccs4_spi_inst|always7~1, timing, 1
instance = comp, \ccs4_spi_inst|RXNE_flag_reg~0 , ccs4_spi_inst|RXNE_flag_reg~0, timing, 1
instance = comp, \ccs4_spi_inst|RXNE_flag_reg , ccs4_spi_inst|RXNE_flag_reg, timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[14]~feeder , ccs4_spi_inst|ctl_reg[14]~feeder, timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[14] , ccs4_spi_inst|ctl_reg[14], timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[15] , ccs4_spi_inst|ctl_reg[15], timing, 1
instance = comp, \spi_ctrl_inst|WideOr0~6 , spi_ctrl_inst|WideOr0~6, timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[12]~feeder , ccs4_spi_inst|ctl_reg[12]~feeder, timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[12] , ccs4_spi_inst|ctl_reg[12], timing, 1
instance = comp, \ccs4_spi_inst|OVR_flag_reg~0 , ccs4_spi_inst|OVR_flag_reg~0, timing, 1
instance = comp, \ccs4_spi_inst|OVR_flag_reg~1 , ccs4_spi_inst|OVR_flag_reg~1, timing, 1
instance = comp, \ccs4_spi_inst|OVR_flag_reg , ccs4_spi_inst|OVR_flag_reg, timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[13] , ccs4_spi_inst|ctl_reg[13], timing, 1
instance = comp, \spi_ctrl_inst|WideOr0~7 , spi_ctrl_inst|WideOr0~7, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we~9 , spi_ctrl_inst|spi_all_we~9, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we~10 , spi_ctrl_inst|spi_all_we~10, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we~11 , spi_ctrl_inst|spi_all_we~11, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we[2] , spi_ctrl_inst|spi_all_we[2], timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[4]~1 , ccs3_spi_inst|tx_buf_reg[4]~1, timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[12]~0 , ccs3_spi_inst|ctl_reg[12]~0, timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[2] , ccs3_spi_inst|ctl_reg[2], timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[6] , ccs3_spi_inst|ctl_reg[6], timing, 1
instance = comp, \ccs3_spi_inst|tx_start~1 , ccs3_spi_inst|tx_start~1, timing, 1
instance = comp, \ccs3_spi_inst|BSY_flag_reg~0 , ccs3_spi_inst|BSY_flag_reg~0, timing, 1
instance = comp, \ccs3_spi_inst|BSY_flag_reg , ccs3_spi_inst|BSY_flag_reg, timing, 1
instance = comp, \ccs3_spi_inst|tx_start~0 , ccs3_spi_inst|tx_start~0, timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[11] , ccs3_spi_inst|ctl_reg[11], timing, 1
instance = comp, \ccs3_spi_inst|Add1~0 , ccs3_spi_inst|Add1~0, timing, 1
instance = comp, \ccs3_spi_inst|bit_cnt_reg~4 , ccs3_spi_inst|bit_cnt_reg~4, timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[1]~feeder , ccs3_spi_inst|ctl_reg[1]~feeder, timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[1] , ccs3_spi_inst|ctl_reg[1], timing, 1
instance = comp, \ccs3_spi_inst|sck_i_reg1 , ccs3_spi_inst|sck_i_reg1, timing, 1
instance = comp, \ccs3_spi_inst|mosi_o~0 , ccs3_spi_inst|mosi_o~0, timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[4] , ccs3_spi_inst|ctl_reg[4], timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[3]~feeder , ccs3_spi_inst|ctl_reg[3]~feeder, timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[3] , ccs3_spi_inst|ctl_reg[3], timing, 1
instance = comp, \ccs3_spi_inst|Add2~0 , ccs3_spi_inst|Add2~0, timing, 1
instance = comp, \ccs3_spi_inst|dvd_cnt_reg~7 , ccs3_spi_inst|dvd_cnt_reg~7, timing, 1
instance = comp, \ccs3_spi_inst|dvd_cnt_reg[0] , ccs3_spi_inst|dvd_cnt_reg[0], timing, 1
instance = comp, \ccs3_spi_inst|Equal3~1 , ccs3_spi_inst|Equal3~1, timing, 1
instance = comp, \ccs3_spi_inst|Equal3~2 , ccs3_spi_inst|Equal3~2, timing, 1
instance = comp, \ccs3_spi_inst|Add2~2 , ccs3_spi_inst|Add2~2, timing, 1
instance = comp, \ccs3_spi_inst|dvd_cnt_reg~6 , ccs3_spi_inst|dvd_cnt_reg~6, timing, 1
instance = comp, \ccs3_spi_inst|dvd_cnt_reg[1] , ccs3_spi_inst|dvd_cnt_reg[1], timing, 1
instance = comp, \ccs3_spi_inst|Add2~4 , ccs3_spi_inst|Add2~4, timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[5]~feeder , ccs3_spi_inst|ctl_reg[5]~feeder, timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[5] , ccs3_spi_inst|ctl_reg[5], timing, 1
instance = comp, \ccs3_spi_inst|dvd_cnt_reg~5 , ccs3_spi_inst|dvd_cnt_reg~5, timing, 1
instance = comp, \ccs3_spi_inst|dvd_cnt_reg[2] , ccs3_spi_inst|dvd_cnt_reg[2], timing, 1
instance = comp, \ccs3_spi_inst|Add2~6 , ccs3_spi_inst|Add2~6, timing, 1
instance = comp, \ccs3_spi_inst|dvd_cnt_reg~4 , ccs3_spi_inst|dvd_cnt_reg~4, timing, 1
instance = comp, \ccs3_spi_inst|dvd_cnt_reg[3] , ccs3_spi_inst|dvd_cnt_reg[3], timing, 1
instance = comp, \ccs3_spi_inst|Add2~8 , ccs3_spi_inst|Add2~8, timing, 1
instance = comp, \ccs3_spi_inst|dvd_cnt_reg~3 , ccs3_spi_inst|dvd_cnt_reg~3, timing, 1
instance = comp, \ccs3_spi_inst|dvd_cnt_reg[4] , ccs3_spi_inst|dvd_cnt_reg[4], timing, 1
instance = comp, \ccs3_spi_inst|Add2~10 , ccs3_spi_inst|Add2~10, timing, 1
instance = comp, \ccs3_spi_inst|dvd_cnt_reg~2 , ccs3_spi_inst|dvd_cnt_reg~2, timing, 1
instance = comp, \ccs3_spi_inst|dvd_cnt_reg[5] , ccs3_spi_inst|dvd_cnt_reg[5], timing, 1
instance = comp, \ccs3_spi_inst|Add2~12 , ccs3_spi_inst|Add2~12, timing, 1
instance = comp, \ccs3_spi_inst|dvd_cnt_reg~1 , ccs3_spi_inst|dvd_cnt_reg~1, timing, 1
instance = comp, \ccs3_spi_inst|dvd_cnt_reg[6] , ccs3_spi_inst|dvd_cnt_reg[6], timing, 1
instance = comp, \ccs3_spi_inst|Add2~14 , ccs3_spi_inst|Add2~14, timing, 1
instance = comp, \ccs3_spi_inst|dvd_cnt_reg~0 , ccs3_spi_inst|dvd_cnt_reg~0, timing, 1
instance = comp, \ccs3_spi_inst|dvd_cnt_reg[7] , ccs3_spi_inst|dvd_cnt_reg[7], timing, 1
instance = comp, \ccs3_spi_inst|Equal3~0 , ccs3_spi_inst|Equal3~0, timing, 1
instance = comp, \ccs3_spi_inst|dvd_reg~0 , ccs3_spi_inst|dvd_reg~0, timing, 1
instance = comp, \ccs3_spi_inst|dvd_reg , ccs3_spi_inst|dvd_reg, timing, 1
instance = comp, \ccs3_spi_inst|shift_clk~0 , ccs3_spi_inst|shift_clk~0, timing, 1
instance = comp, \ccs3_spi_inst|sck_i_reg2 , ccs3_spi_inst|sck_i_reg2, timing, 1
instance = comp, \ccs3_spi_inst|shift_clk~1 , ccs3_spi_inst|shift_clk~1, timing, 1
instance = comp, \ccs3_spi_inst|bit_cnt_reg[3]~1 , ccs3_spi_inst|bit_cnt_reg[3]~1, timing, 1
instance = comp, \ccs3_spi_inst|bit_cnt_reg[0] , ccs3_spi_inst|bit_cnt_reg[0], timing, 1
instance = comp, \ccs3_spi_inst|Add1~2 , ccs3_spi_inst|Add1~2, timing, 1
instance = comp, \ccs3_spi_inst|bit_cnt_reg~3 , ccs3_spi_inst|bit_cnt_reg~3, timing, 1
instance = comp, \ccs3_spi_inst|bit_cnt_reg[1] , ccs3_spi_inst|bit_cnt_reg[1], timing, 1
instance = comp, \ccs3_spi_inst|Add1~4 , ccs3_spi_inst|Add1~4, timing, 1
instance = comp, \ccs3_spi_inst|bit_cnt_reg~5 , ccs3_spi_inst|bit_cnt_reg~5, timing, 1
instance = comp, \ccs3_spi_inst|bit_cnt_reg[2] , ccs3_spi_inst|bit_cnt_reg[2], timing, 1
instance = comp, \ccs3_spi_inst|Add1~6 , ccs3_spi_inst|Add1~6, timing, 1
instance = comp, \ccs3_spi_inst|bit_cnt_reg~2 , ccs3_spi_inst|bit_cnt_reg~2, timing, 1
instance = comp, \ccs3_spi_inst|bit_cnt_reg[3] , ccs3_spi_inst|bit_cnt_reg[3], timing, 1
instance = comp, \ccs3_spi_inst|Add1~8 , ccs3_spi_inst|Add1~8, timing, 1
instance = comp, \ccs3_spi_inst|bit_cnt_reg~0 , ccs3_spi_inst|bit_cnt_reg~0, timing, 1
instance = comp, \ccs3_spi_inst|bit_cnt_reg[4] , ccs3_spi_inst|bit_cnt_reg[4], timing, 1
instance = comp, \ccs3_spi_inst|always7~0 , ccs3_spi_inst|always7~0, timing, 1
instance = comp, \ccs3_spi_inst|shift_clk_negedge~0 , ccs3_spi_inst|shift_clk_negedge~0, timing, 1
instance = comp, \ccs3_spi_inst|shift_clk_negedge~1 , ccs3_spi_inst|shift_clk_negedge~1, timing, 1
instance = comp, \ccs3_spi_inst|always7~1 , ccs3_spi_inst|always7~1, timing, 1
instance = comp, \ccs3_spi_inst|tx_flag_sta~0 , ccs3_spi_inst|tx_flag_sta~0, timing, 1
instance = comp, \ccs3_spi_inst|tx_flag_sta , ccs3_spi_inst|tx_flag_sta, timing, 1
instance = comp, \ccs3_spi_inst|tx_delay_count[1]~0 , ccs3_spi_inst|tx_delay_count[1]~0, timing, 1
instance = comp, \ccs3_spi_inst|tx_delay_count[1] , ccs3_spi_inst|tx_delay_count[1], timing, 1
instance = comp, \ccs3_spi_inst|tx_delay_count[0]~1 , ccs3_spi_inst|tx_delay_count[0]~1, timing, 1
instance = comp, \ccs3_spi_inst|tx_delay_count[0] , ccs3_spi_inst|tx_delay_count[0], timing, 1
instance = comp, \ccs3_spi_inst|TXE_flag_reg~0 , ccs3_spi_inst|TXE_flag_reg~0, timing, 1
instance = comp, \ccs3_spi_inst|TXE_flag_reg , ccs3_spi_inst|TXE_flag_reg, timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[15] , ccs3_spi_inst|ctl_reg[15], timing, 1
instance = comp, \ccs3_spi_inst|always2~0 , ccs3_spi_inst|always2~0, timing, 1
instance = comp, \ccs3_spi_inst|RXNE_flag_reg~0 , ccs3_spi_inst|RXNE_flag_reg~0, timing, 1
instance = comp, \ccs3_spi_inst|RXNE_flag_reg , ccs3_spi_inst|RXNE_flag_reg, timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[14]~feeder , ccs3_spi_inst|ctl_reg[14]~feeder, timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[14] , ccs3_spi_inst|ctl_reg[14], timing, 1
instance = comp, \spi_ctrl_inst|WideOr0~4 , spi_ctrl_inst|WideOr0~4, timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[12]~feeder , ccs3_spi_inst|ctl_reg[12]~feeder, timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[12] , ccs3_spi_inst|ctl_reg[12], timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[13] , ccs3_spi_inst|ctl_reg[13], timing, 1
instance = comp, \ccs3_spi_inst|OVR_flag_reg~0 , ccs3_spi_inst|OVR_flag_reg~0, timing, 1
instance = comp, \ccs3_spi_inst|OVR_flag_reg~1 , ccs3_spi_inst|OVR_flag_reg~1, timing, 1
instance = comp, \ccs3_spi_inst|OVR_flag_reg , ccs3_spi_inst|OVR_flag_reg, timing, 1
instance = comp, \spi_ctrl_inst|WideOr0~5 , spi_ctrl_inst|WideOr0~5, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we~4 , spi_ctrl_inst|spi_all_we~4, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we~5 , spi_ctrl_inst|spi_all_we~5, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we[0] , spi_ctrl_inst|spi_all_we[0], timing, 1
instance = comp, \ccs1_spi_inst|ctl_reg[1]~0 , ccs1_spi_inst|ctl_reg[1]~0, timing, 1
instance = comp, \ccs1_spi_inst|ctl_reg[13] , ccs1_spi_inst|ctl_reg[13], timing, 1
instance = comp, \ccs1_spi_inst|ctl_reg[15] , ccs1_spi_inst|ctl_reg[15], timing, 1
instance = comp, \ccs1_spi_inst|ctl_reg[14] , ccs1_spi_inst|ctl_reg[14], timing, 1
instance = comp, \ccs1_spi_inst|ctl_reg[2] , ccs1_spi_inst|ctl_reg[2], timing, 1
instance = comp, \ccs1_spi_inst|tx_start~0 , ccs1_spi_inst|tx_start~0, timing, 1
instance = comp, \ccs1_spi_inst|ctl_reg[6] , ccs1_spi_inst|ctl_reg[6], timing, 1
instance = comp, \ccs1_spi_inst|BSY_flag_reg~0 , ccs1_spi_inst|BSY_flag_reg~0, timing, 1
instance = comp, \ccs1_spi_inst|BSY_flag_reg , ccs1_spi_inst|BSY_flag_reg, timing, 1
instance = comp, \ccs1_spi_inst|mosi_o~0 , ccs1_spi_inst|mosi_o~0, timing, 1
instance = comp, \ccs1_spi_inst|tx_start~1 , ccs1_spi_inst|tx_start~1, timing, 1
instance = comp, \ccs1_spi_inst|Add1~0 , ccs1_spi_inst|Add1~0, timing, 1
instance = comp, \ccs1_spi_inst|bit_cnt_reg~4 , ccs1_spi_inst|bit_cnt_reg~4, timing, 1
instance = comp, \ccs1_spi_inst|ctl_reg[4]~feeder , ccs1_spi_inst|ctl_reg[4]~feeder, timing, 1
instance = comp, \ccs1_spi_inst|ctl_reg[4] , ccs1_spi_inst|ctl_reg[4], timing, 1
instance = comp, \ccs1_spi_inst|Equal3~2 , ccs1_spi_inst|Equal3~2, timing, 1
instance = comp, \ccs1_spi_inst|Add2~0 , ccs1_spi_inst|Add2~0, timing, 1
instance = comp, \ccs1_spi_inst|ctl_reg[3]~feeder , ccs1_spi_inst|ctl_reg[3]~feeder, timing, 1
instance = comp, \ccs1_spi_inst|ctl_reg[3] , ccs1_spi_inst|ctl_reg[3], timing, 1
instance = comp, \ccs1_spi_inst|dvd_cnt_reg~7 , ccs1_spi_inst|dvd_cnt_reg~7, timing, 1
instance = comp, \ccs1_spi_inst|dvd_cnt_reg[0] , ccs1_spi_inst|dvd_cnt_reg[0], timing, 1
instance = comp, \ccs1_spi_inst|Add2~2 , ccs1_spi_inst|Add2~2, timing, 1
instance = comp, \ccs1_spi_inst|dvd_cnt_reg~6 , ccs1_spi_inst|dvd_cnt_reg~6, timing, 1
instance = comp, \ccs1_spi_inst|dvd_cnt_reg[1] , ccs1_spi_inst|dvd_cnt_reg[1], timing, 1
instance = comp, \ccs1_spi_inst|Add2~4 , ccs1_spi_inst|Add2~4, timing, 1
instance = comp, \ccs1_spi_inst|ctl_reg[5]~feeder , ccs1_spi_inst|ctl_reg[5]~feeder, timing, 1
instance = comp, \ccs1_spi_inst|ctl_reg[5] , ccs1_spi_inst|ctl_reg[5], timing, 1
instance = comp, \ccs1_spi_inst|dvd_cnt_reg~5 , ccs1_spi_inst|dvd_cnt_reg~5, timing, 1
instance = comp, \ccs1_spi_inst|dvd_cnt_reg[2] , ccs1_spi_inst|dvd_cnt_reg[2], timing, 1
instance = comp, \ccs1_spi_inst|Add2~6 , ccs1_spi_inst|Add2~6, timing, 1
instance = comp, \ccs1_spi_inst|dvd_cnt_reg~4 , ccs1_spi_inst|dvd_cnt_reg~4, timing, 1
instance = comp, \ccs1_spi_inst|dvd_cnt_reg[3] , ccs1_spi_inst|dvd_cnt_reg[3], timing, 1
instance = comp, \ccs1_spi_inst|Equal3~1 , ccs1_spi_inst|Equal3~1, timing, 1
instance = comp, \ccs1_spi_inst|Add2~8 , ccs1_spi_inst|Add2~8, timing, 1
instance = comp, \ccs1_spi_inst|dvd_cnt_reg~3 , ccs1_spi_inst|dvd_cnt_reg~3, timing, 1
instance = comp, \ccs1_spi_inst|dvd_cnt_reg[4] , ccs1_spi_inst|dvd_cnt_reg[4], timing, 1
instance = comp, \ccs1_spi_inst|Add2~10 , ccs1_spi_inst|Add2~10, timing, 1
instance = comp, \ccs1_spi_inst|dvd_cnt_reg~2 , ccs1_spi_inst|dvd_cnt_reg~2, timing, 1
instance = comp, \ccs1_spi_inst|dvd_cnt_reg[5] , ccs1_spi_inst|dvd_cnt_reg[5], timing, 1
instance = comp, \ccs1_spi_inst|Add2~12 , ccs1_spi_inst|Add2~12, timing, 1
instance = comp, \ccs1_spi_inst|dvd_cnt_reg~1 , ccs1_spi_inst|dvd_cnt_reg~1, timing, 1
instance = comp, \ccs1_spi_inst|dvd_cnt_reg[6] , ccs1_spi_inst|dvd_cnt_reg[6], timing, 1
instance = comp, \ccs1_spi_inst|Add2~14 , ccs1_spi_inst|Add2~14, timing, 1
instance = comp, \ccs1_spi_inst|dvd_cnt_reg~0 , ccs1_spi_inst|dvd_cnt_reg~0, timing, 1
instance = comp, \ccs1_spi_inst|dvd_cnt_reg[7] , ccs1_spi_inst|dvd_cnt_reg[7], timing, 1
instance = comp, \ccs1_spi_inst|Equal3~0 , ccs1_spi_inst|Equal3~0, timing, 1
instance = comp, \ccs1_spi_inst|dvd_reg~0 , ccs1_spi_inst|dvd_reg~0, timing, 1
instance = comp, \ccs1_spi_inst|dvd_reg , ccs1_spi_inst|dvd_reg, timing, 1
instance = comp, \ccs1_spi_inst|shift_clk~0 , ccs1_spi_inst|shift_clk~0, timing, 1
instance = comp, \ccs1_spi_inst|ctl_reg[1] , ccs1_spi_inst|ctl_reg[1], timing, 1
instance = comp, \ccs1_spi_inst|sck_i_reg1 , ccs1_spi_inst|sck_i_reg1, timing, 1
instance = comp, \ccs1_spi_inst|sck_i_reg2 , ccs1_spi_inst|sck_i_reg2, timing, 1
instance = comp, \ccs1_spi_inst|shift_clk~1 , ccs1_spi_inst|shift_clk~1, timing, 1
instance = comp, \ccs1_spi_inst|bit_cnt_reg[4]~1 , ccs1_spi_inst|bit_cnt_reg[4]~1, timing, 1
instance = comp, \ccs1_spi_inst|bit_cnt_reg[0] , ccs1_spi_inst|bit_cnt_reg[0], timing, 1
instance = comp, \ccs1_spi_inst|Add1~2 , ccs1_spi_inst|Add1~2, timing, 1
instance = comp, \ccs1_spi_inst|bit_cnt_reg~3 , ccs1_spi_inst|bit_cnt_reg~3, timing, 1
instance = comp, \ccs1_spi_inst|bit_cnt_reg[1] , ccs1_spi_inst|bit_cnt_reg[1], timing, 1
instance = comp, \ccs1_spi_inst|Add1~4 , ccs1_spi_inst|Add1~4, timing, 1
instance = comp, \ccs1_spi_inst|bit_cnt_reg~5 , ccs1_spi_inst|bit_cnt_reg~5, timing, 1
instance = comp, \ccs1_spi_inst|bit_cnt_reg[2] , ccs1_spi_inst|bit_cnt_reg[2], timing, 1
instance = comp, \ccs1_spi_inst|ctl_reg[11] , ccs1_spi_inst|ctl_reg[11], timing, 1
instance = comp, \ccs1_spi_inst|Add1~6 , ccs1_spi_inst|Add1~6, timing, 1
instance = comp, \ccs1_spi_inst|bit_cnt_reg~2 , ccs1_spi_inst|bit_cnt_reg~2, timing, 1
instance = comp, \ccs1_spi_inst|bit_cnt_reg[3] , ccs1_spi_inst|bit_cnt_reg[3], timing, 1
instance = comp, \ccs1_spi_inst|Add1~8 , ccs1_spi_inst|Add1~8, timing, 1
instance = comp, \ccs1_spi_inst|bit_cnt_reg~0 , ccs1_spi_inst|bit_cnt_reg~0, timing, 1
instance = comp, \ccs1_spi_inst|bit_cnt_reg[4] , ccs1_spi_inst|bit_cnt_reg[4], timing, 1
instance = comp, \ccs1_spi_inst|always7~0 , ccs1_spi_inst|always7~0, timing, 1
instance = comp, \ccs1_spi_inst|shift_clk_negedge~0 , ccs1_spi_inst|shift_clk_negedge~0, timing, 1
instance = comp, \ccs1_spi_inst|shift_clk_negedge~1 , ccs1_spi_inst|shift_clk_negedge~1, timing, 1
instance = comp, \ccs1_spi_inst|always7~1 , ccs1_spi_inst|always7~1, timing, 1
instance = comp, \ccs1_spi_inst|always3~0 , ccs1_spi_inst|always3~0, timing, 1
instance = comp, \ccs1_spi_inst|tx_flag_sta~0 , ccs1_spi_inst|tx_flag_sta~0, timing, 1
instance = comp, \ccs1_spi_inst|tx_flag_sta , ccs1_spi_inst|tx_flag_sta, timing, 1
instance = comp, \ccs1_spi_inst|tx_delay_count[1]~0 , ccs1_spi_inst|tx_delay_count[1]~0, timing, 1
instance = comp, \ccs1_spi_inst|tx_delay_count[1] , ccs1_spi_inst|tx_delay_count[1], timing, 1
instance = comp, \ccs1_spi_inst|tx_delay_count[0]~1 , ccs1_spi_inst|tx_delay_count[0]~1, timing, 1
instance = comp, \ccs1_spi_inst|tx_delay_count[0] , ccs1_spi_inst|tx_delay_count[0], timing, 1
instance = comp, \ccs1_spi_inst|TXE_flag_reg~0 , ccs1_spi_inst|TXE_flag_reg~0, timing, 1
instance = comp, \ccs1_spi_inst|TXE_flag_reg , ccs1_spi_inst|TXE_flag_reg, timing, 1
instance = comp, \ccs1_spi_inst|always2~0 , ccs1_spi_inst|always2~0, timing, 1
instance = comp, \ccs1_spi_inst|RXNE_flag_reg~0 , ccs1_spi_inst|RXNE_flag_reg~0, timing, 1
instance = comp, \ccs1_spi_inst|RXNE_flag_reg , ccs1_spi_inst|RXNE_flag_reg, timing, 1
instance = comp, \spi_ctrl_inst|WideOr0~0 , spi_ctrl_inst|WideOr0~0, timing, 1
instance = comp, \ccs1_spi_inst|ctl_reg[12] , ccs1_spi_inst|ctl_reg[12], timing, 1
instance = comp, \ccs1_spi_inst|OVR_flag_reg~0 , ccs1_spi_inst|OVR_flag_reg~0, timing, 1
instance = comp, \ccs1_spi_inst|OVR_flag_reg~1 , ccs1_spi_inst|OVR_flag_reg~1, timing, 1
instance = comp, \ccs1_spi_inst|OVR_flag_reg , ccs1_spi_inst|OVR_flag_reg, timing, 1
instance = comp, \spi_ctrl_inst|WideOr0~1 , spi_ctrl_inst|WideOr0~1, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we~7 , spi_ctrl_inst|spi_all_we~7, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we~6 , spi_ctrl_inst|spi_all_we~6, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we~8 , spi_ctrl_inst|spi_all_we~8, timing, 1
instance = comp, \spi_ctrl_inst|spi_all_we[1] , spi_ctrl_inst|spi_all_we[1], timing, 1
instance = comp, \ccs2_spi_inst|ctl_reg[1]~0 , ccs2_spi_inst|ctl_reg[1]~0, timing, 1
instance = comp, \ccs2_spi_inst|ctl_reg[6] , ccs2_spi_inst|ctl_reg[6], timing, 1
instance = comp, \ccs2_spi_inst|always3~0 , ccs2_spi_inst|always3~0, timing, 1
instance = comp, \ccs2_spi_inst|tx_flag_sta~0 , ccs2_spi_inst|tx_flag_sta~0, timing, 1
instance = comp, \ccs2_spi_inst|tx_flag_sta , ccs2_spi_inst|tx_flag_sta, timing, 1
instance = comp, \ccs2_spi_inst|tx_delay_count[1]~0 , ccs2_spi_inst|tx_delay_count[1]~0, timing, 1
instance = comp, \ccs2_spi_inst|tx_delay_count[1] , ccs2_spi_inst|tx_delay_count[1], timing, 1
instance = comp, \ccs2_spi_inst|tx_delay_count[0]~1 , ccs2_spi_inst|tx_delay_count[0]~1, timing, 1
instance = comp, \ccs2_spi_inst|tx_delay_count[0] , ccs2_spi_inst|tx_delay_count[0], timing, 1
instance = comp, \ccs2_spi_inst|ctl_reg[2] , ccs2_spi_inst|ctl_reg[2], timing, 1
instance = comp, \ccs2_spi_inst|tx_start~1 , ccs2_spi_inst|tx_start~1, timing, 1
instance = comp, \ccs2_spi_inst|TXE_flag_reg~0 , ccs2_spi_inst|TXE_flag_reg~0, timing, 1
instance = comp, \ccs2_spi_inst|TXE_flag_reg , ccs2_spi_inst|TXE_flag_reg, timing, 1
instance = comp, \ccs2_spi_inst|tx_start~0 , ccs2_spi_inst|tx_start~0, timing, 1
instance = comp, \ccs2_spi_inst|BSY_flag_reg~0 , ccs2_spi_inst|BSY_flag_reg~0, timing, 1
instance = comp, \ccs2_spi_inst|BSY_flag_reg , ccs2_spi_inst|BSY_flag_reg, timing, 1
instance = comp, \ccs2_spi_inst|mosi_o~0 , ccs2_spi_inst|mosi_o~0, timing, 1
instance = comp, \ccs2_spi_inst|Add1~0 , ccs2_spi_inst|Add1~0, timing, 1
instance = comp, \ccs2_spi_inst|bit_cnt_reg~4 , ccs2_spi_inst|bit_cnt_reg~4, timing, 1
instance = comp, \ccs2_spi_inst|ctl_reg[3]~feeder , ccs2_spi_inst|ctl_reg[3]~feeder, timing, 1
instance = comp, \ccs2_spi_inst|ctl_reg[3] , ccs2_spi_inst|ctl_reg[3], timing, 1
instance = comp, \ccs2_spi_inst|Add2~0 , ccs2_spi_inst|Add2~0, timing, 1
instance = comp, \ccs2_spi_inst|Add2~2 , ccs2_spi_inst|Add2~2, timing, 1
instance = comp, \ccs2_spi_inst|Add2~4 , ccs2_spi_inst|Add2~4, timing, 1
instance = comp, \ccs2_spi_inst|ctl_reg[5]~feeder , ccs2_spi_inst|ctl_reg[5]~feeder, timing, 1
instance = comp, \ccs2_spi_inst|ctl_reg[5] , ccs2_spi_inst|ctl_reg[5], timing, 1
instance = comp, \ccs2_spi_inst|dvd_cnt_reg~5 , ccs2_spi_inst|dvd_cnt_reg~5, timing, 1
instance = comp, \ccs2_spi_inst|dvd_cnt_reg[2] , ccs2_spi_inst|dvd_cnt_reg[2], timing, 1
instance = comp, \ccs2_spi_inst|Add2~6 , ccs2_spi_inst|Add2~6, timing, 1
instance = comp, \ccs2_spi_inst|dvd_cnt_reg~4 , ccs2_spi_inst|dvd_cnt_reg~4, timing, 1
instance = comp, \ccs2_spi_inst|dvd_cnt_reg[3] , ccs2_spi_inst|dvd_cnt_reg[3], timing, 1
instance = comp, \ccs2_spi_inst|Add2~8 , ccs2_spi_inst|Add2~8, timing, 1
instance = comp, \ccs2_spi_inst|dvd_cnt_reg~3 , ccs2_spi_inst|dvd_cnt_reg~3, timing, 1
instance = comp, \ccs2_spi_inst|dvd_cnt_reg[4] , ccs2_spi_inst|dvd_cnt_reg[4], timing, 1
instance = comp, \ccs2_spi_inst|Add2~10 , ccs2_spi_inst|Add2~10, timing, 1
instance = comp, \ccs2_spi_inst|dvd_cnt_reg~2 , ccs2_spi_inst|dvd_cnt_reg~2, timing, 1
instance = comp, \ccs2_spi_inst|dvd_cnt_reg[5] , ccs2_spi_inst|dvd_cnt_reg[5], timing, 1
instance = comp, \ccs2_spi_inst|Add2~12 , ccs2_spi_inst|Add2~12, timing, 1
instance = comp, \ccs2_spi_inst|dvd_cnt_reg~1 , ccs2_spi_inst|dvd_cnt_reg~1, timing, 1
instance = comp, \ccs2_spi_inst|dvd_cnt_reg[6] , ccs2_spi_inst|dvd_cnt_reg[6], timing, 1
instance = comp, \ccs2_spi_inst|Add2~14 , ccs2_spi_inst|Add2~14, timing, 1
instance = comp, \ccs2_spi_inst|dvd_cnt_reg~0 , ccs2_spi_inst|dvd_cnt_reg~0, timing, 1
instance = comp, \ccs2_spi_inst|dvd_cnt_reg[7] , ccs2_spi_inst|dvd_cnt_reg[7], timing, 1
instance = comp, \ccs2_spi_inst|Equal3~0 , ccs2_spi_inst|Equal3~0, timing, 1
instance = comp, \ccs2_spi_inst|Equal3~2 , ccs2_spi_inst|Equal3~2, timing, 1
instance = comp, \ccs2_spi_inst|dvd_cnt_reg~7 , ccs2_spi_inst|dvd_cnt_reg~7, timing, 1
instance = comp, \ccs2_spi_inst|dvd_cnt_reg[0] , ccs2_spi_inst|dvd_cnt_reg[0], timing, 1
instance = comp, \ccs2_spi_inst|ctl_reg[4]~feeder , ccs2_spi_inst|ctl_reg[4]~feeder, timing, 1
instance = comp, \ccs2_spi_inst|ctl_reg[4] , ccs2_spi_inst|ctl_reg[4], timing, 1
instance = comp, \ccs2_spi_inst|dvd_cnt_reg~6 , ccs2_spi_inst|dvd_cnt_reg~6, timing, 1
instance = comp, \ccs2_spi_inst|dvd_cnt_reg[1] , ccs2_spi_inst|dvd_cnt_reg[1], timing, 1
instance = comp, \ccs2_spi_inst|Equal3~1 , ccs2_spi_inst|Equal3~1, timing, 1
instance = comp, \ccs2_spi_inst|dvd_reg~0 , ccs2_spi_inst|dvd_reg~0, timing, 1
instance = comp, \ccs2_spi_inst|dvd_reg , ccs2_spi_inst|dvd_reg, timing, 1
instance = comp, \ccs2_spi_inst|shift_clk~0 , ccs2_spi_inst|shift_clk~0, timing, 1
instance = comp, \ccs2_spi_inst|ctl_reg[1] , ccs2_spi_inst|ctl_reg[1], timing, 1
instance = comp, \ccs2_spi_inst|sck_i_reg1 , ccs2_spi_inst|sck_i_reg1, timing, 1
instance = comp, \ccs2_spi_inst|sck_i_reg2 , ccs2_spi_inst|sck_i_reg2, timing, 1
instance = comp, \ccs2_spi_inst|shift_clk~1 , ccs2_spi_inst|shift_clk~1, timing, 1
instance = comp, \ccs2_spi_inst|bit_cnt_reg[3]~1 , ccs2_spi_inst|bit_cnt_reg[3]~1, timing, 1
instance = comp, \ccs2_spi_inst|bit_cnt_reg[0] , ccs2_spi_inst|bit_cnt_reg[0], timing, 1
instance = comp, \ccs2_spi_inst|ctl_reg[11] , ccs2_spi_inst|ctl_reg[11], timing, 1
instance = comp, \ccs2_spi_inst|Add1~2 , ccs2_spi_inst|Add1~2, timing, 1
instance = comp, \ccs2_spi_inst|bit_cnt_reg~3 , ccs2_spi_inst|bit_cnt_reg~3, timing, 1
instance = comp, \ccs2_spi_inst|bit_cnt_reg[1] , ccs2_spi_inst|bit_cnt_reg[1], timing, 1
instance = comp, \ccs2_spi_inst|Add1~4 , ccs2_spi_inst|Add1~4, timing, 1
instance = comp, \ccs2_spi_inst|bit_cnt_reg~5 , ccs2_spi_inst|bit_cnt_reg~5, timing, 1
instance = comp, \ccs2_spi_inst|bit_cnt_reg[2] , ccs2_spi_inst|bit_cnt_reg[2], timing, 1
instance = comp, \ccs2_spi_inst|Add1~6 , ccs2_spi_inst|Add1~6, timing, 1
instance = comp, \ccs2_spi_inst|bit_cnt_reg~2 , ccs2_spi_inst|bit_cnt_reg~2, timing, 1
instance = comp, \ccs2_spi_inst|bit_cnt_reg[3] , ccs2_spi_inst|bit_cnt_reg[3], timing, 1
instance = comp, \ccs2_spi_inst|Add1~8 , ccs2_spi_inst|Add1~8, timing, 1
instance = comp, \ccs2_spi_inst|bit_cnt_reg~0 , ccs2_spi_inst|bit_cnt_reg~0, timing, 1
instance = comp, \ccs2_spi_inst|bit_cnt_reg[4] , ccs2_spi_inst|bit_cnt_reg[4], timing, 1
instance = comp, \ccs2_spi_inst|always7~0 , ccs2_spi_inst|always7~0, timing, 1
instance = comp, \ccs2_spi_inst|shift_clk_negedge~0 , ccs2_spi_inst|shift_clk_negedge~0, timing, 1
instance = comp, \ccs2_spi_inst|shift_clk_negedge~1 , ccs2_spi_inst|shift_clk_negedge~1, timing, 1
instance = comp, \ccs2_spi_inst|always7~1 , ccs2_spi_inst|always7~1, timing, 1
instance = comp, \ccs2_spi_inst|always2~0 , ccs2_spi_inst|always2~0, timing, 1
instance = comp, \ccs2_spi_inst|RXNE_flag_reg~0 , ccs2_spi_inst|RXNE_flag_reg~0, timing, 1
instance = comp, \ccs2_spi_inst|RXNE_flag_reg , ccs2_spi_inst|RXNE_flag_reg, timing, 1
instance = comp, \ccs2_spi_inst|OVR_flag_reg~0 , ccs2_spi_inst|OVR_flag_reg~0, timing, 1
instance = comp, \ccs2_spi_inst|OVR_flag_reg~1 , ccs2_spi_inst|OVR_flag_reg~1, timing, 1
instance = comp, \ccs2_spi_inst|OVR_flag_reg , ccs2_spi_inst|OVR_flag_reg, timing, 1
instance = comp, \ccs2_spi_inst|ctl_reg[13] , ccs2_spi_inst|ctl_reg[13], timing, 1
instance = comp, \ccs2_spi_inst|ctl_reg[12]~feeder , ccs2_spi_inst|ctl_reg[12]~feeder, timing, 1
instance = comp, \ccs2_spi_inst|ctl_reg[12] , ccs2_spi_inst|ctl_reg[12], timing, 1
instance = comp, \ccs2_spi_inst|ctl_reg[14] , ccs2_spi_inst|ctl_reg[14], timing, 1
instance = comp, \ccs2_spi_inst|ctl_reg[15] , ccs2_spi_inst|ctl_reg[15], timing, 1
instance = comp, \spi_ctrl_inst|WideOr0~2 , spi_ctrl_inst|WideOr0~2, timing, 1
instance = comp, \spi_ctrl_inst|WideOr0~3 , spi_ctrl_inst|WideOr0~3, timing, 1
instance = comp, \spi_ctrl_inst|WideOr0~8 , spi_ctrl_inst|WideOr0~8, timing, 1
instance = comp, \spi_ctrl_inst|WideOr0~15 , spi_ctrl_inst|WideOr0~15, timing, 1
instance = comp, \spi_ctrl_inst|spi_irq_reg , spi_ctrl_inst|spi_irq_reg, timing, 1
instance = comp, \spi_ctrl_inst|spi_irq_regr , spi_ctrl_inst|spi_irq_regr, timing, 1
instance = comp, \spi_ctrl_inst|spi_angwrda_flag~0 , spi_ctrl_inst|spi_angwrda_flag~0, timing, 1
instance = comp, \spi_ctrl_inst|spi_angwrda_flag , spi_ctrl_inst|spi_angwrda_flag, timing, 1
instance = comp, \fsmc_data_irq_o~1 , fsmc_data_irq_o~1, timing, 1
instance = comp, \cyc_count_gad[5]~6 , cyc_count_gad[5]~6, timing, 1
instance = comp, \dummy_rts_count~6 , dummy_rts_count~6, timing, 1
instance = comp, \cyc_count_wad1~42 , cyc_count_wad1~42, timing, 1
instance = comp, \cyc_count_wad1~43 , cyc_count_wad1~43, timing, 1
instance = comp, \cyc_count_wad1~36 , cyc_count_wad1~36, timing, 1
instance = comp, \cyc_count_wad1~37 , cyc_count_wad1~37, timing, 1
instance = comp, \cyc_count_wad1~35 , cyc_count_wad1~35, timing, 1
instance = comp, \cyc_count_wad1~34 , cyc_count_wad1~34, timing, 1
instance = comp, \Add21~0 , Add21~0, timing, 1
instance = comp, \cyc_count_wad1~23 , cyc_count_wad1~23, timing, 1
instance = comp, \cyc_count_wad1~24 , cyc_count_wad1~24, timing, 1
instance = comp, \cyc_count_wad1[0] , cyc_count_wad1[0], timing, 1
instance = comp, \Add21~2 , Add21~2, timing, 1
instance = comp, \cyc_count_wad1~22 , cyc_count_wad1~22, timing, 1
instance = comp, \cyc_count_wad1[1] , cyc_count_wad1[1], timing, 1
instance = comp, \Add21~4 , Add21~4, timing, 1
instance = comp, \cyc_count_wad1~26 , cyc_count_wad1~26, timing, 1
instance = comp, \cyc_count_wad1[2] , cyc_count_wad1[2], timing, 1
instance = comp, \Add21~6 , Add21~6, timing, 1
instance = comp, \cyc_count_wad1~25 , cyc_count_wad1~25, timing, 1
instance = comp, \cyc_count_wad1[3] , cyc_count_wad1[3], timing, 1
instance = comp, \Add21~8 , Add21~8, timing, 1
instance = comp, \cyc_count_wad1~39 , cyc_count_wad1~39, timing, 1
instance = comp, \cyc_count_wad1~28 , cyc_count_wad1~28, timing, 1
instance = comp, \cyc_count_wad1[4] , cyc_count_wad1[4], timing, 1
instance = comp, \Add21~10 , Add21~10, timing, 1
instance = comp, \cyc_count_wad1~38 , cyc_count_wad1~38, timing, 1
instance = comp, \cyc_count_wad1~27 , cyc_count_wad1~27, timing, 1
instance = comp, \cyc_count_wad1[5] , cyc_count_wad1[5], timing, 1
instance = comp, \Add21~12 , Add21~12, timing, 1
instance = comp, \cyc_count_wad1~41 , cyc_count_wad1~41, timing, 1
instance = comp, \cyc_count_wad1~30 , cyc_count_wad1~30, timing, 1
instance = comp, \cyc_count_wad1[6] , cyc_count_wad1[6], timing, 1
instance = comp, \Add21~14 , Add21~14, timing, 1
instance = comp, \Add21~16 , Add21~16, timing, 1
instance = comp, \cyc_count_wad1~32 , cyc_count_wad1~32, timing, 1
instance = comp, \cyc_count_wad1[8] , cyc_count_wad1[8], timing, 1
instance = comp, \Add21~18 , Add21~18, timing, 1
instance = comp, \cyc_count_wad1~31 , cyc_count_wad1~31, timing, 1
instance = comp, \cyc_count_wad1[9] , cyc_count_wad1[9], timing, 1
instance = comp, \Add21~20 , Add21~20, timing, 1
instance = comp, \cyc_count_wad1~44 , cyc_count_wad1~44, timing, 1
instance = comp, \cyc_count_wad1~33 , cyc_count_wad1~33, timing, 1
instance = comp, \cyc_count_wad1[10] , cyc_count_wad1[10], timing, 1
instance = comp, \ShiftLeft1~9 , ShiftLeft1~9, timing, 1
instance = comp, \SAMP_NUM[9] , SAMP_NUM[9], timing, 1
instance = comp, \ShiftLeft1~8 , ShiftLeft1~8, timing, 1
instance = comp, \SAMP_NUM[8] , SAMP_NUM[8], timing, 1
instance = comp, \ShiftLeft1~6 , ShiftLeft1~6, timing, 1
instance = comp, \SAMP_NUM[6] , SAMP_NUM[6], timing, 1
instance = comp, \ShiftLeft1~5 , ShiftLeft1~5, timing, 1
instance = comp, \SAMP_NUM[5] , SAMP_NUM[5], timing, 1
instance = comp, \ShiftLeft1~4 , ShiftLeft1~4, timing, 1
instance = comp, \SAMP_NUM[4] , SAMP_NUM[4], timing, 1
instance = comp, \ShiftLeft1~3 , ShiftLeft1~3, timing, 1
instance = comp, \SAMP_NUM[3] , SAMP_NUM[3], timing, 1
instance = comp, \ShiftLeft1~2 , ShiftLeft1~2, timing, 1
instance = comp, \SAMP_NUM[2] , SAMP_NUM[2], timing, 1
instance = comp, \ShiftLeft1~1 , ShiftLeft1~1, timing, 1
instance = comp, \SAMP_NUM[1] , SAMP_NUM[1], timing, 1
instance = comp, \ShiftLeft1~0 , ShiftLeft1~0, timing, 1
instance = comp, \SAMP_NUM[0] , SAMP_NUM[0], timing, 1
instance = comp, \LessThan16~1 , LessThan16~1, timing, 1
instance = comp, \LessThan16~3 , LessThan16~3, timing, 1
instance = comp, \LessThan16~5 , LessThan16~5, timing, 1
instance = comp, \LessThan16~7 , LessThan16~7, timing, 1
instance = comp, \LessThan16~9 , LessThan16~9, timing, 1
instance = comp, \LessThan16~11 , LessThan16~11, timing, 1
instance = comp, \LessThan16~13 , LessThan16~13, timing, 1
instance = comp, \LessThan16~15 , LessThan16~15, timing, 1
instance = comp, \LessThan16~17 , LessThan16~17, timing, 1
instance = comp, \LessThan16~19 , LessThan16~19, timing, 1
instance = comp, \LessThan16~20 , LessThan16~20, timing, 1
instance = comp, \cyc_count_wad0~44 , cyc_count_wad0~44, timing, 1
instance = comp, \cyc_count_wad0~45 , cyc_count_wad0~45, timing, 1
instance = comp, \cyc_count_wad0~42 , cyc_count_wad0~42, timing, 1
instance = comp, \cyc_count_wad0~43 , cyc_count_wad0~43, timing, 1
instance = comp, \cyc_count_wad0~40 , cyc_count_wad0~40, timing, 1
instance = comp, \cyc_count_wad0~38 , cyc_count_wad0~38, timing, 1
instance = comp, \cyc_count_wad0~39 , cyc_count_wad0~39, timing, 1
instance = comp, \cyc_count_wad0~36 , cyc_count_wad0~36, timing, 1
instance = comp, \Add17~0 , Add17~0, timing, 1
instance = comp, \Add17~2 , Add17~2, timing, 1
instance = comp, \cyc_count_wad0~24 , cyc_count_wad0~24, timing, 1
instance = comp, \cyc_count_wad0[1] , cyc_count_wad0[1], timing, 1
instance = comp, \Add17~4 , Add17~4, timing, 1
instance = comp, \cyc_count_wad0~27 , cyc_count_wad0~27, timing, 1
instance = comp, \cyc_count_wad0[2] , cyc_count_wad0[2], timing, 1
instance = comp, \Add17~6 , Add17~6, timing, 1
instance = comp, \cyc_count_wad0~26 , cyc_count_wad0~26, timing, 1
instance = comp, \cyc_count_wad0[3] , cyc_count_wad0[3], timing, 1
instance = comp, \Add17~8 , Add17~8, timing, 1
instance = comp, \cyc_count_wad0~41 , cyc_count_wad0~41, timing, 1
instance = comp, \cyc_count_wad0~29 , cyc_count_wad0~29, timing, 1
instance = comp, \cyc_count_wad0[4] , cyc_count_wad0[4], timing, 1
instance = comp, \Add17~10 , Add17~10, timing, 1
instance = comp, \cyc_count_wad0~28 , cyc_count_wad0~28, timing, 1
instance = comp, \cyc_count_wad0[5] , cyc_count_wad0[5], timing, 1
instance = comp, \Add17~12 , Add17~12, timing, 1
instance = comp, \cyc_count_wad0~31 , cyc_count_wad0~31, timing, 1
instance = comp, \cyc_count_wad0[6] , cyc_count_wad0[6], timing, 1
instance = comp, \Add17~14 , Add17~14, timing, 1
instance = comp, \cyc_count_wad0~30 , cyc_count_wad0~30, timing, 1
instance = comp, \cyc_count_wad0[7] , cyc_count_wad0[7], timing, 1
instance = comp, \Add17~16 , Add17~16, timing, 1
instance = comp, \cyc_count_wad0~33 , cyc_count_wad0~33, timing, 1
instance = comp, \cyc_count_wad0[8] , cyc_count_wad0[8], timing, 1
instance = comp, \Add17~18 , Add17~18, timing, 1
instance = comp, \cyc_count_wad0~32 , cyc_count_wad0~32, timing, 1
instance = comp, \cyc_count_wad0[9] , cyc_count_wad0[9], timing, 1
instance = comp, \Add17~20 , Add17~20, timing, 1
instance = comp, \cyc_count_wad0~46 , cyc_count_wad0~46, timing, 1
instance = comp, \cyc_count_wad0~34 , cyc_count_wad0~34, timing, 1
instance = comp, \cyc_count_wad0[10] , cyc_count_wad0[10], timing, 1
instance = comp, \LessThan15~1 , LessThan15~1, timing, 1
instance = comp, \LessThan15~3 , LessThan15~3, timing, 1
instance = comp, \LessThan15~5 , LessThan15~5, timing, 1
instance = comp, \LessThan15~7 , LessThan15~7, timing, 1
instance = comp, \LessThan15~9 , LessThan15~9, timing, 1
instance = comp, \LessThan15~11 , LessThan15~11, timing, 1
instance = comp, \LessThan15~13 , LessThan15~13, timing, 1
instance = comp, \LessThan15~15 , LessThan15~15, timing, 1
instance = comp, \LessThan15~17 , LessThan15~17, timing, 1
instance = comp, \LessThan15~19 , LessThan15~19, timing, 1
instance = comp, \LessThan15~20 , LessThan15~20, timing, 1
instance = comp, \dummy_rts_count[3]~1 , dummy_rts_count[3]~1, timing, 1
instance = comp, \dummy_rts_count[3]~2 , dummy_rts_count[3]~2, timing, 1
instance = comp, \dummy_rts_count[3]~3 , dummy_rts_count[3]~3, timing, 1
instance = comp, \WideOr30~0 , WideOr30~0, timing, 1
instance = comp, \dummy_rts_count[3]~4 , dummy_rts_count[3]~4, timing, 1
instance = comp, \dummy_rts_count[0] , dummy_rts_count[0], timing, 1
instance = comp, \dummy_rts_count~7 , dummy_rts_count~7, timing, 1
instance = comp, \Add18~0 , Add18~0, timing, 1
instance = comp, \dummy_rts_count~0 , dummy_rts_count~0, timing, 1
instance = comp, \dummy_rts_count[3] , dummy_rts_count[3], timing, 1
instance = comp, \dummy_rts_count~8 , dummy_rts_count~8, timing, 1
instance = comp, \dummy_rts_count~9 , dummy_rts_count~9, timing, 1
instance = comp, \dummy_rts_count~10 , dummy_rts_count~10, timing, 1
instance = comp, \dummy_rts_count~11 , dummy_rts_count~11, timing, 1
instance = comp, \dummy_rts_count~12 , dummy_rts_count~12, timing, 1
instance = comp, \dummy_rts_count[1] , dummy_rts_count[1], timing, 1
instance = comp, \cyc_oppad_ptr~0 , cyc_oppad_ptr~0, timing, 1
instance = comp, \dummy_rts_count~5 , dummy_rts_count~5, timing, 1
instance = comp, \dummy_rts_count[2] , dummy_rts_count[2], timing, 1
instance = comp, \Equal26~0 , Equal26~0, timing, 1
instance = comp, \cyc_count_wad0~35 , cyc_count_wad0~35, timing, 1
instance = comp, \cyc_count_wad0~25 , cyc_count_wad0~25, timing, 1
instance = comp, \cyc_count_wad0[0] , cyc_count_wad0[0], timing, 1
instance = comp, \Equal17~0 , Equal17~0, timing, 1
instance = comp, \Equal17~3 , Equal17~3, timing, 1
instance = comp, \Equal17~2 , Equal17~2, timing, 1
instance = comp, \Equal17~1 , Equal17~1, timing, 1
instance = comp, \Equal17~4 , Equal17~4, timing, 1
instance = comp, \Equal17~7 , Equal17~7, timing, 1
instance = comp, \Equal17~5 , Equal17~5, timing, 1
instance = comp, \cyc_next_state[4]~13 , cyc_next_state[4]~13, timing, 1
instance = comp, \cyc_next_state[4]~14 , cyc_next_state[4]~14, timing, 1
instance = comp, \cyc_current_state[4] , cyc_current_state[4], timing, 1
instance = comp, \Equal37~0 , Equal37~0, timing, 1
instance = comp, \Equal37~1 , Equal37~1, timing, 1
instance = comp, \cyc_count_wad1~40 , cyc_count_wad1~40, timing, 1
instance = comp, \cyc_count_wad1~29 , cyc_count_wad1~29, timing, 1
instance = comp, \cyc_count_wad1[7] , cyc_count_wad1[7], timing, 1
instance = comp, \Equal19~3 , Equal19~3, timing, 1
instance = comp, \Equal19~1 , Equal19~1, timing, 1
instance = comp, \Equal19~2 , Equal19~2, timing, 1
instance = comp, \Equal19~0 , Equal19~0, timing, 1
instance = comp, \Equal19~4 , Equal19~4, timing, 1
instance = comp, \Equal19~5 , Equal19~5, timing, 1
instance = comp, \Equal19~6 , Equal19~6, timing, 1
instance = comp, \ccs1ram_data[0]~2 , ccs1ram_data[0]~2, timing, 1
instance = comp, \cyc_next_state[6]~12 , cyc_next_state[6]~12, timing, 1
instance = comp, \cyc_current_state[6] , cyc_current_state[6], timing, 1
instance = comp, \Equal38~1 , Equal38~1, timing, 1
instance = comp, \Equal38~2 , Equal38~2, timing, 1
instance = comp, \always32~7 , always32~7, timing, 1
instance = comp, \cyc_count_gad[5]~12 , cyc_count_gad[5]~12, timing, 1
instance = comp, \cyc_count_gad[0] , cyc_count_gad[0], timing, 1
instance = comp, \cyc_count_gad[1]~9 , cyc_count_gad[1]~9, timing, 1
instance = comp, \cyc_count_gad[1] , cyc_count_gad[1], timing, 1
instance = comp, \cyc_count_gad[2]~13 , cyc_count_gad[2]~13, timing, 1
instance = comp, \cyc_count_gad[2] , cyc_count_gad[2], timing, 1
instance = comp, \cyc_count_gad[3]~15 , cyc_count_gad[3]~15, timing, 1
instance = comp, \cyc_count_gad[3] , cyc_count_gad[3], timing, 1
instance = comp, \cyc_count_gad[4] , cyc_count_gad[4], timing, 1
instance = comp, \cyc_groupad1_finished~1 , cyc_groupad1_finished~1, timing, 1
instance = comp, \cyc_groupad1_finished~2 , cyc_groupad1_finished~2, timing, 1
instance = comp, \cyc_next_state[7]~15 , cyc_next_state[7]~15, timing, 1
instance = comp, \cyc_current_state[7] , cyc_current_state[7], timing, 1
instance = comp, \Equal40~0 , Equal40~0, timing, 1
instance = comp, \WideOr30~1 , WideOr30~1, timing, 1
instance = comp, \cyc_ccsad_ptr~0 , cyc_ccsad_ptr~0, timing, 1
instance = comp, \cyc_step_ptr~0 , cyc_step_ptr~0, timing, 1
instance = comp, \cyc_count_frame[4]~8 , cyc_count_frame[4]~8, timing, 1
instance = comp, \Equal17~6 , Equal17~6, timing, 1
instance = comp, \Selector104~0 , Selector104~0, timing, 1
instance = comp, \Selector104~1 , Selector104~1, timing, 1
instance = comp, \cyc_next_state[3]~6 , cyc_next_state[3]~6, timing, 1
instance = comp, \cyc_current_state[3] , cyc_current_state[3], timing, 1
instance = comp, \Equal15~0 , Equal15~0, timing, 1
instance = comp, \Equal15~1 , Equal15~1, timing, 1
instance = comp, \cyc_count_frame~6 , cyc_count_frame~6, timing, 1
instance = comp, \Add22~0 , Add22~0, timing, 1
instance = comp, \cyc_count_frame~12 , cyc_count_frame~12, timing, 1
instance = comp, \cyc_count_frame~16 , cyc_count_frame~16, timing, 1
instance = comp, \cyc_count_frame[0] , cyc_count_frame[0], timing, 1
instance = comp, \Add22~2 , Add22~2, timing, 1
instance = comp, \cyc_count_frame~10 , cyc_count_frame~10, timing, 1
instance = comp, \cyc_count_frame~11 , cyc_count_frame~11, timing, 1
instance = comp, \cyc_count_frame[1] , cyc_count_frame[1], timing, 1
instance = comp, \Add22~4 , Add22~4, timing, 1
instance = comp, \cyc_count_frame~9 , cyc_count_frame~9, timing, 1
instance = comp, \cyc_count_frame~15 , cyc_count_frame~15, timing, 1
instance = comp, \cyc_count_frame[2] , cyc_count_frame[2], timing, 1
instance = comp, \Add22~6 , Add22~6, timing, 1
instance = comp, \Add22~8 , Add22~8, timing, 1
instance = comp, \cyc_count_frame~13 , cyc_count_frame~13, timing, 1
instance = comp, \cyc_count_frame~14 , cyc_count_frame~14, timing, 1
instance = comp, \cyc_count_frame[4] , cyc_count_frame[4], timing, 1
instance = comp, \cyc_count_frame~5 , cyc_count_frame~5, timing, 1
instance = comp, \cyc_count_frame~7 , cyc_count_frame~7, timing, 1
instance = comp, \cyc_count_frame[3] , cyc_count_frame[3], timing, 1
instance = comp, \cyc_count_frame~4 , cyc_count_frame~4, timing, 1
instance = comp, \cyc_frame_finished~0 , cyc_frame_finished~0, timing, 1
instance = comp, \data_full_flag~0 , data_full_flag~0, timing, 1
instance = comp, \data_full_flag~1 , data_full_flag~1, timing, 1
instance = comp, \always27~0 , always27~0, timing, 1
instance = comp, \always27~2 , always27~2, timing, 1
instance = comp, \cyc_next_state[1]~10 , cyc_next_state[1]~10, timing, 1
instance = comp, \cyc_current_state[1] , cyc_current_state[1], timing, 1
instance = comp, \Equal33~0 , Equal33~0, timing, 1
instance = comp, \Equal33~1 , Equal33~1, timing, 1
instance = comp, \Decoder4~0 , Decoder4~0, timing, 1
instance = comp, \count_idle[2]~44 , count_idle[2]~44, timing, 1
instance = comp, \count_idle[2]~45 , count_idle[2]~45, timing, 1
instance = comp, \count_idle[0] , count_idle[0], timing, 1
instance = comp, \count_idle[1]~18 , count_idle[1]~18, timing, 1
instance = comp, \count_idle[1] , count_idle[1], timing, 1
instance = comp, \count_idle[2]~20 , count_idle[2]~20, timing, 1
instance = comp, \count_idle[2] , count_idle[2], timing, 1
instance = comp, \count_idle[3]~22 , count_idle[3]~22, timing, 1
instance = comp, \count_idle[3] , count_idle[3], timing, 1
instance = comp, \count_idle[4]~24 , count_idle[4]~24, timing, 1
instance = comp, \count_idle[4] , count_idle[4], timing, 1
instance = comp, \count_idle[5]~26 , count_idle[5]~26, timing, 1
instance = comp, \count_idle[5] , count_idle[5], timing, 1
instance = comp, \count_idle[6]~28 , count_idle[6]~28, timing, 1
instance = comp, \count_idle[6] , count_idle[6], timing, 1
instance = comp, \count_idle[7]~30 , count_idle[7]~30, timing, 1
instance = comp, \count_idle[7] , count_idle[7], timing, 1
instance = comp, \count_idle[8]~32 , count_idle[8]~32, timing, 1
instance = comp, \count_idle[8] , count_idle[8], timing, 1
instance = comp, \count_idle[9]~34 , count_idle[9]~34, timing, 1
instance = comp, \count_idle[9] , count_idle[9], timing, 1
instance = comp, \count_idle[10]~36 , count_idle[10]~36, timing, 1
instance = comp, \count_idle[10] , count_idle[10], timing, 1
instance = comp, \count_idle[11]~38 , count_idle[11]~38, timing, 1
instance = comp, \count_idle[11] , count_idle[11], timing, 1
instance = comp, \LessThan98~1 , LessThan98~1, timing, 1
instance = comp, \count_idle[12]~40 , count_idle[12]~40, timing, 1
instance = comp, \count_idle[12] , count_idle[12], timing, 1
instance = comp, \count_idle[13]~42 , count_idle[13]~42, timing, 1
instance = comp, \count_idle[13] , count_idle[13], timing, 1
instance = comp, \count_idle[14]~46 , count_idle[14]~46, timing, 1
instance = comp, \count_idle[14] , count_idle[14], timing, 1
instance = comp, \count_idle[15]~48 , count_idle[15]~48, timing, 1
instance = comp, \count_idle[15] , count_idle[15], timing, 1
instance = comp, \LessThan98~0 , LessThan98~0, timing, 1
instance = comp, \LessThan98~2 , LessThan98~2, timing, 1
instance = comp, \idle_samp_next_sta[1]~1 , idle_samp_next_sta[1]~1, timing, 1
instance = comp, \idle_samp_next_sta[1]~2 , idle_samp_next_sta[1]~2, timing, 1
instance = comp, \idle_samp_current_sta[1] , idle_samp_current_sta[1], timing, 1
instance = comp, \Selector161~4 , Selector161~4, timing, 1
instance = comp, \count_idledump_num[0]~8 , count_idledump_num[0]~8, timing, 1
instance = comp, \count_idledump_num[7]~10 , count_idledump_num[7]~10, timing, 1
instance = comp, \Equal72~0 , Equal72~0, timing, 1
instance = comp, \Equal72~2 , Equal72~2, timing, 1
instance = comp, \Selector168~0 , Selector168~0, timing, 1
instance = comp, \Add92~0 , Add92~0, timing, 1
instance = comp, \Selector170~0 , Selector170~0, timing, 1
instance = comp, \count_idlesamp_num[0] , count_idlesamp_num[0], timing, 1
instance = comp, \Add92~2 , Add92~2, timing, 1
instance = comp, \Selector169~0 , Selector169~0, timing, 1
instance = comp, \count_idlesamp_num[1] , count_idlesamp_num[1], timing, 1
instance = comp, \Add92~4 , Add92~4, timing, 1
instance = comp, \Selector168~1 , Selector168~1, timing, 1
instance = comp, \count_idlesamp_num[2] , count_idlesamp_num[2], timing, 1
instance = comp, \Add92~6 , Add92~6, timing, 1
instance = comp, \Selector167~0 , Selector167~0, timing, 1
instance = comp, \count_idlesamp_num[3] , count_idlesamp_num[3], timing, 1
instance = comp, \Add92~8 , Add92~8, timing, 1
instance = comp, \Selector161~3 , Selector161~3, timing, 1
instance = comp, \Selector166~0 , Selector166~0, timing, 1
instance = comp, \count_idlesamp_num[4] , count_idlesamp_num[4], timing, 1
instance = comp, \count_idlesamp_num~0 , count_idlesamp_num~0, timing, 1
instance = comp, \count_idledump_num[7]~11 , count_idledump_num[7]~11, timing, 1
instance = comp, \count_idledump_num[0] , count_idledump_num[0], timing, 1
instance = comp, \count_idledump_num[1]~12 , count_idledump_num[1]~12, timing, 1
instance = comp, \count_idledump_num[1] , count_idledump_num[1], timing, 1
instance = comp, \count_idledump_num[2]~14 , count_idledump_num[2]~14, timing, 1
instance = comp, \count_idledump_num[2] , count_idledump_num[2], timing, 1
instance = comp, \count_idledump_num[3]~16 , count_idledump_num[3]~16, timing, 1
instance = comp, \count_idledump_num[3] , count_idledump_num[3], timing, 1
instance = comp, \count_idledump_num[4]~18 , count_idledump_num[4]~18, timing, 1
instance = comp, \count_idledump_num[4] , count_idledump_num[4], timing, 1
instance = comp, \count_idledump_num[5]~20 , count_idledump_num[5]~20, timing, 1
instance = comp, \count_idledump_num[5] , count_idledump_num[5], timing, 1
instance = comp, \count_idledump_num[6]~22 , count_idledump_num[6]~22, timing, 1
instance = comp, \count_idledump_num[6] , count_idledump_num[6], timing, 1
instance = comp, \count_idledump_num[7]~24 , count_idledump_num[7]~24, timing, 1
instance = comp, \count_idledump_num[7] , count_idledump_num[7], timing, 1
instance = comp, \Equal72~1 , Equal72~1, timing, 1
instance = comp, \Selector162~3 , Selector162~3, timing, 1
instance = comp, \Add92~10 , Add92~10, timing, 1
instance = comp, \Selector165~0 , Selector165~0, timing, 1
instance = comp, \count_idlesamp_num[5] , count_idlesamp_num[5], timing, 1
instance = comp, \Add92~12 , Add92~12, timing, 1
instance = comp, \Selector164~0 , Selector164~0, timing, 1
instance = comp, \count_idlesamp_num[6] , count_idlesamp_num[6], timing, 1
instance = comp, \Add92~14 , Add92~14, timing, 1
instance = comp, \Selector163~0 , Selector163~0, timing, 1
instance = comp, \count_idlesamp_num[7] , count_idlesamp_num[7], timing, 1
instance = comp, \Add92~16 , Add92~16, timing, 1
instance = comp, \Selector162~2 , Selector162~2, timing, 1
instance = comp, \count_idlesamp_num[8] , count_idlesamp_num[8], timing, 1
instance = comp, \idle_sampfram_finished~0 , idle_sampfram_finished~0, timing, 1
instance = comp, \Selector161~6 , Selector161~6, timing, 1
instance = comp, \Selector161~2 , Selector161~2, timing, 1
instance = comp, \Add92~18 , Add92~18, timing, 1
instance = comp, \Selector161~5 , Selector161~5, timing, 1
instance = comp, \count_idlesamp_num[9] , count_idlesamp_num[9], timing, 1
instance = comp, \idle_sampfram_finished~1 , idle_sampfram_finished~1, timing, 1
instance = comp, \idle_sampfram_finished~2 , idle_sampfram_finished~2, timing, 1
instance = comp, \idle_sampfram_finished~3 , idle_sampfram_finished~3, timing, 1
instance = comp, \idle_samp_next_sta[2]~0 , idle_samp_next_sta[2]~0, timing, 1
instance = comp, \idle_samp_current_sta[2] , idle_samp_current_sta[2], timing, 1
instance = comp, \Add100~0 , Add100~0, timing, 1
instance = comp, \Add100~23 , Add100~23, timing, 1
instance = comp, \idle_ccsadc_cyc[4]~1 , idle_ccsadc_cyc[4]~1, timing, 1
instance = comp, \idle_ccsadc_cyc[4]~2 , idle_ccsadc_cyc[4]~2, timing, 1
instance = comp, \idle_ccsadc_cyc[0] , idle_ccsadc_cyc[0], timing, 1
instance = comp, \Add100~2 , Add100~2, timing, 1
instance = comp, \Add100~22 , Add100~22, timing, 1
instance = comp, \idle_ccsadc_cyc[1] , idle_ccsadc_cyc[1], timing, 1
instance = comp, \Add100~4 , Add100~4, timing, 1
instance = comp, \Add100~12 , Add100~12, timing, 1
instance = comp, \idle_ccsadc_cyc[2] , idle_ccsadc_cyc[2], timing, 1
instance = comp, \Add100~6 , Add100~6, timing, 1
instance = comp, \Add100~11 , Add100~11, timing, 1
instance = comp, \idle_ccsadc_cyc[3] , idle_ccsadc_cyc[3], timing, 1
instance = comp, \Add100~8 , Add100~8, timing, 1
instance = comp, \Add100~10 , Add100~10, timing, 1
instance = comp, \idle_ccsadc_cyc[4] , idle_ccsadc_cyc[4], timing, 1
instance = comp, \Add100~13 , Add100~13, timing, 1
instance = comp, \Add100~18 , Add100~18, timing, 1
instance = comp, \idle_ccsadc_cyc[5] , idle_ccsadc_cyc[5], timing, 1
instance = comp, \Add100~15 , Add100~15, timing, 1
instance = comp, \Add100~17 , Add100~17, timing, 1
instance = comp, \idle_ccsadc_cyc[6] , idle_ccsadc_cyc[6], timing, 1
instance = comp, \Add100~19 , Add100~19, timing, 1
instance = comp, \Add100~21 , Add100~21, timing, 1
instance = comp, \idle_ccsadc_cyc[7] , idle_ccsadc_cyc[7], timing, 1
instance = comp, \LessThan113~0 , LessThan113~0, timing, 1
instance = comp, \LessThan113~1 , LessThan113~1, timing, 1
instance = comp, \always58~0 , always58~0, timing, 1
instance = comp, \idle_ccsadc_cyc[7]~0 , idle_ccsadc_cyc[7]~0, timing, 1
instance = comp, \idle_samperr_count[1][3]~128 , idle_samperr_count[1][3]~128, timing, 1
instance = comp, \idle_samperr_count[1][4]~130 , idle_samperr_count[1][4]~130, timing, 1
instance = comp, \idle_samperr_count[1][4] , idle_samperr_count[1][4], timing, 1
instance = comp, \idle_samperr_count[1][5]~132 , idle_samperr_count[1][5]~132, timing, 1
instance = comp, \idle_samperr_count[1][5] , idle_samperr_count[1][5], timing, 1
instance = comp, \idle_samperr_count[1][6]~134 , idle_samperr_count[1][6]~134, timing, 1
instance = comp, \idle_samperr_count[1][6] , idle_samperr_count[1][6], timing, 1
instance = comp, \idle_samperr_count[1][7]~136 , idle_samperr_count[1][7]~136, timing, 1
instance = comp, \idle_samperr_count[1][7] , idle_samperr_count[1][7], timing, 1
instance = comp, \idle_ccsadc_err~13 , idle_ccsadc_err~13, timing, 1
instance = comp, \idle_current_value[11]~2 , idle_current_value[11]~2, timing, 1
instance = comp, \idle_current_value[11]~3 , idle_current_value[11]~3, timing, 1
instance = comp, \idle_current_value[11] , idle_current_value[11], timing, 1
instance = comp, \ang_da_data~9 , ang_da_data~9, timing, 1
instance = comp, \ang_da_data[7] , ang_da_data[7], timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg~5 , spi_ctrl_inst|ccs_angdacset_reg~5, timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg[7] , spi_ctrl_inst|ccs_angdacset_reg[7], timing, 1
instance = comp, \spi_data_i_buf_reg[7] , spi_data_i_buf_reg[7], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg~7 , spi_ctrl_inst|ccs_dacset_reg~7, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg[7] , spi_ctrl_inst|ccs_dacset_reg[7], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacoffset_reg[7] , spi_ctrl_inst|ccs_dacoffset_reg[7], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~19 , spi_ctrl_inst|spi_in_data_reg~19, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~20 , spi_ctrl_inst|spi_in_data_reg~20, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~21 , spi_ctrl_inst|spi_in_data_reg~21, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[7] , spi_ctrl_inst|spi_in_data_reg[7], timing, 1
instance = comp, \ccs2_spi_inst|ctl_reg[7] , ccs2_spi_inst|ctl_reg[7], timing, 1
instance = comp, \ccs2_ad_miso~input , ccs2_ad_miso~input, timing, 1
instance = comp, \ang_da_data~2 , ang_da_data~2, timing, 1
instance = comp, \ang_da_data[0] , ang_da_data[0], timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg~8 , spi_ctrl_inst|ccs_angdacset_reg~8, timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg[0] , spi_ctrl_inst|ccs_angdacset_reg[0], timing, 1
instance = comp, \spi_data_i_buf_reg[0] , spi_data_i_buf_reg[0], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg~10 , spi_ctrl_inst|ccs_dacset_reg~10, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg[0] , spi_ctrl_inst|ccs_dacset_reg[0], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~22 , spi_ctrl_inst|spi_in_data_reg~22, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacoffset_reg[0] , spi_ctrl_inst|ccs_dacoffset_reg[0], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~23 , spi_ctrl_inst|spi_in_data_reg~23, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~24 , spi_ctrl_inst|spi_in_data_reg~24, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[0] , spi_ctrl_inst|spi_in_data_reg[0], timing, 1
instance = comp, \ccs2_spi_inst|ctl_reg[0] , ccs2_spi_inst|ctl_reg[0], timing, 1
instance = comp, \ccs2_spi_inst|always12~0 , ccs2_spi_inst|always12~0, timing, 1
instance = comp, \spi_data_i_buf_reg[10] , spi_data_i_buf_reg[10], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg~4 , spi_ctrl_inst|ccs_dacset_reg~4, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacoffset_reg[10] , spi_ctrl_inst|ccs_dacoffset_reg[10], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg[10] , spi_ctrl_inst|ccs_dacset_reg[10], timing, 1
instance = comp, \ang_da_data~12 , ang_da_data~12, timing, 1
instance = comp, \ang_da_data[10] , ang_da_data[10], timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg~2 , spi_ctrl_inst|ccs_angdacset_reg~2, timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg[10] , spi_ctrl_inst|ccs_angdacset_reg[10], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~39 , spi_ctrl_inst|spi_in_data_reg~39, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~40 , spi_ctrl_inst|spi_in_data_reg~40, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~41 , spi_ctrl_inst|spi_in_data_reg~41, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[10] , spi_ctrl_inst|spi_in_data_reg[10], timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[10] , ccs2_spi_inst|tx_buf_reg[10], timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[11] , ccs2_spi_inst|tx_buf_reg[11], timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[12] , ccs2_spi_inst|tx_buf_reg[12], timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[14] , ccs2_spi_inst|tx_buf_reg[14], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg~13 , ccs2_spi_inst|shift_reg~13, timing, 1
instance = comp, \ccs2_spi_inst|shift_reg~14 , ccs2_spi_inst|shift_reg~14, timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[3]~10 , ccs2_spi_inst|shift_reg[3]~10, timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[14] , ccs2_spi_inst|shift_reg[14], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg~17 , ccs2_spi_inst|shift_reg~17, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[13] , ccs2_spi_inst|tx_buf_reg[13], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg~18 , ccs2_spi_inst|shift_reg~18, timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[13] , ccs2_spi_inst|shift_reg[13], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg~19 , ccs2_spi_inst|shift_reg~19, timing, 1
instance = comp, \ccs2_spi_inst|shift_reg~20 , ccs2_spi_inst|shift_reg~20, timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[12] , ccs2_spi_inst|shift_reg[12], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg~21 , ccs2_spi_inst|shift_reg~21, timing, 1
instance = comp, \ccs2_spi_inst|shift_reg~22 , ccs2_spi_inst|shift_reg~22, timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[11] , ccs2_spi_inst|shift_reg[11], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg~23 , ccs2_spi_inst|shift_reg~23, timing, 1
instance = comp, \ccs2_spi_inst|shift_reg~24 , ccs2_spi_inst|shift_reg~24, timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[10] , ccs2_spi_inst|shift_reg[10], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg~25 , ccs2_spi_inst|shift_reg~25, timing, 1
instance = comp, \spi_data_i_buf_reg[9] , spi_data_i_buf_reg[9], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg~5 , spi_ctrl_inst|ccs_dacset_reg~5, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg[9] , spi_ctrl_inst|ccs_dacset_reg[9], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacoffset_reg[9] , spi_ctrl_inst|ccs_dacoffset_reg[9], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~42 , spi_ctrl_inst|spi_in_data_reg~42, timing, 1
instance = comp, \ang_da_data~11 , ang_da_data~11, timing, 1
instance = comp, \ang_da_data[9] , ang_da_data[9], timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg~3 , spi_ctrl_inst|ccs_angdacset_reg~3, timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg[9] , spi_ctrl_inst|ccs_angdacset_reg[9], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~43 , spi_ctrl_inst|spi_in_data_reg~43, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~44 , spi_ctrl_inst|spi_in_data_reg~44, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[9] , spi_ctrl_inst|spi_in_data_reg[9], timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[9]~feeder , ccs2_spi_inst|tx_buf_reg[9]~feeder, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[9] , ccs2_spi_inst|tx_buf_reg[9], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg~26 , ccs2_spi_inst|shift_reg~26, timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[9] , ccs2_spi_inst|shift_reg[9], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg~15 , ccs2_spi_inst|shift_reg~15, timing, 1
instance = comp, \ang_da_data~10 , ang_da_data~10, timing, 1
instance = comp, \ang_da_data[8] , ang_da_data[8], timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg~4 , spi_ctrl_inst|ccs_angdacset_reg~4, timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg[8] , spi_ctrl_inst|ccs_angdacset_reg[8], timing, 1
instance = comp, \spi_data_i_buf_reg[8] , spi_data_i_buf_reg[8], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg~6 , spi_ctrl_inst|ccs_dacset_reg~6, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg[8] , spi_ctrl_inst|ccs_dacset_reg[8], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~36 , spi_ctrl_inst|spi_in_data_reg~36, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacoffset_reg[8] , spi_ctrl_inst|ccs_dacoffset_reg[8], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~37 , spi_ctrl_inst|spi_in_data_reg~37, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~38 , spi_ctrl_inst|spi_in_data_reg~38, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[8] , spi_ctrl_inst|spi_in_data_reg[8], timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[8]~feeder , ccs2_spi_inst|tx_buf_reg[8]~feeder, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[8] , ccs2_spi_inst|tx_buf_reg[8], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg~16 , ccs2_spi_inst|shift_reg~16, timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[8] , ccs2_spi_inst|shift_reg[8], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg~11 , ccs2_spi_inst|shift_reg~11, timing, 1
instance = comp, \ccs2_spi_inst|shift_reg~12 , ccs2_spi_inst|shift_reg~12, timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[7]~1 , ccs2_spi_inst|shift_reg[7]~1, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[7]~feeder , ccs2_spi_inst|tx_buf_reg[7]~feeder, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[7] , ccs2_spi_inst|tx_buf_reg[7], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[7] , ccs2_spi_inst|shift_reg[7], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[6]~3 , ccs2_spi_inst|shift_reg[6]~3, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[6]~feeder , ccs2_spi_inst|tx_buf_reg[6]~feeder, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[6] , ccs2_spi_inst|tx_buf_reg[6], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[6] , ccs2_spi_inst|shift_reg[6], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[5]~5 , ccs2_spi_inst|shift_reg[5]~5, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[5]~feeder , ccs2_spi_inst|tx_buf_reg[5]~feeder, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[5] , ccs2_spi_inst|tx_buf_reg[5], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[5] , ccs2_spi_inst|shift_reg[5], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[4]~7 , ccs2_spi_inst|shift_reg[4]~7, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[4]~feeder , ccs2_spi_inst|tx_buf_reg[4]~feeder, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[4] , ccs2_spi_inst|tx_buf_reg[4], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[4] , ccs2_spi_inst|shift_reg[4], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[3]~6 , ccs2_spi_inst|shift_reg[3]~6, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[3]~feeder , ccs2_spi_inst|tx_buf_reg[3]~feeder, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[3] , ccs2_spi_inst|tx_buf_reg[3], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[3] , ccs2_spi_inst|shift_reg[3], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[2]~4 , ccs2_spi_inst|shift_reg[2]~4, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[2]~feeder , ccs2_spi_inst|tx_buf_reg[2]~feeder, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[2] , ccs2_spi_inst|tx_buf_reg[2], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[2] , ccs2_spi_inst|shift_reg[2], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[1]~2 , ccs2_spi_inst|shift_reg[1]~2, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[1]~feeder , ccs2_spi_inst|tx_buf_reg[1]~feeder, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[1] , ccs2_spi_inst|tx_buf_reg[1], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[1] , ccs2_spi_inst|shift_reg[1], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[0]~0 , ccs2_spi_inst|shift_reg[0]~0, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[0]~feeder , ccs2_spi_inst|tx_buf_reg[0]~feeder, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[0] , ccs2_spi_inst|tx_buf_reg[0], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[0] , ccs2_spi_inst|shift_reg[0], timing, 1
instance = comp, \ccs2_spi_inst|shift_tx_data~0 , ccs2_spi_inst|shift_tx_data~0, timing, 1
instance = comp, \ccs2_spi_inst|shift_tx_data~1 , ccs2_spi_inst|shift_tx_data~1, timing, 1
instance = comp, \ccs2_spi_inst|shift_negative_edge_reg~0 , ccs2_spi_inst|shift_negative_edge_reg~0, timing, 1
instance = comp, \ccs2_spi_inst|tx_start_reg1 , ccs2_spi_inst|tx_start_reg1, timing, 1
instance = comp, \ccs2_spi_inst|shift_negative_edge_reg~1 , ccs2_spi_inst|shift_negative_edge_reg~1, timing, 1
instance = comp, \ccs2_spi_inst|shift_negative_edge_reg , ccs2_spi_inst|shift_negative_edge_reg, timing, 1
instance = comp, \ccs2_spi_inst|shift_rx_data~0 , ccs2_spi_inst|shift_rx_data~0, timing, 1
instance = comp, \ccs2_spi_inst|shift_reg~8 , ccs2_spi_inst|shift_reg~8, timing, 1
instance = comp, \ccs2_spi_inst|tx_buf_reg[15] , ccs2_spi_inst|tx_buf_reg[15], timing, 1
instance = comp, \ccs2_spi_inst|shift_reg~9 , ccs2_spi_inst|shift_reg~9, timing, 1
instance = comp, \ccs2_spi_inst|shift_reg[15] , ccs2_spi_inst|shift_reg[15], timing, 1
instance = comp, \ccs2_spi_inst|Mux0~0 , ccs2_spi_inst|Mux0~0, timing, 1
instance = comp, \ccs2_spi_inst|rx_buf_reg[4]~0 , ccs2_spi_inst|rx_buf_reg[4]~0, timing, 1
instance = comp, \ccs2_spi_inst|rx_buf_reg[15] , ccs2_spi_inst|rx_buf_reg[15], timing, 1
instance = comp, \ccs2_spi_inst|Mux1~0 , ccs2_spi_inst|Mux1~0, timing, 1
instance = comp, \ccs2_spi_inst|rx_buf_reg[14] , ccs2_spi_inst|rx_buf_reg[14], timing, 1
instance = comp, \ccs2_spi_inst|Mux2~0 , ccs2_spi_inst|Mux2~0, timing, 1
instance = comp, \ccs2_spi_inst|rx_buf_reg[13] , ccs2_spi_inst|rx_buf_reg[13], timing, 1
instance = comp, \ccs2_spi_inst|Mux3~0 , ccs2_spi_inst|Mux3~0, timing, 1
instance = comp, \ccs2_spi_inst|rx_buf_reg[12] , ccs2_spi_inst|rx_buf_reg[12], timing, 1
instance = comp, \ccs2_spi_inst|Mux4~0 , ccs2_spi_inst|Mux4~0, timing, 1
instance = comp, \ccs2_spi_inst|rx_buf_reg[11] , ccs2_spi_inst|rx_buf_reg[11], timing, 1
instance = comp, \ccs2_spi_inst|Mux5~0 , ccs2_spi_inst|Mux5~0, timing, 1
instance = comp, \ccs2_spi_inst|rx_buf_reg[10] , ccs2_spi_inst|rx_buf_reg[10], timing, 1
instance = comp, \ccs2_spi_inst|Mux6~0 , ccs2_spi_inst|Mux6~0, timing, 1
instance = comp, \ccs2_spi_inst|rx_buf_reg[9] , ccs2_spi_inst|rx_buf_reg[9], timing, 1
instance = comp, \ccs2_spi_inst|Mux7~0 , ccs2_spi_inst|Mux7~0, timing, 1
instance = comp, \ccs2_spi_inst|rx_buf_reg[8] , ccs2_spi_inst|rx_buf_reg[8], timing, 1
instance = comp, \ccs2_spi_inst|Mux8~0 , ccs2_spi_inst|Mux8~0, timing, 1
instance = comp, \ccs2_spi_inst|rx_buf_reg[7] , ccs2_spi_inst|rx_buf_reg[7], timing, 1
instance = comp, \ccs2_spi_inst|Mux9~0 , ccs2_spi_inst|Mux9~0, timing, 1
instance = comp, \ccs2_spi_inst|rx_buf_reg[6] , ccs2_spi_inst|rx_buf_reg[6], timing, 1
instance = comp, \ccs2_spi_inst|Mux10~0 , ccs2_spi_inst|Mux10~0, timing, 1
instance = comp, \ccs2_spi_inst|rx_buf_reg[5] , ccs2_spi_inst|rx_buf_reg[5], timing, 1
instance = comp, \ccs2_spi_inst|Mux11~0 , ccs2_spi_inst|Mux11~0, timing, 1
instance = comp, \ccs2_spi_inst|rx_buf_reg[4] , ccs2_spi_inst|rx_buf_reg[4], timing, 1
instance = comp, \idle_sampadc2_sum[0]~16 , idle_sampadc2_sum[0]~16, timing, 1
instance = comp, \idle_sampadc1_sum[18]~51 , idle_sampadc1_sum[18]~51, timing, 1
instance = comp, \idle_sampadc1_sum[18]~18 , idle_sampadc1_sum[18]~18, timing, 1
instance = comp, \idle_sampadc2_sum[0] , idle_sampadc2_sum[0], timing, 1
instance = comp, \idle_sampadc2_sum[1]~18 , idle_sampadc2_sum[1]~18, timing, 1
instance = comp, \idle_sampadc2_sum[1] , idle_sampadc2_sum[1], timing, 1
instance = comp, \idle_sampadc2_sum[2]~20 , idle_sampadc2_sum[2]~20, timing, 1
instance = comp, \idle_sampadc2_sum[2] , idle_sampadc2_sum[2], timing, 1
instance = comp, \idle_sampadc2_sum[3]~22 , idle_sampadc2_sum[3]~22, timing, 1
instance = comp, \idle_sampadc2_sum[3] , idle_sampadc2_sum[3], timing, 1
instance = comp, \idle_sampadc2_sum[4]~24 , idle_sampadc2_sum[4]~24, timing, 1
instance = comp, \idle_sampadc2_sum[4] , idle_sampadc2_sum[4], timing, 1
instance = comp, \idle_sampadc2_sum[5]~26 , idle_sampadc2_sum[5]~26, timing, 1
instance = comp, \idle_sampadc2_sum[5] , idle_sampadc2_sum[5], timing, 1
instance = comp, \idle_sampadc2_sum[6]~28 , idle_sampadc2_sum[6]~28, timing, 1
instance = comp, \idle_sampadc2_sum[6] , idle_sampadc2_sum[6], timing, 1
instance = comp, \idle_sampadc2_sum[7]~30 , idle_sampadc2_sum[7]~30, timing, 1
instance = comp, \idle_sampadc2_sum[7] , idle_sampadc2_sum[7], timing, 1
instance = comp, \idle_sampadc2_sum[8]~32 , idle_sampadc2_sum[8]~32, timing, 1
instance = comp, \idle_sampadc2_sum[8] , idle_sampadc2_sum[8], timing, 1
instance = comp, \idle_sampadc2_sum[9]~34 , idle_sampadc2_sum[9]~34, timing, 1
instance = comp, \idle_sampadc2_sum[9] , idle_sampadc2_sum[9], timing, 1
instance = comp, \idle_sampadc2_sum[10]~36 , idle_sampadc2_sum[10]~36, timing, 1
instance = comp, \idle_sampadc2_sum[10] , idle_sampadc2_sum[10], timing, 1
instance = comp, \idle_sampadc2_sum[11]~38 , idle_sampadc2_sum[11]~38, timing, 1
instance = comp, \idle_sampadc2_sum[11] , idle_sampadc2_sum[11], timing, 1
instance = comp, \idle_sampadc2_sum[12]~40 , idle_sampadc2_sum[12]~40, timing, 1
instance = comp, \idle_sampadc2_sum[12] , idle_sampadc2_sum[12], timing, 1
instance = comp, \idle_sampadc2_sum[13]~42 , idle_sampadc2_sum[13]~42, timing, 1
instance = comp, \idle_sampadc2_sum[13] , idle_sampadc2_sum[13], timing, 1
instance = comp, \idle_sampadc2_sum[14]~44 , idle_sampadc2_sum[14]~44, timing, 1
instance = comp, \idle_sampadc2_sum[14] , idle_sampadc2_sum[14], timing, 1
instance = comp, \idle_sampadc2_sum[15]~46 , idle_sampadc2_sum[15]~46, timing, 1
instance = comp, \idle_sampadc2_sum[15] , idle_sampadc2_sum[15], timing, 1
instance = comp, \idle_current_value[10] , idle_current_value[10], timing, 1
instance = comp, \idle_current_value[9] , idle_current_value[9], timing, 1
instance = comp, \idle_current_value[8] , idle_current_value[8], timing, 1
instance = comp, \idle_current_value[7]~4 , idle_current_value[7]~4, timing, 1
instance = comp, \idle_current_value[7] , idle_current_value[7], timing, 1
instance = comp, \idle_current_value[6]~5 , idle_current_value[6]~5, timing, 1
instance = comp, \idle_current_value[6] , idle_current_value[6], timing, 1
instance = comp, \idle_current_value[5]~6 , idle_current_value[5]~6, timing, 1
instance = comp, \idle_current_value[5] , idle_current_value[5], timing, 1
instance = comp, \idle_current_value[4]~7 , idle_current_value[4]~7, timing, 1
instance = comp, \idle_current_value[4] , idle_current_value[4], timing, 1
instance = comp, \idle_current_value[3]~8 , idle_current_value[3]~8, timing, 1
instance = comp, \idle_current_value[3] , idle_current_value[3], timing, 1
instance = comp, \idle_current_value[2] , idle_current_value[2], timing, 1
instance = comp, \idle_current_value[1]~9 , idle_current_value[1]~9, timing, 1
instance = comp, \idle_current_value[1] , idle_current_value[1], timing, 1
instance = comp, \idle_current_value[0] , idle_current_value[0], timing, 1
instance = comp, \LessThan103~1 , LessThan103~1, timing, 1
instance = comp, \LessThan103~3 , LessThan103~3, timing, 1
instance = comp, \LessThan103~5 , LessThan103~5, timing, 1
instance = comp, \LessThan103~7 , LessThan103~7, timing, 1
instance = comp, \LessThan103~9 , LessThan103~9, timing, 1
instance = comp, \LessThan103~11 , LessThan103~11, timing, 1
instance = comp, \LessThan103~13 , LessThan103~13, timing, 1
instance = comp, \LessThan103~15 , LessThan103~15, timing, 1
instance = comp, \LessThan103~17 , LessThan103~17, timing, 1
instance = comp, \LessThan103~19 , LessThan103~19, timing, 1
instance = comp, \LessThan103~21 , LessThan103~21, timing, 1
instance = comp, \LessThan103~22 , LessThan103~22, timing, 1
instance = comp, \idle_samperr_count[1][7]~122 , idle_samperr_count[1][7]~122, timing, 1
instance = comp, \idle_samperr_count[1][7]~123 , idle_samperr_count[1][7]~123, timing, 1
instance = comp, \idle_samperr_count[1][0] , idle_samperr_count[1][0], timing, 1
instance = comp, \idle_samperr_count[1][1]~124 , idle_samperr_count[1][1]~124, timing, 1
instance = comp, \idle_samperr_count[1][1] , idle_samperr_count[1][1], timing, 1
instance = comp, \idle_samperr_count[1][2]~126 , idle_samperr_count[1][2]~126, timing, 1
instance = comp, \idle_samperr_count[1][2] , idle_samperr_count[1][2], timing, 1
instance = comp, \idle_samperr_count[1][3] , idle_samperr_count[1][3], timing, 1
instance = comp, \idle_ccsadc_err~12 , idle_ccsadc_err~12, timing, 1
instance = comp, \idle_ccsadc_err~14 , idle_ccsadc_err~14, timing, 1
instance = comp, \idle_ccsadc_err[1] , idle_ccsadc_err[1], timing, 1
instance = comp, \idle_samperr_count[0][0]~138 , idle_samperr_count[0][0]~138, timing, 1
instance = comp, \idle_ccsadc_err~15 , idle_ccsadc_err~15, timing, 1
instance = comp, \ccs1_spi_inst|ctl_reg[7] , ccs1_spi_inst|ctl_reg[7], timing, 1
instance = comp, \ccs1_spi_inst|tx_start_reg1 , ccs1_spi_inst|tx_start_reg1, timing, 1
instance = comp, \ccs1_spi_inst|ctl_reg[0] , ccs1_spi_inst|ctl_reg[0], timing, 1
instance = comp, \ccs1_ad_miso~input , ccs1_ad_miso~input, timing, 1
instance = comp, \ccs1_spi_inst|always12~0 , ccs1_spi_inst|always12~0, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[8]~feeder , ccs1_spi_inst|tx_buf_reg[8]~feeder, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[8] , ccs1_spi_inst|tx_buf_reg[8], timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[11]~feeder , ccs1_spi_inst|tx_buf_reg[11]~feeder, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[11] , ccs1_spi_inst|tx_buf_reg[11], timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[13] , ccs1_spi_inst|tx_buf_reg[13], timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[14]~feeder , ccs1_spi_inst|tx_buf_reg[14]~feeder, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[14] , ccs1_spi_inst|tx_buf_reg[14], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg~13 , ccs1_spi_inst|shift_reg~13, timing, 1
instance = comp, \ccs1_spi_inst|shift_reg~14 , ccs1_spi_inst|shift_reg~14, timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[3]~10 , ccs1_spi_inst|shift_reg[3]~10, timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[14] , ccs1_spi_inst|shift_reg[14], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg~17 , ccs1_spi_inst|shift_reg~17, timing, 1
instance = comp, \ccs1_spi_inst|shift_reg~18 , ccs1_spi_inst|shift_reg~18, timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[13] , ccs1_spi_inst|shift_reg[13], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg~19 , ccs1_spi_inst|shift_reg~19, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[12]~feeder , ccs1_spi_inst|tx_buf_reg[12]~feeder, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[12] , ccs1_spi_inst|tx_buf_reg[12], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg~20 , ccs1_spi_inst|shift_reg~20, timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[12] , ccs1_spi_inst|shift_reg[12], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg~21 , ccs1_spi_inst|shift_reg~21, timing, 1
instance = comp, \ccs1_spi_inst|shift_reg~22 , ccs1_spi_inst|shift_reg~22, timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[11] , ccs1_spi_inst|shift_reg[11], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg~23 , ccs1_spi_inst|shift_reg~23, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[10]~feeder , ccs1_spi_inst|tx_buf_reg[10]~feeder, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[10] , ccs1_spi_inst|tx_buf_reg[10], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg~24 , ccs1_spi_inst|shift_reg~24, timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[10] , ccs1_spi_inst|shift_reg[10], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg~25 , ccs1_spi_inst|shift_reg~25, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[9]~feeder , ccs1_spi_inst|tx_buf_reg[9]~feeder, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[9] , ccs1_spi_inst|tx_buf_reg[9], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg~26 , ccs1_spi_inst|shift_reg~26, timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[9] , ccs1_spi_inst|shift_reg[9], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg~15 , ccs1_spi_inst|shift_reg~15, timing, 1
instance = comp, \ccs1_spi_inst|shift_reg~16 , ccs1_spi_inst|shift_reg~16, timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[8] , ccs1_spi_inst|shift_reg[8], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg~11 , ccs1_spi_inst|shift_reg~11, timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[0]~0 , ccs1_spi_inst|shift_reg[0]~0, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[0]~feeder , ccs1_spi_inst|tx_buf_reg[0]~feeder, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[0] , ccs1_spi_inst|tx_buf_reg[0], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[0] , ccs1_spi_inst|shift_reg[0], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[1]~2 , ccs1_spi_inst|shift_reg[1]~2, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[1]~feeder , ccs1_spi_inst|tx_buf_reg[1]~feeder, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[1] , ccs1_spi_inst|tx_buf_reg[1], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[1] , ccs1_spi_inst|shift_reg[1], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[2]~4 , ccs1_spi_inst|shift_reg[2]~4, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[2]~feeder , ccs1_spi_inst|tx_buf_reg[2]~feeder, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[2] , ccs1_spi_inst|tx_buf_reg[2], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[2] , ccs1_spi_inst|shift_reg[2], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[3]~6 , ccs1_spi_inst|shift_reg[3]~6, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[3]~feeder , ccs1_spi_inst|tx_buf_reg[3]~feeder, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[3] , ccs1_spi_inst|tx_buf_reg[3], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[3] , ccs1_spi_inst|shift_reg[3], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[4]~7 , ccs1_spi_inst|shift_reg[4]~7, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[4]~feeder , ccs1_spi_inst|tx_buf_reg[4]~feeder, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[4] , ccs1_spi_inst|tx_buf_reg[4], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[4] , ccs1_spi_inst|shift_reg[4], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[5]~5 , ccs1_spi_inst|shift_reg[5]~5, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[5]~feeder , ccs1_spi_inst|tx_buf_reg[5]~feeder, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[5] , ccs1_spi_inst|tx_buf_reg[5], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[5] , ccs1_spi_inst|shift_reg[5], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[6]~3 , ccs1_spi_inst|shift_reg[6]~3, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[6]~feeder , ccs1_spi_inst|tx_buf_reg[6]~feeder, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[6] , ccs1_spi_inst|tx_buf_reg[6], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[6] , ccs1_spi_inst|shift_reg[6], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg~12 , ccs1_spi_inst|shift_reg~12, timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[7]~1 , ccs1_spi_inst|shift_reg[7]~1, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[7]~feeder , ccs1_spi_inst|tx_buf_reg[7]~feeder, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[7] , ccs1_spi_inst|tx_buf_reg[7], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[7] , ccs1_spi_inst|shift_reg[7], timing, 1
instance = comp, \ccs1_spi_inst|shift_tx_data~0 , ccs1_spi_inst|shift_tx_data~0, timing, 1
instance = comp, \ccs1_spi_inst|shift_tx_data~1 , ccs1_spi_inst|shift_tx_data~1, timing, 1
instance = comp, \ccs1_spi_inst|shift_negative_edge_reg~0 , ccs1_spi_inst|shift_negative_edge_reg~0, timing, 1
instance = comp, \ccs1_spi_inst|shift_negative_edge_reg~1 , ccs1_spi_inst|shift_negative_edge_reg~1, timing, 1
instance = comp, \ccs1_spi_inst|shift_negative_edge_reg , ccs1_spi_inst|shift_negative_edge_reg, timing, 1
instance = comp, \ccs1_spi_inst|shift_rx_data~0 , ccs1_spi_inst|shift_rx_data~0, timing, 1
instance = comp, \ccs1_spi_inst|shift_reg~8 , ccs1_spi_inst|shift_reg~8, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[15]~feeder , ccs1_spi_inst|tx_buf_reg[15]~feeder, timing, 1
instance = comp, \ccs1_spi_inst|tx_buf_reg[15] , ccs1_spi_inst|tx_buf_reg[15], timing, 1
instance = comp, \ccs1_spi_inst|shift_reg~9 , ccs1_spi_inst|shift_reg~9, timing, 1
instance = comp, \ccs1_spi_inst|shift_reg[15] , ccs1_spi_inst|shift_reg[15], timing, 1
instance = comp, \ccs1_spi_inst|Mux0~0 , ccs1_spi_inst|Mux0~0, timing, 1
instance = comp, \ccs1_spi_inst|rx_buf_reg[4]~0 , ccs1_spi_inst|rx_buf_reg[4]~0, timing, 1
instance = comp, \ccs1_spi_inst|rx_buf_reg[15] , ccs1_spi_inst|rx_buf_reg[15], timing, 1
instance = comp, \ccs1_spi_inst|Mux1~0 , ccs1_spi_inst|Mux1~0, timing, 1
instance = comp, \ccs1_spi_inst|rx_buf_reg[14] , ccs1_spi_inst|rx_buf_reg[14], timing, 1
instance = comp, \ccs1_spi_inst|Mux2~0 , ccs1_spi_inst|Mux2~0, timing, 1
instance = comp, \ccs1_spi_inst|rx_buf_reg[13] , ccs1_spi_inst|rx_buf_reg[13], timing, 1
instance = comp, \ccs1_spi_inst|Mux3~0 , ccs1_spi_inst|Mux3~0, timing, 1
instance = comp, \ccs1_spi_inst|rx_buf_reg[12] , ccs1_spi_inst|rx_buf_reg[12], timing, 1
instance = comp, \ccs1_spi_inst|Mux4~0 , ccs1_spi_inst|Mux4~0, timing, 1
instance = comp, \ccs1_spi_inst|rx_buf_reg[11] , ccs1_spi_inst|rx_buf_reg[11], timing, 1
instance = comp, \ccs1_spi_inst|Mux5~0 , ccs1_spi_inst|Mux5~0, timing, 1
instance = comp, \ccs1_spi_inst|rx_buf_reg[10] , ccs1_spi_inst|rx_buf_reg[10], timing, 1
instance = comp, \ccs1_spi_inst|Mux6~0 , ccs1_spi_inst|Mux6~0, timing, 1
instance = comp, \ccs1_spi_inst|rx_buf_reg[9] , ccs1_spi_inst|rx_buf_reg[9], timing, 1
instance = comp, \ccs1_spi_inst|Mux7~0 , ccs1_spi_inst|Mux7~0, timing, 1
instance = comp, \ccs1_spi_inst|rx_buf_reg[8] , ccs1_spi_inst|rx_buf_reg[8], timing, 1
instance = comp, \ccs1_spi_inst|Mux8~0 , ccs1_spi_inst|Mux8~0, timing, 1
instance = comp, \ccs1_spi_inst|rx_buf_reg[7] , ccs1_spi_inst|rx_buf_reg[7], timing, 1
instance = comp, \ccs1_spi_inst|Mux9~0 , ccs1_spi_inst|Mux9~0, timing, 1
instance = comp, \ccs1_spi_inst|rx_buf_reg[6] , ccs1_spi_inst|rx_buf_reg[6], timing, 1
instance = comp, \ccs1_spi_inst|Mux10~0 , ccs1_spi_inst|Mux10~0, timing, 1
instance = comp, \ccs1_spi_inst|rx_buf_reg[5] , ccs1_spi_inst|rx_buf_reg[5], timing, 1
instance = comp, \ccs1_spi_inst|Mux11~0 , ccs1_spi_inst|Mux11~0, timing, 1
instance = comp, \ccs1_spi_inst|rx_buf_reg[4] , ccs1_spi_inst|rx_buf_reg[4], timing, 1
instance = comp, \idle_sampadc1_sum[0]~19 , idle_sampadc1_sum[0]~19, timing, 1
instance = comp, \idle_sampadc1_sum[0] , idle_sampadc1_sum[0], timing, 1
instance = comp, \idle_sampadc1_sum[1]~21 , idle_sampadc1_sum[1]~21, timing, 1
instance = comp, \idle_sampadc1_sum[1] , idle_sampadc1_sum[1], timing, 1
instance = comp, \idle_sampadc1_sum[2]~23 , idle_sampadc1_sum[2]~23, timing, 1
instance = comp, \idle_sampadc1_sum[2] , idle_sampadc1_sum[2], timing, 1
instance = comp, \idle_sampadc1_sum[3]~25 , idle_sampadc1_sum[3]~25, timing, 1
instance = comp, \idle_sampadc1_sum[3] , idle_sampadc1_sum[3], timing, 1
instance = comp, \idle_sampadc1_sum[4]~27 , idle_sampadc1_sum[4]~27, timing, 1
instance = comp, \idle_sampadc1_sum[4] , idle_sampadc1_sum[4], timing, 1
instance = comp, \idle_sampadc1_sum[5]~29 , idle_sampadc1_sum[5]~29, timing, 1
instance = comp, \idle_sampadc1_sum[5] , idle_sampadc1_sum[5], timing, 1
instance = comp, \idle_sampadc1_sum[6]~31 , idle_sampadc1_sum[6]~31, timing, 1
instance = comp, \idle_sampadc1_sum[6] , idle_sampadc1_sum[6], timing, 1
instance = comp, \idle_sampadc1_sum[7]~33 , idle_sampadc1_sum[7]~33, timing, 1
instance = comp, \idle_sampadc1_sum[7] , idle_sampadc1_sum[7], timing, 1
instance = comp, \idle_sampadc1_sum[8]~35 , idle_sampadc1_sum[8]~35, timing, 1
instance = comp, \idle_sampadc1_sum[8] , idle_sampadc1_sum[8], timing, 1
instance = comp, \idle_sampadc1_sum[9]~37 , idle_sampadc1_sum[9]~37, timing, 1
instance = comp, \idle_sampadc1_sum[9] , idle_sampadc1_sum[9], timing, 1
instance = comp, \idle_sampadc1_sum[10]~39 , idle_sampadc1_sum[10]~39, timing, 1
instance = comp, \idle_sampadc1_sum[10] , idle_sampadc1_sum[10], timing, 1
instance = comp, \idle_sampadc1_sum[11]~41 , idle_sampadc1_sum[11]~41, timing, 1
instance = comp, \idle_sampadc1_sum[11] , idle_sampadc1_sum[11], timing, 1
instance = comp, \idle_sampadc1_sum[12]~43 , idle_sampadc1_sum[12]~43, timing, 1
instance = comp, \idle_sampadc1_sum[12] , idle_sampadc1_sum[12], timing, 1
instance = comp, \idle_sampadc1_sum[13]~45 , idle_sampadc1_sum[13]~45, timing, 1
instance = comp, \idle_sampadc1_sum[13] , idle_sampadc1_sum[13], timing, 1
instance = comp, \idle_sampadc1_sum[14]~47 , idle_sampadc1_sum[14]~47, timing, 1
instance = comp, \idle_sampadc1_sum[14] , idle_sampadc1_sum[14], timing, 1
instance = comp, \idle_sampadc1_sum[15]~49 , idle_sampadc1_sum[15]~49, timing, 1
instance = comp, \idle_sampadc1_sum[15] , idle_sampadc1_sum[15], timing, 1
instance = comp, \LessThan101~1 , LessThan101~1, timing, 1
instance = comp, \LessThan101~3 , LessThan101~3, timing, 1
instance = comp, \LessThan101~5 , LessThan101~5, timing, 1
instance = comp, \LessThan101~7 , LessThan101~7, timing, 1
instance = comp, \LessThan101~9 , LessThan101~9, timing, 1
instance = comp, \LessThan101~11 , LessThan101~11, timing, 1
instance = comp, \LessThan101~13 , LessThan101~13, timing, 1
instance = comp, \LessThan101~15 , LessThan101~15, timing, 1
instance = comp, \LessThan101~17 , LessThan101~17, timing, 1
instance = comp, \LessThan101~19 , LessThan101~19, timing, 1
instance = comp, \LessThan101~21 , LessThan101~21, timing, 1
instance = comp, \LessThan101~22 , LessThan101~22, timing, 1
instance = comp, \idle_samperr_count[0][1]~140 , idle_samperr_count[0][1]~140, timing, 1
instance = comp, \idle_samperr_count[0][1]~141 , idle_samperr_count[0][1]~141, timing, 1
instance = comp, \idle_samperr_count[0][0] , idle_samperr_count[0][0], timing, 1
instance = comp, \idle_samperr_count[0][1]~142 , idle_samperr_count[0][1]~142, timing, 1
instance = comp, \idle_samperr_count[0][1] , idle_samperr_count[0][1], timing, 1
instance = comp, \idle_samperr_count[0][2]~144 , idle_samperr_count[0][2]~144, timing, 1
instance = comp, \idle_samperr_count[0][2] , idle_samperr_count[0][2], timing, 1
instance = comp, \idle_samperr_count[0][3]~146 , idle_samperr_count[0][3]~146, timing, 1
instance = comp, \idle_samperr_count[0][3] , idle_samperr_count[0][3], timing, 1
instance = comp, \idle_samperr_count[0][4]~148 , idle_samperr_count[0][4]~148, timing, 1
instance = comp, \idle_samperr_count[0][4] , idle_samperr_count[0][4], timing, 1
instance = comp, \idle_samperr_count[0][5]~150 , idle_samperr_count[0][5]~150, timing, 1
instance = comp, \idle_samperr_count[0][5] , idle_samperr_count[0][5], timing, 1
instance = comp, \idle_samperr_count[0][6]~152 , idle_samperr_count[0][6]~152, timing, 1
instance = comp, \idle_samperr_count[0][6] , idle_samperr_count[0][6], timing, 1
instance = comp, \idle_samperr_count[0][7]~154 , idle_samperr_count[0][7]~154, timing, 1
instance = comp, \idle_samperr_count[0][7] , idle_samperr_count[0][7], timing, 1
instance = comp, \idle_ccsadc_err~16 , idle_ccsadc_err~16, timing, 1
instance = comp, \idle_ccsadc_err~17 , idle_ccsadc_err~17, timing, 1
instance = comp, \idle_ccsadc_err[0] , idle_ccsadc_err[0], timing, 1
instance = comp, \idle_samperr_count[2][0]~102 , idle_samperr_count[2][0]~102, timing, 1
instance = comp, \ccs3_spi_inst|always12~0 , ccs3_spi_inst|always12~0, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[15]~feeder , ccs3_spi_inst|tx_buf_reg[15]~feeder, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[15] , ccs3_spi_inst|tx_buf_reg[15], timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[14]~feeder , ccs3_spi_inst|tx_buf_reg[14]~feeder, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[14] , ccs3_spi_inst|tx_buf_reg[14], timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[13] , ccs3_spi_inst|tx_buf_reg[13], timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[7] , ccs3_spi_inst|ctl_reg[7], timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[12] , ccs3_spi_inst|tx_buf_reg[12], timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[11]~feeder , ccs3_spi_inst|tx_buf_reg[11]~feeder, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[11] , ccs3_spi_inst|tx_buf_reg[11], timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[10] , ccs3_spi_inst|tx_buf_reg[10], timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[9]~feeder , ccs3_spi_inst|tx_buf_reg[9]~feeder, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[9] , ccs3_spi_inst|tx_buf_reg[9], timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[8] , ccs3_spi_inst|tx_buf_reg[8], timing, 1
instance = comp, \ccs3_spi_inst|tx_start_reg1 , ccs3_spi_inst|tx_start_reg1, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[6]~6 , ccs3_spi_inst|shift_reg[6]~6, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[6]~feeder , ccs3_spi_inst|tx_buf_reg[6]~feeder, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[6] , ccs3_spi_inst|tx_buf_reg[6], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[6]~10 , ccs3_spi_inst|shift_reg[6]~10, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[6] , ccs3_spi_inst|shift_reg[6], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[5]~5 , ccs3_spi_inst|shift_reg[5]~5, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[5]~feeder , ccs3_spi_inst|tx_buf_reg[5]~feeder, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[5] , ccs3_spi_inst|tx_buf_reg[5], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[5] , ccs3_spi_inst|shift_reg[5], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[4]~4 , ccs3_spi_inst|shift_reg[4]~4, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[4]~feeder , ccs3_spi_inst|tx_buf_reg[4]~feeder, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[4] , ccs3_spi_inst|tx_buf_reg[4], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[4] , ccs3_spi_inst|shift_reg[4], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[3]~3 , ccs3_spi_inst|shift_reg[3]~3, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[3]~feeder , ccs3_spi_inst|tx_buf_reg[3]~feeder, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[3] , ccs3_spi_inst|tx_buf_reg[3], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[3] , ccs3_spi_inst|shift_reg[3], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[2]~2 , ccs3_spi_inst|shift_reg[2]~2, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[2]~feeder , ccs3_spi_inst|tx_buf_reg[2]~feeder, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[2] , ccs3_spi_inst|tx_buf_reg[2], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[2] , ccs3_spi_inst|shift_reg[2], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[1]~1 , ccs3_spi_inst|shift_reg[1]~1, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[1]~feeder , ccs3_spi_inst|tx_buf_reg[1]~feeder, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[1] , ccs3_spi_inst|tx_buf_reg[1], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[1] , ccs3_spi_inst|shift_reg[1], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[0]~0 , ccs3_spi_inst|shift_reg[0]~0, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[0]~feeder , ccs3_spi_inst|tx_buf_reg[0]~feeder, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[0] , ccs3_spi_inst|tx_buf_reg[0], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[0] , ccs3_spi_inst|shift_reg[0], timing, 1
instance = comp, \ccs3_spi_inst|ctl_reg[0] , ccs3_spi_inst|ctl_reg[0], timing, 1
instance = comp, \ccs3_spi_inst|shift_tx_data~0 , ccs3_spi_inst|shift_tx_data~0, timing, 1
instance = comp, \ccs3_spi_inst|shift_negative_edge_reg~0 , ccs3_spi_inst|shift_negative_edge_reg~0, timing, 1
instance = comp, \ccs3_spi_inst|shift_negative_edge_reg~1 , ccs3_spi_inst|shift_negative_edge_reg~1, timing, 1
instance = comp, \ccs3_spi_inst|shift_negative_edge_reg , ccs3_spi_inst|shift_negative_edge_reg, timing, 1
instance = comp, \ccs3_spi_inst|shift_rx_data~0 , ccs3_spi_inst|shift_rx_data~0, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg~25 , ccs3_spi_inst|shift_reg~25, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg~26 , ccs3_spi_inst|shift_reg~26, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[7]~7 , ccs3_spi_inst|shift_reg[7]~7, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[7]~feeder , ccs3_spi_inst|tx_buf_reg[7]~feeder, timing, 1
instance = comp, \ccs3_spi_inst|tx_buf_reg[7] , ccs3_spi_inst|tx_buf_reg[7], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[7] , ccs3_spi_inst|shift_reg[7], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg~23 , ccs3_spi_inst|shift_reg~23, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg~24 , ccs3_spi_inst|shift_reg~24, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[8] , ccs3_spi_inst|shift_reg[8], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg~21 , ccs3_spi_inst|shift_reg~21, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg~22 , ccs3_spi_inst|shift_reg~22, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[9] , ccs3_spi_inst|shift_reg[9], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg~19 , ccs3_spi_inst|shift_reg~19, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg~20 , ccs3_spi_inst|shift_reg~20, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[10] , ccs3_spi_inst|shift_reg[10], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg~17 , ccs3_spi_inst|shift_reg~17, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg~18 , ccs3_spi_inst|shift_reg~18, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[11] , ccs3_spi_inst|shift_reg[11], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg~15 , ccs3_spi_inst|shift_reg~15, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg~16 , ccs3_spi_inst|shift_reg~16, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[12] , ccs3_spi_inst|shift_reg[12], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg~13 , ccs3_spi_inst|shift_reg~13, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg~14 , ccs3_spi_inst|shift_reg~14, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[13] , ccs3_spi_inst|shift_reg[13], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg~11 , ccs3_spi_inst|shift_reg~11, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg~12 , ccs3_spi_inst|shift_reg~12, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[14] , ccs3_spi_inst|shift_reg[14], timing, 1
instance = comp, \ccs3_spi_inst|shift_reg~8 , ccs3_spi_inst|shift_reg~8, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg~9 , ccs3_spi_inst|shift_reg~9, timing, 1
instance = comp, \ccs3_spi_inst|shift_reg[15] , ccs3_spi_inst|shift_reg[15], timing, 1
instance = comp, \ccs3_spi_inst|Mux0~0 , ccs3_spi_inst|Mux0~0, timing, 1
instance = comp, \ccs3_spi_inst|rx_buf_reg[4]~0 , ccs3_spi_inst|rx_buf_reg[4]~0, timing, 1
instance = comp, \ccs3_spi_inst|rx_buf_reg[15] , ccs3_spi_inst|rx_buf_reg[15], timing, 1
instance = comp, \ccs3_spi_inst|Mux1~0 , ccs3_spi_inst|Mux1~0, timing, 1
instance = comp, \ccs3_spi_inst|rx_buf_reg[14] , ccs3_spi_inst|rx_buf_reg[14], timing, 1
instance = comp, \ccs3_spi_inst|Mux2~0 , ccs3_spi_inst|Mux2~0, timing, 1
instance = comp, \ccs3_spi_inst|rx_buf_reg[13] , ccs3_spi_inst|rx_buf_reg[13], timing, 1
instance = comp, \ccs3_spi_inst|Mux3~0 , ccs3_spi_inst|Mux3~0, timing, 1
instance = comp, \ccs3_spi_inst|rx_buf_reg[12] , ccs3_spi_inst|rx_buf_reg[12], timing, 1
instance = comp, \ccs3_spi_inst|Mux4~0 , ccs3_spi_inst|Mux4~0, timing, 1
instance = comp, \ccs3_spi_inst|rx_buf_reg[11] , ccs3_spi_inst|rx_buf_reg[11], timing, 1
instance = comp, \ccs3_spi_inst|Mux5~0 , ccs3_spi_inst|Mux5~0, timing, 1
instance = comp, \ccs3_spi_inst|rx_buf_reg[10] , ccs3_spi_inst|rx_buf_reg[10], timing, 1
instance = comp, \ccs3_spi_inst|Mux6~0 , ccs3_spi_inst|Mux6~0, timing, 1
instance = comp, \ccs3_spi_inst|rx_buf_reg[9] , ccs3_spi_inst|rx_buf_reg[9], timing, 1
instance = comp, \ccs3_spi_inst|Mux7~0 , ccs3_spi_inst|Mux7~0, timing, 1
instance = comp, \ccs3_spi_inst|rx_buf_reg[8] , ccs3_spi_inst|rx_buf_reg[8], timing, 1
instance = comp, \ccs3_spi_inst|Mux8~0 , ccs3_spi_inst|Mux8~0, timing, 1
instance = comp, \ccs3_spi_inst|rx_buf_reg[7] , ccs3_spi_inst|rx_buf_reg[7], timing, 1
instance = comp, \ccs3_spi_inst|Mux9~0 , ccs3_spi_inst|Mux9~0, timing, 1
instance = comp, \ccs3_spi_inst|rx_buf_reg[6] , ccs3_spi_inst|rx_buf_reg[6], timing, 1
instance = comp, \ccs3_spi_inst|Mux10~0 , ccs3_spi_inst|Mux10~0, timing, 1
instance = comp, \ccs3_spi_inst|rx_buf_reg[5] , ccs3_spi_inst|rx_buf_reg[5], timing, 1
instance = comp, \ccs3_spi_inst|Mux11~0 , ccs3_spi_inst|Mux11~0, timing, 1
instance = comp, \ccs3_spi_inst|rx_buf_reg[4] , ccs3_spi_inst|rx_buf_reg[4], timing, 1
instance = comp, \idle_sampadc3_sum[0]~16 , idle_sampadc3_sum[0]~16, timing, 1
instance = comp, \idle_sampadc3_sum[0] , idle_sampadc3_sum[0], timing, 1
instance = comp, \idle_sampadc3_sum[1]~18 , idle_sampadc3_sum[1]~18, timing, 1
instance = comp, \idle_sampadc3_sum[1] , idle_sampadc3_sum[1], timing, 1
instance = comp, \idle_sampadc3_sum[2]~20 , idle_sampadc3_sum[2]~20, timing, 1
instance = comp, \idle_sampadc3_sum[2] , idle_sampadc3_sum[2], timing, 1
instance = comp, \idle_sampadc3_sum[3]~22 , idle_sampadc3_sum[3]~22, timing, 1
instance = comp, \idle_sampadc3_sum[3] , idle_sampadc3_sum[3], timing, 1
instance = comp, \idle_sampadc3_sum[4]~24 , idle_sampadc3_sum[4]~24, timing, 1
instance = comp, \idle_sampadc3_sum[4] , idle_sampadc3_sum[4], timing, 1
instance = comp, \idle_sampadc3_sum[5]~26 , idle_sampadc3_sum[5]~26, timing, 1
instance = comp, \idle_sampadc3_sum[5] , idle_sampadc3_sum[5], timing, 1
instance = comp, \idle_sampadc3_sum[6]~28 , idle_sampadc3_sum[6]~28, timing, 1
instance = comp, \idle_sampadc3_sum[6] , idle_sampadc3_sum[6], timing, 1
instance = comp, \idle_sampadc3_sum[7]~30 , idle_sampadc3_sum[7]~30, timing, 1
instance = comp, \idle_sampadc3_sum[7] , idle_sampadc3_sum[7], timing, 1
instance = comp, \idle_sampadc3_sum[8]~32 , idle_sampadc3_sum[8]~32, timing, 1
instance = comp, \idle_sampadc3_sum[8] , idle_sampadc3_sum[8], timing, 1
instance = comp, \idle_sampadc3_sum[9]~34 , idle_sampadc3_sum[9]~34, timing, 1
instance = comp, \idle_sampadc3_sum[9] , idle_sampadc3_sum[9], timing, 1
instance = comp, \idle_sampadc3_sum[10]~36 , idle_sampadc3_sum[10]~36, timing, 1
instance = comp, \idle_sampadc3_sum[10] , idle_sampadc3_sum[10], timing, 1
instance = comp, \idle_sampadc3_sum[11]~38 , idle_sampadc3_sum[11]~38, timing, 1
instance = comp, \idle_sampadc3_sum[11] , idle_sampadc3_sum[11], timing, 1
instance = comp, \idle_sampadc3_sum[12]~40 , idle_sampadc3_sum[12]~40, timing, 1
instance = comp, \idle_sampadc3_sum[12] , idle_sampadc3_sum[12], timing, 1
instance = comp, \idle_sampadc3_sum[13]~42 , idle_sampadc3_sum[13]~42, timing, 1
instance = comp, \idle_sampadc3_sum[13] , idle_sampadc3_sum[13], timing, 1
instance = comp, \idle_sampadc3_sum[14]~44 , idle_sampadc3_sum[14]~44, timing, 1
instance = comp, \idle_sampadc3_sum[14] , idle_sampadc3_sum[14], timing, 1
instance = comp, \idle_sampadc3_sum[15]~46 , idle_sampadc3_sum[15]~46, timing, 1
instance = comp, \idle_sampadc3_sum[15] , idle_sampadc3_sum[15], timing, 1
instance = comp, \LessThan105~1 , LessThan105~1, timing, 1
instance = comp, \LessThan105~3 , LessThan105~3, timing, 1
instance = comp, \LessThan105~5 , LessThan105~5, timing, 1
instance = comp, \LessThan105~7 , LessThan105~7, timing, 1
instance = comp, \LessThan105~9 , LessThan105~9, timing, 1
instance = comp, \LessThan105~11 , LessThan105~11, timing, 1
instance = comp, \LessThan105~13 , LessThan105~13, timing, 1
instance = comp, \LessThan105~15 , LessThan105~15, timing, 1
instance = comp, \LessThan105~17 , LessThan105~17, timing, 1
instance = comp, \LessThan105~19 , LessThan105~19, timing, 1
instance = comp, \LessThan105~21 , LessThan105~21, timing, 1
instance = comp, \LessThan105~22 , LessThan105~22, timing, 1
instance = comp, \idle_ccsadc_err~9 , idle_ccsadc_err~9, timing, 1
instance = comp, \idle_samperr_count[2][6]~104 , idle_samperr_count[2][6]~104, timing, 1
instance = comp, \idle_samperr_count[2][6]~105 , idle_samperr_count[2][6]~105, timing, 1
instance = comp, \idle_samperr_count[2][0] , idle_samperr_count[2][0], timing, 1
instance = comp, \idle_samperr_count[2][1]~106 , idle_samperr_count[2][1]~106, timing, 1
instance = comp, \idle_samperr_count[2][1] , idle_samperr_count[2][1], timing, 1
instance = comp, \idle_samperr_count[2][2]~108 , idle_samperr_count[2][2]~108, timing, 1
instance = comp, \idle_samperr_count[2][2] , idle_samperr_count[2][2], timing, 1
instance = comp, \idle_samperr_count[2][3]~110 , idle_samperr_count[2][3]~110, timing, 1
instance = comp, \idle_samperr_count[2][3] , idle_samperr_count[2][3], timing, 1
instance = comp, \idle_samperr_count[2][4]~112 , idle_samperr_count[2][4]~112, timing, 1
instance = comp, \idle_samperr_count[2][4] , idle_samperr_count[2][4], timing, 1
instance = comp, \idle_samperr_count[2][5]~114 , idle_samperr_count[2][5]~114, timing, 1
instance = comp, \idle_samperr_count[2][5] , idle_samperr_count[2][5], timing, 1
instance = comp, \idle_samperr_count[2][6]~116 , idle_samperr_count[2][6]~116, timing, 1
instance = comp, \idle_samperr_count[2][6] , idle_samperr_count[2][6], timing, 1
instance = comp, \idle_samperr_count[2][7]~118 , idle_samperr_count[2][7]~118, timing, 1
instance = comp, \idle_samperr_count[2][7] , idle_samperr_count[2][7], timing, 1
instance = comp, \idle_ccsadc_err~10 , idle_ccsadc_err~10, timing, 1
instance = comp, \idle_ccsadc_err~11 , idle_ccsadc_err~11, timing, 1
instance = comp, \idle_ccsadc_err[2] , idle_ccsadc_err[2], timing, 1
instance = comp, \idle_samperr_count[3][0]~84 , idle_samperr_count[3][0]~84, timing, 1
instance = comp, \idle_ccsadc_err~6 , idle_ccsadc_err~6, timing, 1
instance = comp, \ccs4_spi_inst|always12~0 , ccs4_spi_inst|always12~0, timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[7] , ccs4_spi_inst|ctl_reg[7], timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[8] , ccs4_spi_inst|tx_buf_reg[8], timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[9] , ccs4_spi_inst|tx_buf_reg[9], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg~11 , ccs4_spi_inst|shift_reg~11, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[14] , ccs4_spi_inst|tx_buf_reg[14], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg~12 , ccs4_spi_inst|shift_reg~12, timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[1]~10 , ccs4_spi_inst|shift_reg[1]~10, timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[14] , ccs4_spi_inst|shift_reg[14], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg~13 , ccs4_spi_inst|shift_reg~13, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[13] , ccs4_spi_inst|tx_buf_reg[13], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg~14 , ccs4_spi_inst|shift_reg~14, timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[13] , ccs4_spi_inst|shift_reg[13], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg~15 , ccs4_spi_inst|shift_reg~15, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[12] , ccs4_spi_inst|tx_buf_reg[12], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg~16 , ccs4_spi_inst|shift_reg~16, timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[12] , ccs4_spi_inst|shift_reg[12], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg~17 , ccs4_spi_inst|shift_reg~17, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[11] , ccs4_spi_inst|tx_buf_reg[11], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg~18 , ccs4_spi_inst|shift_reg~18, timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[11] , ccs4_spi_inst|shift_reg[11], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg~19 , ccs4_spi_inst|shift_reg~19, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[10]~feeder , ccs4_spi_inst|tx_buf_reg[10]~feeder, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[10] , ccs4_spi_inst|tx_buf_reg[10], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg~20 , ccs4_spi_inst|shift_reg~20, timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[10] , ccs4_spi_inst|shift_reg[10], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg~21 , ccs4_spi_inst|shift_reg~21, timing, 1
instance = comp, \ccs4_spi_inst|shift_reg~22 , ccs4_spi_inst|shift_reg~22, timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[9] , ccs4_spi_inst|shift_reg[9], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg~23 , ccs4_spi_inst|shift_reg~23, timing, 1
instance = comp, \ccs4_spi_inst|shift_reg~24 , ccs4_spi_inst|shift_reg~24, timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[8] , ccs4_spi_inst|shift_reg[8], timing, 1
instance = comp, \ccs4_spi_inst|ctl_reg[0] , ccs4_spi_inst|ctl_reg[0], timing, 1
instance = comp, \ccs4_spi_inst|shift_rx_data~0 , ccs4_spi_inst|shift_rx_data~0, timing, 1
instance = comp, \ccs4_spi_inst|shift_reg~25 , ccs4_spi_inst|shift_reg~25, timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[0]~0 , ccs4_spi_inst|shift_reg[0]~0, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[0]~feeder , ccs4_spi_inst|tx_buf_reg[0]~feeder, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[0] , ccs4_spi_inst|tx_buf_reg[0], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[0] , ccs4_spi_inst|shift_reg[0], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[1]~1 , ccs4_spi_inst|shift_reg[1]~1, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[1]~feeder , ccs4_spi_inst|tx_buf_reg[1]~feeder, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[1] , ccs4_spi_inst|tx_buf_reg[1], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[1] , ccs4_spi_inst|shift_reg[1], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[2]~2 , ccs4_spi_inst|shift_reg[2]~2, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[2]~feeder , ccs4_spi_inst|tx_buf_reg[2]~feeder, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[2] , ccs4_spi_inst|tx_buf_reg[2], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[2] , ccs4_spi_inst|shift_reg[2], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[3]~3 , ccs4_spi_inst|shift_reg[3]~3, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[3]~feeder , ccs4_spi_inst|tx_buf_reg[3]~feeder, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[3] , ccs4_spi_inst|tx_buf_reg[3], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[3] , ccs4_spi_inst|shift_reg[3], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[4]~4 , ccs4_spi_inst|shift_reg[4]~4, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[4] , ccs4_spi_inst|tx_buf_reg[4], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[4] , ccs4_spi_inst|shift_reg[4], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[5]~5 , ccs4_spi_inst|shift_reg[5]~5, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[5] , ccs4_spi_inst|tx_buf_reg[5], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[5] , ccs4_spi_inst|shift_reg[5], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[6]~6 , ccs4_spi_inst|shift_reg[6]~6, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[6]~feeder , ccs4_spi_inst|tx_buf_reg[6]~feeder, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[6] , ccs4_spi_inst|tx_buf_reg[6], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[6] , ccs4_spi_inst|shift_reg[6], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg~26 , ccs4_spi_inst|shift_reg~26, timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[7]~7 , ccs4_spi_inst|shift_reg[7]~7, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[7]~feeder , ccs4_spi_inst|tx_buf_reg[7]~feeder, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[7] , ccs4_spi_inst|tx_buf_reg[7], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[7] , ccs4_spi_inst|shift_reg[7], timing, 1
instance = comp, \ccs4_spi_inst|shift_tx_data~0 , ccs4_spi_inst|shift_tx_data~0, timing, 1
instance = comp, \ccs4_spi_inst|shift_negative_edge_reg~0 , ccs4_spi_inst|shift_negative_edge_reg~0, timing, 1
instance = comp, \ccs4_spi_inst|tx_start_reg1 , ccs4_spi_inst|tx_start_reg1, timing, 1
instance = comp, \ccs4_spi_inst|shift_negative_edge_reg~1 , ccs4_spi_inst|shift_negative_edge_reg~1, timing, 1
instance = comp, \ccs4_spi_inst|shift_negative_edge_reg , ccs4_spi_inst|shift_negative_edge_reg, timing, 1
instance = comp, \ccs4_spi_inst|shift_reg~8 , ccs4_spi_inst|shift_reg~8, timing, 1
instance = comp, \ccs4_spi_inst|tx_buf_reg[15] , ccs4_spi_inst|tx_buf_reg[15], timing, 1
instance = comp, \ccs4_spi_inst|shift_reg~9 , ccs4_spi_inst|shift_reg~9, timing, 1
instance = comp, \ccs4_spi_inst|shift_reg[15] , ccs4_spi_inst|shift_reg[15], timing, 1
instance = comp, \ccs4_spi_inst|Mux0~0 , ccs4_spi_inst|Mux0~0, timing, 1
instance = comp, \ccs4_spi_inst|rx_buf_reg[4]~0 , ccs4_spi_inst|rx_buf_reg[4]~0, timing, 1
instance = comp, \ccs4_spi_inst|rx_buf_reg[15] , ccs4_spi_inst|rx_buf_reg[15], timing, 1
instance = comp, \ccs4_spi_inst|Mux1~0 , ccs4_spi_inst|Mux1~0, timing, 1
instance = comp, \ccs4_spi_inst|rx_buf_reg[14] , ccs4_spi_inst|rx_buf_reg[14], timing, 1
instance = comp, \ccs4_spi_inst|Mux2~0 , ccs4_spi_inst|Mux2~0, timing, 1
instance = comp, \ccs4_spi_inst|rx_buf_reg[13] , ccs4_spi_inst|rx_buf_reg[13], timing, 1
instance = comp, \ccs4_spi_inst|Mux3~0 , ccs4_spi_inst|Mux3~0, timing, 1
instance = comp, \ccs4_spi_inst|rx_buf_reg[12] , ccs4_spi_inst|rx_buf_reg[12], timing, 1
instance = comp, \ccs4_spi_inst|Mux4~0 , ccs4_spi_inst|Mux4~0, timing, 1
instance = comp, \ccs4_spi_inst|rx_buf_reg[11] , ccs4_spi_inst|rx_buf_reg[11], timing, 1
instance = comp, \ccs4_spi_inst|Mux5~0 , ccs4_spi_inst|Mux5~0, timing, 1
instance = comp, \ccs4_spi_inst|rx_buf_reg[10] , ccs4_spi_inst|rx_buf_reg[10], timing, 1
instance = comp, \ccs4_spi_inst|Mux6~0 , ccs4_spi_inst|Mux6~0, timing, 1
instance = comp, \ccs4_spi_inst|rx_buf_reg[9] , ccs4_spi_inst|rx_buf_reg[9], timing, 1
instance = comp, \ccs4_spi_inst|Mux7~0 , ccs4_spi_inst|Mux7~0, timing, 1
instance = comp, \ccs4_spi_inst|rx_buf_reg[8] , ccs4_spi_inst|rx_buf_reg[8], timing, 1
instance = comp, \ccs4_spi_inst|Mux8~0 , ccs4_spi_inst|Mux8~0, timing, 1
instance = comp, \ccs4_spi_inst|rx_buf_reg[7] , ccs4_spi_inst|rx_buf_reg[7], timing, 1
instance = comp, \ccs4_spi_inst|Mux9~0 , ccs4_spi_inst|Mux9~0, timing, 1
instance = comp, \ccs4_spi_inst|rx_buf_reg[6] , ccs4_spi_inst|rx_buf_reg[6], timing, 1
instance = comp, \ccs4_spi_inst|Mux10~0 , ccs4_spi_inst|Mux10~0, timing, 1
instance = comp, \ccs4_spi_inst|rx_buf_reg[5] , ccs4_spi_inst|rx_buf_reg[5], timing, 1
instance = comp, \ccs4_spi_inst|Mux11~0 , ccs4_spi_inst|Mux11~0, timing, 1
instance = comp, \ccs4_spi_inst|rx_buf_reg[4] , ccs4_spi_inst|rx_buf_reg[4], timing, 1
instance = comp, \idle_sampadc4_sum[0]~16 , idle_sampadc4_sum[0]~16, timing, 1
instance = comp, \idle_sampadc4_sum[0] , idle_sampadc4_sum[0], timing, 1
instance = comp, \idle_sampadc4_sum[1]~18 , idle_sampadc4_sum[1]~18, timing, 1
instance = comp, \idle_sampadc4_sum[1] , idle_sampadc4_sum[1], timing, 1
instance = comp, \idle_sampadc4_sum[2]~20 , idle_sampadc4_sum[2]~20, timing, 1
instance = comp, \idle_sampadc4_sum[2] , idle_sampadc4_sum[2], timing, 1
instance = comp, \idle_sampadc4_sum[3]~22 , idle_sampadc4_sum[3]~22, timing, 1
instance = comp, \idle_sampadc4_sum[3] , idle_sampadc4_sum[3], timing, 1
instance = comp, \idle_sampadc4_sum[4]~24 , idle_sampadc4_sum[4]~24, timing, 1
instance = comp, \idle_sampadc4_sum[4] , idle_sampadc4_sum[4], timing, 1
instance = comp, \idle_sampadc4_sum[5]~26 , idle_sampadc4_sum[5]~26, timing, 1
instance = comp, \idle_sampadc4_sum[5] , idle_sampadc4_sum[5], timing, 1
instance = comp, \idle_sampadc4_sum[6]~28 , idle_sampadc4_sum[6]~28, timing, 1
instance = comp, \idle_sampadc4_sum[6] , idle_sampadc4_sum[6], timing, 1
instance = comp, \idle_sampadc4_sum[7]~30 , idle_sampadc4_sum[7]~30, timing, 1
instance = comp, \idle_sampadc4_sum[7] , idle_sampadc4_sum[7], timing, 1
instance = comp, \idle_sampadc4_sum[8]~32 , idle_sampadc4_sum[8]~32, timing, 1
instance = comp, \idle_sampadc4_sum[8] , idle_sampadc4_sum[8], timing, 1
instance = comp, \idle_sampadc4_sum[9]~34 , idle_sampadc4_sum[9]~34, timing, 1
instance = comp, \idle_sampadc4_sum[9] , idle_sampadc4_sum[9], timing, 1
instance = comp, \idle_sampadc4_sum[10]~36 , idle_sampadc4_sum[10]~36, timing, 1
instance = comp, \idle_sampadc4_sum[10] , idle_sampadc4_sum[10], timing, 1
instance = comp, \idle_sampadc4_sum[11]~38 , idle_sampadc4_sum[11]~38, timing, 1
instance = comp, \idle_sampadc4_sum[11] , idle_sampadc4_sum[11], timing, 1
instance = comp, \idle_sampadc4_sum[12]~40 , idle_sampadc4_sum[12]~40, timing, 1
instance = comp, \idle_sampadc4_sum[12] , idle_sampadc4_sum[12], timing, 1
instance = comp, \idle_sampadc4_sum[13]~42 , idle_sampadc4_sum[13]~42, timing, 1
instance = comp, \idle_sampadc4_sum[13] , idle_sampadc4_sum[13], timing, 1
instance = comp, \idle_sampadc4_sum[14]~44 , idle_sampadc4_sum[14]~44, timing, 1
instance = comp, \idle_sampadc4_sum[14] , idle_sampadc4_sum[14], timing, 1
instance = comp, \idle_sampadc4_sum[15]~46 , idle_sampadc4_sum[15]~46, timing, 1
instance = comp, \idle_sampadc4_sum[15] , idle_sampadc4_sum[15], timing, 1
instance = comp, \LessThan107~1 , LessThan107~1, timing, 1
instance = comp, \LessThan107~3 , LessThan107~3, timing, 1
instance = comp, \LessThan107~5 , LessThan107~5, timing, 1
instance = comp, \LessThan107~7 , LessThan107~7, timing, 1
instance = comp, \LessThan107~9 , LessThan107~9, timing, 1
instance = comp, \LessThan107~11 , LessThan107~11, timing, 1
instance = comp, \LessThan107~13 , LessThan107~13, timing, 1
instance = comp, \LessThan107~15 , LessThan107~15, timing, 1
instance = comp, \LessThan107~17 , LessThan107~17, timing, 1
instance = comp, \LessThan107~19 , LessThan107~19, timing, 1
instance = comp, \LessThan107~21 , LessThan107~21, timing, 1
instance = comp, \LessThan107~22 , LessThan107~22, timing, 1
instance = comp, \idle_samperr_count[3][0]~86 , idle_samperr_count[3][0]~86, timing, 1
instance = comp, \idle_samperr_count[3][0]~87 , idle_samperr_count[3][0]~87, timing, 1
instance = comp, \idle_samperr_count[3][0] , idle_samperr_count[3][0], timing, 1
instance = comp, \idle_samperr_count[3][1]~88 , idle_samperr_count[3][1]~88, timing, 1
instance = comp, \idle_samperr_count[3][1] , idle_samperr_count[3][1], timing, 1
instance = comp, \idle_samperr_count[3][2]~90 , idle_samperr_count[3][2]~90, timing, 1
instance = comp, \idle_samperr_count[3][2] , idle_samperr_count[3][2], timing, 1
instance = comp, \idle_samperr_count[3][3]~92 , idle_samperr_count[3][3]~92, timing, 1
instance = comp, \idle_samperr_count[3][3] , idle_samperr_count[3][3], timing, 1
instance = comp, \idle_samperr_count[3][4]~94 , idle_samperr_count[3][4]~94, timing, 1
instance = comp, \idle_samperr_count[3][4] , idle_samperr_count[3][4], timing, 1
instance = comp, \idle_samperr_count[3][5]~96 , idle_samperr_count[3][5]~96, timing, 1
instance = comp, \idle_samperr_count[3][5] , idle_samperr_count[3][5], timing, 1
instance = comp, \idle_samperr_count[3][6]~98 , idle_samperr_count[3][6]~98, timing, 1
instance = comp, \idle_samperr_count[3][6] , idle_samperr_count[3][6], timing, 1
instance = comp, \idle_samperr_count[3][7]~100 , idle_samperr_count[3][7]~100, timing, 1
instance = comp, \idle_samperr_count[3][7] , idle_samperr_count[3][7], timing, 1
instance = comp, \idle_ccsadc_err~7 , idle_ccsadc_err~7, timing, 1
instance = comp, \idle_ccsadc_err~8 , idle_ccsadc_err~8, timing, 1
instance = comp, \idle_ccsadc_err[3] , idle_ccsadc_err[3], timing, 1
instance = comp, \idle_samperr_count[5][0]~48 , idle_samperr_count[5][0]~48, timing, 1
instance = comp, \ccs6_spi_inst|ctl_reg[7] , ccs6_spi_inst|ctl_reg[7], timing, 1
instance = comp, \ccs6_spi_inst|tx_start_reg1 , ccs6_spi_inst|tx_start_reg1, timing, 1
instance = comp, \ccs6_spi_inst|ctl_reg[0] , ccs6_spi_inst|ctl_reg[0], timing, 1
instance = comp, \ccs6_spi_inst|shift_rx_data~0 , ccs6_spi_inst|shift_rx_data~0, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[8]~feeder , ccs6_spi_inst|tx_buf_reg[8]~feeder, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[8] , ccs6_spi_inst|tx_buf_reg[8], timing, 1
instance = comp, \ccs6_spi_inst|always12~0 , ccs6_spi_inst|always12~0, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[10]~feeder , ccs6_spi_inst|tx_buf_reg[10]~feeder, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[10] , ccs6_spi_inst|tx_buf_reg[10], timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[12]~feeder , ccs6_spi_inst|tx_buf_reg[12]~feeder, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[12] , ccs6_spi_inst|tx_buf_reg[12], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg~11 , ccs6_spi_inst|shift_reg~11, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[14]~feeder , ccs6_spi_inst|tx_buf_reg[14]~feeder, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[14] , ccs6_spi_inst|tx_buf_reg[14], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg~12 , ccs6_spi_inst|shift_reg~12, timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[2]~10 , ccs6_spi_inst|shift_reg[2]~10, timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[14] , ccs6_spi_inst|shift_reg[14], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg~13 , ccs6_spi_inst|shift_reg~13, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[13]~feeder , ccs6_spi_inst|tx_buf_reg[13]~feeder, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[13] , ccs6_spi_inst|tx_buf_reg[13], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg~14 , ccs6_spi_inst|shift_reg~14, timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[13] , ccs6_spi_inst|shift_reg[13], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg~15 , ccs6_spi_inst|shift_reg~15, timing, 1
instance = comp, \ccs6_spi_inst|shift_reg~16 , ccs6_spi_inst|shift_reg~16, timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[12] , ccs6_spi_inst|shift_reg[12], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg~17 , ccs6_spi_inst|shift_reg~17, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[11]~feeder , ccs6_spi_inst|tx_buf_reg[11]~feeder, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[11] , ccs6_spi_inst|tx_buf_reg[11], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg~18 , ccs6_spi_inst|shift_reg~18, timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[11] , ccs6_spi_inst|shift_reg[11], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg~19 , ccs6_spi_inst|shift_reg~19, timing, 1
instance = comp, \ccs6_spi_inst|shift_reg~20 , ccs6_spi_inst|shift_reg~20, timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[10] , ccs6_spi_inst|shift_reg[10], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg~21 , ccs6_spi_inst|shift_reg~21, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[9]~feeder , ccs6_spi_inst|tx_buf_reg[9]~feeder, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[9] , ccs6_spi_inst|tx_buf_reg[9], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg~22 , ccs6_spi_inst|shift_reg~22, timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[9] , ccs6_spi_inst|shift_reg[9], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg~23 , ccs6_spi_inst|shift_reg~23, timing, 1
instance = comp, \ccs6_spi_inst|shift_reg~24 , ccs6_spi_inst|shift_reg~24, timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[8] , ccs6_spi_inst|shift_reg[8], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg~25 , ccs6_spi_inst|shift_reg~25, timing, 1
instance = comp, \ccs6_spi_inst|shift_reg~26 , ccs6_spi_inst|shift_reg~26, timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[7]~7 , ccs6_spi_inst|shift_reg[7]~7, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[7]~feeder , ccs6_spi_inst|tx_buf_reg[7]~feeder, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[7] , ccs6_spi_inst|tx_buf_reg[7], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[7] , ccs6_spi_inst|shift_reg[7], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[6]~6 , ccs6_spi_inst|shift_reg[6]~6, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[6] , ccs6_spi_inst|tx_buf_reg[6], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[6] , ccs6_spi_inst|shift_reg[6], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[5]~5 , ccs6_spi_inst|shift_reg[5]~5, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[5]~feeder , ccs6_spi_inst|tx_buf_reg[5]~feeder, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[5] , ccs6_spi_inst|tx_buf_reg[5], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[5] , ccs6_spi_inst|shift_reg[5], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[4]~4 , ccs6_spi_inst|shift_reg[4]~4, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[4] , ccs6_spi_inst|tx_buf_reg[4], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[4] , ccs6_spi_inst|shift_reg[4], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[3]~3 , ccs6_spi_inst|shift_reg[3]~3, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[3]~feeder , ccs6_spi_inst|tx_buf_reg[3]~feeder, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[3] , ccs6_spi_inst|tx_buf_reg[3], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[3] , ccs6_spi_inst|shift_reg[3], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[2]~2 , ccs6_spi_inst|shift_reg[2]~2, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[2]~feeder , ccs6_spi_inst|tx_buf_reg[2]~feeder, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[2] , ccs6_spi_inst|tx_buf_reg[2], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[2] , ccs6_spi_inst|shift_reg[2], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[1]~1 , ccs6_spi_inst|shift_reg[1]~1, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[1]~feeder , ccs6_spi_inst|tx_buf_reg[1]~feeder, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[1] , ccs6_spi_inst|tx_buf_reg[1], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[1] , ccs6_spi_inst|shift_reg[1], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[0]~0 , ccs6_spi_inst|shift_reg[0]~0, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[0]~feeder , ccs6_spi_inst|tx_buf_reg[0]~feeder, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[0] , ccs6_spi_inst|tx_buf_reg[0], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[0] , ccs6_spi_inst|shift_reg[0], timing, 1
instance = comp, \ccs6_spi_inst|shift_tx_data~0 , ccs6_spi_inst|shift_tx_data~0, timing, 1
instance = comp, \ccs6_spi_inst|shift_negative_edge_reg~0 , ccs6_spi_inst|shift_negative_edge_reg~0, timing, 1
instance = comp, \ccs6_spi_inst|shift_negative_edge_reg~1 , ccs6_spi_inst|shift_negative_edge_reg~1, timing, 1
instance = comp, \ccs6_spi_inst|shift_negative_edge_reg , ccs6_spi_inst|shift_negative_edge_reg, timing, 1
instance = comp, \ccs6_spi_inst|shift_reg~8 , ccs6_spi_inst|shift_reg~8, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[15]~feeder , ccs6_spi_inst|tx_buf_reg[15]~feeder, timing, 1
instance = comp, \ccs6_spi_inst|tx_buf_reg[15] , ccs6_spi_inst|tx_buf_reg[15], timing, 1
instance = comp, \ccs6_spi_inst|shift_reg~9 , ccs6_spi_inst|shift_reg~9, timing, 1
instance = comp, \ccs6_spi_inst|shift_reg[15] , ccs6_spi_inst|shift_reg[15], timing, 1
instance = comp, \ccs6_spi_inst|Mux0~0 , ccs6_spi_inst|Mux0~0, timing, 1
instance = comp, \ccs6_spi_inst|rx_buf_reg[4]~0 , ccs6_spi_inst|rx_buf_reg[4]~0, timing, 1
instance = comp, \ccs6_spi_inst|rx_buf_reg[15] , ccs6_spi_inst|rx_buf_reg[15], timing, 1
instance = comp, \ccs6_spi_inst|Mux1~0 , ccs6_spi_inst|Mux1~0, timing, 1
instance = comp, \ccs6_spi_inst|rx_buf_reg[14] , ccs6_spi_inst|rx_buf_reg[14], timing, 1
instance = comp, \ccs6_spi_inst|Mux2~0 , ccs6_spi_inst|Mux2~0, timing, 1
instance = comp, \ccs6_spi_inst|rx_buf_reg[13] , ccs6_spi_inst|rx_buf_reg[13], timing, 1
instance = comp, \ccs6_spi_inst|Mux3~0 , ccs6_spi_inst|Mux3~0, timing, 1
instance = comp, \ccs6_spi_inst|rx_buf_reg[12] , ccs6_spi_inst|rx_buf_reg[12], timing, 1
instance = comp, \ccs6_spi_inst|Mux4~0 , ccs6_spi_inst|Mux4~0, timing, 1
instance = comp, \ccs6_spi_inst|rx_buf_reg[11] , ccs6_spi_inst|rx_buf_reg[11], timing, 1
instance = comp, \ccs6_spi_inst|Mux5~0 , ccs6_spi_inst|Mux5~0, timing, 1
instance = comp, \ccs6_spi_inst|rx_buf_reg[10] , ccs6_spi_inst|rx_buf_reg[10], timing, 1
instance = comp, \ccs6_spi_inst|Mux6~0 , ccs6_spi_inst|Mux6~0, timing, 1
instance = comp, \ccs6_spi_inst|rx_buf_reg[9] , ccs6_spi_inst|rx_buf_reg[9], timing, 1
instance = comp, \ccs6_spi_inst|Mux7~0 , ccs6_spi_inst|Mux7~0, timing, 1
instance = comp, \ccs6_spi_inst|rx_buf_reg[8] , ccs6_spi_inst|rx_buf_reg[8], timing, 1
instance = comp, \ccs6_spi_inst|Mux8~0 , ccs6_spi_inst|Mux8~0, timing, 1
instance = comp, \ccs6_spi_inst|rx_buf_reg[7] , ccs6_spi_inst|rx_buf_reg[7], timing, 1
instance = comp, \ccs6_spi_inst|Mux9~0 , ccs6_spi_inst|Mux9~0, timing, 1
instance = comp, \ccs6_spi_inst|rx_buf_reg[6] , ccs6_spi_inst|rx_buf_reg[6], timing, 1
instance = comp, \ccs6_spi_inst|Mux10~0 , ccs6_spi_inst|Mux10~0, timing, 1
instance = comp, \ccs6_spi_inst|rx_buf_reg[5] , ccs6_spi_inst|rx_buf_reg[5], timing, 1
instance = comp, \ccs6_spi_inst|Mux11~0 , ccs6_spi_inst|Mux11~0, timing, 1
instance = comp, \ccs6_spi_inst|rx_buf_reg[4] , ccs6_spi_inst|rx_buf_reg[4], timing, 1
instance = comp, \idle_sampadc6_sum[0]~16 , idle_sampadc6_sum[0]~16, timing, 1
instance = comp, \idle_sampadc6_sum[0] , idle_sampadc6_sum[0], timing, 1
instance = comp, \idle_sampadc6_sum[1]~18 , idle_sampadc6_sum[1]~18, timing, 1
instance = comp, \idle_sampadc6_sum[1] , idle_sampadc6_sum[1], timing, 1
instance = comp, \idle_sampadc6_sum[2]~20 , idle_sampadc6_sum[2]~20, timing, 1
instance = comp, \idle_sampadc6_sum[2] , idle_sampadc6_sum[2], timing, 1
instance = comp, \idle_sampadc6_sum[3]~22 , idle_sampadc6_sum[3]~22, timing, 1
instance = comp, \idle_sampadc6_sum[3] , idle_sampadc6_sum[3], timing, 1
instance = comp, \idle_sampadc6_sum[4]~24 , idle_sampadc6_sum[4]~24, timing, 1
instance = comp, \idle_sampadc6_sum[4] , idle_sampadc6_sum[4], timing, 1
instance = comp, \idle_sampadc6_sum[5]~26 , idle_sampadc6_sum[5]~26, timing, 1
instance = comp, \idle_sampadc6_sum[5] , idle_sampadc6_sum[5], timing, 1
instance = comp, \idle_sampadc6_sum[6]~28 , idle_sampadc6_sum[6]~28, timing, 1
instance = comp, \idle_sampadc6_sum[6] , idle_sampadc6_sum[6], timing, 1
instance = comp, \idle_sampadc6_sum[7]~30 , idle_sampadc6_sum[7]~30, timing, 1
instance = comp, \idle_sampadc6_sum[7] , idle_sampadc6_sum[7], timing, 1
instance = comp, \idle_sampadc6_sum[8]~32 , idle_sampadc6_sum[8]~32, timing, 1
instance = comp, \idle_sampadc6_sum[8] , idle_sampadc6_sum[8], timing, 1
instance = comp, \idle_sampadc6_sum[9]~34 , idle_sampadc6_sum[9]~34, timing, 1
instance = comp, \idle_sampadc6_sum[9] , idle_sampadc6_sum[9], timing, 1
instance = comp, \idle_sampadc6_sum[10]~36 , idle_sampadc6_sum[10]~36, timing, 1
instance = comp, \idle_sampadc6_sum[10] , idle_sampadc6_sum[10], timing, 1
instance = comp, \idle_sampadc6_sum[11]~38 , idle_sampadc6_sum[11]~38, timing, 1
instance = comp, \idle_sampadc6_sum[11] , idle_sampadc6_sum[11], timing, 1
instance = comp, \idle_sampadc6_sum[12]~40 , idle_sampadc6_sum[12]~40, timing, 1
instance = comp, \idle_sampadc6_sum[12] , idle_sampadc6_sum[12], timing, 1
instance = comp, \idle_sampadc6_sum[13]~42 , idle_sampadc6_sum[13]~42, timing, 1
instance = comp, \idle_sampadc6_sum[13] , idle_sampadc6_sum[13], timing, 1
instance = comp, \idle_sampadc6_sum[14]~44 , idle_sampadc6_sum[14]~44, timing, 1
instance = comp, \idle_sampadc6_sum[14] , idle_sampadc6_sum[14], timing, 1
instance = comp, \idle_sampadc6_sum[15]~46 , idle_sampadc6_sum[15]~46, timing, 1
instance = comp, \idle_sampadc6_sum[15] , idle_sampadc6_sum[15], timing, 1
instance = comp, \LessThan111~1 , LessThan111~1, timing, 1
instance = comp, \LessThan111~3 , LessThan111~3, timing, 1
instance = comp, \LessThan111~5 , LessThan111~5, timing, 1
instance = comp, \LessThan111~7 , LessThan111~7, timing, 1
instance = comp, \LessThan111~9 , LessThan111~9, timing, 1
instance = comp, \LessThan111~11 , LessThan111~11, timing, 1
instance = comp, \LessThan111~13 , LessThan111~13, timing, 1
instance = comp, \LessThan111~15 , LessThan111~15, timing, 1
instance = comp, \LessThan111~17 , LessThan111~17, timing, 1
instance = comp, \LessThan111~19 , LessThan111~19, timing, 1
instance = comp, \LessThan111~21 , LessThan111~21, timing, 1
instance = comp, \LessThan111~22 , LessThan111~22, timing, 1
instance = comp, \idle_ccsadc_err~0 , idle_ccsadc_err~0, timing, 1
instance = comp, \idle_samperr_count[5][5]~50 , idle_samperr_count[5][5]~50, timing, 1
instance = comp, \idle_samperr_count[5][5]~51 , idle_samperr_count[5][5]~51, timing, 1
instance = comp, \idle_samperr_count[5][0] , idle_samperr_count[5][0], timing, 1
instance = comp, \idle_samperr_count[5][1]~52 , idle_samperr_count[5][1]~52, timing, 1
instance = comp, \idle_samperr_count[5][1] , idle_samperr_count[5][1], timing, 1
instance = comp, \idle_samperr_count[5][2]~54 , idle_samperr_count[5][2]~54, timing, 1
instance = comp, \idle_samperr_count[5][2] , idle_samperr_count[5][2], timing, 1
instance = comp, \idle_samperr_count[5][3]~56 , idle_samperr_count[5][3]~56, timing, 1
instance = comp, \idle_samperr_count[5][3] , idle_samperr_count[5][3], timing, 1
instance = comp, \idle_samperr_count[5][4]~58 , idle_samperr_count[5][4]~58, timing, 1
instance = comp, \idle_samperr_count[5][4] , idle_samperr_count[5][4], timing, 1
instance = comp, \idle_samperr_count[5][5]~60 , idle_samperr_count[5][5]~60, timing, 1
instance = comp, \idle_samperr_count[5][5] , idle_samperr_count[5][5], timing, 1
instance = comp, \idle_samperr_count[5][6]~62 , idle_samperr_count[5][6]~62, timing, 1
instance = comp, \idle_samperr_count[5][6] , idle_samperr_count[5][6], timing, 1
instance = comp, \idle_samperr_count[5][7]~64 , idle_samperr_count[5][7]~64, timing, 1
instance = comp, \idle_samperr_count[5][7] , idle_samperr_count[5][7], timing, 1
instance = comp, \idle_ccsadc_err~1 , idle_ccsadc_err~1, timing, 1
instance = comp, \idle_ccsadc_err~2 , idle_ccsadc_err~2, timing, 1
instance = comp, \idle_ccsadc_err[5] , idle_ccsadc_err[5], timing, 1
instance = comp, \idle_samperr_count[4][0]~66 , idle_samperr_count[4][0]~66, timing, 1
instance = comp, \idle_samperr_count[4][1]~70 , idle_samperr_count[4][1]~70, timing, 1
instance = comp, \idle_samperr_count[4][1] , idle_samperr_count[4][1], timing, 1
instance = comp, \idle_samperr_count[4][2]~72 , idle_samperr_count[4][2]~72, timing, 1
instance = comp, \idle_samperr_count[4][2] , idle_samperr_count[4][2], timing, 1
instance = comp, \idle_samperr_count[4][3]~74 , idle_samperr_count[4][3]~74, timing, 1
instance = comp, \idle_samperr_count[4][3] , idle_samperr_count[4][3], timing, 1
instance = comp, \idle_samperr_count[4][4]~76 , idle_samperr_count[4][4]~76, timing, 1
instance = comp, \idle_samperr_count[4][4] , idle_samperr_count[4][4], timing, 1
instance = comp, \idle_samperr_count[4][5]~78 , idle_samperr_count[4][5]~78, timing, 1
instance = comp, \idle_samperr_count[4][5] , idle_samperr_count[4][5], timing, 1
instance = comp, \idle_samperr_count[4][6]~80 , idle_samperr_count[4][6]~80, timing, 1
instance = comp, \idle_samperr_count[4][6] , idle_samperr_count[4][6], timing, 1
instance = comp, \idle_samperr_count[4][7]~82 , idle_samperr_count[4][7]~82, timing, 1
instance = comp, \idle_samperr_count[4][7] , idle_samperr_count[4][7], timing, 1
instance = comp, \idle_ccsadc_err~4 , idle_ccsadc_err~4, timing, 1
instance = comp, \ccs5_spi_inst|always12~0 , ccs5_spi_inst|always12~0, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[15]~feeder , ccs5_spi_inst|tx_buf_reg[15]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[15] , ccs5_spi_inst|tx_buf_reg[15], timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[7] , ccs5_spi_inst|ctl_reg[7], timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[14]~feeder , ccs5_spi_inst|tx_buf_reg[14]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[14] , ccs5_spi_inst|tx_buf_reg[14], timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[13]~feeder , ccs5_spi_inst|tx_buf_reg[13]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[13] , ccs5_spi_inst|tx_buf_reg[13], timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[12]~feeder , ccs5_spi_inst|tx_buf_reg[12]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[12] , ccs5_spi_inst|tx_buf_reg[12], timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[11]~feeder , ccs5_spi_inst|tx_buf_reg[11]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[11] , ccs5_spi_inst|tx_buf_reg[11], timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[10]~feeder , ccs5_spi_inst|tx_buf_reg[10]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[10] , ccs5_spi_inst|tx_buf_reg[10], timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[9]~feeder , ccs5_spi_inst|tx_buf_reg[9]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[9] , ccs5_spi_inst|tx_buf_reg[9], timing, 1
instance = comp, \ccs5_spi_inst|ctl_reg[0] , ccs5_spi_inst|ctl_reg[0], timing, 1
instance = comp, \ccs5_spi_inst|tx_start_reg1 , ccs5_spi_inst|tx_start_reg1, timing, 1
instance = comp, \ccs5_spi_inst|shift_tx_data~0 , ccs5_spi_inst|shift_tx_data~0, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[6]~6 , ccs5_spi_inst|shift_reg[6]~6, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[6]~feeder , ccs5_spi_inst|tx_buf_reg[6]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[6] , ccs5_spi_inst|tx_buf_reg[6], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[3]~10 , ccs5_spi_inst|shift_reg[3]~10, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[6] , ccs5_spi_inst|shift_reg[6], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[5]~5 , ccs5_spi_inst|shift_reg[5]~5, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[5]~feeder , ccs5_spi_inst|tx_buf_reg[5]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[5] , ccs5_spi_inst|tx_buf_reg[5], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[5] , ccs5_spi_inst|shift_reg[5], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[4]~4 , ccs5_spi_inst|shift_reg[4]~4, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[4]~feeder , ccs5_spi_inst|tx_buf_reg[4]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[4] , ccs5_spi_inst|tx_buf_reg[4], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[4] , ccs5_spi_inst|shift_reg[4], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[3]~3 , ccs5_spi_inst|shift_reg[3]~3, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[3]~feeder , ccs5_spi_inst|tx_buf_reg[3]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[3] , ccs5_spi_inst|tx_buf_reg[3], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[3] , ccs5_spi_inst|shift_reg[3], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[2]~2 , ccs5_spi_inst|shift_reg[2]~2, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[2]~feeder , ccs5_spi_inst|tx_buf_reg[2]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[2] , ccs5_spi_inst|tx_buf_reg[2], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[2] , ccs5_spi_inst|shift_reg[2], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[1]~1 , ccs5_spi_inst|shift_reg[1]~1, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[1]~feeder , ccs5_spi_inst|tx_buf_reg[1]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[1] , ccs5_spi_inst|tx_buf_reg[1], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[1] , ccs5_spi_inst|shift_reg[1], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[0]~0 , ccs5_spi_inst|shift_reg[0]~0, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[0]~feeder , ccs5_spi_inst|tx_buf_reg[0]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[0] , ccs5_spi_inst|tx_buf_reg[0], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[0] , ccs5_spi_inst|shift_reg[0], timing, 1
instance = comp, \ccs5_spi_inst|shift_negative_edge_reg~0 , ccs5_spi_inst|shift_negative_edge_reg~0, timing, 1
instance = comp, \ccs5_spi_inst|shift_negative_edge_reg~1 , ccs5_spi_inst|shift_negative_edge_reg~1, timing, 1
instance = comp, \ccs5_spi_inst|shift_negative_edge_reg , ccs5_spi_inst|shift_negative_edge_reg, timing, 1
instance = comp, \ccs5_spi_inst|shift_rx_data~0 , ccs5_spi_inst|shift_rx_data~0, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg~25 , ccs5_spi_inst|shift_reg~25, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg~26 , ccs5_spi_inst|shift_reg~26, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[7]~7 , ccs5_spi_inst|shift_reg[7]~7, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[7]~feeder , ccs5_spi_inst|tx_buf_reg[7]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[7] , ccs5_spi_inst|tx_buf_reg[7], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[7] , ccs5_spi_inst|shift_reg[7], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg~23 , ccs5_spi_inst|shift_reg~23, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[8]~feeder , ccs5_spi_inst|tx_buf_reg[8]~feeder, timing, 1
instance = comp, \ccs5_spi_inst|tx_buf_reg[8] , ccs5_spi_inst|tx_buf_reg[8], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg~24 , ccs5_spi_inst|shift_reg~24, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[8] , ccs5_spi_inst|shift_reg[8], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg~21 , ccs5_spi_inst|shift_reg~21, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg~22 , ccs5_spi_inst|shift_reg~22, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[9] , ccs5_spi_inst|shift_reg[9], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg~19 , ccs5_spi_inst|shift_reg~19, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg~20 , ccs5_spi_inst|shift_reg~20, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[10] , ccs5_spi_inst|shift_reg[10], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg~17 , ccs5_spi_inst|shift_reg~17, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg~18 , ccs5_spi_inst|shift_reg~18, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[11] , ccs5_spi_inst|shift_reg[11], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg~15 , ccs5_spi_inst|shift_reg~15, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg~16 , ccs5_spi_inst|shift_reg~16, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[12] , ccs5_spi_inst|shift_reg[12], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg~13 , ccs5_spi_inst|shift_reg~13, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg~14 , ccs5_spi_inst|shift_reg~14, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[13] , ccs5_spi_inst|shift_reg[13], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg~11 , ccs5_spi_inst|shift_reg~11, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg~12 , ccs5_spi_inst|shift_reg~12, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[14] , ccs5_spi_inst|shift_reg[14], timing, 1
instance = comp, \ccs5_spi_inst|shift_reg~8 , ccs5_spi_inst|shift_reg~8, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg~9 , ccs5_spi_inst|shift_reg~9, timing, 1
instance = comp, \ccs5_spi_inst|shift_reg[15] , ccs5_spi_inst|shift_reg[15], timing, 1
instance = comp, \ccs5_spi_inst|Mux0~0 , ccs5_spi_inst|Mux0~0, timing, 1
instance = comp, \ccs5_spi_inst|rx_buf_reg[4]~0 , ccs5_spi_inst|rx_buf_reg[4]~0, timing, 1
instance = comp, \ccs5_spi_inst|rx_buf_reg[15] , ccs5_spi_inst|rx_buf_reg[15], timing, 1
instance = comp, \ccs5_spi_inst|Mux1~0 , ccs5_spi_inst|Mux1~0, timing, 1
instance = comp, \ccs5_spi_inst|rx_buf_reg[14] , ccs5_spi_inst|rx_buf_reg[14], timing, 1
instance = comp, \ccs5_spi_inst|Mux2~0 , ccs5_spi_inst|Mux2~0, timing, 1
instance = comp, \ccs5_spi_inst|rx_buf_reg[13] , ccs5_spi_inst|rx_buf_reg[13], timing, 1
instance = comp, \ccs5_spi_inst|Mux3~0 , ccs5_spi_inst|Mux3~0, timing, 1
instance = comp, \ccs5_spi_inst|rx_buf_reg[12] , ccs5_spi_inst|rx_buf_reg[12], timing, 1
instance = comp, \ccs5_spi_inst|Mux4~0 , ccs5_spi_inst|Mux4~0, timing, 1
instance = comp, \ccs5_spi_inst|rx_buf_reg[11] , ccs5_spi_inst|rx_buf_reg[11], timing, 1
instance = comp, \ccs5_spi_inst|Mux5~0 , ccs5_spi_inst|Mux5~0, timing, 1
instance = comp, \ccs5_spi_inst|rx_buf_reg[10] , ccs5_spi_inst|rx_buf_reg[10], timing, 1
instance = comp, \ccs5_spi_inst|Mux6~0 , ccs5_spi_inst|Mux6~0, timing, 1
instance = comp, \ccs5_spi_inst|rx_buf_reg[9] , ccs5_spi_inst|rx_buf_reg[9], timing, 1
instance = comp, \ccs5_spi_inst|Mux7~0 , ccs5_spi_inst|Mux7~0, timing, 1
instance = comp, \ccs5_spi_inst|rx_buf_reg[8] , ccs5_spi_inst|rx_buf_reg[8], timing, 1
instance = comp, \ccs5_spi_inst|Mux8~0 , ccs5_spi_inst|Mux8~0, timing, 1
instance = comp, \ccs5_spi_inst|rx_buf_reg[7] , ccs5_spi_inst|rx_buf_reg[7], timing, 1
instance = comp, \ccs5_spi_inst|Mux9~0 , ccs5_spi_inst|Mux9~0, timing, 1
instance = comp, \ccs5_spi_inst|rx_buf_reg[6] , ccs5_spi_inst|rx_buf_reg[6], timing, 1
instance = comp, \ccs5_spi_inst|Mux10~0 , ccs5_spi_inst|Mux10~0, timing, 1
instance = comp, \ccs5_spi_inst|rx_buf_reg[5] , ccs5_spi_inst|rx_buf_reg[5], timing, 1
instance = comp, \ccs5_spi_inst|Mux11~0 , ccs5_spi_inst|Mux11~0, timing, 1
instance = comp, \ccs5_spi_inst|rx_buf_reg[4] , ccs5_spi_inst|rx_buf_reg[4], timing, 1
instance = comp, \idle_sampadc5_sum[0]~16 , idle_sampadc5_sum[0]~16, timing, 1
instance = comp, \idle_sampadc5_sum[0] , idle_sampadc5_sum[0], timing, 1
instance = comp, \idle_sampadc5_sum[1]~18 , idle_sampadc5_sum[1]~18, timing, 1
instance = comp, \idle_sampadc5_sum[1] , idle_sampadc5_sum[1], timing, 1
instance = comp, \idle_sampadc5_sum[2]~20 , idle_sampadc5_sum[2]~20, timing, 1
instance = comp, \idle_sampadc5_sum[2] , idle_sampadc5_sum[2], timing, 1
instance = comp, \idle_sampadc5_sum[3]~22 , idle_sampadc5_sum[3]~22, timing, 1
instance = comp, \idle_sampadc5_sum[3] , idle_sampadc5_sum[3], timing, 1
instance = comp, \idle_sampadc5_sum[4]~24 , idle_sampadc5_sum[4]~24, timing, 1
instance = comp, \idle_sampadc5_sum[4] , idle_sampadc5_sum[4], timing, 1
instance = comp, \idle_sampadc5_sum[5]~26 , idle_sampadc5_sum[5]~26, timing, 1
instance = comp, \idle_sampadc5_sum[5] , idle_sampadc5_sum[5], timing, 1
instance = comp, \idle_sampadc5_sum[6]~28 , idle_sampadc5_sum[6]~28, timing, 1
instance = comp, \idle_sampadc5_sum[6] , idle_sampadc5_sum[6], timing, 1
instance = comp, \idle_sampadc5_sum[7]~30 , idle_sampadc5_sum[7]~30, timing, 1
instance = comp, \idle_sampadc5_sum[7] , idle_sampadc5_sum[7], timing, 1
instance = comp, \idle_sampadc5_sum[8]~32 , idle_sampadc5_sum[8]~32, timing, 1
instance = comp, \idle_sampadc5_sum[8] , idle_sampadc5_sum[8], timing, 1
instance = comp, \idle_sampadc5_sum[9]~34 , idle_sampadc5_sum[9]~34, timing, 1
instance = comp, \idle_sampadc5_sum[9] , idle_sampadc5_sum[9], timing, 1
instance = comp, \idle_sampadc5_sum[10]~36 , idle_sampadc5_sum[10]~36, timing, 1
instance = comp, \idle_sampadc5_sum[10] , idle_sampadc5_sum[10], timing, 1
instance = comp, \idle_sampadc5_sum[11]~38 , idle_sampadc5_sum[11]~38, timing, 1
instance = comp, \idle_sampadc5_sum[11] , idle_sampadc5_sum[11], timing, 1
instance = comp, \idle_sampadc5_sum[12]~40 , idle_sampadc5_sum[12]~40, timing, 1
instance = comp, \idle_sampadc5_sum[12] , idle_sampadc5_sum[12], timing, 1
instance = comp, \idle_sampadc5_sum[13]~42 , idle_sampadc5_sum[13]~42, timing, 1
instance = comp, \idle_sampadc5_sum[13] , idle_sampadc5_sum[13], timing, 1
instance = comp, \idle_sampadc5_sum[14]~44 , idle_sampadc5_sum[14]~44, timing, 1
instance = comp, \idle_sampadc5_sum[14] , idle_sampadc5_sum[14], timing, 1
instance = comp, \idle_sampadc5_sum[15]~46 , idle_sampadc5_sum[15]~46, timing, 1
instance = comp, \idle_sampadc5_sum[15] , idle_sampadc5_sum[15], timing, 1
instance = comp, \LessThan109~1 , LessThan109~1, timing, 1
instance = comp, \LessThan109~3 , LessThan109~3, timing, 1
instance = comp, \LessThan109~5 , LessThan109~5, timing, 1
instance = comp, \LessThan109~7 , LessThan109~7, timing, 1
instance = comp, \LessThan109~9 , LessThan109~9, timing, 1
instance = comp, \LessThan109~11 , LessThan109~11, timing, 1
instance = comp, \LessThan109~13 , LessThan109~13, timing, 1
instance = comp, \LessThan109~15 , LessThan109~15, timing, 1
instance = comp, \LessThan109~17 , LessThan109~17, timing, 1
instance = comp, \LessThan109~19 , LessThan109~19, timing, 1
instance = comp, \LessThan109~21 , LessThan109~21, timing, 1
instance = comp, \LessThan109~22 , LessThan109~22, timing, 1
instance = comp, \idle_samperr_count[4][7]~68 , idle_samperr_count[4][7]~68, timing, 1
instance = comp, \idle_samperr_count[4][7]~69 , idle_samperr_count[4][7]~69, timing, 1
instance = comp, \idle_samperr_count[4][0] , idle_samperr_count[4][0], timing, 1
instance = comp, \idle_ccsadc_err~3 , idle_ccsadc_err~3, timing, 1
instance = comp, \idle_ccsadc_err~5 , idle_ccsadc_err~5, timing, 1
instance = comp, \idle_ccsadc_err[4] , idle_ccsadc_err[4], timing, 1
instance = comp, \WideOr42~0 , WideOr42~0, timing, 1
instance = comp, \ctrl_reg[13] , ctrl_reg[13], timing, 1
instance = comp, \Add0~0 , Add0~0, timing, 1
instance = comp, \count_250ns[0] , count_250ns[0], timing, 1
instance = comp, \Add0~2 , Add0~2, timing, 1
instance = comp, \count_250ns[1] , count_250ns[1], timing, 1
instance = comp, \Equal0~0 , Equal0~0, timing, 1
instance = comp, \Add1~1 , Add1~1, timing, 1
instance = comp, \Add1~2 , Add1~2, timing, 1
instance = comp, \count_1us[2] , count_1us[2], timing, 1
instance = comp, \Add1~4 , Add1~4, timing, 1
instance = comp, \count_1us[3] , count_1us[3], timing, 1
instance = comp, \Add1~6 , Add1~6, timing, 1
instance = comp, \count_1us[4] , count_1us[4], timing, 1
instance = comp, \Add1~8 , Add1~8, timing, 1
instance = comp, \count_1us~0 , count_1us~0, timing, 1
instance = comp, \count_1us[5] , count_1us[5], timing, 1
instance = comp, \Add1~10 , Add1~10, timing, 1
instance = comp, \count_1us[6] , count_1us[6], timing, 1
instance = comp, \Add1~12 , Add1~12, timing, 1
instance = comp, \count_1us[7] , count_1us[7], timing, 1
instance = comp, \Equal1~0 , Equal1~0, timing, 1
instance = comp, \Equal1~1 , Equal1~1, timing, 1
instance = comp, \clk_1us~0 , clk_1us~0, timing, 1
instance = comp, \clk_1us~clkctrl , clk_1us~clkctrl, timing, 1
instance = comp, \Add2~4 , Add2~4, timing, 1
instance = comp, \Add2~6 , Add2~6, timing, 1
instance = comp, \count_100us[3] , count_100us[3], timing, 1
instance = comp, \Add2~8 , Add2~8, timing, 1
instance = comp, \count_100us~1 , count_100us~1, timing, 1
instance = comp, \count_100us[4] , count_100us[4], timing, 1
instance = comp, \Add2~10 , Add2~10, timing, 1
instance = comp, \count_100us~0 , count_100us~0, timing, 1
instance = comp, \count_100us[5] , count_100us[5], timing, 1
instance = comp, \Add2~12 , Add2~12, timing, 1
instance = comp, \count_100us[6] , count_100us[6], timing, 1
instance = comp, \Add2~14 , Add2~14, timing, 1
instance = comp, \count_100us[7] , count_100us[7], timing, 1
instance = comp, \Equal2~0 , Equal2~0, timing, 1
instance = comp, \Add2~0 , Add2~0, timing, 1
instance = comp, \count_100us[0] , count_100us[0], timing, 1
instance = comp, \Add2~2 , Add2~2, timing, 1
instance = comp, \count_100us~2 , count_100us~2, timing, 1
instance = comp, \count_100us[1] , count_100us[1], timing, 1
instance = comp, \count_100us[2] , count_100us[2], timing, 1
instance = comp, \Equal2~1 , Equal2~1, timing, 1
instance = comp, \clk_100us~0 , clk_100us~0, timing, 1
instance = comp, \clk_100us~clkctrl , clk_100us~clkctrl, timing, 1
instance = comp, \count_qbhlock[0]~8 , count_qbhlock[0]~8, timing, 1
instance = comp, \err_check_reg[14] , err_check_reg[14], timing, 1
instance = comp, \count_qbhlock[4]~16 , count_qbhlock[4]~16, timing, 1
instance = comp, \count_qbhlock[5]~18 , count_qbhlock[5]~18, timing, 1
instance = comp, \count_qbhlock[5] , count_qbhlock[5], timing, 1
instance = comp, \count_qbhlock[6]~20 , count_qbhlock[6]~20, timing, 1
instance = comp, \count_qbhlock[6] , count_qbhlock[6], timing, 1
instance = comp, \count_qbhlock[7]~22 , count_qbhlock[7]~22, timing, 1
instance = comp, \count_qbhlock[7] , count_qbhlock[7], timing, 1
instance = comp, \count_qbhlock_err[4]~8 , count_qbhlock_err[4]~8, timing, 1
instance = comp, \count_qbhlock[0] , count_qbhlock[0], timing, 1
instance = comp, \count_qbhlock[1]~10 , count_qbhlock[1]~10, timing, 1
instance = comp, \count_qbhlock[1] , count_qbhlock[1], timing, 1
instance = comp, \count_qbhlock[2]~12 , count_qbhlock[2]~12, timing, 1
instance = comp, \count_qbhlock[2] , count_qbhlock[2], timing, 1
instance = comp, \count_qbhlock[3]~14 , count_qbhlock[3]~14, timing, 1
instance = comp, \count_qbhlock[3] , count_qbhlock[3], timing, 1
instance = comp, \count_qbhlock[4] , count_qbhlock[4], timing, 1
instance = comp, \LessThan85~0 , LessThan85~0, timing, 1
instance = comp, \LessThan85~1 , LessThan85~1, timing, 1
instance = comp, \count_qbhlock_err[0]~9 , count_qbhlock_err[0]~9, timing, 1
instance = comp, \qbhlock_err_flag~1 , qbhlock_err_flag~1, timing, 1
instance = comp, \qbhlock_i~input , qbhlock_i~input, timing, 1
instance = comp, \qbhlock_reg~feeder , qbhlock_reg~feeder, timing, 1
instance = comp, \count_qbhlock_err[4]~25 , count_qbhlock_err[4]~25, timing, 1
instance = comp, \count_qbhlock_err[0] , count_qbhlock_err[0], timing, 1
instance = comp, \count_qbhlock_err[1]~11 , count_qbhlock_err[1]~11, timing, 1
instance = comp, \count_qbhlock_err[1] , count_qbhlock_err[1], timing, 1
instance = comp, \count_qbhlock_err[2]~13 , count_qbhlock_err[2]~13, timing, 1
instance = comp, \count_qbhlock_err[2] , count_qbhlock_err[2], timing, 1
instance = comp, \count_qbhlock_err[3]~15 , count_qbhlock_err[3]~15, timing, 1
instance = comp, \count_qbhlock_err[3] , count_qbhlock_err[3], timing, 1
instance = comp, \count_qbhlock_err[4]~17 , count_qbhlock_err[4]~17, timing, 1
instance = comp, \count_qbhlock_err[4] , count_qbhlock_err[4], timing, 1
instance = comp, \count_qbhlock_err[5]~19 , count_qbhlock_err[5]~19, timing, 1
instance = comp, \count_qbhlock_err[5] , count_qbhlock_err[5], timing, 1
instance = comp, \count_qbhlock_err[6]~21 , count_qbhlock_err[6]~21, timing, 1
instance = comp, \count_qbhlock_err[6] , count_qbhlock_err[6], timing, 1
instance = comp, \count_qbhlock_err[7]~23 , count_qbhlock_err[7]~23, timing, 1
instance = comp, \count_qbhlock_err[7] , count_qbhlock_err[7], timing, 1
instance = comp, \qbhlock_err_flag~0 , qbhlock_err_flag~0, timing, 1
instance = comp, \qbhlock_err_flag~2 , qbhlock_err_flag~2, timing, 1
instance = comp, \qbhlock_err_flag~3 , qbhlock_err_flag~3, timing, 1
instance = comp, \clk_in~inputclkctrl , clk_in~inputclkctrl, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[0]~26 , RED_LASER_Inst1|redlgt_tcount_reg[0]~26, timing, 1
instance = comp, \RED_LASER_Inst1|Add1~20 , RED_LASER_Inst1|Add1~20, timing, 1
instance = comp, \RED_LASER_Inst1|Add1~22 , RED_LASER_Inst1|Add1~22, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg~5 , RED_LASER_Inst1|redlgt_offcount_reg~5, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[8]~1 , RED_LASER_Inst1|redlgt_offcount_reg[8]~1, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[11] , RED_LASER_Inst1|redlgt_offcount_reg[11], timing, 1
instance = comp, \RED_LASER_Inst1|Add1~24 , RED_LASER_Inst1|Add1~24, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg~7 , RED_LASER_Inst1|redlgt_offcount_reg~7, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[12] , RED_LASER_Inst1|redlgt_offcount_reg[12], timing, 1
instance = comp, \RED_LASER_Inst1|Add1~26 , RED_LASER_Inst1|Add1~26, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg~11 , RED_LASER_Inst1|redlgt_offcount_reg~11, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[13] , RED_LASER_Inst1|redlgt_offcount_reg[13], timing, 1
instance = comp, \RED_LASER_Inst1|Add1~28 , RED_LASER_Inst1|Add1~28, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[14]~10 , RED_LASER_Inst1|redlgt_offcount_reg[14]~10, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[14] , RED_LASER_Inst1|redlgt_offcount_reg[14], timing, 1
instance = comp, \RED_LASER_Inst1|Add1~30 , RED_LASER_Inst1|Add1~30, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[15]~9 , RED_LASER_Inst1|redlgt_offcount_reg[15]~9, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[15] , RED_LASER_Inst1|redlgt_offcount_reg[15], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_req_flag~0 , RED_LASER_Inst1|redlgt_req_flag~0, timing, 1
instance = comp, \RED_LASER_Inst1|Add1~0 , RED_LASER_Inst1|Add1~0, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg~17 , RED_LASER_Inst1|redlgt_offcount_reg~17, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[0] , RED_LASER_Inst1|redlgt_offcount_reg[0], timing, 1
instance = comp, \RED_LASER_Inst1|Add1~2 , RED_LASER_Inst1|Add1~2, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg~16 , RED_LASER_Inst1|redlgt_offcount_reg~16, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[1] , RED_LASER_Inst1|redlgt_offcount_reg[1], timing, 1
instance = comp, \RED_LASER_Inst1|Add1~4 , RED_LASER_Inst1|Add1~4, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg~15 , RED_LASER_Inst1|redlgt_offcount_reg~15, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[2] , RED_LASER_Inst1|redlgt_offcount_reg[2], timing, 1
instance = comp, \RED_LASER_Inst1|Add1~6 , RED_LASER_Inst1|Add1~6, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg~14 , RED_LASER_Inst1|redlgt_offcount_reg~14, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[3] , RED_LASER_Inst1|redlgt_offcount_reg[3], timing, 1
instance = comp, \RED_LASER_Inst1|Add1~8 , RED_LASER_Inst1|Add1~8, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg~13 , RED_LASER_Inst1|redlgt_offcount_reg~13, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[4] , RED_LASER_Inst1|redlgt_offcount_reg[4], timing, 1
instance = comp, \RED_LASER_Inst1|Add1~10 , RED_LASER_Inst1|Add1~10, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg~12 , RED_LASER_Inst1|redlgt_offcount_reg~12, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[5] , RED_LASER_Inst1|redlgt_offcount_reg[5], timing, 1
instance = comp, \RED_LASER_Inst1|Add1~12 , RED_LASER_Inst1|Add1~12, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg~2 , RED_LASER_Inst1|redlgt_offcount_reg~2, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[6] , RED_LASER_Inst1|redlgt_offcount_reg[6], timing, 1
instance = comp, \RED_LASER_Inst1|Add1~14 , RED_LASER_Inst1|Add1~14, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg~0 , RED_LASER_Inst1|redlgt_offcount_reg~0, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[7] , RED_LASER_Inst1|redlgt_offcount_reg[7], timing, 1
instance = comp, \RED_LASER_Inst1|Add1~16 , RED_LASER_Inst1|Add1~16, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg~3 , RED_LASER_Inst1|redlgt_offcount_reg~3, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[8] , RED_LASER_Inst1|redlgt_offcount_reg[8], timing, 1
instance = comp, \RED_LASER_Inst1|Add1~18 , RED_LASER_Inst1|Add1~18, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg~4 , RED_LASER_Inst1|redlgt_offcount_reg~4, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[9] , RED_LASER_Inst1|redlgt_offcount_reg[9], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg~6 , RED_LASER_Inst1|redlgt_offcount_reg~6, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[10] , RED_LASER_Inst1|redlgt_offcount_reg[10], timing, 1
instance = comp, \RED_LASER_Inst1|LessThan1~0 , RED_LASER_Inst1|LessThan1~0, timing, 1
instance = comp, \RED_LASER_Inst1|LessThan1~1 , RED_LASER_Inst1|LessThan1~1, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_offcount_reg[14]~8 , RED_LASER_Inst1|redlgt_offcount_reg[14]~8, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[0] , RED_LASER_Inst1|redlgt_tcount_reg[0], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[1]~28 , RED_LASER_Inst1|redlgt_tcount_reg[1]~28, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[1] , RED_LASER_Inst1|redlgt_tcount_reg[1], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[2]~30 , RED_LASER_Inst1|redlgt_tcount_reg[2]~30, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[2] , RED_LASER_Inst1|redlgt_tcount_reg[2], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[3]~32 , RED_LASER_Inst1|redlgt_tcount_reg[3]~32, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[3] , RED_LASER_Inst1|redlgt_tcount_reg[3], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[4]~34 , RED_LASER_Inst1|redlgt_tcount_reg[4]~34, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[4] , RED_LASER_Inst1|redlgt_tcount_reg[4], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[5]~36 , RED_LASER_Inst1|redlgt_tcount_reg[5]~36, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[5] , RED_LASER_Inst1|redlgt_tcount_reg[5], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[6]~38 , RED_LASER_Inst1|redlgt_tcount_reg[6]~38, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[6] , RED_LASER_Inst1|redlgt_tcount_reg[6], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[7]~40 , RED_LASER_Inst1|redlgt_tcount_reg[7]~40, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[7] , RED_LASER_Inst1|redlgt_tcount_reg[7], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[8]~42 , RED_LASER_Inst1|redlgt_tcount_reg[8]~42, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[8] , RED_LASER_Inst1|redlgt_tcount_reg[8], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[9]~44 , RED_LASER_Inst1|redlgt_tcount_reg[9]~44, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[9] , RED_LASER_Inst1|redlgt_tcount_reg[9], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[10]~46 , RED_LASER_Inst1|redlgt_tcount_reg[10]~46, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[10] , RED_LASER_Inst1|redlgt_tcount_reg[10], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[11]~48 , RED_LASER_Inst1|redlgt_tcount_reg[11]~48, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[11] , RED_LASER_Inst1|redlgt_tcount_reg[11], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[12]~50 , RED_LASER_Inst1|redlgt_tcount_reg[12]~50, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[12] , RED_LASER_Inst1|redlgt_tcount_reg[12], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[13]~52 , RED_LASER_Inst1|redlgt_tcount_reg[13]~52, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[13] , RED_LASER_Inst1|redlgt_tcount_reg[13], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[14]~54 , RED_LASER_Inst1|redlgt_tcount_reg[14]~54, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[14] , RED_LASER_Inst1|redlgt_tcount_reg[14], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[15]~56 , RED_LASER_Inst1|redlgt_tcount_reg[15]~56, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[15] , RED_LASER_Inst1|redlgt_tcount_reg[15], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[16]~58 , RED_LASER_Inst1|redlgt_tcount_reg[16]~58, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[16] , RED_LASER_Inst1|redlgt_tcount_reg[16], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[17]~60 , RED_LASER_Inst1|redlgt_tcount_reg[17]~60, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[17] , RED_LASER_Inst1|redlgt_tcount_reg[17], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[18]~62 , RED_LASER_Inst1|redlgt_tcount_reg[18]~62, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[18] , RED_LASER_Inst1|redlgt_tcount_reg[18], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[19]~64 , RED_LASER_Inst1|redlgt_tcount_reg[19]~64, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[19] , RED_LASER_Inst1|redlgt_tcount_reg[19], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[20]~66 , RED_LASER_Inst1|redlgt_tcount_reg[20]~66, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[20] , RED_LASER_Inst1|redlgt_tcount_reg[20], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[21]~68 , RED_LASER_Inst1|redlgt_tcount_reg[21]~68, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[21] , RED_LASER_Inst1|redlgt_tcount_reg[21], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[22]~70 , RED_LASER_Inst1|redlgt_tcount_reg[22]~70, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[22] , RED_LASER_Inst1|redlgt_tcount_reg[22], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[23]~72 , RED_LASER_Inst1|redlgt_tcount_reg[23]~72, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[23] , RED_LASER_Inst1|redlgt_tcount_reg[23], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[24]~74 , RED_LASER_Inst1|redlgt_tcount_reg[24]~74, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[24] , RED_LASER_Inst1|redlgt_tcount_reg[24], timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[25]~76 , RED_LASER_Inst1|redlgt_tcount_reg[25]~76, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_tcount_reg[25] , RED_LASER_Inst1|redlgt_tcount_reg[25], timing, 1
instance = comp, \RED_LASER_Inst1|LessThan0~0 , RED_LASER_Inst1|LessThan0~0, timing, 1
instance = comp, \RED_LASER_Inst1|LessThan0~1 , RED_LASER_Inst1|LessThan0~1, timing, 1
instance = comp, \RED_LASER_Inst1|LessThan0~2 , RED_LASER_Inst1|LessThan0~2, timing, 1
instance = comp, \RED_LASER_Inst1|LessThan0~3 , RED_LASER_Inst1|LessThan0~3, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_req_flag~1 , RED_LASER_Inst1|redlgt_req_flag~1, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_req_flag~2 , RED_LASER_Inst1|redlgt_req_flag~2, timing, 1
instance = comp, \RED_LASER_Inst1|redlgt_req_flag , RED_LASER_Inst1|redlgt_req_flag, timing, 1
instance = comp, \ctrl_reg[8] , ctrl_reg[8], timing, 1
instance = comp, \spi_ctrl_inst|rsdac_setpower_flag~0 , spi_ctrl_inst|rsdac_setpower_flag~0, timing, 1
instance = comp, \spi_ctrl_inst|rsdac_setpower_flag~2 , spi_ctrl_inst|rsdac_setpower_flag~2, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg[2] , spi_ctrl_inst|ccs_dacset_reg[2], timing, 1
instance = comp, \spi_ctrl_inst|rsdac_setpower_flag~1 , spi_ctrl_inst|rsdac_setpower_flag~1, timing, 1
instance = comp, \spi_ctrl_inst|rsdac_setpower_flag~3 , spi_ctrl_inst|rsdac_setpower_flag~3, timing, 1
instance = comp, \spi_ctrl_inst|rsdac_setpower_flag~4 , spi_ctrl_inst|rsdac_setpower_flag~4, timing, 1
instance = comp, \spi_ctrl_inst|rsdac_setpower_flag~5 , spi_ctrl_inst|rsdac_setpower_flag~5, timing, 1
instance = comp, \spi_ctrl_inst|rsdac_setpower_flag , spi_ctrl_inst|rsdac_setpower_flag, timing, 1
instance = comp, \ang_da_data~4 , ang_da_data~4, timing, 1
instance = comp, \ang_da_data[2] , ang_da_data[2], timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg~6 , spi_ctrl_inst|ccs_angdacset_reg~6, timing, 1
instance = comp, \spi_ctrl_inst|ccs_angdacset_reg[2] , spi_ctrl_inst|ccs_angdacset_reg[2], timing, 1
instance = comp, \spi_ctrl_inst|angdac_setpower_flag~1 , spi_ctrl_inst|angdac_setpower_flag~1, timing, 1
instance = comp, \spi_ctrl_inst|angdac_setpower_flag~2 , spi_ctrl_inst|angdac_setpower_flag~2, timing, 1
instance = comp, \spi_ctrl_inst|angdac_setpower_flag~0 , spi_ctrl_inst|angdac_setpower_flag~0, timing, 1
instance = comp, \spi_ctrl_inst|angdac_setpower_flag~3 , spi_ctrl_inst|angdac_setpower_flag~3, timing, 1
instance = comp, \spi_ctrl_inst|angdac_setpower_flag~4 , spi_ctrl_inst|angdac_setpower_flag~4, timing, 1
instance = comp, \spi_ctrl_inst|angdac_setpower_flag , spi_ctrl_inst|angdac_setpower_flag, timing, 1
instance = comp, \always41~0 , always41~0, timing, 1
instance = comp, \always41~1 , always41~1, timing, 1
instance = comp, \err_check_reg[15] , err_check_reg[15], timing, 1
instance = comp, \Add74~0 , Add74~0, timing, 1
instance = comp, \Add74~22 , Add74~22, timing, 1
instance = comp, \count_mpiog_d[0]~1 , count_mpiog_d[0]~1, timing, 1
instance = comp, \count_mpiog_d[0] , count_mpiog_d[0], timing, 1
instance = comp, \Add74~2 , Add74~2, timing, 1
instance = comp, \Add74~10 , Add74~10, timing, 1
instance = comp, \count_mpiog_d[1] , count_mpiog_d[1], timing, 1
instance = comp, \Add74~4 , Add74~4, timing, 1
instance = comp, \Add74~9 , Add74~9, timing, 1
instance = comp, \count_mpiog_d[2] , count_mpiog_d[2], timing, 1
instance = comp, \Add74~6 , Add74~6, timing, 1
instance = comp, \Add74~8 , Add74~8, timing, 1
instance = comp, \count_mpiog_d[3] , count_mpiog_d[3], timing, 1
instance = comp, \Add74~11 , Add74~11, timing, 1
instance = comp, \Add74~16 , Add74~16, timing, 1
instance = comp, \count_mpiog_d[4] , count_mpiog_d[4], timing, 1
instance = comp, \Add74~13 , Add74~13, timing, 1
instance = comp, \Add74~15 , Add74~15, timing, 1
instance = comp, \count_mpiog_d[5] , count_mpiog_d[5], timing, 1
instance = comp, \Add74~17 , Add74~17, timing, 1
instance = comp, \count_mpiog_d[6]~2 , count_mpiog_d[6]~2, timing, 1
instance = comp, \count_mpiog_d[6] , count_mpiog_d[6], timing, 1
instance = comp, \Add74~19 , Add74~19, timing, 1
instance = comp, \Add74~21 , Add74~21, timing, 1
instance = comp, \count_mpiog_d[7] , count_mpiog_d[7], timing, 1
instance = comp, \LessThan82~0 , LessThan82~0, timing, 1
instance = comp, \LessThan82~1 , LessThan82~1, timing, 1
instance = comp, \mpiog_dcyc_flag~0 , mpiog_dcyc_flag~0, timing, 1
instance = comp, \mpiog_dcyc_flag~clkctrl , mpiog_dcyc_flag~clkctrl, timing, 1
instance = comp, \mpwr_iog_i~input , mpwr_iog_i~input, timing, 1
instance = comp, \mpiog_reg~0 , mpiog_reg~0, timing, 1
instance = comp, \mpiog_regr~feeder , mpiog_regr~feeder, timing, 1
instance = comp, \count_mpiog_derr[0]~8 , count_mpiog_derr[0]~8, timing, 1
instance = comp, \count_mpiog_d[0]~0 , count_mpiog_d[0]~0, timing, 1
instance = comp, \count_mpiog_derr[0] , count_mpiog_derr[0], timing, 1
instance = comp, \count_mpiog_derr[1]~10 , count_mpiog_derr[1]~10, timing, 1
instance = comp, \count_mpiog_derr[1] , count_mpiog_derr[1], timing, 1
instance = comp, \count_mpiog_derr[2]~12 , count_mpiog_derr[2]~12, timing, 1
instance = comp, \count_mpiog_derr[2] , count_mpiog_derr[2], timing, 1
instance = comp, \count_mpiog_derr[3]~14 , count_mpiog_derr[3]~14, timing, 1
instance = comp, \count_mpiog_derr[3] , count_mpiog_derr[3], timing, 1
instance = comp, \LessThan80~1 , LessThan80~1, timing, 1
instance = comp, \count_mpiog_derr[4]~16 , count_mpiog_derr[4]~16, timing, 1
instance = comp, \count_mpiog_derr[4] , count_mpiog_derr[4], timing, 1
instance = comp, \count_mpiog_derr[5]~18 , count_mpiog_derr[5]~18, timing, 1
instance = comp, \count_mpiog_derr[5] , count_mpiog_derr[5], timing, 1
instance = comp, \count_mpiog_derr[6]~20 , count_mpiog_derr[6]~20, timing, 1
instance = comp, \count_mpiog_derr[6] , count_mpiog_derr[6], timing, 1
instance = comp, \count_mpiog_derr[7]~22 , count_mpiog_derr[7]~22, timing, 1
instance = comp, \count_mpiog_derr[7] , count_mpiog_derr[7], timing, 1
instance = comp, \LessThan80~0 , LessThan80~0, timing, 1
instance = comp, \LessThan80~2 , LessThan80~2, timing, 1
instance = comp, \count_mpiog[0]~8 , count_mpiog[0]~8, timing, 1
instance = comp, \LessThan83~0 , LessThan83~0, timing, 1
instance = comp, \count_mpiog_err[4]~12 , count_mpiog_err[4]~12, timing, 1
instance = comp, \count_mpiog[0] , count_mpiog[0], timing, 1
instance = comp, \count_mpiog[1]~10 , count_mpiog[1]~10, timing, 1
instance = comp, \count_mpiog[1] , count_mpiog[1], timing, 1
instance = comp, \count_mpiog[2]~12 , count_mpiog[2]~12, timing, 1
instance = comp, \count_mpiog[2] , count_mpiog[2], timing, 1
instance = comp, \count_mpiog[3]~14 , count_mpiog[3]~14, timing, 1
instance = comp, \count_mpiog[3] , count_mpiog[3], timing, 1
instance = comp, \count_mpiog[4]~16 , count_mpiog[4]~16, timing, 1
instance = comp, \count_mpiog[4] , count_mpiog[4], timing, 1
instance = comp, \count_mpiog[5]~18 , count_mpiog[5]~18, timing, 1
instance = comp, \count_mpiog[5] , count_mpiog[5], timing, 1
instance = comp, \count_mpiog[6]~20 , count_mpiog[6]~20, timing, 1
instance = comp, \count_mpiog[6] , count_mpiog[6], timing, 1
instance = comp, \count_mpiog[7]~22 , count_mpiog[7]~22, timing, 1
instance = comp, \count_mpiog[7] , count_mpiog[7], timing, 1
instance = comp, \count_mpiog_err[0]~8 , count_mpiog_err[0]~8, timing, 1
instance = comp, \LessThan84~0 , LessThan84~0, timing, 1
instance = comp, \LessThan84~1 , LessThan84~1, timing, 1
instance = comp, \count_mpiog_err[4]~13 , count_mpiog_err[4]~13, timing, 1
instance = comp, \count_mpiog_err[0] , count_mpiog_err[0], timing, 1
instance = comp, \count_mpiog_err[1]~10 , count_mpiog_err[1]~10, timing, 1
instance = comp, \count_mpiog_err[1] , count_mpiog_err[1], timing, 1
instance = comp, \count_mpiog_err[2]~14 , count_mpiog_err[2]~14, timing, 1
instance = comp, \count_mpiog_err[2] , count_mpiog_err[2], timing, 1
instance = comp, \count_mpiog_err[3]~16 , count_mpiog_err[3]~16, timing, 1
instance = comp, \count_mpiog_err[3] , count_mpiog_err[3], timing, 1
instance = comp, \count_mpiog_err[4]~18 , count_mpiog_err[4]~18, timing, 1
instance = comp, \count_mpiog_err[4] , count_mpiog_err[4], timing, 1
instance = comp, \count_mpiog_err[5]~20 , count_mpiog_err[5]~20, timing, 1
instance = comp, \count_mpiog_err[5] , count_mpiog_err[5], timing, 1
instance = comp, \count_mpiog_err[6]~22 , count_mpiog_err[6]~22, timing, 1
instance = comp, \count_mpiog_err[6] , count_mpiog_err[6], timing, 1
instance = comp, \count_mpiog_err[7]~24 , count_mpiog_err[7]~24, timing, 1
instance = comp, \count_mpiog_err[7] , count_mpiog_err[7], timing, 1
instance = comp, \mpiog_err_flag~0 , mpiog_err_flag~0, timing, 1
instance = comp, \mpiog_err_flag~1 , mpiog_err_flag~1, timing, 1
instance = comp, \mpiog_err_flag~2 , mpiog_err_flag~2, timing, 1
instance = comp, \mpiog_err_flag~3 , mpiog_err_flag~3, timing, 1
instance = comp, \wmt_detect_inst|count_err_num[0]~8 , wmt_detect_inst|count_err_num[0]~8, timing, 1
instance = comp, \wmt_sig_i~input , wmt_sig_i~input, timing, 1
instance = comp, \io_sta[9] , io_sta[9], timing, 1
instance = comp, \wmt_detect_inst|wmt_sigrr , wmt_detect_inst|wmt_sigrr, timing, 1
instance = comp, \ctrl_reg[0] , ctrl_reg[0], timing, 1
instance = comp, \wmt_detect_inst|always2~0 , wmt_detect_inst|always2~0, timing, 1
instance = comp, \wmt_detect_inst|wmt_current_state.WMT_IDLE , wmt_detect_inst|wmt_current_state.WMT_IDLE, timing, 1
instance = comp, \wmt_detect_inst|wmt_next_state.WMT_COUNTL~3 , wmt_detect_inst|wmt_next_state.WMT_COUNTL~3, timing, 1
instance = comp, \wmt_detect_inst|wmt_next_state.WMT_COUNTL~2 , wmt_detect_inst|wmt_next_state.WMT_COUNTL~2, timing, 1
instance = comp, \wmt_detect_inst|wmt_next_state.WMT_COUNTL~4 , wmt_detect_inst|wmt_next_state.WMT_COUNTL~4, timing, 1
instance = comp, \wmt_detect_inst|wmt_current_state.WMT_COUNTL , wmt_detect_inst|wmt_current_state.WMT_COUNTL, timing, 1
instance = comp, \wmt_detect_inst|wmt_next_state.WMT_CYC_FINISHED~0 , wmt_detect_inst|wmt_next_state.WMT_CYC_FINISHED~0, timing, 1
instance = comp, \wmt_detect_inst|wmt_current_state.WMT_CYC_FINISHED , wmt_detect_inst|wmt_current_state.WMT_CYC_FINISHED, timing, 1
instance = comp, \wmt_detect_inst|wmt_next_state.WMT_COUNTH~0 , wmt_detect_inst|wmt_next_state.WMT_COUNTH~0, timing, 1
instance = comp, \wmt_detect_inst|wmt_next_state.WMT_COUNTH~1 , wmt_detect_inst|wmt_next_state.WMT_COUNTH~1, timing, 1
instance = comp, \wmt_detect_inst|wmt_current_state.WMT_COUNTH , wmt_detect_inst|wmt_current_state.WMT_COUNTH, timing, 1
instance = comp, \wmt_detect_inst|Add0~26 , wmt_detect_inst|Add0~26, timing, 1
instance = comp, \wmt_detect_inst|count_wmt_idle~0 , wmt_detect_inst|count_wmt_idle~0, timing, 1
instance = comp, \wmt_detect_inst|Add0~0 , wmt_detect_inst|Add0~0, timing, 1
instance = comp, \wmt_detect_inst|Selector82~0 , wmt_detect_inst|Selector82~0, timing, 1
instance = comp, \wmt_detect_inst|count_wmt_idle[0] , wmt_detect_inst|count_wmt_idle[0], timing, 1
instance = comp, \wmt_detect_inst|Add0~2 , wmt_detect_inst|Add0~2, timing, 1
instance = comp, \wmt_detect_inst|Selector81~0 , wmt_detect_inst|Selector81~0, timing, 1
instance = comp, \wmt_detect_inst|count_wmt_idle[1] , wmt_detect_inst|count_wmt_idle[1], timing, 1
instance = comp, \wmt_detect_inst|Add0~4 , wmt_detect_inst|Add0~4, timing, 1
instance = comp, \wmt_detect_inst|Selector80~0 , wmt_detect_inst|Selector80~0, timing, 1
instance = comp, \wmt_detect_inst|count_wmt_idle[2] , wmt_detect_inst|count_wmt_idle[2], timing, 1
instance = comp, \wmt_detect_inst|Add0~6 , wmt_detect_inst|Add0~6, timing, 1
instance = comp, \wmt_detect_inst|Selector79~0 , wmt_detect_inst|Selector79~0, timing, 1
instance = comp, \wmt_detect_inst|count_wmt_idle[3] , wmt_detect_inst|count_wmt_idle[3], timing, 1
instance = comp, \wmt_detect_inst|Add0~8 , wmt_detect_inst|Add0~8, timing, 1
instance = comp, \wmt_detect_inst|Selector78~0 , wmt_detect_inst|Selector78~0, timing, 1
instance = comp, \wmt_detect_inst|count_wmt_idle[4] , wmt_detect_inst|count_wmt_idle[4], timing, 1
instance = comp, \wmt_detect_inst|Add0~10 , wmt_detect_inst|Add0~10, timing, 1
instance = comp, \wmt_detect_inst|Selector77~0 , wmt_detect_inst|Selector77~0, timing, 1
instance = comp, \wmt_detect_inst|count_wmt_idle[5] , wmt_detect_inst|count_wmt_idle[5], timing, 1
instance = comp, \wmt_detect_inst|Add0~12 , wmt_detect_inst|Add0~12, timing, 1
instance = comp, \wmt_detect_inst|Selector76~0 , wmt_detect_inst|Selector76~0, timing, 1
instance = comp, \wmt_detect_inst|count_wmt_idle[6] , wmt_detect_inst|count_wmt_idle[6], timing, 1
instance = comp, \wmt_detect_inst|Add0~14 , wmt_detect_inst|Add0~14, timing, 1
instance = comp, \wmt_detect_inst|Selector75~0 , wmt_detect_inst|Selector75~0, timing, 1
instance = comp, \wmt_detect_inst|count_wmt_idle[7] , wmt_detect_inst|count_wmt_idle[7], timing, 1
instance = comp, \wmt_detect_inst|Add0~16 , wmt_detect_inst|Add0~16, timing, 1
instance = comp, \wmt_detect_inst|Selector74~0 , wmt_detect_inst|Selector74~0, timing, 1
instance = comp, \wmt_detect_inst|count_wmt_idle[8] , wmt_detect_inst|count_wmt_idle[8], timing, 1
instance = comp, \wmt_detect_inst|Add0~18 , wmt_detect_inst|Add0~18, timing, 1
instance = comp, \wmt_detect_inst|Selector73~0 , wmt_detect_inst|Selector73~0, timing, 1
instance = comp, \wmt_detect_inst|count_wmt_idle[9] , wmt_detect_inst|count_wmt_idle[9], timing, 1
instance = comp, \wmt_detect_inst|Add0~20 , wmt_detect_inst|Add0~20, timing, 1
instance = comp, \wmt_detect_inst|Selector72~0 , wmt_detect_inst|Selector72~0, timing, 1
instance = comp, \wmt_detect_inst|count_wmt_idle[10] , wmt_detect_inst|count_wmt_idle[10], timing, 1
instance = comp, \wmt_detect_inst|Add0~22 , wmt_detect_inst|Add0~22, timing, 1
instance = comp, \wmt_detect_inst|Selector71~0 , wmt_detect_inst|Selector71~0, timing, 1
instance = comp, \wmt_detect_inst|count_wmt_idle[11] , wmt_detect_inst|count_wmt_idle[11], timing, 1
instance = comp, \wmt_detect_inst|Add0~24 , wmt_detect_inst|Add0~24, timing, 1
instance = comp, \wmt_detect_inst|Selector70~0 , wmt_detect_inst|Selector70~0, timing, 1
instance = comp, \wmt_detect_inst|count_wmt_idle[12] , wmt_detect_inst|count_wmt_idle[12], timing, 1
instance = comp, \wmt_detect_inst|Add0~27 , wmt_detect_inst|Add0~27, timing, 1
instance = comp, \wmt_detect_inst|Selector69~0 , wmt_detect_inst|Selector69~0, timing, 1
instance = comp, \wmt_detect_inst|count_wmt_idle[13] , wmt_detect_inst|count_wmt_idle[13], timing, 1
instance = comp, \wmt_detect_inst|Add0~29 , wmt_detect_inst|Add0~29, timing, 1
instance = comp, \wmt_detect_inst|Selector68~0 , wmt_detect_inst|Selector68~0, timing, 1
instance = comp, \wmt_detect_inst|count_wmt_idle[14] , wmt_detect_inst|count_wmt_idle[14], timing, 1
instance = comp, \wmt_detect_inst|Add0~31 , wmt_detect_inst|Add0~31, timing, 1
instance = comp, \wmt_detect_inst|Selector67~0 , wmt_detect_inst|Selector67~0, timing, 1
instance = comp, \wmt_detect_inst|count_wmt_idle[15] , wmt_detect_inst|count_wmt_idle[15], timing, 1
instance = comp, \wmt_detect_inst|LessThan0~1 , wmt_detect_inst|LessThan0~1, timing, 1
instance = comp, \wmt_detect_inst|LessThan0~0 , wmt_detect_inst|LessThan0~0, timing, 1
instance = comp, \wmt_detect_inst|LessThan0~2 , wmt_detect_inst|LessThan0~2, timing, 1
instance = comp, \wmt_detect_inst|LessThan0~3 , wmt_detect_inst|LessThan0~3, timing, 1
instance = comp, \wmt_detect_inst|Selector66~8 , wmt_detect_inst|Selector66~8, timing, 1
instance = comp, \wmt_detect_inst|Add1~0 , wmt_detect_inst|Add1~0, timing, 1
instance = comp, \wmt_detect_inst|period_reg[2]~0 , wmt_detect_inst|period_reg[2]~0, timing, 1
instance = comp, \wmt_detect_inst|Selector49~0 , wmt_detect_inst|Selector49~0, timing, 1
instance = comp, \wmt_detect_inst|count_period[0] , wmt_detect_inst|count_period[0], timing, 1
instance = comp, \wmt_detect_inst|Add1~2 , wmt_detect_inst|Add1~2, timing, 1
instance = comp, \wmt_detect_inst|Selector48~0 , wmt_detect_inst|Selector48~0, timing, 1
instance = comp, \wmt_detect_inst|count_period[1] , wmt_detect_inst|count_period[1], timing, 1
instance = comp, \wmt_detect_inst|Add1~4 , wmt_detect_inst|Add1~4, timing, 1
instance = comp, \wmt_detect_inst|Selector47~0 , wmt_detect_inst|Selector47~0, timing, 1
instance = comp, \wmt_detect_inst|count_period[2] , wmt_detect_inst|count_period[2], timing, 1
instance = comp, \wmt_detect_inst|Add1~6 , wmt_detect_inst|Add1~6, timing, 1
instance = comp, \wmt_detect_inst|Selector46~0 , wmt_detect_inst|Selector46~0, timing, 1
instance = comp, \wmt_detect_inst|count_period[3] , wmt_detect_inst|count_period[3], timing, 1
instance = comp, \wmt_detect_inst|Add1~8 , wmt_detect_inst|Add1~8, timing, 1
instance = comp, \wmt_detect_inst|Selector45~0 , wmt_detect_inst|Selector45~0, timing, 1
instance = comp, \wmt_detect_inst|count_period[4] , wmt_detect_inst|count_period[4], timing, 1
instance = comp, \wmt_detect_inst|Add1~10 , wmt_detect_inst|Add1~10, timing, 1
instance = comp, \wmt_detect_inst|Selector44~0 , wmt_detect_inst|Selector44~0, timing, 1
instance = comp, \wmt_detect_inst|count_period[5] , wmt_detect_inst|count_period[5], timing, 1
instance = comp, \wmt_detect_inst|Add1~12 , wmt_detect_inst|Add1~12, timing, 1
instance = comp, \wmt_detect_inst|Selector43~0 , wmt_detect_inst|Selector43~0, timing, 1
instance = comp, \wmt_detect_inst|count_period[6] , wmt_detect_inst|count_period[6], timing, 1
instance = comp, \wmt_detect_inst|Add1~14 , wmt_detect_inst|Add1~14, timing, 1
instance = comp, \wmt_detect_inst|Selector42~0 , wmt_detect_inst|Selector42~0, timing, 1
instance = comp, \wmt_detect_inst|count_period[7] , wmt_detect_inst|count_period[7], timing, 1
instance = comp, \wmt_detect_inst|Add1~16 , wmt_detect_inst|Add1~16, timing, 1
instance = comp, \wmt_detect_inst|Selector41~0 , wmt_detect_inst|Selector41~0, timing, 1
instance = comp, \wmt_detect_inst|count_period[8] , wmt_detect_inst|count_period[8], timing, 1
instance = comp, \wmt_detect_inst|Add1~18 , wmt_detect_inst|Add1~18, timing, 1
instance = comp, \wmt_detect_inst|Selector40~0 , wmt_detect_inst|Selector40~0, timing, 1
instance = comp, \wmt_detect_inst|count_period[9] , wmt_detect_inst|count_period[9], timing, 1
instance = comp, \wmt_detect_inst|Add1~20 , wmt_detect_inst|Add1~20, timing, 1
instance = comp, \wmt_detect_inst|Selector39~0 , wmt_detect_inst|Selector39~0, timing, 1
instance = comp, \wmt_detect_inst|count_period[10] , wmt_detect_inst|count_period[10], timing, 1
instance = comp, \wmt_detect_inst|Add1~22 , wmt_detect_inst|Add1~22, timing, 1
instance = comp, \wmt_detect_inst|Selector38~0 , wmt_detect_inst|Selector38~0, timing, 1
instance = comp, \wmt_detect_inst|count_period[11] , wmt_detect_inst|count_period[11], timing, 1
instance = comp, \wmt_detect_inst|Add1~24 , wmt_detect_inst|Add1~24, timing, 1
instance = comp, \wmt_detect_inst|Selector37~0 , wmt_detect_inst|Selector37~0, timing, 1
instance = comp, \wmt_detect_inst|count_period[12] , wmt_detect_inst|count_period[12], timing, 1
instance = comp, \wmt_detect_inst|Add1~26 , wmt_detect_inst|Add1~26, timing, 1
instance = comp, \wmt_detect_inst|Selector36~0 , wmt_detect_inst|Selector36~0, timing, 1
instance = comp, \wmt_detect_inst|count_period[13] , wmt_detect_inst|count_period[13], timing, 1
instance = comp, \wmt_detect_inst|Add1~28 , wmt_detect_inst|Add1~28, timing, 1
instance = comp, \wmt_detect_inst|Selector35~0 , wmt_detect_inst|Selector35~0, timing, 1
instance = comp, \wmt_detect_inst|count_period[14] , wmt_detect_inst|count_period[14], timing, 1
instance = comp, \wmt_detect_inst|LessThan1~0 , wmt_detect_inst|LessThan1~0, timing, 1
instance = comp, \wmt_detect_inst|LessThan1~1 , wmt_detect_inst|LessThan1~1, timing, 1
instance = comp, \wmt_detect_inst|LessThan1~2 , wmt_detect_inst|LessThan1~2, timing, 1
instance = comp, \wmt_detect_inst|Add1~30 , wmt_detect_inst|Add1~30, timing, 1
instance = comp, \wmt_detect_inst|Selector34~0 , wmt_detect_inst|Selector34~0, timing, 1
instance = comp, \wmt_detect_inst|count_period[15] , wmt_detect_inst|count_period[15], timing, 1
instance = comp, \wmt_detect_inst|LessThan1~3 , wmt_detect_inst|LessThan1~3, timing, 1
instance = comp, \wmt_detect_inst|Selector66~10 , wmt_detect_inst|Selector66~10, timing, 1
instance = comp, \wmt_detect_inst|wmt_cyc_flag , wmt_detect_inst|wmt_cyc_flag, timing, 1
instance = comp, \wmt_detect_inst|count_cyc_num[0]~8 , wmt_detect_inst|count_cyc_num[0]~8, timing, 1
instance = comp, \wmt_detect_inst|count_cyc_num[0] , wmt_detect_inst|count_cyc_num[0], timing, 1
instance = comp, \wmt_detect_inst|count_cyc_num[1]~10 , wmt_detect_inst|count_cyc_num[1]~10, timing, 1
instance = comp, \wmt_detect_inst|count_cyc_num[1] , wmt_detect_inst|count_cyc_num[1], timing, 1
instance = comp, \wmt_detect_inst|count_cyc_num[2]~12 , wmt_detect_inst|count_cyc_num[2]~12, timing, 1
instance = comp, \wmt_detect_inst|count_cyc_num[2] , wmt_detect_inst|count_cyc_num[2], timing, 1
instance = comp, \wmt_detect_inst|count_cyc_num[3]~14 , wmt_detect_inst|count_cyc_num[3]~14, timing, 1
instance = comp, \wmt_detect_inst|count_cyc_num[3] , wmt_detect_inst|count_cyc_num[3], timing, 1
instance = comp, \wmt_detect_inst|LessThan2~0 , wmt_detect_inst|LessThan2~0, timing, 1
instance = comp, \wmt_detect_inst|count_cyc_num[4]~16 , wmt_detect_inst|count_cyc_num[4]~16, timing, 1
instance = comp, \wmt_detect_inst|count_cyc_num[4] , wmt_detect_inst|count_cyc_num[4], timing, 1
instance = comp, \wmt_detect_inst|count_cyc_num[5]~18 , wmt_detect_inst|count_cyc_num[5]~18, timing, 1
instance = comp, \wmt_detect_inst|count_cyc_num[5] , wmt_detect_inst|count_cyc_num[5], timing, 1
instance = comp, \wmt_detect_inst|count_cyc_num[6]~20 , wmt_detect_inst|count_cyc_num[6]~20, timing, 1
instance = comp, \wmt_detect_inst|count_cyc_num[6] , wmt_detect_inst|count_cyc_num[6], timing, 1
instance = comp, \wmt_detect_inst|count_cyc_num[7]~22 , wmt_detect_inst|count_cyc_num[7]~22, timing, 1
instance = comp, \wmt_detect_inst|count_cyc_num[7] , wmt_detect_inst|count_cyc_num[7], timing, 1
instance = comp, \wmt_detect_inst|count_err_num[7]~16 , wmt_detect_inst|count_err_num[7]~16, timing, 1
instance = comp, \wmt_detect_inst|count_err_num[7]~17 , wmt_detect_inst|count_err_num[7]~17, timing, 1
instance = comp, \wmt_detect_inst|Selector2~0 , wmt_detect_inst|Selector2~0, timing, 1
instance = comp, \wmt_detect_inst|period_reg[15] , wmt_detect_inst|period_reg[15], timing, 1
instance = comp, \wmt_pdcount_max[15]~4 , wmt_pdcount_max[15]~4, timing, 1
instance = comp, \wmt_pdcount_max[15] , wmt_pdcount_max[15], timing, 1
instance = comp, \wmt_detect_inst|Selector3~0 , wmt_detect_inst|Selector3~0, timing, 1
instance = comp, \wmt_detect_inst|period_reg[14] , wmt_detect_inst|period_reg[14], timing, 1
instance = comp, \wmt_pdcount_max[14]~5 , wmt_pdcount_max[14]~5, timing, 1
instance = comp, \wmt_pdcount_max[14] , wmt_pdcount_max[14], timing, 1
instance = comp, \wmt_pdcount_max[13]~6 , wmt_pdcount_max[13]~6, timing, 1
instance = comp, \wmt_pdcount_max[13] , wmt_pdcount_max[13], timing, 1
instance = comp, \wmt_detect_inst|Selector4~0 , wmt_detect_inst|Selector4~0, timing, 1
instance = comp, \wmt_detect_inst|period_reg[13] , wmt_detect_inst|period_reg[13], timing, 1
instance = comp, \wmt_pdcount_max[12]~feeder , wmt_pdcount_max[12]~feeder, timing, 1
instance = comp, \wmt_pdcount_max[12] , wmt_pdcount_max[12], timing, 1
instance = comp, \wmt_detect_inst|Selector5~0 , wmt_detect_inst|Selector5~0, timing, 1
instance = comp, \wmt_detect_inst|period_reg[12] , wmt_detect_inst|period_reg[12], timing, 1
instance = comp, \wmt_pdcount_max[11] , wmt_pdcount_max[11], timing, 1
instance = comp, \wmt_detect_inst|Selector6~0 , wmt_detect_inst|Selector6~0, timing, 1
instance = comp, \wmt_detect_inst|period_reg[11] , wmt_detect_inst|period_reg[11], timing, 1
instance = comp, \wmt_detect_inst|Selector7~0 , wmt_detect_inst|Selector7~0, timing, 1
instance = comp, \wmt_detect_inst|period_reg[10] , wmt_detect_inst|period_reg[10], timing, 1
instance = comp, \wmt_pdcount_max[10] , wmt_pdcount_max[10], timing, 1
instance = comp, \wmt_pdcount_max[9] , wmt_pdcount_max[9], timing, 1
instance = comp, \wmt_detect_inst|Selector8~0 , wmt_detect_inst|Selector8~0, timing, 1
instance = comp, \wmt_detect_inst|period_reg[9] , wmt_detect_inst|period_reg[9], timing, 1
instance = comp, \wmt_pdcount_max[8]~7 , wmt_pdcount_max[8]~7, timing, 1
instance = comp, \wmt_pdcount_max[8] , wmt_pdcount_max[8], timing, 1
instance = comp, \wmt_detect_inst|Selector9~0 , wmt_detect_inst|Selector9~0, timing, 1
instance = comp, \wmt_detect_inst|period_reg[8] , wmt_detect_inst|period_reg[8], timing, 1
instance = comp, \wmt_detect_inst|Selector10~0 , wmt_detect_inst|Selector10~0, timing, 1
instance = comp, \wmt_detect_inst|period_reg[7] , wmt_detect_inst|period_reg[7], timing, 1
instance = comp, \wmt_pdcount_max[7]~8 , wmt_pdcount_max[7]~8, timing, 1
instance = comp, \wmt_pdcount_max[7] , wmt_pdcount_max[7], timing, 1
instance = comp, \wmt_detect_inst|Selector11~0 , wmt_detect_inst|Selector11~0, timing, 1
instance = comp, \wmt_detect_inst|period_reg[6] , wmt_detect_inst|period_reg[6], timing, 1
instance = comp, \wmt_pdcount_max[6] , wmt_pdcount_max[6], timing, 1
instance = comp, \wmt_detect_inst|Selector12~0 , wmt_detect_inst|Selector12~0, timing, 1
instance = comp, \wmt_detect_inst|period_reg[5] , wmt_detect_inst|period_reg[5], timing, 1
instance = comp, \wmt_pdcount_max[5]~9 , wmt_pdcount_max[5]~9, timing, 1
instance = comp, \wmt_pdcount_max[5] , wmt_pdcount_max[5], timing, 1
instance = comp, \wmt_detect_inst|Selector13~0 , wmt_detect_inst|Selector13~0, timing, 1
instance = comp, \wmt_detect_inst|period_reg[4] , wmt_detect_inst|period_reg[4], timing, 1
instance = comp, \wmt_pdcount_max[4] , wmt_pdcount_max[4], timing, 1
instance = comp, \wmt_pdcount_max[3]~10 , wmt_pdcount_max[3]~10, timing, 1
instance = comp, \wmt_pdcount_max[3] , wmt_pdcount_max[3], timing, 1
instance = comp, \wmt_detect_inst|Selector14~0 , wmt_detect_inst|Selector14~0, timing, 1
instance = comp, \wmt_detect_inst|period_reg[3] , wmt_detect_inst|period_reg[3], timing, 1
instance = comp, \wmt_pdcount_max[2] , wmt_pdcount_max[2], timing, 1
instance = comp, \wmt_detect_inst|Selector15~0 , wmt_detect_inst|Selector15~0, timing, 1
instance = comp, \wmt_detect_inst|period_reg[2] , wmt_detect_inst|period_reg[2], timing, 1
instance = comp, \wmt_pdcount_max[1]~feeder , wmt_pdcount_max[1]~feeder, timing, 1
instance = comp, \wmt_pdcount_max[1] , wmt_pdcount_max[1], timing, 1
instance = comp, \wmt_detect_inst|Selector16~0 , wmt_detect_inst|Selector16~0, timing, 1
instance = comp, \wmt_detect_inst|period_reg[1] , wmt_detect_inst|period_reg[1], timing, 1
instance = comp, \wmt_pdcount_max[0] , wmt_pdcount_max[0], timing, 1
instance = comp, \wmt_detect_inst|Selector17~0 , wmt_detect_inst|Selector17~0, timing, 1
instance = comp, \wmt_detect_inst|period_reg[0] , wmt_detect_inst|period_reg[0], timing, 1
instance = comp, \wmt_detect_inst|LessThan3~1 , wmt_detect_inst|LessThan3~1, timing, 1
instance = comp, \wmt_detect_inst|LessThan3~3 , wmt_detect_inst|LessThan3~3, timing, 1
instance = comp, \wmt_detect_inst|LessThan3~5 , wmt_detect_inst|LessThan3~5, timing, 1
instance = comp, \wmt_detect_inst|LessThan3~7 , wmt_detect_inst|LessThan3~7, timing, 1
instance = comp, \wmt_detect_inst|LessThan3~9 , wmt_detect_inst|LessThan3~9, timing, 1
instance = comp, \wmt_detect_inst|LessThan3~11 , wmt_detect_inst|LessThan3~11, timing, 1
instance = comp, \wmt_detect_inst|LessThan3~13 , wmt_detect_inst|LessThan3~13, timing, 1
instance = comp, \wmt_detect_inst|LessThan3~15 , wmt_detect_inst|LessThan3~15, timing, 1
instance = comp, \wmt_detect_inst|LessThan3~17 , wmt_detect_inst|LessThan3~17, timing, 1
instance = comp, \wmt_detect_inst|LessThan3~19 , wmt_detect_inst|LessThan3~19, timing, 1
instance = comp, \wmt_detect_inst|LessThan3~21 , wmt_detect_inst|LessThan3~21, timing, 1
instance = comp, \wmt_detect_inst|LessThan3~23 , wmt_detect_inst|LessThan3~23, timing, 1
instance = comp, \wmt_detect_inst|LessThan3~25 , wmt_detect_inst|LessThan3~25, timing, 1
instance = comp, \wmt_detect_inst|LessThan3~27 , wmt_detect_inst|LessThan3~27, timing, 1
instance = comp, \wmt_detect_inst|LessThan3~29 , wmt_detect_inst|LessThan3~29, timing, 1
instance = comp, \wmt_detect_inst|LessThan3~30 , wmt_detect_inst|LessThan3~30, timing, 1
instance = comp, \wmt_detect_inst|wmt_duty_max[0]~0 , wmt_detect_inst|wmt_duty_max[0]~0, timing, 1
instance = comp, \wmt_detect_inst|wmt_duty_max[1]~2 , wmt_detect_inst|wmt_duty_max[1]~2, timing, 1
instance = comp, \wmt_detect_inst|wmt_duty_max[2]~4 , wmt_detect_inst|wmt_duty_max[2]~4, timing, 1
instance = comp, \wmt_detect_inst|wmt_duty_max[3]~6 , wmt_detect_inst|wmt_duty_max[3]~6, timing, 1
instance = comp, \wmt_detect_inst|wmt_duty_max[4]~8 , wmt_detect_inst|wmt_duty_max[4]~8, timing, 1
instance = comp, \wmt_detect_inst|wmt_duty_max[5]~10 , wmt_detect_inst|wmt_duty_max[5]~10, timing, 1
instance = comp, \wmt_detect_inst|wmt_duty_max[6]~12 , wmt_detect_inst|wmt_duty_max[6]~12, timing, 1
instance = comp, \wmt_detect_inst|wmt_duty_max[7]~14 , wmt_detect_inst|wmt_duty_max[7]~14, timing, 1
instance = comp, \wmt_detect_inst|wmt_duty_max[8]~16 , wmt_detect_inst|wmt_duty_max[8]~16, timing, 1
instance = comp, \wmt_detect_inst|wmt_duty_max[9]~18 , wmt_detect_inst|wmt_duty_max[9]~18, timing, 1
instance = comp, \wmt_detect_inst|wmt_duty_max[10]~20 , wmt_detect_inst|wmt_duty_max[10]~20, timing, 1
instance = comp, \wmt_detect_inst|wmt_duty_max[11]~22 , wmt_detect_inst|wmt_duty_max[11]~22, timing, 1
instance = comp, \wmt_detect_inst|wmt_duty_max[12]~24 , wmt_detect_inst|wmt_duty_max[12]~24, timing, 1
instance = comp, \wmt_detect_inst|wmt_duty_max[13]~26 , wmt_detect_inst|wmt_duty_max[13]~26, timing, 1
instance = comp, \wmt_detect_inst|wmt_duty_max[14]~28 , wmt_detect_inst|wmt_duty_max[14]~28, timing, 1
instance = comp, \wmt_detect_inst|wmt_duty_max[15]~30 , wmt_detect_inst|wmt_duty_max[15]~30, timing, 1
instance = comp, \wmt_detect_inst|Selector66~9 , wmt_detect_inst|Selector66~9, timing, 1
instance = comp, \wmt_detect_inst|Add2~0 , wmt_detect_inst|Add2~0, timing, 1
instance = comp, \wmt_detect_inst|Selector65~0 , wmt_detect_inst|Selector65~0, timing, 1
instance = comp, \wmt_detect_inst|Selector65~1 , wmt_detect_inst|Selector65~1, timing, 1
instance = comp, \wmt_detect_inst|count_periodh[0] , wmt_detect_inst|count_periodh[0], timing, 1
instance = comp, \wmt_detect_inst|Add2~2 , wmt_detect_inst|Add2~2, timing, 1
instance = comp, \wmt_detect_inst|Selector50~0 , wmt_detect_inst|Selector50~0, timing, 1
instance = comp, \wmt_detect_inst|Selector64~0 , wmt_detect_inst|Selector64~0, timing, 1
instance = comp, \wmt_detect_inst|count_periodh[1] , wmt_detect_inst|count_periodh[1], timing, 1
instance = comp, \wmt_detect_inst|Add2~4 , wmt_detect_inst|Add2~4, timing, 1
instance = comp, \wmt_detect_inst|Selector63~0 , wmt_detect_inst|Selector63~0, timing, 1
instance = comp, \wmt_detect_inst|count_periodh[2] , wmt_detect_inst|count_periodh[2], timing, 1
instance = comp, \wmt_detect_inst|Add2~6 , wmt_detect_inst|Add2~6, timing, 1
instance = comp, \wmt_detect_inst|Selector62~0 , wmt_detect_inst|Selector62~0, timing, 1
instance = comp, \wmt_detect_inst|count_periodh[3] , wmt_detect_inst|count_periodh[3], timing, 1
instance = comp, \wmt_detect_inst|Add2~8 , wmt_detect_inst|Add2~8, timing, 1
instance = comp, \wmt_detect_inst|Selector61~0 , wmt_detect_inst|Selector61~0, timing, 1
instance = comp, \wmt_detect_inst|count_periodh[4] , wmt_detect_inst|count_periodh[4], timing, 1
instance = comp, \wmt_detect_inst|Add2~10 , wmt_detect_inst|Add2~10, timing, 1
instance = comp, \wmt_detect_inst|Selector60~0 , wmt_detect_inst|Selector60~0, timing, 1
instance = comp, \wmt_detect_inst|count_periodh[5] , wmt_detect_inst|count_periodh[5], timing, 1
instance = comp, \wmt_detect_inst|Add2~12 , wmt_detect_inst|Add2~12, timing, 1
instance = comp, \wmt_detect_inst|Selector59~0 , wmt_detect_inst|Selector59~0, timing, 1
instance = comp, \wmt_detect_inst|count_periodh[6] , wmt_detect_inst|count_periodh[6], timing, 1
instance = comp, \wmt_detect_inst|Add2~14 , wmt_detect_inst|Add2~14, timing, 1
instance = comp, \wmt_detect_inst|Selector58~0 , wmt_detect_inst|Selector58~0, timing, 1
instance = comp, \wmt_detect_inst|count_periodh[7] , wmt_detect_inst|count_periodh[7], timing, 1
instance = comp, \wmt_detect_inst|Add2~16 , wmt_detect_inst|Add2~16, timing, 1
instance = comp, \wmt_detect_inst|Selector57~0 , wmt_detect_inst|Selector57~0, timing, 1
instance = comp, \wmt_detect_inst|count_periodh[8] , wmt_detect_inst|count_periodh[8], timing, 1
instance = comp, \wmt_detect_inst|Add2~18 , wmt_detect_inst|Add2~18, timing, 1
instance = comp, \wmt_detect_inst|Selector56~0 , wmt_detect_inst|Selector56~0, timing, 1
instance = comp, \wmt_detect_inst|count_periodh[9] , wmt_detect_inst|count_periodh[9], timing, 1
instance = comp, \wmt_detect_inst|Add2~20 , wmt_detect_inst|Add2~20, timing, 1
instance = comp, \wmt_detect_inst|Selector55~0 , wmt_detect_inst|Selector55~0, timing, 1
instance = comp, \wmt_detect_inst|count_periodh[10] , wmt_detect_inst|count_periodh[10], timing, 1
instance = comp, \wmt_detect_inst|Add2~22 , wmt_detect_inst|Add2~22, timing, 1
instance = comp, \wmt_detect_inst|Selector54~0 , wmt_detect_inst|Selector54~0, timing, 1
instance = comp, \wmt_detect_inst|count_periodh[11] , wmt_detect_inst|count_periodh[11], timing, 1
instance = comp, \wmt_detect_inst|Add2~24 , wmt_detect_inst|Add2~24, timing, 1
instance = comp, \wmt_detect_inst|Selector53~0 , wmt_detect_inst|Selector53~0, timing, 1
instance = comp, \wmt_detect_inst|count_periodh[12] , wmt_detect_inst|count_periodh[12], timing, 1
instance = comp, \wmt_detect_inst|Add2~26 , wmt_detect_inst|Add2~26, timing, 1
instance = comp, \wmt_detect_inst|Selector52~0 , wmt_detect_inst|Selector52~0, timing, 1
instance = comp, \wmt_detect_inst|count_periodh[13] , wmt_detect_inst|count_periodh[13], timing, 1
instance = comp, \wmt_detect_inst|Add2~28 , wmt_detect_inst|Add2~28, timing, 1
instance = comp, \wmt_detect_inst|Selector51~0 , wmt_detect_inst|Selector51~0, timing, 1
instance = comp, \wmt_detect_inst|count_periodh[14] , wmt_detect_inst|count_periodh[14], timing, 1
instance = comp, \wmt_detect_inst|Add2~30 , wmt_detect_inst|Add2~30, timing, 1
instance = comp, \wmt_detect_inst|Selector50~1 , wmt_detect_inst|Selector50~1, timing, 1
instance = comp, \wmt_detect_inst|count_periodh[15] , wmt_detect_inst|count_periodh[15], timing, 1
instance = comp, \wmt_detect_inst|Selector18~0 , wmt_detect_inst|Selector18~0, timing, 1
instance = comp, \wmt_detect_inst|periodh_reg[15] , wmt_detect_inst|periodh_reg[15], timing, 1
instance = comp, \wmt_detect_inst|Selector19~0 , wmt_detect_inst|Selector19~0, timing, 1
instance = comp, \wmt_detect_inst|periodh_reg[14] , wmt_detect_inst|periodh_reg[14], timing, 1
instance = comp, \wmt_detect_inst|Selector20~0 , wmt_detect_inst|Selector20~0, timing, 1
instance = comp, \wmt_detect_inst|periodh_reg[13] , wmt_detect_inst|periodh_reg[13], timing, 1
instance = comp, \wmt_detect_inst|Selector21~0 , wmt_detect_inst|Selector21~0, timing, 1
instance = comp, \wmt_detect_inst|periodh_reg[12] , wmt_detect_inst|periodh_reg[12], timing, 1
instance = comp, \wmt_detect_inst|Selector22~0 , wmt_detect_inst|Selector22~0, timing, 1
instance = comp, \wmt_detect_inst|periodh_reg[11] , wmt_detect_inst|periodh_reg[11], timing, 1
instance = comp, \wmt_detect_inst|Selector23~0 , wmt_detect_inst|Selector23~0, timing, 1
instance = comp, \wmt_detect_inst|periodh_reg[10] , wmt_detect_inst|periodh_reg[10], timing, 1
instance = comp, \wmt_detect_inst|Selector24~0 , wmt_detect_inst|Selector24~0, timing, 1
instance = comp, \wmt_detect_inst|periodh_reg[9] , wmt_detect_inst|periodh_reg[9], timing, 1
instance = comp, \wmt_detect_inst|Selector25~0 , wmt_detect_inst|Selector25~0, timing, 1
instance = comp, \wmt_detect_inst|periodh_reg[8] , wmt_detect_inst|periodh_reg[8], timing, 1
instance = comp, \wmt_detect_inst|Selector26~0 , wmt_detect_inst|Selector26~0, timing, 1
instance = comp, \wmt_detect_inst|periodh_reg[7] , wmt_detect_inst|periodh_reg[7], timing, 1
instance = comp, \wmt_detect_inst|Selector27~0 , wmt_detect_inst|Selector27~0, timing, 1
instance = comp, \wmt_detect_inst|periodh_reg[6] , wmt_detect_inst|periodh_reg[6], timing, 1
instance = comp, \wmt_detect_inst|Selector28~0 , wmt_detect_inst|Selector28~0, timing, 1
instance = comp, \wmt_detect_inst|periodh_reg[5] , wmt_detect_inst|periodh_reg[5], timing, 1
instance = comp, \wmt_detect_inst|Selector29~0 , wmt_detect_inst|Selector29~0, timing, 1
instance = comp, \wmt_detect_inst|periodh_reg[4] , wmt_detect_inst|periodh_reg[4], timing, 1
instance = comp, \wmt_detect_inst|Selector30~0 , wmt_detect_inst|Selector30~0, timing, 1
instance = comp, \wmt_detect_inst|periodh_reg[3] , wmt_detect_inst|periodh_reg[3], timing, 1
instance = comp, \wmt_detect_inst|Selector31~0 , wmt_detect_inst|Selector31~0, timing, 1
instance = comp, \wmt_detect_inst|periodh_reg[2] , wmt_detect_inst|periodh_reg[2], timing, 1
instance = comp, \wmt_detect_inst|Selector32~0 , wmt_detect_inst|Selector32~0, timing, 1
instance = comp, \wmt_detect_inst|periodh_reg[1] , wmt_detect_inst|periodh_reg[1], timing, 1
instance = comp, \wmt_detect_inst|Selector33~0 , wmt_detect_inst|Selector33~0, timing, 1
instance = comp, \wmt_detect_inst|periodh_reg[0] , wmt_detect_inst|periodh_reg[0], timing, 1
instance = comp, \wmt_detect_inst|LessThan5~1 , wmt_detect_inst|LessThan5~1, timing, 1
instance = comp, \wmt_detect_inst|LessThan5~3 , wmt_detect_inst|LessThan5~3, timing, 1
instance = comp, \wmt_detect_inst|LessThan5~5 , wmt_detect_inst|LessThan5~5, timing, 1
instance = comp, \wmt_detect_inst|LessThan5~7 , wmt_detect_inst|LessThan5~7, timing, 1
instance = comp, \wmt_detect_inst|LessThan5~9 , wmt_detect_inst|LessThan5~9, timing, 1
instance = comp, \wmt_detect_inst|LessThan5~11 , wmt_detect_inst|LessThan5~11, timing, 1
instance = comp, \wmt_detect_inst|LessThan5~13 , wmt_detect_inst|LessThan5~13, timing, 1
instance = comp, \wmt_detect_inst|LessThan5~15 , wmt_detect_inst|LessThan5~15, timing, 1
instance = comp, \wmt_detect_inst|LessThan5~17 , wmt_detect_inst|LessThan5~17, timing, 1
instance = comp, \wmt_detect_inst|LessThan5~19 , wmt_detect_inst|LessThan5~19, timing, 1
instance = comp, \wmt_detect_inst|LessThan5~21 , wmt_detect_inst|LessThan5~21, timing, 1
instance = comp, \wmt_detect_inst|LessThan5~23 , wmt_detect_inst|LessThan5~23, timing, 1
instance = comp, \wmt_detect_inst|LessThan5~25 , wmt_detect_inst|LessThan5~25, timing, 1
instance = comp, \wmt_detect_inst|LessThan5~27 , wmt_detect_inst|LessThan5~27, timing, 1
instance = comp, \wmt_detect_inst|LessThan5~29 , wmt_detect_inst|LessThan5~29, timing, 1
instance = comp, \wmt_detect_inst|LessThan5~30 , wmt_detect_inst|LessThan5~30, timing, 1
instance = comp, \wmt_detect_inst|LessThan6~1 , wmt_detect_inst|LessThan6~1, timing, 1
instance = comp, \wmt_detect_inst|LessThan6~3 , wmt_detect_inst|LessThan6~3, timing, 1
instance = comp, \wmt_detect_inst|LessThan6~5 , wmt_detect_inst|LessThan6~5, timing, 1
instance = comp, \wmt_detect_inst|LessThan6~7 , wmt_detect_inst|LessThan6~7, timing, 1
instance = comp, \wmt_detect_inst|LessThan6~9 , wmt_detect_inst|LessThan6~9, timing, 1
instance = comp, \wmt_detect_inst|LessThan6~11 , wmt_detect_inst|LessThan6~11, timing, 1
instance = comp, \wmt_detect_inst|LessThan6~13 , wmt_detect_inst|LessThan6~13, timing, 1
instance = comp, \wmt_detect_inst|LessThan6~15 , wmt_detect_inst|LessThan6~15, timing, 1
instance = comp, \wmt_detect_inst|LessThan6~17 , wmt_detect_inst|LessThan6~17, timing, 1
instance = comp, \wmt_detect_inst|LessThan6~19 , wmt_detect_inst|LessThan6~19, timing, 1
instance = comp, \wmt_detect_inst|LessThan6~21 , wmt_detect_inst|LessThan6~21, timing, 1
instance = comp, \wmt_detect_inst|LessThan6~23 , wmt_detect_inst|LessThan6~23, timing, 1
instance = comp, \wmt_detect_inst|LessThan6~24 , wmt_detect_inst|LessThan6~24, timing, 1
instance = comp, \wmt_detect_inst|LessThan6~26 , wmt_detect_inst|LessThan6~26, timing, 1
instance = comp, \wmt_pdcount_min[15]~4 , wmt_pdcount_min[15]~4, timing, 1
instance = comp, \wmt_pdcount_min[15] , wmt_pdcount_min[15], timing, 1
instance = comp, \wmt_pdcount_min[14] , wmt_pdcount_min[14], timing, 1
instance = comp, \wmt_pdcount_min[13] , wmt_pdcount_min[13], timing, 1
instance = comp, \wmt_pdcount_min[12] , wmt_pdcount_min[12], timing, 1
instance = comp, \wmt_pdcount_min[11] , wmt_pdcount_min[11], timing, 1
instance = comp, \wmt_pdcount_min[10] , wmt_pdcount_min[10], timing, 1
instance = comp, \wmt_pdcount_min[9] , wmt_pdcount_min[9], timing, 1
instance = comp, \wmt_pdcount_min[8] , wmt_pdcount_min[8], timing, 1
instance = comp, \wmt_pdcount_min[7]~5 , wmt_pdcount_min[7]~5, timing, 1
instance = comp, \wmt_pdcount_min[7] , wmt_pdcount_min[7], timing, 1
instance = comp, \wmt_pdcount_min[6]~6 , wmt_pdcount_min[6]~6, timing, 1
instance = comp, \wmt_pdcount_min[6] , wmt_pdcount_min[6], timing, 1
instance = comp, \wmt_pdcount_min[5] , wmt_pdcount_min[5], timing, 1
instance = comp, \wmt_pdcount_min[4] , wmt_pdcount_min[4], timing, 1
instance = comp, \wmt_pdcount_min[3]~7 , wmt_pdcount_min[3]~7, timing, 1
instance = comp, \wmt_pdcount_min[3] , wmt_pdcount_min[3], timing, 1
instance = comp, \wmt_pdcount_min[2] , wmt_pdcount_min[2], timing, 1
instance = comp, \wmt_pdcount_min[1] , wmt_pdcount_min[1], timing, 1
instance = comp, \wmt_pdcount_min[0] , wmt_pdcount_min[0], timing, 1
instance = comp, \wmt_detect_inst|LessThan4~1 , wmt_detect_inst|LessThan4~1, timing, 1
instance = comp, \wmt_detect_inst|LessThan4~3 , wmt_detect_inst|LessThan4~3, timing, 1
instance = comp, \wmt_detect_inst|LessThan4~5 , wmt_detect_inst|LessThan4~5, timing, 1
instance = comp, \wmt_detect_inst|LessThan4~7 , wmt_detect_inst|LessThan4~7, timing, 1
instance = comp, \wmt_detect_inst|LessThan4~9 , wmt_detect_inst|LessThan4~9, timing, 1
instance = comp, \wmt_detect_inst|LessThan4~11 , wmt_detect_inst|LessThan4~11, timing, 1
instance = comp, \wmt_detect_inst|LessThan4~13 , wmt_detect_inst|LessThan4~13, timing, 1
instance = comp, \wmt_detect_inst|LessThan4~15 , wmt_detect_inst|LessThan4~15, timing, 1
instance = comp, \wmt_detect_inst|LessThan4~17 , wmt_detect_inst|LessThan4~17, timing, 1
instance = comp, \wmt_detect_inst|LessThan4~19 , wmt_detect_inst|LessThan4~19, timing, 1
instance = comp, \wmt_detect_inst|LessThan4~21 , wmt_detect_inst|LessThan4~21, timing, 1
instance = comp, \wmt_detect_inst|LessThan4~23 , wmt_detect_inst|LessThan4~23, timing, 1
instance = comp, \wmt_detect_inst|LessThan4~25 , wmt_detect_inst|LessThan4~25, timing, 1
instance = comp, \wmt_detect_inst|LessThan4~27 , wmt_detect_inst|LessThan4~27, timing, 1
instance = comp, \wmt_detect_inst|LessThan4~29 , wmt_detect_inst|LessThan4~29, timing, 1
instance = comp, \wmt_detect_inst|LessThan4~30 , wmt_detect_inst|LessThan4~30, timing, 1
instance = comp, \wmt_detect_inst|count_err_num[7]~18 , wmt_detect_inst|count_err_num[7]~18, timing, 1
instance = comp, \wmt_detect_inst|count_err_num[7]~19 , wmt_detect_inst|count_err_num[7]~19, timing, 1
instance = comp, \wmt_detect_inst|count_err_num[0] , wmt_detect_inst|count_err_num[0], timing, 1
instance = comp, \wmt_detect_inst|count_err_num[1]~10 , wmt_detect_inst|count_err_num[1]~10, timing, 1
instance = comp, \wmt_detect_inst|count_err_num[1] , wmt_detect_inst|count_err_num[1], timing, 1
instance = comp, \wmt_detect_inst|count_err_num[2]~12 , wmt_detect_inst|count_err_num[2]~12, timing, 1
instance = comp, \wmt_detect_inst|count_err_num[2] , wmt_detect_inst|count_err_num[2], timing, 1
instance = comp, \wmt_detect_inst|count_err_num[3]~14 , wmt_detect_inst|count_err_num[3]~14, timing, 1
instance = comp, \wmt_detect_inst|count_err_num[3] , wmt_detect_inst|count_err_num[3], timing, 1
instance = comp, \wmt_detect_inst|wmt_err_flag~0 , wmt_detect_inst|wmt_err_flag~0, timing, 1
instance = comp, \wmt_detect_inst|count_err_num[4]~20 , wmt_detect_inst|count_err_num[4]~20, timing, 1
instance = comp, \wmt_detect_inst|count_err_num[4] , wmt_detect_inst|count_err_num[4], timing, 1
instance = comp, \wmt_detect_inst|count_err_num[5]~22 , wmt_detect_inst|count_err_num[5]~22, timing, 1
instance = comp, \wmt_detect_inst|count_err_num[5] , wmt_detect_inst|count_err_num[5], timing, 1
instance = comp, \wmt_detect_inst|count_err_num[6]~24 , wmt_detect_inst|count_err_num[6]~24, timing, 1
instance = comp, \wmt_detect_inst|count_err_num[6] , wmt_detect_inst|count_err_num[6], timing, 1
instance = comp, \wmt_detect_inst|count_err_num[7]~26 , wmt_detect_inst|count_err_num[7]~26, timing, 1
instance = comp, \wmt_detect_inst|count_err_num[7] , wmt_detect_inst|count_err_num[7], timing, 1
instance = comp, \wmt_detect_inst|wmt_err_flag~1 , wmt_detect_inst|wmt_err_flag~1, timing, 1
instance = comp, \wmt_detect_inst|wmt_err_flag~2 , wmt_detect_inst|wmt_err_flag~2, timing, 1
instance = comp, \wmt_detect_inst|wmt_err_flag , wmt_detect_inst|wmt_err_flag, timing, 1
instance = comp, \err_check_reg[8] , err_check_reg[8], timing, 1
instance = comp, \error_code[8] , error_code[8], timing, 1
instance = comp, \Add0~4 , Add0~4, timing, 1
instance = comp, \count_250ns[2] , count_250ns[2], timing, 1
instance = comp, \Add0~6 , Add0~6, timing, 1
instance = comp, \count_250ns~0 , count_250ns~0, timing, 1
instance = comp, \count_250ns[3] , count_250ns[3], timing, 1
instance = comp, \Add0~8 , Add0~8, timing, 1
instance = comp, \count_250ns[4] , count_250ns[4], timing, 1
instance = comp, \Add0~10 , Add0~10, timing, 1
instance = comp, \count_250ns[5] , count_250ns[5], timing, 1
instance = comp, \Add0~12 , Add0~12, timing, 1
instance = comp, \count_250ns[6] , count_250ns[6], timing, 1
instance = comp, \Add0~14 , Add0~14, timing, 1
instance = comp, \count_250ns[7] , count_250ns[7], timing, 1
instance = comp, \Equal0~1 , Equal0~1, timing, 1
instance = comp, \Equal0~2 , Equal0~2, timing, 1
instance = comp, \clk_250ns~0 , clk_250ns~0, timing, 1
instance = comp, \clk_250ns~clkctrl , clk_250ns~clkctrl, timing, 1
instance = comp, \count_ccslim[0]~8 , count_ccslim[0]~8, timing, 1
instance = comp, \err_check_reg[9] , err_check_reg[9], timing, 1
instance = comp, \count_ccslim[3]~14 , count_ccslim[3]~14, timing, 1
instance = comp, \count_ccslim[4]~16 , count_ccslim[4]~16, timing, 1
instance = comp, \count_ccslim[4] , count_ccslim[4], timing, 1
instance = comp, \count_ccslim[5]~18 , count_ccslim[5]~18, timing, 1
instance = comp, \count_ccslim[5] , count_ccslim[5], timing, 1
instance = comp, \count_ccslim[6]~20 , count_ccslim[6]~20, timing, 1
instance = comp, \count_ccslim[6] , count_ccslim[6], timing, 1
instance = comp, \count_ccslim[7]~22 , count_ccslim[7]~22, timing, 1
instance = comp, \count_ccslim[7] , count_ccslim[7], timing, 1
instance = comp, \count_ccslim_err[3]~10 , count_ccslim_err[3]~10, timing, 1
instance = comp, \count_ccslim[0] , count_ccslim[0], timing, 1
instance = comp, \count_ccslim[1]~10 , count_ccslim[1]~10, timing, 1
instance = comp, \count_ccslim[1] , count_ccslim[1], timing, 1
instance = comp, \count_ccslim[2]~12 , count_ccslim[2]~12, timing, 1
instance = comp, \count_ccslim[2] , count_ccslim[2], timing, 1
instance = comp, \count_ccslim[3] , count_ccslim[3], timing, 1
instance = comp, \LessThan89~0 , LessThan89~0, timing, 1
instance = comp, \count_ccslim_err[0]~8 , count_ccslim_err[0]~8, timing, 1
instance = comp, \count_ccslim_err[1]~12 , count_ccslim_err[1]~12, timing, 1
instance = comp, \count_ccslim_err[2]~14 , count_ccslim_err[2]~14, timing, 1
instance = comp, \count_ccslim_err[2] , count_ccslim_err[2], timing, 1
instance = comp, \count_ccslim_err[3]~16 , count_ccslim_err[3]~16, timing, 1
instance = comp, \count_ccslim_err[3] , count_ccslim_err[3], timing, 1
instance = comp, \count_ccslim_err[4]~18 , count_ccslim_err[4]~18, timing, 1
instance = comp, \count_ccslim_err[4] , count_ccslim_err[4], timing, 1
instance = comp, \count_ccslim_err[5]~20 , count_ccslim_err[5]~20, timing, 1
instance = comp, \count_ccslim_err[5] , count_ccslim_err[5], timing, 1
instance = comp, \count_ccslim_err[6]~22 , count_ccslim_err[6]~22, timing, 1
instance = comp, \count_ccslim_err[6] , count_ccslim_err[6], timing, 1
instance = comp, \count_ccslim_err[7]~24 , count_ccslim_err[7]~24, timing, 1
instance = comp, \count_ccslim_err[7] , count_ccslim_err[7], timing, 1
instance = comp, \ccs_limerr_flag~1 , ccs_limerr_flag~1, timing, 1
instance = comp, \ccs_limerr1_i~input , ccs_limerr1_i~input, timing, 1
instance = comp, \ccs_limerr2_i~input , ccs_limerr2_i~input, timing, 1
instance = comp, \ccs_limerr_reg~feeder , ccs_limerr_reg~feeder, timing, 1
instance = comp, \count_ccslim_err[3]~11 , count_ccslim_err[3]~11, timing, 1
instance = comp, \count_ccslim_err[0] , count_ccslim_err[0], timing, 1
instance = comp, \count_ccslim_err[1] , count_ccslim_err[1], timing, 1
instance = comp, \ccs_limerr_flag~0 , ccs_limerr_flag~0, timing, 1
instance = comp, \ccs_limerr_flag~2 , ccs_limerr_flag~2, timing, 1
instance = comp, \ccs_limerr_flag~3 , ccs_limerr_flag~3, timing, 1
instance = comp, \total_power_limit[15]~2 , total_power_limit[15]~2, timing, 1
instance = comp, \total_power_limit[15] , total_power_limit[15], timing, 1
instance = comp, \nsamp_reg[4] , nsamp_reg[4], timing, 1
instance = comp, \dummy_str_count~7 , dummy_str_count~7, timing, 1
instance = comp, \dummy_str_count[0]~8 , dummy_str_count[0]~8, timing, 1
instance = comp, \dummy_str_count[0]~5 , dummy_str_count[0]~5, timing, 1
instance = comp, \dummy_str_count[0] , dummy_str_count[0], timing, 1
instance = comp, \nsamp_reg[6]~feeder , nsamp_reg[6]~feeder, timing, 1
instance = comp, \nsamp_reg[6] , nsamp_reg[6], timing, 1
instance = comp, \Selector152~1 , Selector152~1, timing, 1
instance = comp, \Selector152~2 , Selector152~2, timing, 1
instance = comp, \nsamp_reg[5]~3 , nsamp_reg[5]~3, timing, 1
instance = comp, \nsamp_reg[5] , nsamp_reg[5], timing, 1
instance = comp, \dummy_str_count~3 , dummy_str_count~3, timing, 1
instance = comp, \dummy_str_count[1] , dummy_str_count[1], timing, 1
instance = comp, \Add16~1 , Add16~1, timing, 1
instance = comp, \dummy_str_count~6 , dummy_str_count~6, timing, 1
instance = comp, \dummy_str_count[2] , dummy_str_count[2], timing, 1
instance = comp, \Add16~0 , Add16~0, timing, 1
instance = comp, \nsamp_reg[7] , nsamp_reg[7], timing, 1
instance = comp, \dummy_str_count~4 , dummy_str_count~4, timing, 1
instance = comp, \dummy_str_count[3] , dummy_str_count[3], timing, 1
instance = comp, \Equal27~0 , Equal27~0, timing, 1
instance = comp, \tlpw_isum_req~0 , tlpw_isum_req~0, timing, 1
instance = comp, \tlpw_next_sta.TLPW_JUDGE~0 , tlpw_next_sta.TLPW_JUDGE~0, timing, 1
instance = comp, \tlpw_current_sta.TLPW_JUDGE , tlpw_current_sta.TLPW_JUDGE, timing, 1
instance = comp, \tlpw_next_sta.TLPW_CALTHD~0 , tlpw_next_sta.TLPW_CALTHD~0, timing, 1
instance = comp, \tlpw_current_sta.TLPW_CALTHD , tlpw_current_sta.TLPW_CALTHD, timing, 1
instance = comp, \tlpw_next_sta.TLPW_FINISHED~0 , tlpw_next_sta.TLPW_FINISHED~0, timing, 1
instance = comp, \tlpw_current_sta.TLPW_FINISHED , tlpw_current_sta.TLPW_FINISHED, timing, 1
instance = comp, \tlpw_isum_en~0 , tlpw_isum_en~0, timing, 1
instance = comp, \tlpw_current_sta.TLPW_INIT~feeder , tlpw_current_sta.TLPW_INIT~feeder, timing, 1
instance = comp, \tlpw_current_sta.TLPW_INIT , tlpw_current_sta.TLPW_INIT, timing, 1
instance = comp, \tlpw_next_sta.TLPW_IDLE~0 , tlpw_next_sta.TLPW_IDLE~0, timing, 1
instance = comp, \tlpw_next_sta.TLPW_IDLE~1 , tlpw_next_sta.TLPW_IDLE~1, timing, 1
instance = comp, \tlpw_current_sta.TLPW_IDLE , tlpw_current_sta.TLPW_IDLE, timing, 1
instance = comp, \tlpw_next_sta.TLPW_ISUM~0 , tlpw_next_sta.TLPW_ISUM~0, timing, 1
instance = comp, \tlpw_current_sta.TLPW_ISUM , tlpw_current_sta.TLPW_ISUM, timing, 1
instance = comp, \tlpw_sum_reg~0 , tlpw_sum_reg~0, timing, 1
instance = comp, \Add107~0 , Add107~0, timing, 1
instance = comp, \Add107~2 , Add107~2, timing, 1
instance = comp, \Add107~4 , Add107~4, timing, 1
instance = comp, \Add107~6 , Add107~6, timing, 1
instance = comp, \Add107~8 , Add107~8, timing, 1
instance = comp, \Add107~10 , Add107~10, timing, 1
instance = comp, \Add107~12 , Add107~12, timing, 1
instance = comp, \Add107~14 , Add107~14, timing, 1
instance = comp, \Add107~16 , Add107~16, timing, 1
instance = comp, \Add107~18 , Add107~18, timing, 1
instance = comp, \Add107~20 , Add107~20, timing, 1
instance = comp, \Add107~22 , Add107~22, timing, 1
instance = comp, \Add107~24 , Add107~24, timing, 1
instance = comp, \Add108~0 , Add108~0, timing, 1
instance = comp, \Add108~2 , Add108~2, timing, 1
instance = comp, \Add108~4 , Add108~4, timing, 1
instance = comp, \Add108~6 , Add108~6, timing, 1
instance = comp, \Add108~8 , Add108~8, timing, 1
instance = comp, \Add108~10 , Add108~10, timing, 1
instance = comp, \Add108~12 , Add108~12, timing, 1
instance = comp, \Add108~14 , Add108~14, timing, 1
instance = comp, \Add108~16 , Add108~16, timing, 1
instance = comp, \Add108~18 , Add108~18, timing, 1
instance = comp, \Add108~20 , Add108~20, timing, 1
instance = comp, \Add108~22 , Add108~22, timing, 1
instance = comp, \Add108~24 , Add108~24, timing, 1
instance = comp, \Add109~0 , Add109~0, timing, 1
instance = comp, \Add109~2 , Add109~2, timing, 1
instance = comp, \Add109~4 , Add109~4, timing, 1
instance = comp, \Add109~6 , Add109~6, timing, 1
instance = comp, \Add109~8 , Add109~8, timing, 1
instance = comp, \Add109~10 , Add109~10, timing, 1
instance = comp, \Add109~12 , Add109~12, timing, 1
instance = comp, \Add109~14 , Add109~14, timing, 1
instance = comp, \Add109~16 , Add109~16, timing, 1
instance = comp, \Add109~18 , Add109~18, timing, 1
instance = comp, \Add109~20 , Add109~20, timing, 1
instance = comp, \Add109~22 , Add109~22, timing, 1
instance = comp, \Add109~24 , Add109~24, timing, 1
instance = comp, \Add109~26 , Add109~26, timing, 1
instance = comp, \Add110~0 , Add110~0, timing, 1
instance = comp, \Add110~2 , Add110~2, timing, 1
instance = comp, \Add110~4 , Add110~4, timing, 1
instance = comp, \Add110~6 , Add110~6, timing, 1
instance = comp, \Add110~8 , Add110~8, timing, 1
instance = comp, \Add110~10 , Add110~10, timing, 1
instance = comp, \Add110~12 , Add110~12, timing, 1
instance = comp, \Add110~14 , Add110~14, timing, 1
instance = comp, \Add110~16 , Add110~16, timing, 1
instance = comp, \Add110~18 , Add110~18, timing, 1
instance = comp, \Add110~20 , Add110~20, timing, 1
instance = comp, \Add110~22 , Add110~22, timing, 1
instance = comp, \Add110~24 , Add110~24, timing, 1
instance = comp, \Add111~0 , Add111~0, timing, 1
instance = comp, \Add111~2 , Add111~2, timing, 1
instance = comp, \Add111~4 , Add111~4, timing, 1
instance = comp, \Add111~6 , Add111~6, timing, 1
instance = comp, \Add111~8 , Add111~8, timing, 1
instance = comp, \Add111~10 , Add111~10, timing, 1
instance = comp, \Add111~12 , Add111~12, timing, 1
instance = comp, \Add111~14 , Add111~14, timing, 1
instance = comp, \Add111~16 , Add111~16, timing, 1
instance = comp, \Add111~18 , Add111~18, timing, 1
instance = comp, \Add111~20 , Add111~20, timing, 1
instance = comp, \Add111~22 , Add111~22, timing, 1
instance = comp, \Add111~24 , Add111~24, timing, 1
instance = comp, \Add111~26 , Add111~26, timing, 1
instance = comp, \Add111~28 , Add111~28, timing, 1
instance = comp, \tlpw_sum_reg~1 , tlpw_sum_reg~1, timing, 1
instance = comp, \tlpw_sum_reg[14]~_Duplicate_1 , tlpw_sum_reg[14]~_Duplicate_1, timing, 1
instance = comp, \total_power_limit[14] , total_power_limit[14], timing, 1
instance = comp, \tlpw_sum_reg~2 , tlpw_sum_reg~2, timing, 1
instance = comp, \tlpw_sum_reg~3 , tlpw_sum_reg~3, timing, 1
instance = comp, \tlpw_sum_reg[13]~_Duplicate_1 , tlpw_sum_reg[13]~_Duplicate_1, timing, 1
instance = comp, \total_power_limit[13]~feeder , total_power_limit[13]~feeder, timing, 1
instance = comp, \total_power_limit[13] , total_power_limit[13], timing, 1
instance = comp, \total_power_limit[12] , total_power_limit[12], timing, 1
instance = comp, \tlpw_sum_reg~4 , tlpw_sum_reg~4, timing, 1
instance = comp, \tlpw_sum_reg~5 , tlpw_sum_reg~5, timing, 1
instance = comp, \tlpw_sum_reg[12]~_Duplicate_1 , tlpw_sum_reg[12]~_Duplicate_1, timing, 1
instance = comp, \tlpw_sum_reg~6 , tlpw_sum_reg~6, timing, 1
instance = comp, \tlpw_sum_reg~7 , tlpw_sum_reg~7, timing, 1
instance = comp, \tlpw_sum_reg[11]~_Duplicate_1 , tlpw_sum_reg[11]~_Duplicate_1, timing, 1
instance = comp, \total_power_limit[11]~3 , total_power_limit[11]~3, timing, 1
instance = comp, \total_power_limit[11] , total_power_limit[11], timing, 1
instance = comp, \total_power_limit[10]~4 , total_power_limit[10]~4, timing, 1
instance = comp, \total_power_limit[10]~feeder , total_power_limit[10]~feeder, timing, 1
instance = comp, \total_power_limit[10] , total_power_limit[10], timing, 1
instance = comp, \tlpw_sum_reg~8 , tlpw_sum_reg~8, timing, 1
instance = comp, \tlpw_sum_reg~9 , tlpw_sum_reg~9, timing, 1
instance = comp, \tlpw_sum_reg[10]~_Duplicate_1 , tlpw_sum_reg[10]~_Duplicate_1, timing, 1
instance = comp, \total_power_limit[9]~5 , total_power_limit[9]~5, timing, 1
instance = comp, \total_power_limit[9] , total_power_limit[9], timing, 1
instance = comp, \tlpw_sum_reg~10 , tlpw_sum_reg~10, timing, 1
instance = comp, \tlpw_sum_reg~11 , tlpw_sum_reg~11, timing, 1
instance = comp, \tlpw_sum_reg[9]~_Duplicate_1 , tlpw_sum_reg[9]~_Duplicate_1, timing, 1
instance = comp, \tlpw_sum_reg~12 , tlpw_sum_reg~12, timing, 1
instance = comp, \tlpw_sum_reg~13 , tlpw_sum_reg~13, timing, 1
instance = comp, \tlpw_sum_reg[8]~_Duplicate_1 , tlpw_sum_reg[8]~_Duplicate_1, timing, 1
instance = comp, \total_power_limit[8]~6 , total_power_limit[8]~6, timing, 1
instance = comp, \total_power_limit[8] , total_power_limit[8], timing, 1
instance = comp, \total_power_limit[7]~7 , total_power_limit[7]~7, timing, 1
instance = comp, \total_power_limit[7] , total_power_limit[7], timing, 1
instance = comp, \tlpw_sum_reg~14 , tlpw_sum_reg~14, timing, 1
instance = comp, \tlpw_sum_reg~15 , tlpw_sum_reg~15, timing, 1
instance = comp, \tlpw_sum_reg[7]~_Duplicate_1 , tlpw_sum_reg[7]~_Duplicate_1, timing, 1
instance = comp, \total_power_limit[6]~8 , total_power_limit[6]~8, timing, 1
instance = comp, \total_power_limit[6] , total_power_limit[6], timing, 1
instance = comp, \tlpw_sum_reg~16 , tlpw_sum_reg~16, timing, 1
instance = comp, \tlpw_sum_reg~17 , tlpw_sum_reg~17, timing, 1
instance = comp, \tlpw_sum_reg[6]~_Duplicate_1 , tlpw_sum_reg[6]~_Duplicate_1, timing, 1
instance = comp, \tlpw_sum_reg~18 , tlpw_sum_reg~18, timing, 1
instance = comp, \tlpw_sum_reg~19 , tlpw_sum_reg~19, timing, 1
instance = comp, \tlpw_sum_reg[5]~_Duplicate_1 , tlpw_sum_reg[5]~_Duplicate_1, timing, 1
instance = comp, \total_power_limit[5]~9 , total_power_limit[5]~9, timing, 1
instance = comp, \total_power_limit[5] , total_power_limit[5], timing, 1
instance = comp, \total_power_limit[4]~10 , total_power_limit[4]~10, timing, 1
instance = comp, \total_power_limit[4] , total_power_limit[4], timing, 1
instance = comp, \tlpw_sum_reg~20 , tlpw_sum_reg~20, timing, 1
instance = comp, \tlpw_sum_reg~21 , tlpw_sum_reg~21, timing, 1
instance = comp, \tlpw_sum_reg[4]~_Duplicate_1 , tlpw_sum_reg[4]~_Duplicate_1, timing, 1
instance = comp, \tlpw_sum_reg~22 , tlpw_sum_reg~22, timing, 1
instance = comp, \tlpw_sum_reg~23 , tlpw_sum_reg~23, timing, 1
instance = comp, \tlpw_sum_reg[3]~_Duplicate_1 , tlpw_sum_reg[3]~_Duplicate_1, timing, 1
instance = comp, \total_power_limit[3]~11 , total_power_limit[3]~11, timing, 1
instance = comp, \total_power_limit[3] , total_power_limit[3], timing, 1
instance = comp, \tlpw_sum_reg~24 , tlpw_sum_reg~24, timing, 1
instance = comp, \tlpw_sum_reg~25 , tlpw_sum_reg~25, timing, 1
instance = comp, \tlpw_sum_reg[2]~_Duplicate_1 , tlpw_sum_reg[2]~_Duplicate_1, timing, 1
instance = comp, \total_power_limit[2]~12 , total_power_limit[2]~12, timing, 1
instance = comp, \total_power_limit[2] , total_power_limit[2], timing, 1
instance = comp, \tlpw_sum_reg~26 , tlpw_sum_reg~26, timing, 1
instance = comp, \tlpw_sum_reg~27 , tlpw_sum_reg~27, timing, 1
instance = comp, \tlpw_sum_reg[1]~_Duplicate_1 , tlpw_sum_reg[1]~_Duplicate_1, timing, 1
instance = comp, \total_power_limit[1]~13 , total_power_limit[1]~13, timing, 1
instance = comp, \total_power_limit[1] , total_power_limit[1], timing, 1
instance = comp, \tlpw_sum_reg~28 , tlpw_sum_reg~28, timing, 1
instance = comp, \tlpw_sum_reg~29 , tlpw_sum_reg~29, timing, 1
instance = comp, \tlpw_sum_reg[0]~_Duplicate_1 , tlpw_sum_reg[0]~_Duplicate_1, timing, 1
instance = comp, \total_power_limit[0]~14 , total_power_limit[0]~14, timing, 1
instance = comp, \total_power_limit[0] , total_power_limit[0], timing, 1
instance = comp, \LessThan120~1 , LessThan120~1, timing, 1
instance = comp, \LessThan120~3 , LessThan120~3, timing, 1
instance = comp, \LessThan120~5 , LessThan120~5, timing, 1
instance = comp, \LessThan120~7 , LessThan120~7, timing, 1
instance = comp, \LessThan120~9 , LessThan120~9, timing, 1
instance = comp, \LessThan120~11 , LessThan120~11, timing, 1
instance = comp, \LessThan120~13 , LessThan120~13, timing, 1
instance = comp, \LessThan120~15 , LessThan120~15, timing, 1
instance = comp, \LessThan120~17 , LessThan120~17, timing, 1
instance = comp, \LessThan120~19 , LessThan120~19, timing, 1
instance = comp, \LessThan120~21 , LessThan120~21, timing, 1
instance = comp, \LessThan120~23 , LessThan120~23, timing, 1
instance = comp, \LessThan120~25 , LessThan120~25, timing, 1
instance = comp, \LessThan120~27 , LessThan120~27, timing, 1
instance = comp, \LessThan120~28 , LessThan120~28, timing, 1
instance = comp, \LessThan120~30 , LessThan120~30, timing, 1
instance = comp, \always61~0 , always61~0, timing, 1
instance = comp, \Selector188~0 , Selector188~0, timing, 1
instance = comp, \Selector189~0 , Selector189~0, timing, 1
instance = comp, \Selector190~0 , Selector190~0, timing, 1
instance = comp, \Selector191~0 , Selector191~0, timing, 1
instance = comp, \Selector192~0 , Selector192~0, timing, 1
instance = comp, \Selector193~0 , Selector193~0, timing, 1
instance = comp, \Selector194~0 , Selector194~0, timing, 1
instance = comp, \Selector195~0 , Selector195~0, timing, 1
instance = comp, \Selector196~0 , Selector196~0, timing, 1
instance = comp, \Selector197~0 , Selector197~0, timing, 1
instance = comp, \Selector198~0 , Selector198~0, timing, 1
instance = comp, \Selector199~0 , Selector199~0, timing, 1
instance = comp, \Selector200~0 , Selector200~0, timing, 1
instance = comp, \Selector201~0 , Selector201~0, timing, 1
instance = comp, \Selector202~0 , Selector202~0, timing, 1
instance = comp, \Selector203~0 , Selector203~0, timing, 1
instance = comp, \Selector204~0 , Selector204~0, timing, 1
instance = comp, \Selector205~0 , Selector205~0, timing, 1
instance = comp, \Selector206~0 , Selector206~0, timing, 1
instance = comp, \Selector207~0 , Selector207~0, timing, 1
instance = comp, \Selector208~0 , Selector208~0, timing, 1
instance = comp, \Selector209~0 , Selector209~0, timing, 1
instance = comp, \Selector210~0 , Selector210~0, timing, 1
instance = comp, \Selector211~0 , Selector211~0, timing, 1
instance = comp, \Selector212~0 , Selector212~0, timing, 1
instance = comp, \Selector213~0 , Selector213~0, timing, 1
instance = comp, \Selector214~0 , Selector214~0, timing, 1
instance = comp, \Selector215~0 , Selector215~0, timing, 1
instance = comp, \Selector216~0 , Selector216~0, timing, 1
instance = comp, \Selector217~0 , Selector217~0, timing, 1
instance = comp, \Selector218~0 , Selector218~0, timing, 1
instance = comp, \Selector219~0 , Selector219~0, timing, 1
instance = comp, \Selector220~0 , Selector220~0, timing, 1
instance = comp, \Selector221~0 , Selector221~0, timing, 1
instance = comp, \Selector222~0 , Selector222~0, timing, 1
instance = comp, \Selector223~0 , Selector223~0, timing, 1
instance = comp, \Selector224~0 , Selector224~0, timing, 1
instance = comp, \Selector225~0 , Selector225~0, timing, 1
instance = comp, \Selector226~0 , Selector226~0, timing, 1
instance = comp, \Selector227~0 , Selector227~0, timing, 1
instance = comp, \Selector228~0 , Selector228~0, timing, 1
instance = comp, \Selector229~0 , Selector229~0, timing, 1
instance = comp, \Selector230~0 , Selector230~0, timing, 1
instance = comp, \Selector231~0 , Selector231~0, timing, 1
instance = comp, \Selector232~0 , Selector232~0, timing, 1
instance = comp, \Selector233~0 , Selector233~0, timing, 1
instance = comp, \Selector234~0 , Selector234~0, timing, 1
instance = comp, \Selector235~0 , Selector235~0, timing, 1
instance = comp, \Selector236~0 , Selector236~0, timing, 1
instance = comp, \Selector237~0 , Selector237~0, timing, 1
instance = comp, \tlpw_tbit_reg~0 , tlpw_tbit_reg~0, timing, 1
instance = comp, \tlpw_tbit_reg~1 , tlpw_tbit_reg~1, timing, 1
instance = comp, \tlpw_stasave_reg[0] , tlpw_stasave_reg[0], timing, 1
instance = comp, \tlpw_stasave_reg[1] , tlpw_stasave_reg[1], timing, 1
instance = comp, \tlpw_stasave_reg[2] , tlpw_stasave_reg[2], timing, 1
instance = comp, \tlpw_stasave_reg[3] , tlpw_stasave_reg[3], timing, 1
instance = comp, \tlpw_stasave_reg[4] , tlpw_stasave_reg[4], timing, 1
instance = comp, \tlpw_stasave_reg[5] , tlpw_stasave_reg[5], timing, 1
instance = comp, \tlpw_stasave_reg[6] , tlpw_stasave_reg[6], timing, 1
instance = comp, \tlpw_stasave_reg[7] , tlpw_stasave_reg[7], timing, 1
instance = comp, \tlpw_stasave_reg[8] , tlpw_stasave_reg[8], timing, 1
instance = comp, \tlpw_stasave_reg[9] , tlpw_stasave_reg[9], timing, 1
instance = comp, \tlpw_stasave_reg[10] , tlpw_stasave_reg[10], timing, 1
instance = comp, \tlpw_stasave_reg[11] , tlpw_stasave_reg[11], timing, 1
instance = comp, \tlpw_stasave_reg[12] , tlpw_stasave_reg[12], timing, 1
instance = comp, \tlpw_stasave_reg[13] , tlpw_stasave_reg[13], timing, 1
instance = comp, \tlpw_stasave_reg[14] , tlpw_stasave_reg[14], timing, 1
instance = comp, \tlpw_stasave_reg[15] , tlpw_stasave_reg[15], timing, 1
instance = comp, \tlpw_stasave_reg[16] , tlpw_stasave_reg[16], timing, 1
instance = comp, \tlpw_stasave_reg[17] , tlpw_stasave_reg[17], timing, 1
instance = comp, \tlpw_stasave_reg[18] , tlpw_stasave_reg[18], timing, 1
instance = comp, \tlpw_stasave_reg[19] , tlpw_stasave_reg[19], timing, 1
instance = comp, \tlpw_stasave_reg[20] , tlpw_stasave_reg[20], timing, 1
instance = comp, \tlpw_stasave_reg[21] , tlpw_stasave_reg[21], timing, 1
instance = comp, \tlpw_stasave_reg[22] , tlpw_stasave_reg[22], timing, 1
instance = comp, \tlpw_stasave_reg[23] , tlpw_stasave_reg[23], timing, 1
instance = comp, \tlpw_stasave_reg[24] , tlpw_stasave_reg[24], timing, 1
instance = comp, \tlpw_stasave_reg[25] , tlpw_stasave_reg[25], timing, 1
instance = comp, \tlpw_stasave_reg[26] , tlpw_stasave_reg[26], timing, 1
instance = comp, \tlpw_stasave_reg[27] , tlpw_stasave_reg[27], timing, 1
instance = comp, \tlpw_stasave_reg[28] , tlpw_stasave_reg[28], timing, 1
instance = comp, \tlpw_stasave_reg[29] , tlpw_stasave_reg[29], timing, 1
instance = comp, \tlpw_stasave_reg[30] , tlpw_stasave_reg[30], timing, 1
instance = comp, \tlpw_stasave_reg[31] , tlpw_stasave_reg[31], timing, 1
instance = comp, \tlpw_stasave_reg[32] , tlpw_stasave_reg[32], timing, 1
instance = comp, \tlpw_stasave_reg[33] , tlpw_stasave_reg[33], timing, 1
instance = comp, \tlpw_stasave_reg[34] , tlpw_stasave_reg[34], timing, 1
instance = comp, \tlpw_stasave_reg[35] , tlpw_stasave_reg[35], timing, 1
instance = comp, \tlpw_stasave_reg[36] , tlpw_stasave_reg[36], timing, 1
instance = comp, \tlpw_stasave_reg[37] , tlpw_stasave_reg[37], timing, 1
instance = comp, \tlpw_stasave_reg[38] , tlpw_stasave_reg[38], timing, 1
instance = comp, \tlpw_stasave_reg[39] , tlpw_stasave_reg[39], timing, 1
instance = comp, \tlpw_stasave_reg[40] , tlpw_stasave_reg[40], timing, 1
instance = comp, \tlpw_stasave_reg[41] , tlpw_stasave_reg[41], timing, 1
instance = comp, \tlpw_stasave_reg[42] , tlpw_stasave_reg[42], timing, 1
instance = comp, \tlpw_stasave_reg[43] , tlpw_stasave_reg[43], timing, 1
instance = comp, \tlpw_stasave_reg[44] , tlpw_stasave_reg[44], timing, 1
instance = comp, \tlpw_stasave_reg[45] , tlpw_stasave_reg[45], timing, 1
instance = comp, \tlpw_stasave_reg[46] , tlpw_stasave_reg[46], timing, 1
instance = comp, \tlpw_stasave_reg[47] , tlpw_stasave_reg[47], timing, 1
instance = comp, \tlpw_stasave_reg[48] , tlpw_stasave_reg[48], timing, 1
instance = comp, \tlpw_stasave_reg[49] , tlpw_stasave_reg[49], timing, 1
instance = comp, \tlpw_limcount_reg~8 , tlpw_limcount_reg~8, timing, 1
instance = comp, \tlpw_limcount_reg~9 , tlpw_limcount_reg~9, timing, 1
instance = comp, \Add112~0 , Add112~0, timing, 1
instance = comp, \LessThan122~0 , LessThan122~0, timing, 1
instance = comp, \LessThan122~1 , LessThan122~1, timing, 1
instance = comp, \tlpw_limcount_reg[0]~11 , tlpw_limcount_reg[0]~11, timing, 1
instance = comp, \tlpw_limcount_reg[0]~12 , tlpw_limcount_reg[0]~12, timing, 1
instance = comp, \tlpw_limcount_reg[0]~7 , tlpw_limcount_reg[0]~7, timing, 1
instance = comp, \Selector245~0 , Selector245~0, timing, 1
instance = comp, \tlpw_limcount_reg[0] , tlpw_limcount_reg[0], timing, 1
instance = comp, \Add112~2 , Add112~2, timing, 1
instance = comp, \tlpw_limcount_reg~10 , tlpw_limcount_reg~10, timing, 1
instance = comp, \tlpw_limcount_reg[1]~6 , tlpw_limcount_reg[1]~6, timing, 1
instance = comp, \Selector244~0 , Selector244~0, timing, 1
instance = comp, \tlpw_limcount_reg[1] , tlpw_limcount_reg[1], timing, 1
instance = comp, \Add112~4 , Add112~4, timing, 1
instance = comp, \tlpw_limcount_reg[2]~5 , tlpw_limcount_reg[2]~5, timing, 1
instance = comp, \Selector243~0 , Selector243~0, timing, 1
instance = comp, \tlpw_limcount_reg[2] , tlpw_limcount_reg[2], timing, 1
instance = comp, \Add112~6 , Add112~6, timing, 1
instance = comp, \tlpw_limcount_reg[3]~4 , tlpw_limcount_reg[3]~4, timing, 1
instance = comp, \Selector242~0 , Selector242~0, timing, 1
instance = comp, \tlpw_limcount_reg[3] , tlpw_limcount_reg[3], timing, 1
instance = comp, \Add112~8 , Add112~8, timing, 1
instance = comp, \tlpw_limcount_reg[4]~3 , tlpw_limcount_reg[4]~3, timing, 1
instance = comp, \Selector241~0 , Selector241~0, timing, 1
instance = comp, \tlpw_limcount_reg[4] , tlpw_limcount_reg[4], timing, 1
instance = comp, \Add112~10 , Add112~10, timing, 1
instance = comp, \tlpw_limcount_reg[5]~2 , tlpw_limcount_reg[5]~2, timing, 1
instance = comp, \Selector240~0 , Selector240~0, timing, 1
instance = comp, \tlpw_limcount_reg[5] , tlpw_limcount_reg[5], timing, 1
instance = comp, \Add112~12 , Add112~12, timing, 1
instance = comp, \tlpw_limcount_reg[6]~1 , tlpw_limcount_reg[6]~1, timing, 1
instance = comp, \Selector239~0 , Selector239~0, timing, 1
instance = comp, \tlpw_limcount_reg[6] , tlpw_limcount_reg[6], timing, 1
instance = comp, \Add112~14 , Add112~14, timing, 1
instance = comp, \tlpw_limcount_reg[7]~0 , tlpw_limcount_reg[7]~0, timing, 1
instance = comp, \Selector238~0 , Selector238~0, timing, 1
instance = comp, \tlpw_limcount_reg[7] , tlpw_limcount_reg[7], timing, 1
instance = comp, \tlpw_cntlim_reg[7]~2 , tlpw_cntlim_reg[7]~2, timing, 1
instance = comp, \tlpw_cntlim_reg[7] , tlpw_cntlim_reg[7], timing, 1
instance = comp, \tlpw_cntlim_reg[6] , tlpw_cntlim_reg[6], timing, 1
instance = comp, \tlpw_cntlim_reg[5] , tlpw_cntlim_reg[5], timing, 1
instance = comp, \tlpw_cntlim_reg[4]~3 , tlpw_cntlim_reg[4]~3, timing, 1
instance = comp, \tlpw_cntlim_reg[4] , tlpw_cntlim_reg[4], timing, 1
instance = comp, \tlpw_cntlim_reg[3]~4 , tlpw_cntlim_reg[3]~4, timing, 1
instance = comp, \tlpw_cntlim_reg[3] , tlpw_cntlim_reg[3], timing, 1
instance = comp, \tlpw_cntlim_reg[2] , tlpw_cntlim_reg[2], timing, 1
instance = comp, \tlpw_cntlim_reg[1] , tlpw_cntlim_reg[1], timing, 1
instance = comp, \tlpw_cntlim_reg[0]~5 , tlpw_cntlim_reg[0]~5, timing, 1
instance = comp, \tlpw_cntlim_reg[0] , tlpw_cntlim_reg[0], timing, 1
instance = comp, \LessThan123~1 , LessThan123~1, timing, 1
instance = comp, \LessThan123~3 , LessThan123~3, timing, 1
instance = comp, \LessThan123~5 , LessThan123~5, timing, 1
instance = comp, \LessThan123~7 , LessThan123~7, timing, 1
instance = comp, \LessThan123~9 , LessThan123~9, timing, 1
instance = comp, \LessThan123~11 , LessThan123~11, timing, 1
instance = comp, \LessThan123~13 , LessThan123~13, timing, 1
instance = comp, \LessThan123~14 , LessThan123~14, timing, 1
instance = comp, \err_check_reg[6] , err_check_reg[6], timing, 1
instance = comp, \tlpw_limerr_flag~0 , tlpw_limerr_flag~0, timing, 1
instance = comp, \count_keylock[0]~8 , count_keylock[0]~8, timing, 1
instance = comp, \err_check_reg[13] , err_check_reg[13], timing, 1
instance = comp, \count_keylock[3]~14 , count_keylock[3]~14, timing, 1
instance = comp, \count_keylock[4]~16 , count_keylock[4]~16, timing, 1
instance = comp, \count_keylock[4] , count_keylock[4], timing, 1
instance = comp, \count_keylock[5]~18 , count_keylock[5]~18, timing, 1
instance = comp, \count_keylock[5] , count_keylock[5], timing, 1
instance = comp, \count_keylock[6]~20 , count_keylock[6]~20, timing, 1
instance = comp, \count_keylock[6] , count_keylock[6], timing, 1
instance = comp, \count_keylock[7]~22 , count_keylock[7]~22, timing, 1
instance = comp, \count_keylock[7] , count_keylock[7], timing, 1
instance = comp, \count_keylock_err[3]~8 , count_keylock_err[3]~8, timing, 1
instance = comp, \count_keylock[0] , count_keylock[0], timing, 1
instance = comp, \count_keylock[1]~10 , count_keylock[1]~10, timing, 1
instance = comp, \count_keylock[1] , count_keylock[1], timing, 1
instance = comp, \count_keylock[2]~12 , count_keylock[2]~12, timing, 1
instance = comp, \count_keylock[2] , count_keylock[2], timing, 1
instance = comp, \count_keylock[3] , count_keylock[3], timing, 1
instance = comp, \LessThan87~0 , LessThan87~0, timing, 1
instance = comp, \LessThan87~1 , LessThan87~1, timing, 1
instance = comp, \count_keylock_err[0]~9 , count_keylock_err[0]~9, timing, 1
instance = comp, \keylock_i~input , keylock_i~input, timing, 1
instance = comp, \keylock_err_flag~1 , keylock_err_flag~1, timing, 1
instance = comp, \count_keylock_err[3]~25 , count_keylock_err[3]~25, timing, 1
instance = comp, \count_keylock_err[0] , count_keylock_err[0], timing, 1
instance = comp, \count_keylock_err[1]~11 , count_keylock_err[1]~11, timing, 1
instance = comp, \count_keylock_err[1] , count_keylock_err[1], timing, 1
instance = comp, \count_keylock_err[2]~13 , count_keylock_err[2]~13, timing, 1
instance = comp, \count_keylock_err[2] , count_keylock_err[2], timing, 1
instance = comp, \count_keylock_err[3]~15 , count_keylock_err[3]~15, timing, 1
instance = comp, \count_keylock_err[3] , count_keylock_err[3], timing, 1
instance = comp, \count_keylock_err[4]~17 , count_keylock_err[4]~17, timing, 1
instance = comp, \count_keylock_err[4] , count_keylock_err[4], timing, 1
instance = comp, \count_keylock_err[5]~19 , count_keylock_err[5]~19, timing, 1
instance = comp, \count_keylock_err[5] , count_keylock_err[5], timing, 1
instance = comp, \count_keylock_err[6]~21 , count_keylock_err[6]~21, timing, 1
instance = comp, \count_keylock_err[6] , count_keylock_err[6], timing, 1
instance = comp, \count_keylock_err[7]~23 , count_keylock_err[7]~23, timing, 1
instance = comp, \count_keylock_err[7] , count_keylock_err[7], timing, 1
instance = comp, \keylock_err_flag~0 , keylock_err_flag~0, timing, 1
instance = comp, \keylock_err_flag~2 , keylock_err_flag~2, timing, 1
instance = comp, \keylock_err_flag~3 , keylock_err_flag~3, timing, 1
instance = comp, \Add116~0 , Add116~0, timing, 1
instance = comp, \Add116~23 , Add116~23, timing, 1
instance = comp, \Decoder2~8 , Decoder2~8, timing, 1
instance = comp, \iopp_write_maxerrcount_flag~2 , iopp_write_maxerrcount_flag~2, timing, 1
instance = comp, \ioppbk_cyc_count[6]~0 , ioppbk_cyc_count[6]~0, timing, 1
instance = comp, \ioppbk_cyc_count[0] , ioppbk_cyc_count[0], timing, 1
instance = comp, \Add116~2 , Add116~2, timing, 1
instance = comp, \Add116~22 , Add116~22, timing, 1
instance = comp, \ioppbk_cyc_count[1] , ioppbk_cyc_count[1], timing, 1
instance = comp, \Add116~4 , Add116~4, timing, 1
instance = comp, \Add116~21 , Add116~21, timing, 1
instance = comp, \ioppbk_cyc_count[2] , ioppbk_cyc_count[2], timing, 1
instance = comp, \Add116~6 , Add116~6, timing, 1
instance = comp, \Add116~20 , Add116~20, timing, 1
instance = comp, \ioppbk_cyc_count[3] , ioppbk_cyc_count[3], timing, 1
instance = comp, \Add116~8 , Add116~8, timing, 1
instance = comp, \Add116~19 , Add116~19, timing, 1
instance = comp, \ioppbk_cyc_count[4] , ioppbk_cyc_count[4], timing, 1
instance = comp, \Add116~10 , Add116~10, timing, 1
instance = comp, \Add116~18 , Add116~18, timing, 1
instance = comp, \ioppbk_cyc_count[5] , ioppbk_cyc_count[5], timing, 1
instance = comp, \Add116~12 , Add116~12, timing, 1
instance = comp, \Add116~17 , Add116~17, timing, 1
instance = comp, \ioppbk_cyc_count[6] , ioppbk_cyc_count[6], timing, 1
instance = comp, \Add116~14 , Add116~14, timing, 1
instance = comp, \Add116~16 , Add116~16, timing, 1
instance = comp, \ioppbk_cyc_count[7] , ioppbk_cyc_count[7], timing, 1
instance = comp, \adch_sel_wd~15 , adch_sel_wd~15, timing, 1
instance = comp, \adch_sel_wd~11 , adch_sel_wd~11, timing, 1
instance = comp, \adch_sel_wd~10 , adch_sel_wd~10, timing, 1
instance = comp, \adch_sel_wd~12 , adch_sel_wd~12, timing, 1
instance = comp, \adch_sel_wd~13 , adch_sel_wd~13, timing, 1
instance = comp, \adch_sel_wd~14 , adch_sel_wd~14, timing, 1
instance = comp, \ccs6_spi_inst|ch_sel_wd~0 , ccs6_spi_inst|ch_sel_wd~0, timing, 1
instance = comp, \adch_sel_wd~16 , adch_sel_wd~16, timing, 1
instance = comp, \spi_ctrl_inst|ccs_adda_sel , spi_ctrl_inst|ccs_adda_sel, timing, 1
instance = comp, \adch_sel_wd~6 , adch_sel_wd~6, timing, 1
instance = comp, \adch_sel_wd~8 , adch_sel_wd~8, timing, 1
instance = comp, \adch_sel_wd~5 , adch_sel_wd~5, timing, 1
instance = comp, \adch_sel_wd~7 , adch_sel_wd~7, timing, 1
instance = comp, \adch_sel_wd~9 , adch_sel_wd~9, timing, 1
instance = comp, \adch_sel_wd~3 , adch_sel_wd~3, timing, 1
instance = comp, \adch_sel_wd~2 , adch_sel_wd~2, timing, 1
instance = comp, \adch_sel_wd~1 , adch_sel_wd~1, timing, 1
instance = comp, \adch_sel_wd~0 , adch_sel_wd~0, timing, 1
instance = comp, \adch_sel_wd~4 , adch_sel_wd~4, timing, 1
instance = comp, \cyc_oppad_ptr~1 , cyc_oppad_ptr~1, timing, 1
instance = comp, \cyc_oppad_ptr~2 , cyc_oppad_ptr~2, timing, 1
instance = comp, \always63~0 , always63~0, timing, 1
instance = comp, \iopp_cntlim_reg[7]~2 , iopp_cntlim_reg[7]~2, timing, 1
instance = comp, \iopp_cntlim_reg[7] , iopp_cntlim_reg[7], timing, 1
instance = comp, \ioppbk_err_count[0]~8 , ioppbk_err_count[0]~8, timing, 1
instance = comp, \ioppbk_imedthd_reg[15]~0 , ioppbk_imedthd_reg[15]~0, timing, 1
instance = comp, \ioppbk_imedthd_reg[14] , ioppbk_imedthd_reg[14], timing, 1
instance = comp, \ioppbk_imedthd_reg[13]~feeder , ioppbk_imedthd_reg[13]~feeder, timing, 1
instance = comp, \ioppbk_imedthd_reg[13] , ioppbk_imedthd_reg[13], timing, 1
instance = comp, \ioppbk_imedthd_reg[12]~1 , ioppbk_imedthd_reg[12]~1, timing, 1
instance = comp, \ioppbk_imedthd_reg[12] , ioppbk_imedthd_reg[12], timing, 1
instance = comp, \ioppbk_imedthd_reg[11]~feeder , ioppbk_imedthd_reg[11]~feeder, timing, 1
instance = comp, \ioppbk_imedthd_reg[11] , ioppbk_imedthd_reg[11], timing, 1
instance = comp, \ioppbk_imedthd_reg[10] , ioppbk_imedthd_reg[10], timing, 1
instance = comp, \ioppbk_imedthd_reg[9]~feeder , ioppbk_imedthd_reg[9]~feeder, timing, 1
instance = comp, \ioppbk_imedthd_reg[9] , ioppbk_imedthd_reg[9], timing, 1
instance = comp, \ioppbk_imedthd_reg[8] , ioppbk_imedthd_reg[8], timing, 1
instance = comp, \ioppbk_imedthd_reg[7] , ioppbk_imedthd_reg[7], timing, 1
instance = comp, \ioppbk_imedthd_reg[6] , ioppbk_imedthd_reg[6], timing, 1
instance = comp, \ioppbk_imedthd_reg[5]~feeder , ioppbk_imedthd_reg[5]~feeder, timing, 1
instance = comp, \ioppbk_imedthd_reg[5] , ioppbk_imedthd_reg[5], timing, 1
instance = comp, \ioppbk_imedthd_reg[4] , ioppbk_imedthd_reg[4], timing, 1
instance = comp, \ioppbk_imedthd_reg[3] , ioppbk_imedthd_reg[3], timing, 1
instance = comp, \ioppbk_imedthd_reg[2] , ioppbk_imedthd_reg[2], timing, 1
instance = comp, \ioppbk_imedthd_reg[1] , ioppbk_imedthd_reg[1], timing, 1
instance = comp, \ioppbk_imedthd_reg[0]~feeder , ioppbk_imedthd_reg[0]~feeder, timing, 1
instance = comp, \ioppbk_imedthd_reg[0] , ioppbk_imedthd_reg[0], timing, 1
instance = comp, \LessThan126~1 , LessThan126~1, timing, 1
instance = comp, \LessThan126~3 , LessThan126~3, timing, 1
instance = comp, \LessThan126~5 , LessThan126~5, timing, 1
instance = comp, \LessThan126~7 , LessThan126~7, timing, 1
instance = comp, \LessThan126~9 , LessThan126~9, timing, 1
instance = comp, \LessThan126~11 , LessThan126~11, timing, 1
instance = comp, \LessThan126~13 , LessThan126~13, timing, 1
instance = comp, \LessThan126~15 , LessThan126~15, timing, 1
instance = comp, \LessThan126~17 , LessThan126~17, timing, 1
instance = comp, \LessThan126~19 , LessThan126~19, timing, 1
instance = comp, \LessThan126~21 , LessThan126~21, timing, 1
instance = comp, \LessThan126~23 , LessThan126~23, timing, 1
instance = comp, \LessThan126~25 , LessThan126~25, timing, 1
instance = comp, \LessThan126~27 , LessThan126~27, timing, 1
instance = comp, \LessThan126~28 , LessThan126~28, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[15]~feeder , opp_spi_inst1|tx_buf_reg[15]~feeder, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[15] , opp_spi_inst1|tx_buf_reg[15], timing, 1
instance = comp, \opp_spi_inst1|always12~0 , opp_spi_inst1|always12~0, timing, 1
instance = comp, \opp_spi_inst1|ctl_reg[7] , opp_spi_inst1|ctl_reg[7], timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[14]~feeder , opp_spi_inst1|tx_buf_reg[14]~feeder, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[14] , opp_spi_inst1|tx_buf_reg[14], timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[13] , opp_spi_inst1|tx_buf_reg[13], timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[12]~feeder , opp_spi_inst1|tx_buf_reg[12]~feeder, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[12] , opp_spi_inst1|tx_buf_reg[12], timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[11] , opp_spi_inst1|tx_buf_reg[11], timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[10]~feeder , opp_spi_inst1|tx_buf_reg[10]~feeder, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[10] , opp_spi_inst1|tx_buf_reg[10], timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[9] , opp_spi_inst1|tx_buf_reg[9], timing, 1
instance = comp, \opp_ad_miso~input , opp_ad_miso~input, timing, 1
instance = comp, \opp_spi_inst1|ctl_reg[0] , opp_spi_inst1|ctl_reg[0], timing, 1
instance = comp, \opp_spi_inst1|shift_negative_edge_nxt~0 , opp_spi_inst1|shift_negative_edge_nxt~0, timing, 1
instance = comp, \opp_spi_inst1|shift_negative_edge_nxt~1 , opp_spi_inst1|shift_negative_edge_nxt~1, timing, 1
instance = comp, \opp_spi_inst1|shift_negative_edge_nxt~2 , opp_spi_inst1|shift_negative_edge_nxt~2, timing, 1
instance = comp, \opp_spi_inst1|tx_start_reg1 , opp_spi_inst1|tx_start_reg1, timing, 1
instance = comp, \opp_spi_inst1|shift_negative_edge_reg~0 , opp_spi_inst1|shift_negative_edge_reg~0, timing, 1
instance = comp, \opp_spi_inst1|shift_negative_edge_reg , opp_spi_inst1|shift_negative_edge_reg, timing, 1
instance = comp, \opp_spi_inst1|shift_rx_data~0 , opp_spi_inst1|shift_rx_data~0, timing, 1
instance = comp, \opp_spi_inst1|shift_reg[0]~0 , opp_spi_inst1|shift_reg[0]~0, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[0]~feeder , opp_spi_inst1|tx_buf_reg[0]~feeder, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[0] , opp_spi_inst1|tx_buf_reg[0], timing, 1
instance = comp, \opp_spi_inst1|shift_reg[8]~10 , opp_spi_inst1|shift_reg[8]~10, timing, 1
instance = comp, \opp_spi_inst1|shift_reg[0] , opp_spi_inst1|shift_reg[0], timing, 1
instance = comp, \opp_spi_inst1|shift_reg[1]~1 , opp_spi_inst1|shift_reg[1]~1, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[1]~feeder , opp_spi_inst1|tx_buf_reg[1]~feeder, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[1] , opp_spi_inst1|tx_buf_reg[1], timing, 1
instance = comp, \opp_spi_inst1|shift_reg[1] , opp_spi_inst1|shift_reg[1], timing, 1
instance = comp, \opp_spi_inst1|shift_reg[2]~2 , opp_spi_inst1|shift_reg[2]~2, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[2]~feeder , opp_spi_inst1|tx_buf_reg[2]~feeder, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[2] , opp_spi_inst1|tx_buf_reg[2], timing, 1
instance = comp, \opp_spi_inst1|shift_reg[2] , opp_spi_inst1|shift_reg[2], timing, 1
instance = comp, \opp_spi_inst1|shift_reg[3]~3 , opp_spi_inst1|shift_reg[3]~3, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[3]~feeder , opp_spi_inst1|tx_buf_reg[3]~feeder, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[3] , opp_spi_inst1|tx_buf_reg[3], timing, 1
instance = comp, \opp_spi_inst1|shift_reg[3] , opp_spi_inst1|shift_reg[3], timing, 1
instance = comp, \opp_spi_inst1|shift_reg[4]~4 , opp_spi_inst1|shift_reg[4]~4, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[4]~feeder , opp_spi_inst1|tx_buf_reg[4]~feeder, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[4] , opp_spi_inst1|tx_buf_reg[4], timing, 1
instance = comp, \opp_spi_inst1|shift_reg[4] , opp_spi_inst1|shift_reg[4], timing, 1
instance = comp, \opp_spi_inst1|shift_reg[5]~5 , opp_spi_inst1|shift_reg[5]~5, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[5]~feeder , opp_spi_inst1|tx_buf_reg[5]~feeder, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[5] , opp_spi_inst1|tx_buf_reg[5], timing, 1
instance = comp, \opp_spi_inst1|shift_reg[5] , opp_spi_inst1|shift_reg[5], timing, 1
instance = comp, \opp_spi_inst1|shift_reg[6]~6 , opp_spi_inst1|shift_reg[6]~6, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[6]~feeder , opp_spi_inst1|tx_buf_reg[6]~feeder, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[6] , opp_spi_inst1|tx_buf_reg[6], timing, 1
instance = comp, \opp_spi_inst1|shift_reg[6] , opp_spi_inst1|shift_reg[6], timing, 1
instance = comp, \opp_spi_inst1|shift_reg~25 , opp_spi_inst1|shift_reg~25, timing, 1
instance = comp, \opp_spi_inst1|shift_reg~26 , opp_spi_inst1|shift_reg~26, timing, 1
instance = comp, \opp_spi_inst1|shift_reg[7]~7 , opp_spi_inst1|shift_reg[7]~7, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[7] , opp_spi_inst1|tx_buf_reg[7], timing, 1
instance = comp, \opp_spi_inst1|shift_reg[7] , opp_spi_inst1|shift_reg[7], timing, 1
instance = comp, \opp_spi_inst1|shift_reg~23 , opp_spi_inst1|shift_reg~23, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[8]~feeder , opp_spi_inst1|tx_buf_reg[8]~feeder, timing, 1
instance = comp, \opp_spi_inst1|tx_buf_reg[8] , opp_spi_inst1|tx_buf_reg[8], timing, 1
instance = comp, \opp_spi_inst1|shift_reg~24 , opp_spi_inst1|shift_reg~24, timing, 1
instance = comp, \opp_spi_inst1|shift_reg[8] , opp_spi_inst1|shift_reg[8], timing, 1
instance = comp, \opp_spi_inst1|shift_reg~21 , opp_spi_inst1|shift_reg~21, timing, 1
instance = comp, \opp_spi_inst1|shift_reg~22 , opp_spi_inst1|shift_reg~22, timing, 1
instance = comp, \opp_spi_inst1|shift_reg[9] , opp_spi_inst1|shift_reg[9], timing, 1
instance = comp, \opp_spi_inst1|shift_reg~19 , opp_spi_inst1|shift_reg~19, timing, 1
instance = comp, \opp_spi_inst1|shift_reg~20 , opp_spi_inst1|shift_reg~20, timing, 1
instance = comp, \opp_spi_inst1|shift_reg[10] , opp_spi_inst1|shift_reg[10], timing, 1
instance = comp, \opp_spi_inst1|shift_reg~17 , opp_spi_inst1|shift_reg~17, timing, 1
instance = comp, \opp_spi_inst1|shift_reg~18 , opp_spi_inst1|shift_reg~18, timing, 1
instance = comp, \opp_spi_inst1|shift_reg[11] , opp_spi_inst1|shift_reg[11], timing, 1
instance = comp, \opp_spi_inst1|shift_reg~15 , opp_spi_inst1|shift_reg~15, timing, 1
instance = comp, \opp_spi_inst1|shift_reg~16 , opp_spi_inst1|shift_reg~16, timing, 1
instance = comp, \opp_spi_inst1|shift_reg[12] , opp_spi_inst1|shift_reg[12], timing, 1
instance = comp, \opp_spi_inst1|shift_reg~13 , opp_spi_inst1|shift_reg~13, timing, 1
instance = comp, \opp_spi_inst1|shift_reg~14 , opp_spi_inst1|shift_reg~14, timing, 1
instance = comp, \opp_spi_inst1|shift_reg[13] , opp_spi_inst1|shift_reg[13], timing, 1
instance = comp, \opp_spi_inst1|shift_reg~11 , opp_spi_inst1|shift_reg~11, timing, 1
instance = comp, \opp_spi_inst1|shift_reg~12 , opp_spi_inst1|shift_reg~12, timing, 1
instance = comp, \opp_spi_inst1|shift_reg[14] , opp_spi_inst1|shift_reg[14], timing, 1
instance = comp, \opp_spi_inst1|shift_reg~8 , opp_spi_inst1|shift_reg~8, timing, 1
instance = comp, \opp_spi_inst1|shift_reg~9 , opp_spi_inst1|shift_reg~9, timing, 1
instance = comp, \opp_spi_inst1|shift_reg[15] , opp_spi_inst1|shift_reg[15], timing, 1
instance = comp, \opp_spi_inst1|Mux0~0 , opp_spi_inst1|Mux0~0, timing, 1
instance = comp, \opp_spi_inst1|rx_buf_reg[15]~0 , opp_spi_inst1|rx_buf_reg[15]~0, timing, 1
instance = comp, \opp_spi_inst1|rx_buf_reg[15] , opp_spi_inst1|rx_buf_reg[15], timing, 1
instance = comp, \tlpw_oppower_reg~0 , tlpw_oppower_reg~0, timing, 1
instance = comp, \tlpw_oppower_reg~1 , tlpw_oppower_reg~1, timing, 1
instance = comp, \tlpw_oppower_reg[11] , tlpw_oppower_reg[11], timing, 1
instance = comp, \ioppbk_oppmedthd_reg[11]~1 , ioppbk_oppmedthd_reg[11]~1, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[11]~0 , ioppbk_oppmedthd_reg[11]~0, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[11] , ioppbk_oppmedthd_reg[11], timing, 1
instance = comp, \opp_spi_inst1|Mux1~0 , opp_spi_inst1|Mux1~0, timing, 1
instance = comp, \opp_spi_inst1|rx_buf_reg[14] , opp_spi_inst1|rx_buf_reg[14], timing, 1
instance = comp, \tlpw_oppower_reg~2 , tlpw_oppower_reg~2, timing, 1
instance = comp, \tlpw_oppower_reg~3 , tlpw_oppower_reg~3, timing, 1
instance = comp, \tlpw_oppower_reg[10] , tlpw_oppower_reg[10], timing, 1
instance = comp, \ioppbk_oppmedthd_reg[10]~2 , ioppbk_oppmedthd_reg[10]~2, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[10] , ioppbk_oppmedthd_reg[10], timing, 1
instance = comp, \tlpw_oppower_reg~4 , tlpw_oppower_reg~4, timing, 1
instance = comp, \opp_spi_inst1|Mux2~0 , opp_spi_inst1|Mux2~0, timing, 1
instance = comp, \opp_spi_inst1|rx_buf_reg[13] , opp_spi_inst1|rx_buf_reg[13], timing, 1
instance = comp, \tlpw_oppower_reg~5 , tlpw_oppower_reg~5, timing, 1
instance = comp, \tlpw_oppower_reg[9] , tlpw_oppower_reg[9], timing, 1
instance = comp, \ioppbk_oppmedthd_reg[9]~3 , ioppbk_oppmedthd_reg[9]~3, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[9] , ioppbk_oppmedthd_reg[9], timing, 1
instance = comp, \tlpw_oppower_reg~6 , tlpw_oppower_reg~6, timing, 1
instance = comp, \opp_spi_inst1|Mux3~0 , opp_spi_inst1|Mux3~0, timing, 1
instance = comp, \opp_spi_inst1|rx_buf_reg[12] , opp_spi_inst1|rx_buf_reg[12], timing, 1
instance = comp, \tlpw_oppower_reg~7 , tlpw_oppower_reg~7, timing, 1
instance = comp, \tlpw_oppower_reg[8] , tlpw_oppower_reg[8], timing, 1
instance = comp, \ioppbk_oppmedthd_reg[8]~4 , ioppbk_oppmedthd_reg[8]~4, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[8] , ioppbk_oppmedthd_reg[8], timing, 1
instance = comp, \opp_spi_inst1|Mux4~0 , opp_spi_inst1|Mux4~0, timing, 1
instance = comp, \opp_spi_inst1|rx_buf_reg[11] , opp_spi_inst1|rx_buf_reg[11], timing, 1
instance = comp, \tlpw_oppower_reg~8 , tlpw_oppower_reg~8, timing, 1
instance = comp, \tlpw_oppower_reg~9 , tlpw_oppower_reg~9, timing, 1
instance = comp, \tlpw_oppower_reg[7] , tlpw_oppower_reg[7], timing, 1
instance = comp, \ioppbk_oppmedthd_reg[7]~5 , ioppbk_oppmedthd_reg[7]~5, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[7] , ioppbk_oppmedthd_reg[7], timing, 1
instance = comp, \tlpw_oppower_reg~10 , tlpw_oppower_reg~10, timing, 1
instance = comp, \opp_spi_inst1|Mux5~0 , opp_spi_inst1|Mux5~0, timing, 1
instance = comp, \opp_spi_inst1|rx_buf_reg[10] , opp_spi_inst1|rx_buf_reg[10], timing, 1
instance = comp, \tlpw_oppower_reg~11 , tlpw_oppower_reg~11, timing, 1
instance = comp, \tlpw_oppower_reg[6] , tlpw_oppower_reg[6], timing, 1
instance = comp, \ioppbk_oppmedthd_reg[6]~6 , ioppbk_oppmedthd_reg[6]~6, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[6] , ioppbk_oppmedthd_reg[6], timing, 1
instance = comp, \ioppbk_oppmedthd_reg[5]~7 , ioppbk_oppmedthd_reg[5]~7, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[5] , ioppbk_oppmedthd_reg[5], timing, 1
instance = comp, \opp_spi_inst1|Mux6~0 , opp_spi_inst1|Mux6~0, timing, 1
instance = comp, \opp_spi_inst1|rx_buf_reg[9] , opp_spi_inst1|rx_buf_reg[9], timing, 1
instance = comp, \tlpw_oppower_reg~12 , tlpw_oppower_reg~12, timing, 1
instance = comp, \tlpw_oppower_reg~13 , tlpw_oppower_reg~13, timing, 1
instance = comp, \tlpw_oppower_reg[5] , tlpw_oppower_reg[5], timing, 1
instance = comp, \ioppbk_oppmedthd_reg[4]~8 , ioppbk_oppmedthd_reg[4]~8, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[4] , ioppbk_oppmedthd_reg[4], timing, 1
instance = comp, \tlpw_oppower_reg~14 , tlpw_oppower_reg~14, timing, 1
instance = comp, \opp_spi_inst1|Mux7~0 , opp_spi_inst1|Mux7~0, timing, 1
instance = comp, \opp_spi_inst1|rx_buf_reg[8] , opp_spi_inst1|rx_buf_reg[8], timing, 1
instance = comp, \tlpw_oppower_reg~15 , tlpw_oppower_reg~15, timing, 1
instance = comp, \tlpw_oppower_reg[4] , tlpw_oppower_reg[4], timing, 1
instance = comp, \opp_spi_inst1|Mux8~0 , opp_spi_inst1|Mux8~0, timing, 1
instance = comp, \opp_spi_inst1|rx_buf_reg[7] , opp_spi_inst1|rx_buf_reg[7], timing, 1
instance = comp, \tlpw_oppower_reg~16 , tlpw_oppower_reg~16, timing, 1
instance = comp, \tlpw_oppower_reg~17 , tlpw_oppower_reg~17, timing, 1
instance = comp, \tlpw_oppower_reg[3] , tlpw_oppower_reg[3], timing, 1
instance = comp, \ioppbk_oppmedthd_reg[3]~9 , ioppbk_oppmedthd_reg[3]~9, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[3] , ioppbk_oppmedthd_reg[3], timing, 1
instance = comp, \opp_spi_inst1|Mux9~0 , opp_spi_inst1|Mux9~0, timing, 1
instance = comp, \opp_spi_inst1|rx_buf_reg[6] , opp_spi_inst1|rx_buf_reg[6], timing, 1
instance = comp, \tlpw_oppower_reg~18 , tlpw_oppower_reg~18, timing, 1
instance = comp, \tlpw_oppower_reg~19 , tlpw_oppower_reg~19, timing, 1
instance = comp, \tlpw_oppower_reg[2] , tlpw_oppower_reg[2], timing, 1
instance = comp, \ioppbk_oppmedthd_reg[2]~10 , ioppbk_oppmedthd_reg[2]~10, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[2] , ioppbk_oppmedthd_reg[2], timing, 1
instance = comp, \tlpw_oppower_reg~20 , tlpw_oppower_reg~20, timing, 1
instance = comp, \opp_spi_inst1|Mux10~0 , opp_spi_inst1|Mux10~0, timing, 1
instance = comp, \opp_spi_inst1|rx_buf_reg[5] , opp_spi_inst1|rx_buf_reg[5], timing, 1
instance = comp, \tlpw_oppower_reg~21 , tlpw_oppower_reg~21, timing, 1
instance = comp, \tlpw_oppower_reg[1] , tlpw_oppower_reg[1], timing, 1
instance = comp, \ioppbk_oppmedthd_reg[1]~11 , ioppbk_oppmedthd_reg[1]~11, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[1] , ioppbk_oppmedthd_reg[1], timing, 1
instance = comp, \ioppbk_oppmedthd_reg[0]~12 , ioppbk_oppmedthd_reg[0]~12, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[0] , ioppbk_oppmedthd_reg[0], timing, 1
instance = comp, \opp_spi_inst1|Mux11~0 , opp_spi_inst1|Mux11~0, timing, 1
instance = comp, \opp_spi_inst1|rx_buf_reg[4] , opp_spi_inst1|rx_buf_reg[4], timing, 1
instance = comp, \tlpw_oppower_reg~22 , tlpw_oppower_reg~22, timing, 1
instance = comp, \tlpw_oppower_reg~23 , tlpw_oppower_reg~23, timing, 1
instance = comp, \tlpw_oppower_reg[0] , tlpw_oppower_reg[0], timing, 1
instance = comp, \LessThan127~1 , LessThan127~1, timing, 1
instance = comp, \LessThan127~3 , LessThan127~3, timing, 1
instance = comp, \LessThan127~5 , LessThan127~5, timing, 1
instance = comp, \LessThan127~7 , LessThan127~7, timing, 1
instance = comp, \LessThan127~9 , LessThan127~9, timing, 1
instance = comp, \LessThan127~11 , LessThan127~11, timing, 1
instance = comp, \LessThan127~13 , LessThan127~13, timing, 1
instance = comp, \LessThan127~15 , LessThan127~15, timing, 1
instance = comp, \LessThan127~17 , LessThan127~17, timing, 1
instance = comp, \LessThan127~19 , LessThan127~19, timing, 1
instance = comp, \LessThan127~21 , LessThan127~21, timing, 1
instance = comp, \LessThan127~22 , LessThan127~22, timing, 1
instance = comp, \ioppbk_imedthd_reg[15] , ioppbk_imedthd_reg[15], timing, 1
instance = comp, \ioppbk_err_count[7]~24 , ioppbk_err_count[7]~24, timing, 1
instance = comp, \ioppbk_iminthd_reg[15]~0 , ioppbk_iminthd_reg[15]~0, timing, 1
instance = comp, \ioppbk_iminthd_reg[15] , ioppbk_iminthd_reg[15], timing, 1
instance = comp, \ioppbk_oppminthd_reg[11]~1 , ioppbk_oppminthd_reg[11]~1, timing, 1
instance = comp, \ioppbk_oppminthd_reg[11]~0 , ioppbk_oppminthd_reg[11]~0, timing, 1
instance = comp, \ioppbk_oppminthd_reg[11] , ioppbk_oppminthd_reg[11], timing, 1
instance = comp, \ioppbk_oppminthd_reg[10]~2 , ioppbk_oppminthd_reg[10]~2, timing, 1
instance = comp, \ioppbk_oppminthd_reg[10] , ioppbk_oppminthd_reg[10], timing, 1
instance = comp, \ioppbk_oppminthd_reg[9]~3 , ioppbk_oppminthd_reg[9]~3, timing, 1
instance = comp, \ioppbk_oppminthd_reg[9] , ioppbk_oppminthd_reg[9], timing, 1
instance = comp, \ioppbk_oppminthd_reg[8]~4 , ioppbk_oppminthd_reg[8]~4, timing, 1
instance = comp, \ioppbk_oppminthd_reg[8] , ioppbk_oppminthd_reg[8], timing, 1
instance = comp, \ioppbk_oppminthd_reg[7]~5 , ioppbk_oppminthd_reg[7]~5, timing, 1
instance = comp, \ioppbk_oppminthd_reg[7] , ioppbk_oppminthd_reg[7], timing, 1
instance = comp, \ioppbk_oppminthd_reg[6]~6 , ioppbk_oppminthd_reg[6]~6, timing, 1
instance = comp, \ioppbk_oppminthd_reg[6] , ioppbk_oppminthd_reg[6], timing, 1
instance = comp, \ioppbk_oppminthd_reg[5]~7 , ioppbk_oppminthd_reg[5]~7, timing, 1
instance = comp, \ioppbk_oppminthd_reg[5] , ioppbk_oppminthd_reg[5], timing, 1
instance = comp, \ioppbk_oppminthd_reg[4]~8 , ioppbk_oppminthd_reg[4]~8, timing, 1
instance = comp, \ioppbk_oppminthd_reg[4] , ioppbk_oppminthd_reg[4], timing, 1
instance = comp, \ioppbk_oppminthd_reg[3]~9 , ioppbk_oppminthd_reg[3]~9, timing, 1
instance = comp, \ioppbk_oppminthd_reg[3] , ioppbk_oppminthd_reg[3], timing, 1
instance = comp, \ioppbk_oppminthd_reg[2]~10 , ioppbk_oppminthd_reg[2]~10, timing, 1
instance = comp, \ioppbk_oppminthd_reg[2] , ioppbk_oppminthd_reg[2], timing, 1
instance = comp, \ioppbk_oppminthd_reg[1]~11 , ioppbk_oppminthd_reg[1]~11, timing, 1
instance = comp, \ioppbk_oppminthd_reg[1] , ioppbk_oppminthd_reg[1], timing, 1
instance = comp, \ioppbk_oppminthd_reg[0]~12 , ioppbk_oppminthd_reg[0]~12, timing, 1
instance = comp, \ioppbk_oppminthd_reg[0] , ioppbk_oppminthd_reg[0], timing, 1
instance = comp, \LessThan129~1 , LessThan129~1, timing, 1
instance = comp, \LessThan129~3 , LessThan129~3, timing, 1
instance = comp, \LessThan129~5 , LessThan129~5, timing, 1
instance = comp, \LessThan129~7 , LessThan129~7, timing, 1
instance = comp, \LessThan129~9 , LessThan129~9, timing, 1
instance = comp, \LessThan129~11 , LessThan129~11, timing, 1
instance = comp, \LessThan129~13 , LessThan129~13, timing, 1
instance = comp, \LessThan129~15 , LessThan129~15, timing, 1
instance = comp, \LessThan129~17 , LessThan129~17, timing, 1
instance = comp, \LessThan129~19 , LessThan129~19, timing, 1
instance = comp, \LessThan129~21 , LessThan129~21, timing, 1
instance = comp, \LessThan129~22 , LessThan129~22, timing, 1
instance = comp, \ioppbk_iminthd_reg[14] , ioppbk_iminthd_reg[14], timing, 1
instance = comp, \ioppbk_iminthd_reg[13] , ioppbk_iminthd_reg[13], timing, 1
instance = comp, \ioppbk_iminthd_reg[12] , ioppbk_iminthd_reg[12], timing, 1
instance = comp, \ioppbk_iminthd_reg[11] , ioppbk_iminthd_reg[11], timing, 1
instance = comp, \ioppbk_iminthd_reg[10] , ioppbk_iminthd_reg[10], timing, 1
instance = comp, \ioppbk_iminthd_reg[9] , ioppbk_iminthd_reg[9], timing, 1
instance = comp, \ioppbk_iminthd_reg[8]~1 , ioppbk_iminthd_reg[8]~1, timing, 1
instance = comp, \ioppbk_iminthd_reg[8] , ioppbk_iminthd_reg[8], timing, 1
instance = comp, \ioppbk_iminthd_reg[7] , ioppbk_iminthd_reg[7], timing, 1
instance = comp, \ioppbk_iminthd_reg[6] , ioppbk_iminthd_reg[6], timing, 1
instance = comp, \ioppbk_iminthd_reg[5] , ioppbk_iminthd_reg[5], timing, 1
instance = comp, \ioppbk_iminthd_reg[4] , ioppbk_iminthd_reg[4], timing, 1
instance = comp, \ioppbk_iminthd_reg[3] , ioppbk_iminthd_reg[3], timing, 1
instance = comp, \ioppbk_iminthd_reg[2] , ioppbk_iminthd_reg[2], timing, 1
instance = comp, \ioppbk_iminthd_reg[1] , ioppbk_iminthd_reg[1], timing, 1
instance = comp, \ioppbk_iminthd_reg[0] , ioppbk_iminthd_reg[0], timing, 1
instance = comp, \LessThan128~1 , LessThan128~1, timing, 1
instance = comp, \LessThan128~3 , LessThan128~3, timing, 1
instance = comp, \LessThan128~5 , LessThan128~5, timing, 1
instance = comp, \LessThan128~7 , LessThan128~7, timing, 1
instance = comp, \LessThan128~9 , LessThan128~9, timing, 1
instance = comp, \LessThan128~11 , LessThan128~11, timing, 1
instance = comp, \LessThan128~13 , LessThan128~13, timing, 1
instance = comp, \LessThan128~15 , LessThan128~15, timing, 1
instance = comp, \LessThan128~17 , LessThan128~17, timing, 1
instance = comp, \LessThan128~19 , LessThan128~19, timing, 1
instance = comp, \LessThan128~21 , LessThan128~21, timing, 1
instance = comp, \LessThan128~23 , LessThan128~23, timing, 1
instance = comp, \LessThan128~25 , LessThan128~25, timing, 1
instance = comp, \LessThan128~27 , LessThan128~27, timing, 1
instance = comp, \LessThan128~28 , LessThan128~28, timing, 1
instance = comp, \ioppbk_err_count[7]~25 , ioppbk_err_count[7]~25, timing, 1
instance = comp, \ioppbk_err_count[7]~26 , ioppbk_err_count[7]~26, timing, 1
instance = comp, \ioppbk_err_count[0] , ioppbk_err_count[0], timing, 1
instance = comp, \ioppbk_err_count[1]~10 , ioppbk_err_count[1]~10, timing, 1
instance = comp, \ioppbk_err_count[1] , ioppbk_err_count[1], timing, 1
instance = comp, \ioppbk_err_count[2]~12 , ioppbk_err_count[2]~12, timing, 1
instance = comp, \ioppbk_err_count[2] , ioppbk_err_count[2], timing, 1
instance = comp, \ioppbk_err_count[3]~14 , ioppbk_err_count[3]~14, timing, 1
instance = comp, \ioppbk_err_count[3] , ioppbk_err_count[3], timing, 1
instance = comp, \ioppbk_err_count[4]~16 , ioppbk_err_count[4]~16, timing, 1
instance = comp, \ioppbk_err_count[4] , ioppbk_err_count[4], timing, 1
instance = comp, \ioppbk_err_count[5]~18 , ioppbk_err_count[5]~18, timing, 1
instance = comp, \ioppbk_err_count[5] , ioppbk_err_count[5], timing, 1
instance = comp, \ioppbk_err_count[6]~20 , ioppbk_err_count[6]~20, timing, 1
instance = comp, \ioppbk_err_count[6] , ioppbk_err_count[6], timing, 1
instance = comp, \ioppbk_err_count[7]~22 , ioppbk_err_count[7]~22, timing, 1
instance = comp, \ioppbk_err_count[7] , ioppbk_err_count[7], timing, 1
instance = comp, \iopp_cntlim_reg[6] , iopp_cntlim_reg[6], timing, 1
instance = comp, \iopp_cntlim_reg[5] , iopp_cntlim_reg[5], timing, 1
instance = comp, \iopp_cntlim_reg[4] , iopp_cntlim_reg[4], timing, 1
instance = comp, \iopp_cntlim_reg[3]~4 , iopp_cntlim_reg[3]~4, timing, 1
instance = comp, \iopp_cntlim_reg[3] , iopp_cntlim_reg[3], timing, 1
instance = comp, \iopp_cntlim_reg[2] , iopp_cntlim_reg[2], timing, 1
instance = comp, \iopp_cntlim_reg[1]~5 , iopp_cntlim_reg[1]~5, timing, 1
instance = comp, \iopp_cntlim_reg[1] , iopp_cntlim_reg[1], timing, 1
instance = comp, \iopp_cntlim_reg[0] , iopp_cntlim_reg[0], timing, 1
instance = comp, \LessThan125~1 , LessThan125~1, timing, 1
instance = comp, \LessThan125~3 , LessThan125~3, timing, 1
instance = comp, \LessThan125~5 , LessThan125~5, timing, 1
instance = comp, \LessThan125~7 , LessThan125~7, timing, 1
instance = comp, \LessThan125~9 , LessThan125~9, timing, 1
instance = comp, \LessThan125~11 , LessThan125~11, timing, 1
instance = comp, \LessThan125~13 , LessThan125~13, timing, 1
instance = comp, \LessThan125~14 , LessThan125~14, timing, 1
instance = comp, \err_check_reg[5] , err_check_reg[5], timing, 1
instance = comp, \ioppbk_err_flag~0 , ioppbk_err_flag~0, timing, 1
instance = comp, \ioppbk_err_flag~1 , ioppbk_err_flag~1, timing, 1
instance = comp, \WideOr37~1 , WideOr37~1, timing, 1
instance = comp, \WideOr37~2 , WideOr37~2, timing, 1
instance = comp, \err_check_reg[12] , err_check_reg[12], timing, 1
instance = comp, \always64~2 , always64~2, timing, 1
instance = comp, \Add118~0 , Add118~0, timing, 1
instance = comp, \Add118~23 , Add118~23, timing, 1
instance = comp, \ioppinteg_cyc_count[6]~0 , ioppinteg_cyc_count[6]~0, timing, 1
instance = comp, \ioppinteg_cyc_count[0] , ioppinteg_cyc_count[0], timing, 1
instance = comp, \Add118~2 , Add118~2, timing, 1
instance = comp, \Add118~22 , Add118~22, timing, 1
instance = comp, \ioppinteg_cyc_count[1] , ioppinteg_cyc_count[1], timing, 1
instance = comp, \Add118~4 , Add118~4, timing, 1
instance = comp, \Add118~21 , Add118~21, timing, 1
instance = comp, \ioppinteg_cyc_count[2] , ioppinteg_cyc_count[2], timing, 1
instance = comp, \Add118~6 , Add118~6, timing, 1
instance = comp, \Add118~20 , Add118~20, timing, 1
instance = comp, \ioppinteg_cyc_count[3] , ioppinteg_cyc_count[3], timing, 1
instance = comp, \Add118~8 , Add118~8, timing, 1
instance = comp, \Add118~19 , Add118~19, timing, 1
instance = comp, \ioppinteg_cyc_count[4] , ioppinteg_cyc_count[4], timing, 1
instance = comp, \Add118~10 , Add118~10, timing, 1
instance = comp, \Add118~18 , Add118~18, timing, 1
instance = comp, \ioppinteg_cyc_count[5] , ioppinteg_cyc_count[5], timing, 1
instance = comp, \Add118~12 , Add118~12, timing, 1
instance = comp, \Add118~17 , Add118~17, timing, 1
instance = comp, \ioppinteg_cyc_count[6] , ioppinteg_cyc_count[6], timing, 1
instance = comp, \Add118~14 , Add118~14, timing, 1
instance = comp, \Add118~16 , Add118~16, timing, 1
instance = comp, \ioppinteg_cyc_count[7] , ioppinteg_cyc_count[7], timing, 1
instance = comp, \ioppinteg_err_flag~0 , ioppinteg_err_flag~0, timing, 1
instance = comp, \ioppinteg_err_count[0]~8 , ioppinteg_err_count[0]~8, timing, 1
instance = comp, \always64~0 , always64~0, timing, 1
instance = comp, \always64~1 , always64~1, timing, 1
instance = comp, \ioppinteg_k_reg[15]~0 , ioppinteg_k_reg[15]~0, timing, 1
instance = comp, \ioppinteg_k_reg[0] , ioppinteg_k_reg[0], timing, 1
instance = comp, \ioppinteg_k_reg[1] , ioppinteg_k_reg[1], timing, 1
instance = comp, \ioppinteg_k_reg[2] , ioppinteg_k_reg[2], timing, 1
instance = comp, \ioppinteg_k_reg[3] , ioppinteg_k_reg[3], timing, 1
instance = comp, \ioppinteg_k_reg[4] , ioppinteg_k_reg[4], timing, 1
instance = comp, \ioppinteg_k_reg[5]~feeder , ioppinteg_k_reg[5]~feeder, timing, 1
instance = comp, \ioppinteg_k_reg[5] , ioppinteg_k_reg[5], timing, 1
instance = comp, \ioppinteg_k_reg[6] , ioppinteg_k_reg[6], timing, 1
instance = comp, \ioppinteg_k_reg[7] , ioppinteg_k_reg[7], timing, 1
instance = comp, \ioppinteg_k_reg[8]~1 , ioppinteg_k_reg[8]~1, timing, 1
instance = comp, \ioppinteg_k_reg[8] , ioppinteg_k_reg[8], timing, 1
instance = comp, \ioppinteg_k_reg[9] , ioppinteg_k_reg[9], timing, 1
instance = comp, \ioppinteg_k_reg[10] , ioppinteg_k_reg[10], timing, 1
instance = comp, \ioppinteg_k_reg[11] , ioppinteg_k_reg[11], timing, 1
instance = comp, \ioppinteg_k_reg[12] , ioppinteg_k_reg[12], timing, 1
instance = comp, \ioppinteg_k_reg[13] , ioppinteg_k_reg[13], timing, 1
instance = comp, \ioppinteg_k_reg[14] , ioppinteg_k_reg[14], timing, 1
instance = comp, \ioppinteg_mult_inst|lpm_mult_component|auto_generated|mac_mult1 , ioppinteg_mult_inst|lpm_mult_component|auto_generated|mac_mult1, timing, 1
instance = comp, \ioppinteg_mult_inst|lpm_mult_component|auto_generated|mac_out2 , ioppinteg_mult_inst|lpm_mult_component|auto_generated|mac_out2, timing, 1
instance = comp, \ioppinteg_k_reg[15] , ioppinteg_k_reg[15], timing, 1
instance = comp, \ioppinteg_b_reg[0]~0 , ioppinteg_b_reg[0]~0, timing, 1
instance = comp, \ioppinteg_b_reg[15] , ioppinteg_b_reg[15], timing, 1
instance = comp, \Add114~0 , Add114~0, timing, 1
instance = comp, \ioppinteg_b_reg[14] , ioppinteg_b_reg[14], timing, 1
instance = comp, \Add114~1 , Add114~1, timing, 1
instance = comp, \ioppinteg_b_reg[13] , ioppinteg_b_reg[13], timing, 1
instance = comp, \Add114~2 , Add114~2, timing, 1
instance = comp, \ioppinteg_b_reg[12] , ioppinteg_b_reg[12], timing, 1
instance = comp, \Add114~3 , Add114~3, timing, 1
instance = comp, \ioppinteg_b_reg[11] , ioppinteg_b_reg[11], timing, 1
instance = comp, \Add114~4 , Add114~4, timing, 1
instance = comp, \ioppinteg_b_reg[10] , ioppinteg_b_reg[10], timing, 1
instance = comp, \Add114~5 , Add114~5, timing, 1
instance = comp, \ioppinteg_b_reg[9] , ioppinteg_b_reg[9], timing, 1
instance = comp, \Add114~6 , Add114~6, timing, 1
instance = comp, \ioppinteg_b_reg[8]~1 , ioppinteg_b_reg[8]~1, timing, 1
instance = comp, \ioppinteg_b_reg[8] , ioppinteg_b_reg[8], timing, 1
instance = comp, \Add114~7 , Add114~7, timing, 1
instance = comp, \ioppinteg_b_reg[7] , ioppinteg_b_reg[7], timing, 1
instance = comp, \Add114~8 , Add114~8, timing, 1
instance = comp, \ioppinteg_b_reg[6] , ioppinteg_b_reg[6], timing, 1
instance = comp, \Add114~9 , Add114~9, timing, 1
instance = comp, \ioppinteg_b_reg[5] , ioppinteg_b_reg[5], timing, 1
instance = comp, \Add114~10 , Add114~10, timing, 1
instance = comp, \ioppinteg_b_reg[4] , ioppinteg_b_reg[4], timing, 1
instance = comp, \Add114~11 , Add114~11, timing, 1
instance = comp, \ioppinteg_b_reg[3] , ioppinteg_b_reg[3], timing, 1
instance = comp, \Add114~12 , Add114~12, timing, 1
instance = comp, \ioppinteg_b_reg[2] , ioppinteg_b_reg[2], timing, 1
instance = comp, \Add114~13 , Add114~13, timing, 1
instance = comp, \ioppinteg_b_reg[1] , ioppinteg_b_reg[1], timing, 1
instance = comp, \Add114~14 , Add114~14, timing, 1
instance = comp, \ioppinteg_b_reg[0]~feeder , ioppinteg_b_reg[0]~feeder, timing, 1
instance = comp, \ioppinteg_b_reg[0] , ioppinteg_b_reg[0], timing, 1
instance = comp, \Add114~15 , Add114~15, timing, 1
instance = comp, \Add114~17 , Add114~17, timing, 1
instance = comp, \Add114~19 , Add114~19, timing, 1
instance = comp, \Add114~21 , Add114~21, timing, 1
instance = comp, \Add114~23 , Add114~23, timing, 1
instance = comp, \Add114~25 , Add114~25, timing, 1
instance = comp, \Add114~27 , Add114~27, timing, 1
instance = comp, \Add114~29 , Add114~29, timing, 1
instance = comp, \Add114~31 , Add114~31, timing, 1
instance = comp, \Add114~33 , Add114~33, timing, 1
instance = comp, \Add114~35 , Add114~35, timing, 1
instance = comp, \Add114~36 , Add114~36, timing, 1
instance = comp, \Add114~38 , Add114~38, timing, 1
instance = comp, \Add114~40 , Add114~40, timing, 1
instance = comp, \Add114~42 , Add114~42, timing, 1
instance = comp, \Add114~44 , Add114~44, timing, 1
instance = comp, \Add114~46 , Add114~46, timing, 1
instance = comp, \Add114~48 , Add114~48, timing, 1
instance = comp, \Add114~50 , Add114~50, timing, 1
instance = comp, \Add114~52 , Add114~52, timing, 1
instance = comp, \Add114~54 , Add114~54, timing, 1
instance = comp, \Add114~56 , Add114~56, timing, 1
instance = comp, \Add114~58 , Add114~58, timing, 1
instance = comp, \ioppinteg_opp_result~0 , ioppinteg_opp_result~0, timing, 1
instance = comp, \ioppinteg_opp_result~1 , ioppinteg_opp_result~1, timing, 1
instance = comp, \ioppinteg_opp_result[20] , ioppinteg_opp_result[20], timing, 1
instance = comp, \ioppinteg_opp_result~2 , ioppinteg_opp_result~2, timing, 1
instance = comp, \ioppinteg_opp_result~3 , ioppinteg_opp_result~3, timing, 1
instance = comp, \ioppinteg_opp_result[19] , ioppinteg_opp_result[19], timing, 1
instance = comp, \ioppinteg_opp_result~4 , ioppinteg_opp_result~4, timing, 1
instance = comp, \ioppinteg_opp_result~5 , ioppinteg_opp_result~5, timing, 1
instance = comp, \ioppinteg_opp_result[18] , ioppinteg_opp_result[18], timing, 1
instance = comp, \ioppinteg_opp_result~6 , ioppinteg_opp_result~6, timing, 1
instance = comp, \ioppinteg_opp_result~7 , ioppinteg_opp_result~7, timing, 1
instance = comp, \ioppinteg_opp_result[17] , ioppinteg_opp_result[17], timing, 1
instance = comp, \ioppinteg_opp_result~8 , ioppinteg_opp_result~8, timing, 1
instance = comp, \ioppinteg_opp_result~9 , ioppinteg_opp_result~9, timing, 1
instance = comp, \ioppinteg_opp_result[16] , ioppinteg_opp_result[16], timing, 1
instance = comp, \ioppinteg_opp_result~10 , ioppinteg_opp_result~10, timing, 1
instance = comp, \ioppinteg_opp_result~11 , ioppinteg_opp_result~11, timing, 1
instance = comp, \ioppinteg_opp_result[15] , ioppinteg_opp_result[15], timing, 1
instance = comp, \ioppinteg_opp_result~12 , ioppinteg_opp_result~12, timing, 1
instance = comp, \ioppinteg_opp_result~13 , ioppinteg_opp_result~13, timing, 1
instance = comp, \ioppinteg_opp_result[14] , ioppinteg_opp_result[14], timing, 1
instance = comp, \ioppinteg_opp_result~14 , ioppinteg_opp_result~14, timing, 1
instance = comp, \ioppinteg_opp_result~15 , ioppinteg_opp_result~15, timing, 1
instance = comp, \ioppinteg_opp_result[13] , ioppinteg_opp_result[13], timing, 1
instance = comp, \ioppinteg_opp_result~16 , ioppinteg_opp_result~16, timing, 1
instance = comp, \ioppinteg_opp_result~17 , ioppinteg_opp_result~17, timing, 1
instance = comp, \ioppinteg_opp_result[12] , ioppinteg_opp_result[12], timing, 1
instance = comp, \ioppinteg_opp_result~18 , ioppinteg_opp_result~18, timing, 1
instance = comp, \ioppinteg_opp_result~19 , ioppinteg_opp_result~19, timing, 1
instance = comp, \ioppinteg_opp_result[11] , ioppinteg_opp_result[11], timing, 1
instance = comp, \ioppinteg_opp_result~20 , ioppinteg_opp_result~20, timing, 1
instance = comp, \ioppinteg_opp_result~21 , ioppinteg_opp_result~21, timing, 1
instance = comp, \ioppinteg_opp_result[10] , ioppinteg_opp_result[10], timing, 1
instance = comp, \ioppinteg_opp_result~22 , ioppinteg_opp_result~22, timing, 1
instance = comp, \ioppinteg_opp_result~23 , ioppinteg_opp_result~23, timing, 1
instance = comp, \ioppinteg_opp_result[9] , ioppinteg_opp_result[9], timing, 1
instance = comp, \LessThan134~1 , LessThan134~1, timing, 1
instance = comp, \LessThan134~3 , LessThan134~3, timing, 1
instance = comp, \LessThan134~5 , LessThan134~5, timing, 1
instance = comp, \LessThan134~7 , LessThan134~7, timing, 1
instance = comp, \LessThan134~9 , LessThan134~9, timing, 1
instance = comp, \LessThan134~11 , LessThan134~11, timing, 1
instance = comp, \LessThan134~13 , LessThan134~13, timing, 1
instance = comp, \LessThan134~15 , LessThan134~15, timing, 1
instance = comp, \LessThan134~17 , LessThan134~17, timing, 1
instance = comp, \LessThan134~19 , LessThan134~19, timing, 1
instance = comp, \LessThan134~21 , LessThan134~21, timing, 1
instance = comp, \LessThan134~22 , LessThan134~22, timing, 1
instance = comp, \ioppinteg_err_count[7]~24 , ioppinteg_err_count[7]~24, timing, 1
instance = comp, \ioppinteg_err_count[0] , ioppinteg_err_count[0], timing, 1
instance = comp, \ioppinteg_err_count[1]~10 , ioppinteg_err_count[1]~10, timing, 1
instance = comp, \ioppinteg_err_count[1] , ioppinteg_err_count[1], timing, 1
instance = comp, \ioppinteg_err_count[2]~12 , ioppinteg_err_count[2]~12, timing, 1
instance = comp, \ioppinteg_err_count[2] , ioppinteg_err_count[2], timing, 1
instance = comp, \ioppinteg_err_count[3]~14 , ioppinteg_err_count[3]~14, timing, 1
instance = comp, \ioppinteg_err_count[3] , ioppinteg_err_count[3], timing, 1
instance = comp, \ioppinteg_err_count[4]~16 , ioppinteg_err_count[4]~16, timing, 1
instance = comp, \ioppinteg_err_count[4] , ioppinteg_err_count[4], timing, 1
instance = comp, \ioppinteg_err_count[5]~18 , ioppinteg_err_count[5]~18, timing, 1
instance = comp, \ioppinteg_err_count[5] , ioppinteg_err_count[5], timing, 1
instance = comp, \ioppinteg_err_count[6]~20 , ioppinteg_err_count[6]~20, timing, 1
instance = comp, \ioppinteg_err_count[6] , ioppinteg_err_count[6], timing, 1
instance = comp, \ioppinteg_err_count[7]~22 , ioppinteg_err_count[7]~22, timing, 1
instance = comp, \ioppinteg_err_count[7] , ioppinteg_err_count[7], timing, 1
instance = comp, \iopp_cntlim_reg[15] , iopp_cntlim_reg[15], timing, 1
instance = comp, \iopp_cntlim_reg[14] , iopp_cntlim_reg[14], timing, 1
instance = comp, \iopp_cntlim_reg[13] , iopp_cntlim_reg[13], timing, 1
instance = comp, \iopp_cntlim_reg[12]~3 , iopp_cntlim_reg[12]~3, timing, 1
instance = comp, \iopp_cntlim_reg[12] , iopp_cntlim_reg[12], timing, 1
instance = comp, \iopp_cntlim_reg[11] , iopp_cntlim_reg[11], timing, 1
instance = comp, \iopp_cntlim_reg[10] , iopp_cntlim_reg[10], timing, 1
instance = comp, \iopp_cntlim_reg[9] , iopp_cntlim_reg[9], timing, 1
instance = comp, \iopp_cntlim_reg[8] , iopp_cntlim_reg[8], timing, 1
instance = comp, \LessThan133~1 , LessThan133~1, timing, 1
instance = comp, \LessThan133~3 , LessThan133~3, timing, 1
instance = comp, \LessThan133~5 , LessThan133~5, timing, 1
instance = comp, \LessThan133~7 , LessThan133~7, timing, 1
instance = comp, \LessThan133~9 , LessThan133~9, timing, 1
instance = comp, \LessThan133~11 , LessThan133~11, timing, 1
instance = comp, \LessThan133~13 , LessThan133~13, timing, 1
instance = comp, \LessThan133~14 , LessThan133~14, timing, 1
instance = comp, \ioppinteg_err_flag~1 , ioppinteg_err_flag~1, timing, 1
instance = comp, \err_check_reg[11] , err_check_reg[11], timing, 1
instance = comp, \opp_pwlmt_reg[15]~5 , opp_pwlmt_reg[15]~5, timing, 1
instance = comp, \LessThan26~0 , LessThan26~0, timing, 1
instance = comp, \opp_pwlmt_reg[6]~2 , opp_pwlmt_reg[6]~2, timing, 1
instance = comp, \opp_pwlmt_reg[6]~4 , opp_pwlmt_reg[6]~4, timing, 1
instance = comp, \opp_pwlmt_reg[15] , opp_pwlmt_reg[15], timing, 1
instance = comp, \opp_limerr1_i~input , opp_limerr1_i~input, timing, 1
instance = comp, \opp_limerr1_reg~0 , opp_limerr1_reg~0, timing, 1
instance = comp, \count_opp_bakinteg[0]~18 , count_opp_bakinteg[0]~18, timing, 1
instance = comp, \count_bakinteg_lim[3]~16 , count_bakinteg_lim[3]~16, timing, 1
instance = comp, \opp_bakinteg_save~1001 , opp_bakinteg_save~1001, timing, 1
instance = comp, \opp_bakinteg_save[981]~1002 , opp_bakinteg_save[981]~1002, timing, 1
instance = comp, \opp_bakinteg_save[0] , opp_bakinteg_save[0], timing, 1
instance = comp, \opp_bakinteg_save~1000 , opp_bakinteg_save~1000, timing, 1
instance = comp, \opp_bakinteg_save[1] , opp_bakinteg_save[1], timing, 1
instance = comp, \opp_bakinteg_save~999 , opp_bakinteg_save~999, timing, 1
instance = comp, \opp_bakinteg_save[2] , opp_bakinteg_save[2], timing, 1
instance = comp, \opp_bakinteg_save~998 , opp_bakinteg_save~998, timing, 1
instance = comp, \opp_bakinteg_save[3] , opp_bakinteg_save[3], timing, 1
instance = comp, \opp_bakinteg_save~997 , opp_bakinteg_save~997, timing, 1
instance = comp, \opp_bakinteg_save[4] , opp_bakinteg_save[4], timing, 1
instance = comp, \opp_bakinteg_save~996 , opp_bakinteg_save~996, timing, 1
instance = comp, \opp_bakinteg_save[5] , opp_bakinteg_save[5], timing, 1
instance = comp, \opp_bakinteg_save~995 , opp_bakinteg_save~995, timing, 1
instance = comp, \opp_bakinteg_save[6] , opp_bakinteg_save[6], timing, 1
instance = comp, \opp_bakinteg_save~994 , opp_bakinteg_save~994, timing, 1
instance = comp, \opp_bakinteg_save[7] , opp_bakinteg_save[7], timing, 1
instance = comp, \opp_bakinteg_save~993 , opp_bakinteg_save~993, timing, 1
instance = comp, \opp_bakinteg_save[8] , opp_bakinteg_save[8], timing, 1
instance = comp, \opp_bakinteg_save~992 , opp_bakinteg_save~992, timing, 1
instance = comp, \opp_bakinteg_save[9] , opp_bakinteg_save[9], timing, 1
instance = comp, \opp_bakinteg_save~991 , opp_bakinteg_save~991, timing, 1
instance = comp, \opp_bakinteg_save[10] , opp_bakinteg_save[10], timing, 1
instance = comp, \opp_bakinteg_save~990 , opp_bakinteg_save~990, timing, 1
instance = comp, \opp_bakinteg_save[11] , opp_bakinteg_save[11], timing, 1
instance = comp, \opp_bakinteg_save~989 , opp_bakinteg_save~989, timing, 1
instance = comp, \opp_bakinteg_save[12] , opp_bakinteg_save[12], timing, 1
instance = comp, \opp_bakinteg_save~988 , opp_bakinteg_save~988, timing, 1
instance = comp, \opp_bakinteg_save[13] , opp_bakinteg_save[13], timing, 1
instance = comp, \opp_bakinteg_save~987 , opp_bakinteg_save~987, timing, 1
instance = comp, \opp_bakinteg_save[14] , opp_bakinteg_save[14], timing, 1
instance = comp, \opp_bakinteg_save~986 , opp_bakinteg_save~986, timing, 1
instance = comp, \opp_bakinteg_save[15] , opp_bakinteg_save[15], timing, 1
instance = comp, \opp_bakinteg_save~985 , opp_bakinteg_save~985, timing, 1
instance = comp, \opp_bakinteg_save[16] , opp_bakinteg_save[16], timing, 1
instance = comp, \opp_bakinteg_save~984 , opp_bakinteg_save~984, timing, 1
instance = comp, \opp_bakinteg_save[17] , opp_bakinteg_save[17], timing, 1
instance = comp, \opp_bakinteg_save~983 , opp_bakinteg_save~983, timing, 1
instance = comp, \opp_bakinteg_save[18] , opp_bakinteg_save[18], timing, 1
instance = comp, \opp_bakinteg_save~982 , opp_bakinteg_save~982, timing, 1
instance = comp, \opp_bakinteg_save[19] , opp_bakinteg_save[19], timing, 1
instance = comp, \opp_bakinteg_save~981 , opp_bakinteg_save~981, timing, 1
instance = comp, \opp_bakinteg_save[20] , opp_bakinteg_save[20], timing, 1
instance = comp, \opp_bakinteg_save~980 , opp_bakinteg_save~980, timing, 1
instance = comp, \opp_bakinteg_save[21] , opp_bakinteg_save[21], timing, 1
instance = comp, \opp_bakinteg_save~979 , opp_bakinteg_save~979, timing, 1
instance = comp, \opp_bakinteg_save[22] , opp_bakinteg_save[22], timing, 1
instance = comp, \opp_bakinteg_save~978 , opp_bakinteg_save~978, timing, 1
instance = comp, \opp_bakinteg_save[23] , opp_bakinteg_save[23], timing, 1
instance = comp, \opp_bakinteg_save~977 , opp_bakinteg_save~977, timing, 1
instance = comp, \opp_bakinteg_save[24] , opp_bakinteg_save[24], timing, 1
instance = comp, \opp_bakinteg_save~976 , opp_bakinteg_save~976, timing, 1
instance = comp, \opp_bakinteg_save[25] , opp_bakinteg_save[25], timing, 1
instance = comp, \opp_bakinteg_save~975 , opp_bakinteg_save~975, timing, 1
instance = comp, \opp_bakinteg_save[26] , opp_bakinteg_save[26], timing, 1
instance = comp, \opp_bakinteg_save~974 , opp_bakinteg_save~974, timing, 1
instance = comp, \opp_bakinteg_save[27] , opp_bakinteg_save[27], timing, 1
instance = comp, \opp_bakinteg_save~973 , opp_bakinteg_save~973, timing, 1
instance = comp, \opp_bakinteg_save[28] , opp_bakinteg_save[28], timing, 1
instance = comp, \opp_bakinteg_save~972 , opp_bakinteg_save~972, timing, 1
instance = comp, \opp_bakinteg_save[29] , opp_bakinteg_save[29], timing, 1
instance = comp, \opp_bakinteg_save~971 , opp_bakinteg_save~971, timing, 1
instance = comp, \opp_bakinteg_save[30] , opp_bakinteg_save[30], timing, 1
instance = comp, \opp_bakinteg_save~970 , opp_bakinteg_save~970, timing, 1
instance = comp, \opp_bakinteg_save[31] , opp_bakinteg_save[31], timing, 1
instance = comp, \opp_bakinteg_save~969 , opp_bakinteg_save~969, timing, 1
instance = comp, \opp_bakinteg_save[32] , opp_bakinteg_save[32], timing, 1
instance = comp, \opp_bakinteg_save~968 , opp_bakinteg_save~968, timing, 1
instance = comp, \opp_bakinteg_save[33] , opp_bakinteg_save[33], timing, 1
instance = comp, \opp_bakinteg_save~967 , opp_bakinteg_save~967, timing, 1
instance = comp, \opp_bakinteg_save[34] , opp_bakinteg_save[34], timing, 1
instance = comp, \opp_bakinteg_save~966 , opp_bakinteg_save~966, timing, 1
instance = comp, \opp_bakinteg_save[35] , opp_bakinteg_save[35], timing, 1
instance = comp, \opp_bakinteg_save~965 , opp_bakinteg_save~965, timing, 1
instance = comp, \opp_bakinteg_save[36] , opp_bakinteg_save[36], timing, 1
instance = comp, \opp_bakinteg_save~964 , opp_bakinteg_save~964, timing, 1
instance = comp, \opp_bakinteg_save[37] , opp_bakinteg_save[37], timing, 1
instance = comp, \opp_bakinteg_save~963 , opp_bakinteg_save~963, timing, 1
instance = comp, \opp_bakinteg_save[38] , opp_bakinteg_save[38], timing, 1
instance = comp, \opp_bakinteg_save~962 , opp_bakinteg_save~962, timing, 1
instance = comp, \opp_bakinteg_save[39] , opp_bakinteg_save[39], timing, 1
instance = comp, \opp_bakinteg_save~961 , opp_bakinteg_save~961, timing, 1
instance = comp, \opp_bakinteg_save[40] , opp_bakinteg_save[40], timing, 1
instance = comp, \opp_bakinteg_save~960 , opp_bakinteg_save~960, timing, 1
instance = comp, \opp_bakinteg_save[41] , opp_bakinteg_save[41], timing, 1
instance = comp, \opp_bakinteg_save~959 , opp_bakinteg_save~959, timing, 1
instance = comp, \opp_bakinteg_save[42] , opp_bakinteg_save[42], timing, 1
instance = comp, \opp_bakinteg_save~958 , opp_bakinteg_save~958, timing, 1
instance = comp, \opp_bakinteg_save[43] , opp_bakinteg_save[43], timing, 1
instance = comp, \opp_bakinteg_save~957 , opp_bakinteg_save~957, timing, 1
instance = comp, \opp_bakinteg_save[44] , opp_bakinteg_save[44], timing, 1
instance = comp, \opp_bakinteg_save~956 , opp_bakinteg_save~956, timing, 1
instance = comp, \opp_bakinteg_save[45] , opp_bakinteg_save[45], timing, 1
instance = comp, \opp_bakinteg_save~955 , opp_bakinteg_save~955, timing, 1
instance = comp, \opp_bakinteg_save[46] , opp_bakinteg_save[46], timing, 1
instance = comp, \opp_bakinteg_save~954 , opp_bakinteg_save~954, timing, 1
instance = comp, \opp_bakinteg_save[47] , opp_bakinteg_save[47], timing, 1
instance = comp, \opp_bakinteg_save~953 , opp_bakinteg_save~953, timing, 1
instance = comp, \opp_bakinteg_save[48] , opp_bakinteg_save[48], timing, 1
instance = comp, \opp_bakinteg_save~952 , opp_bakinteg_save~952, timing, 1
instance = comp, \opp_bakinteg_save[49] , opp_bakinteg_save[49], timing, 1
instance = comp, \opp_bakinteg_save~951 , opp_bakinteg_save~951, timing, 1
instance = comp, \opp_bakinteg_save[50] , opp_bakinteg_save[50], timing, 1
instance = comp, \opp_bakinteg_save~950 , opp_bakinteg_save~950, timing, 1
instance = comp, \opp_bakinteg_save[51] , opp_bakinteg_save[51], timing, 1
instance = comp, \opp_bakinteg_save~949 , opp_bakinteg_save~949, timing, 1
instance = comp, \opp_bakinteg_save[52] , opp_bakinteg_save[52], timing, 1
instance = comp, \opp_bakinteg_save~948 , opp_bakinteg_save~948, timing, 1
instance = comp, \opp_bakinteg_save[53] , opp_bakinteg_save[53], timing, 1
instance = comp, \opp_bakinteg_save~947 , opp_bakinteg_save~947, timing, 1
instance = comp, \opp_bakinteg_save[54] , opp_bakinteg_save[54], timing, 1
instance = comp, \opp_bakinteg_save~946 , opp_bakinteg_save~946, timing, 1
instance = comp, \opp_bakinteg_save[55] , opp_bakinteg_save[55], timing, 1
instance = comp, \opp_bakinteg_save~945 , opp_bakinteg_save~945, timing, 1
instance = comp, \opp_bakinteg_save[56] , opp_bakinteg_save[56], timing, 1
instance = comp, \opp_bakinteg_save~944 , opp_bakinteg_save~944, timing, 1
instance = comp, \opp_bakinteg_save[57] , opp_bakinteg_save[57], timing, 1
instance = comp, \opp_bakinteg_save~943 , opp_bakinteg_save~943, timing, 1
instance = comp, \opp_bakinteg_save[58] , opp_bakinteg_save[58], timing, 1
instance = comp, \opp_bakinteg_save~942 , opp_bakinteg_save~942, timing, 1
instance = comp, \opp_bakinteg_save[59] , opp_bakinteg_save[59], timing, 1
instance = comp, \opp_bakinteg_save~941 , opp_bakinteg_save~941, timing, 1
instance = comp, \opp_bakinteg_save[60] , opp_bakinteg_save[60], timing, 1
instance = comp, \opp_bakinteg_save~940 , opp_bakinteg_save~940, timing, 1
instance = comp, \opp_bakinteg_save[61] , opp_bakinteg_save[61], timing, 1
instance = comp, \opp_bakinteg_save~939 , opp_bakinteg_save~939, timing, 1
instance = comp, \opp_bakinteg_save[62] , opp_bakinteg_save[62], timing, 1
instance = comp, \opp_bakinteg_save~938 , opp_bakinteg_save~938, timing, 1
instance = comp, \opp_bakinteg_save[63] , opp_bakinteg_save[63], timing, 1
instance = comp, \opp_bakinteg_save~937 , opp_bakinteg_save~937, timing, 1
instance = comp, \opp_bakinteg_save[64] , opp_bakinteg_save[64], timing, 1
instance = comp, \opp_bakinteg_save~936 , opp_bakinteg_save~936, timing, 1
instance = comp, \opp_bakinteg_save[65] , opp_bakinteg_save[65], timing, 1
instance = comp, \opp_bakinteg_save~935 , opp_bakinteg_save~935, timing, 1
instance = comp, \opp_bakinteg_save[66] , opp_bakinteg_save[66], timing, 1
instance = comp, \opp_bakinteg_save~934 , opp_bakinteg_save~934, timing, 1
instance = comp, \opp_bakinteg_save[67] , opp_bakinteg_save[67], timing, 1
instance = comp, \opp_bakinteg_save~933 , opp_bakinteg_save~933, timing, 1
instance = comp, \opp_bakinteg_save[68] , opp_bakinteg_save[68], timing, 1
instance = comp, \opp_bakinteg_save~932 , opp_bakinteg_save~932, timing, 1
instance = comp, \opp_bakinteg_save[69] , opp_bakinteg_save[69], timing, 1
instance = comp, \opp_bakinteg_save~931 , opp_bakinteg_save~931, timing, 1
instance = comp, \opp_bakinteg_save[70] , opp_bakinteg_save[70], timing, 1
instance = comp, \opp_bakinteg_save~930 , opp_bakinteg_save~930, timing, 1
instance = comp, \opp_bakinteg_save[71] , opp_bakinteg_save[71], timing, 1
instance = comp, \opp_bakinteg_save~929 , opp_bakinteg_save~929, timing, 1
instance = comp, \opp_bakinteg_save[72] , opp_bakinteg_save[72], timing, 1
instance = comp, \opp_bakinteg_save~928 , opp_bakinteg_save~928, timing, 1
instance = comp, \opp_bakinteg_save[73] , opp_bakinteg_save[73], timing, 1
instance = comp, \opp_bakinteg_save~927 , opp_bakinteg_save~927, timing, 1
instance = comp, \opp_bakinteg_save[74] , opp_bakinteg_save[74], timing, 1
instance = comp, \opp_bakinteg_save~926 , opp_bakinteg_save~926, timing, 1
instance = comp, \opp_bakinteg_save[75] , opp_bakinteg_save[75], timing, 1
instance = comp, \opp_bakinteg_save~925 , opp_bakinteg_save~925, timing, 1
instance = comp, \opp_bakinteg_save[76] , opp_bakinteg_save[76], timing, 1
instance = comp, \opp_bakinteg_save~924 , opp_bakinteg_save~924, timing, 1
instance = comp, \opp_bakinteg_save[77] , opp_bakinteg_save[77], timing, 1
instance = comp, \opp_bakinteg_save~923 , opp_bakinteg_save~923, timing, 1
instance = comp, \opp_bakinteg_save[78] , opp_bakinteg_save[78], timing, 1
instance = comp, \opp_bakinteg_save~922 , opp_bakinteg_save~922, timing, 1
instance = comp, \opp_bakinteg_save[79] , opp_bakinteg_save[79], timing, 1
instance = comp, \opp_bakinteg_save~921 , opp_bakinteg_save~921, timing, 1
instance = comp, \opp_bakinteg_save[80] , opp_bakinteg_save[80], timing, 1
instance = comp, \opp_bakinteg_save~920 , opp_bakinteg_save~920, timing, 1
instance = comp, \opp_bakinteg_save[81] , opp_bakinteg_save[81], timing, 1
instance = comp, \opp_bakinteg_save~919 , opp_bakinteg_save~919, timing, 1
instance = comp, \opp_bakinteg_save[82] , opp_bakinteg_save[82], timing, 1
instance = comp, \opp_bakinteg_save~918 , opp_bakinteg_save~918, timing, 1
instance = comp, \opp_bakinteg_save[83] , opp_bakinteg_save[83], timing, 1
instance = comp, \opp_bakinteg_save~917 , opp_bakinteg_save~917, timing, 1
instance = comp, \opp_bakinteg_save[84] , opp_bakinteg_save[84], timing, 1
instance = comp, \opp_bakinteg_save~916 , opp_bakinteg_save~916, timing, 1
instance = comp, \opp_bakinteg_save[85] , opp_bakinteg_save[85], timing, 1
instance = comp, \opp_bakinteg_save~915 , opp_bakinteg_save~915, timing, 1
instance = comp, \opp_bakinteg_save[86] , opp_bakinteg_save[86], timing, 1
instance = comp, \opp_bakinteg_save~914 , opp_bakinteg_save~914, timing, 1
instance = comp, \opp_bakinteg_save[87] , opp_bakinteg_save[87], timing, 1
instance = comp, \opp_bakinteg_save~913 , opp_bakinteg_save~913, timing, 1
instance = comp, \opp_bakinteg_save[88] , opp_bakinteg_save[88], timing, 1
instance = comp, \opp_bakinteg_save~912 , opp_bakinteg_save~912, timing, 1
instance = comp, \opp_bakinteg_save[89] , opp_bakinteg_save[89], timing, 1
instance = comp, \opp_bakinteg_save~911 , opp_bakinteg_save~911, timing, 1
instance = comp, \opp_bakinteg_save[90] , opp_bakinteg_save[90], timing, 1
instance = comp, \opp_bakinteg_save~910 , opp_bakinteg_save~910, timing, 1
instance = comp, \opp_bakinteg_save[91] , opp_bakinteg_save[91], timing, 1
instance = comp, \opp_bakinteg_save~909 , opp_bakinteg_save~909, timing, 1
instance = comp, \opp_bakinteg_save[92] , opp_bakinteg_save[92], timing, 1
instance = comp, \opp_bakinteg_save~908 , opp_bakinteg_save~908, timing, 1
instance = comp, \opp_bakinteg_save[93] , opp_bakinteg_save[93], timing, 1
instance = comp, \opp_bakinteg_save~907 , opp_bakinteg_save~907, timing, 1
instance = comp, \opp_bakinteg_save[94] , opp_bakinteg_save[94], timing, 1
instance = comp, \opp_bakinteg_save~906 , opp_bakinteg_save~906, timing, 1
instance = comp, \opp_bakinteg_save[95] , opp_bakinteg_save[95], timing, 1
instance = comp, \opp_bakinteg_save~905 , opp_bakinteg_save~905, timing, 1
instance = comp, \opp_bakinteg_save[96] , opp_bakinteg_save[96], timing, 1
instance = comp, \opp_bakinteg_save~904 , opp_bakinteg_save~904, timing, 1
instance = comp, \opp_bakinteg_save[97] , opp_bakinteg_save[97], timing, 1
instance = comp, \opp_bakinteg_save~903 , opp_bakinteg_save~903, timing, 1
instance = comp, \opp_bakinteg_save[98] , opp_bakinteg_save[98], timing, 1
instance = comp, \opp_bakinteg_save~902 , opp_bakinteg_save~902, timing, 1
instance = comp, \opp_bakinteg_save[99] , opp_bakinteg_save[99], timing, 1
instance = comp, \opp_bakinteg_save~901 , opp_bakinteg_save~901, timing, 1
instance = comp, \opp_bakinteg_save[100] , opp_bakinteg_save[100], timing, 1
instance = comp, \opp_bakinteg_save~900 , opp_bakinteg_save~900, timing, 1
instance = comp, \opp_bakinteg_save[101] , opp_bakinteg_save[101], timing, 1
instance = comp, \opp_bakinteg_save~899 , opp_bakinteg_save~899, timing, 1
instance = comp, \opp_bakinteg_save[102] , opp_bakinteg_save[102], timing, 1
instance = comp, \opp_bakinteg_save~898 , opp_bakinteg_save~898, timing, 1
instance = comp, \opp_bakinteg_save[103] , opp_bakinteg_save[103], timing, 1
instance = comp, \opp_bakinteg_save~897 , opp_bakinteg_save~897, timing, 1
instance = comp, \opp_bakinteg_save[104] , opp_bakinteg_save[104], timing, 1
instance = comp, \opp_bakinteg_save~896 , opp_bakinteg_save~896, timing, 1
instance = comp, \opp_bakinteg_save[105] , opp_bakinteg_save[105], timing, 1
instance = comp, \opp_bakinteg_save~895 , opp_bakinteg_save~895, timing, 1
instance = comp, \opp_bakinteg_save[106] , opp_bakinteg_save[106], timing, 1
instance = comp, \opp_bakinteg_save~894 , opp_bakinteg_save~894, timing, 1
instance = comp, \opp_bakinteg_save[107] , opp_bakinteg_save[107], timing, 1
instance = comp, \opp_bakinteg_save~893 , opp_bakinteg_save~893, timing, 1
instance = comp, \opp_bakinteg_save[108] , opp_bakinteg_save[108], timing, 1
instance = comp, \opp_bakinteg_save~892 , opp_bakinteg_save~892, timing, 1
instance = comp, \opp_bakinteg_save[109] , opp_bakinteg_save[109], timing, 1
instance = comp, \opp_bakinteg_save~891 , opp_bakinteg_save~891, timing, 1
instance = comp, \opp_bakinteg_save[110] , opp_bakinteg_save[110], timing, 1
instance = comp, \opp_bakinteg_save~890 , opp_bakinteg_save~890, timing, 1
instance = comp, \opp_bakinteg_save[111] , opp_bakinteg_save[111], timing, 1
instance = comp, \opp_bakinteg_save~889 , opp_bakinteg_save~889, timing, 1
instance = comp, \opp_bakinteg_save[112] , opp_bakinteg_save[112], timing, 1
instance = comp, \opp_bakinteg_save~888 , opp_bakinteg_save~888, timing, 1
instance = comp, \opp_bakinteg_save[113] , opp_bakinteg_save[113], timing, 1
instance = comp, \opp_bakinteg_save~887 , opp_bakinteg_save~887, timing, 1
instance = comp, \opp_bakinteg_save[114] , opp_bakinteg_save[114], timing, 1
instance = comp, \opp_bakinteg_save~886 , opp_bakinteg_save~886, timing, 1
instance = comp, \opp_bakinteg_save[115] , opp_bakinteg_save[115], timing, 1
instance = comp, \opp_bakinteg_save~885 , opp_bakinteg_save~885, timing, 1
instance = comp, \opp_bakinteg_save[116] , opp_bakinteg_save[116], timing, 1
instance = comp, \opp_bakinteg_save~884 , opp_bakinteg_save~884, timing, 1
instance = comp, \opp_bakinteg_save[117] , opp_bakinteg_save[117], timing, 1
instance = comp, \opp_bakinteg_save~883 , opp_bakinteg_save~883, timing, 1
instance = comp, \opp_bakinteg_save[118] , opp_bakinteg_save[118], timing, 1
instance = comp, \opp_bakinteg_save~882 , opp_bakinteg_save~882, timing, 1
instance = comp, \opp_bakinteg_save[119] , opp_bakinteg_save[119], timing, 1
instance = comp, \opp_bakinteg_save~881 , opp_bakinteg_save~881, timing, 1
instance = comp, \opp_bakinteg_save[120] , opp_bakinteg_save[120], timing, 1
instance = comp, \opp_bakinteg_save~880 , opp_bakinteg_save~880, timing, 1
instance = comp, \opp_bakinteg_save[121] , opp_bakinteg_save[121], timing, 1
instance = comp, \opp_bakinteg_save~879 , opp_bakinteg_save~879, timing, 1
instance = comp, \opp_bakinteg_save[122] , opp_bakinteg_save[122], timing, 1
instance = comp, \opp_bakinteg_save~878 , opp_bakinteg_save~878, timing, 1
instance = comp, \opp_bakinteg_save[123] , opp_bakinteg_save[123], timing, 1
instance = comp, \opp_bakinteg_save~877 , opp_bakinteg_save~877, timing, 1
instance = comp, \opp_bakinteg_save[124] , opp_bakinteg_save[124], timing, 1
instance = comp, \opp_bakinteg_save~876 , opp_bakinteg_save~876, timing, 1
instance = comp, \opp_bakinteg_save[125] , opp_bakinteg_save[125], timing, 1
instance = comp, \opp_bakinteg_save~875 , opp_bakinteg_save~875, timing, 1
instance = comp, \opp_bakinteg_save[126] , opp_bakinteg_save[126], timing, 1
instance = comp, \opp_bakinteg_save~874 , opp_bakinteg_save~874, timing, 1
instance = comp, \opp_bakinteg_save[127] , opp_bakinteg_save[127], timing, 1
instance = comp, \opp_bakinteg_save~873 , opp_bakinteg_save~873, timing, 1
instance = comp, \opp_bakinteg_save[128] , opp_bakinteg_save[128], timing, 1
instance = comp, \opp_bakinteg_save~872 , opp_bakinteg_save~872, timing, 1
instance = comp, \opp_bakinteg_save[129] , opp_bakinteg_save[129], timing, 1
instance = comp, \opp_bakinteg_save~871 , opp_bakinteg_save~871, timing, 1
instance = comp, \opp_bakinteg_save[130] , opp_bakinteg_save[130], timing, 1
instance = comp, \opp_bakinteg_save~870 , opp_bakinteg_save~870, timing, 1
instance = comp, \opp_bakinteg_save[131] , opp_bakinteg_save[131], timing, 1
instance = comp, \opp_bakinteg_save~869 , opp_bakinteg_save~869, timing, 1
instance = comp, \opp_bakinteg_save[132] , opp_bakinteg_save[132], timing, 1
instance = comp, \opp_bakinteg_save~868 , opp_bakinteg_save~868, timing, 1
instance = comp, \opp_bakinteg_save[133] , opp_bakinteg_save[133], timing, 1
instance = comp, \opp_bakinteg_save~867 , opp_bakinteg_save~867, timing, 1
instance = comp, \opp_bakinteg_save[134] , opp_bakinteg_save[134], timing, 1
instance = comp, \opp_bakinteg_save~866 , opp_bakinteg_save~866, timing, 1
instance = comp, \opp_bakinteg_save[135] , opp_bakinteg_save[135], timing, 1
instance = comp, \opp_bakinteg_save~865 , opp_bakinteg_save~865, timing, 1
instance = comp, \opp_bakinteg_save[136] , opp_bakinteg_save[136], timing, 1
instance = comp, \opp_bakinteg_save~864 , opp_bakinteg_save~864, timing, 1
instance = comp, \opp_bakinteg_save[137] , opp_bakinteg_save[137], timing, 1
instance = comp, \opp_bakinteg_save~863 , opp_bakinteg_save~863, timing, 1
instance = comp, \opp_bakinteg_save[138] , opp_bakinteg_save[138], timing, 1
instance = comp, \opp_bakinteg_save~862 , opp_bakinteg_save~862, timing, 1
instance = comp, \opp_bakinteg_save[139] , opp_bakinteg_save[139], timing, 1
instance = comp, \opp_bakinteg_save~861 , opp_bakinteg_save~861, timing, 1
instance = comp, \opp_bakinteg_save[140] , opp_bakinteg_save[140], timing, 1
instance = comp, \opp_bakinteg_save~860 , opp_bakinteg_save~860, timing, 1
instance = comp, \opp_bakinteg_save[141] , opp_bakinteg_save[141], timing, 1
instance = comp, \opp_bakinteg_save~859 , opp_bakinteg_save~859, timing, 1
instance = comp, \opp_bakinteg_save[142] , opp_bakinteg_save[142], timing, 1
instance = comp, \opp_bakinteg_save~858 , opp_bakinteg_save~858, timing, 1
instance = comp, \opp_bakinteg_save[143] , opp_bakinteg_save[143], timing, 1
instance = comp, \opp_bakinteg_save~857 , opp_bakinteg_save~857, timing, 1
instance = comp, \opp_bakinteg_save[144] , opp_bakinteg_save[144], timing, 1
instance = comp, \opp_bakinteg_save~856 , opp_bakinteg_save~856, timing, 1
instance = comp, \opp_bakinteg_save[145] , opp_bakinteg_save[145], timing, 1
instance = comp, \opp_bakinteg_save~855 , opp_bakinteg_save~855, timing, 1
instance = comp, \opp_bakinteg_save[146] , opp_bakinteg_save[146], timing, 1
instance = comp, \opp_bakinteg_save~854 , opp_bakinteg_save~854, timing, 1
instance = comp, \opp_bakinteg_save[147] , opp_bakinteg_save[147], timing, 1
instance = comp, \opp_bakinteg_save~853 , opp_bakinteg_save~853, timing, 1
instance = comp, \opp_bakinteg_save[148] , opp_bakinteg_save[148], timing, 1
instance = comp, \opp_bakinteg_save~852 , opp_bakinteg_save~852, timing, 1
instance = comp, \opp_bakinteg_save[149] , opp_bakinteg_save[149], timing, 1
instance = comp, \opp_bakinteg_save~851 , opp_bakinteg_save~851, timing, 1
instance = comp, \opp_bakinteg_save[150] , opp_bakinteg_save[150], timing, 1
instance = comp, \opp_bakinteg_save~850 , opp_bakinteg_save~850, timing, 1
instance = comp, \opp_bakinteg_save[151] , opp_bakinteg_save[151], timing, 1
instance = comp, \opp_bakinteg_save~849 , opp_bakinteg_save~849, timing, 1
instance = comp, \opp_bakinteg_save[152] , opp_bakinteg_save[152], timing, 1
instance = comp, \opp_bakinteg_save~848 , opp_bakinteg_save~848, timing, 1
instance = comp, \opp_bakinteg_save[153] , opp_bakinteg_save[153], timing, 1
instance = comp, \opp_bakinteg_save~847 , opp_bakinteg_save~847, timing, 1
instance = comp, \opp_bakinteg_save[154] , opp_bakinteg_save[154], timing, 1
instance = comp, \opp_bakinteg_save~846 , opp_bakinteg_save~846, timing, 1
instance = comp, \opp_bakinteg_save[155] , opp_bakinteg_save[155], timing, 1
instance = comp, \opp_bakinteg_save~845 , opp_bakinteg_save~845, timing, 1
instance = comp, \opp_bakinteg_save[156] , opp_bakinteg_save[156], timing, 1
instance = comp, \opp_bakinteg_save~844 , opp_bakinteg_save~844, timing, 1
instance = comp, \opp_bakinteg_save[157] , opp_bakinteg_save[157], timing, 1
instance = comp, \opp_bakinteg_save~843 , opp_bakinteg_save~843, timing, 1
instance = comp, \opp_bakinteg_save[158] , opp_bakinteg_save[158], timing, 1
instance = comp, \opp_bakinteg_save~842 , opp_bakinteg_save~842, timing, 1
instance = comp, \opp_bakinteg_save[159] , opp_bakinteg_save[159], timing, 1
instance = comp, \opp_bakinteg_save~841 , opp_bakinteg_save~841, timing, 1
instance = comp, \opp_bakinteg_save[160] , opp_bakinteg_save[160], timing, 1
instance = comp, \opp_bakinteg_save~840 , opp_bakinteg_save~840, timing, 1
instance = comp, \opp_bakinteg_save[161] , opp_bakinteg_save[161], timing, 1
instance = comp, \opp_bakinteg_save~839 , opp_bakinteg_save~839, timing, 1
instance = comp, \opp_bakinteg_save[162] , opp_bakinteg_save[162], timing, 1
instance = comp, \opp_bakinteg_save~838 , opp_bakinteg_save~838, timing, 1
instance = comp, \opp_bakinteg_save[163] , opp_bakinteg_save[163], timing, 1
instance = comp, \opp_bakinteg_save~837 , opp_bakinteg_save~837, timing, 1
instance = comp, \opp_bakinteg_save[164] , opp_bakinteg_save[164], timing, 1
instance = comp, \opp_bakinteg_save~836 , opp_bakinteg_save~836, timing, 1
instance = comp, \opp_bakinteg_save[165] , opp_bakinteg_save[165], timing, 1
instance = comp, \opp_bakinteg_save~835 , opp_bakinteg_save~835, timing, 1
instance = comp, \opp_bakinteg_save[166] , opp_bakinteg_save[166], timing, 1
instance = comp, \opp_bakinteg_save~834 , opp_bakinteg_save~834, timing, 1
instance = comp, \opp_bakinteg_save[167] , opp_bakinteg_save[167], timing, 1
instance = comp, \opp_bakinteg_save~833 , opp_bakinteg_save~833, timing, 1
instance = comp, \opp_bakinteg_save[168] , opp_bakinteg_save[168], timing, 1
instance = comp, \opp_bakinteg_save~832 , opp_bakinteg_save~832, timing, 1
instance = comp, \opp_bakinteg_save[169] , opp_bakinteg_save[169], timing, 1
instance = comp, \opp_bakinteg_save~831 , opp_bakinteg_save~831, timing, 1
instance = comp, \opp_bakinteg_save[170] , opp_bakinteg_save[170], timing, 1
instance = comp, \opp_bakinteg_save~830 , opp_bakinteg_save~830, timing, 1
instance = comp, \opp_bakinteg_save[171] , opp_bakinteg_save[171], timing, 1
instance = comp, \opp_bakinteg_save~829 , opp_bakinteg_save~829, timing, 1
instance = comp, \opp_bakinteg_save[172] , opp_bakinteg_save[172], timing, 1
instance = comp, \opp_bakinteg_save~828 , opp_bakinteg_save~828, timing, 1
instance = comp, \opp_bakinteg_save[173] , opp_bakinteg_save[173], timing, 1
instance = comp, \opp_bakinteg_save~827 , opp_bakinteg_save~827, timing, 1
instance = comp, \opp_bakinteg_save[174] , opp_bakinteg_save[174], timing, 1
instance = comp, \opp_bakinteg_save~826 , opp_bakinteg_save~826, timing, 1
instance = comp, \opp_bakinteg_save[175] , opp_bakinteg_save[175], timing, 1
instance = comp, \opp_bakinteg_save~825 , opp_bakinteg_save~825, timing, 1
instance = comp, \opp_bakinteg_save[176] , opp_bakinteg_save[176], timing, 1
instance = comp, \opp_bakinteg_save~824 , opp_bakinteg_save~824, timing, 1
instance = comp, \opp_bakinteg_save[177] , opp_bakinteg_save[177], timing, 1
instance = comp, \opp_bakinteg_save~823 , opp_bakinteg_save~823, timing, 1
instance = comp, \opp_bakinteg_save[178] , opp_bakinteg_save[178], timing, 1
instance = comp, \opp_bakinteg_save~822 , opp_bakinteg_save~822, timing, 1
instance = comp, \opp_bakinteg_save[179] , opp_bakinteg_save[179], timing, 1
instance = comp, \opp_bakinteg_save~821 , opp_bakinteg_save~821, timing, 1
instance = comp, \opp_bakinteg_save[180] , opp_bakinteg_save[180], timing, 1
instance = comp, \opp_bakinteg_save~820 , opp_bakinteg_save~820, timing, 1
instance = comp, \opp_bakinteg_save[181] , opp_bakinteg_save[181], timing, 1
instance = comp, \opp_bakinteg_save~819 , opp_bakinteg_save~819, timing, 1
instance = comp, \opp_bakinteg_save[182] , opp_bakinteg_save[182], timing, 1
instance = comp, \opp_bakinteg_save~818 , opp_bakinteg_save~818, timing, 1
instance = comp, \opp_bakinteg_save[183] , opp_bakinteg_save[183], timing, 1
instance = comp, \opp_bakinteg_save~817 , opp_bakinteg_save~817, timing, 1
instance = comp, \opp_bakinteg_save[184] , opp_bakinteg_save[184], timing, 1
instance = comp, \opp_bakinteg_save~816 , opp_bakinteg_save~816, timing, 1
instance = comp, \opp_bakinteg_save[185] , opp_bakinteg_save[185], timing, 1
instance = comp, \opp_bakinteg_save~815 , opp_bakinteg_save~815, timing, 1
instance = comp, \opp_bakinteg_save[186] , opp_bakinteg_save[186], timing, 1
instance = comp, \opp_bakinteg_save~814 , opp_bakinteg_save~814, timing, 1
instance = comp, \opp_bakinteg_save[187] , opp_bakinteg_save[187], timing, 1
instance = comp, \opp_bakinteg_save~813 , opp_bakinteg_save~813, timing, 1
instance = comp, \opp_bakinteg_save[188] , opp_bakinteg_save[188], timing, 1
instance = comp, \opp_bakinteg_save~812 , opp_bakinteg_save~812, timing, 1
instance = comp, \opp_bakinteg_save[189] , opp_bakinteg_save[189], timing, 1
instance = comp, \opp_bakinteg_save~811 , opp_bakinteg_save~811, timing, 1
instance = comp, \opp_bakinteg_save[190] , opp_bakinteg_save[190], timing, 1
instance = comp, \opp_bakinteg_save~810 , opp_bakinteg_save~810, timing, 1
instance = comp, \opp_bakinteg_save[191] , opp_bakinteg_save[191], timing, 1
instance = comp, \opp_bakinteg_save~809 , opp_bakinteg_save~809, timing, 1
instance = comp, \opp_bakinteg_save[192] , opp_bakinteg_save[192], timing, 1
instance = comp, \opp_bakinteg_save~808 , opp_bakinteg_save~808, timing, 1
instance = comp, \opp_bakinteg_save[193] , opp_bakinteg_save[193], timing, 1
instance = comp, \opp_bakinteg_save~807 , opp_bakinteg_save~807, timing, 1
instance = comp, \opp_bakinteg_save[194] , opp_bakinteg_save[194], timing, 1
instance = comp, \opp_bakinteg_save~806 , opp_bakinteg_save~806, timing, 1
instance = comp, \opp_bakinteg_save[195] , opp_bakinteg_save[195], timing, 1
instance = comp, \opp_bakinteg_save~805 , opp_bakinteg_save~805, timing, 1
instance = comp, \opp_bakinteg_save[196] , opp_bakinteg_save[196], timing, 1
instance = comp, \opp_bakinteg_save~804 , opp_bakinteg_save~804, timing, 1
instance = comp, \opp_bakinteg_save[197] , opp_bakinteg_save[197], timing, 1
instance = comp, \opp_bakinteg_save~803 , opp_bakinteg_save~803, timing, 1
instance = comp, \opp_bakinteg_save[198] , opp_bakinteg_save[198], timing, 1
instance = comp, \opp_bakinteg_save~802 , opp_bakinteg_save~802, timing, 1
instance = comp, \opp_bakinteg_save[199] , opp_bakinteg_save[199], timing, 1
instance = comp, \opp_bakinteg_save~801 , opp_bakinteg_save~801, timing, 1
instance = comp, \opp_bakinteg_save[200] , opp_bakinteg_save[200], timing, 1
instance = comp, \opp_bakinteg_save~800 , opp_bakinteg_save~800, timing, 1
instance = comp, \opp_bakinteg_save[201] , opp_bakinteg_save[201], timing, 1
instance = comp, \opp_bakinteg_save~799 , opp_bakinteg_save~799, timing, 1
instance = comp, \opp_bakinteg_save[202] , opp_bakinteg_save[202], timing, 1
instance = comp, \opp_bakinteg_save~798 , opp_bakinteg_save~798, timing, 1
instance = comp, \opp_bakinteg_save[203] , opp_bakinteg_save[203], timing, 1
instance = comp, \opp_bakinteg_save~797 , opp_bakinteg_save~797, timing, 1
instance = comp, \opp_bakinteg_save[204] , opp_bakinteg_save[204], timing, 1
instance = comp, \opp_bakinteg_save~796 , opp_bakinteg_save~796, timing, 1
instance = comp, \opp_bakinteg_save[205] , opp_bakinteg_save[205], timing, 1
instance = comp, \opp_bakinteg_save~795 , opp_bakinteg_save~795, timing, 1
instance = comp, \opp_bakinteg_save[206] , opp_bakinteg_save[206], timing, 1
instance = comp, \opp_bakinteg_save~794 , opp_bakinteg_save~794, timing, 1
instance = comp, \opp_bakinteg_save[207] , opp_bakinteg_save[207], timing, 1
instance = comp, \opp_bakinteg_save~793 , opp_bakinteg_save~793, timing, 1
instance = comp, \opp_bakinteg_save[208] , opp_bakinteg_save[208], timing, 1
instance = comp, \opp_bakinteg_save~792 , opp_bakinteg_save~792, timing, 1
instance = comp, \opp_bakinteg_save[209] , opp_bakinteg_save[209], timing, 1
instance = comp, \opp_bakinteg_save~791 , opp_bakinteg_save~791, timing, 1
instance = comp, \opp_bakinteg_save[210] , opp_bakinteg_save[210], timing, 1
instance = comp, \opp_bakinteg_save~790 , opp_bakinteg_save~790, timing, 1
instance = comp, \opp_bakinteg_save[211] , opp_bakinteg_save[211], timing, 1
instance = comp, \opp_bakinteg_save~789 , opp_bakinteg_save~789, timing, 1
instance = comp, \opp_bakinteg_save[212] , opp_bakinteg_save[212], timing, 1
instance = comp, \opp_bakinteg_save~788 , opp_bakinteg_save~788, timing, 1
instance = comp, \opp_bakinteg_save[213] , opp_bakinteg_save[213], timing, 1
instance = comp, \opp_bakinteg_save~787 , opp_bakinteg_save~787, timing, 1
instance = comp, \opp_bakinteg_save[214] , opp_bakinteg_save[214], timing, 1
instance = comp, \opp_bakinteg_save~786 , opp_bakinteg_save~786, timing, 1
instance = comp, \opp_bakinteg_save[215] , opp_bakinteg_save[215], timing, 1
instance = comp, \opp_bakinteg_save~785 , opp_bakinteg_save~785, timing, 1
instance = comp, \opp_bakinteg_save[216] , opp_bakinteg_save[216], timing, 1
instance = comp, \opp_bakinteg_save~784 , opp_bakinteg_save~784, timing, 1
instance = comp, \opp_bakinteg_save[217] , opp_bakinteg_save[217], timing, 1
instance = comp, \opp_bakinteg_save~783 , opp_bakinteg_save~783, timing, 1
instance = comp, \opp_bakinteg_save[218] , opp_bakinteg_save[218], timing, 1
instance = comp, \opp_bakinteg_save~782 , opp_bakinteg_save~782, timing, 1
instance = comp, \opp_bakinteg_save[219] , opp_bakinteg_save[219], timing, 1
instance = comp, \opp_bakinteg_save~781 , opp_bakinteg_save~781, timing, 1
instance = comp, \opp_bakinteg_save[220] , opp_bakinteg_save[220], timing, 1
instance = comp, \opp_bakinteg_save~780 , opp_bakinteg_save~780, timing, 1
instance = comp, \opp_bakinteg_save[221] , opp_bakinteg_save[221], timing, 1
instance = comp, \opp_bakinteg_save~779 , opp_bakinteg_save~779, timing, 1
instance = comp, \opp_bakinteg_save[222] , opp_bakinteg_save[222], timing, 1
instance = comp, \opp_bakinteg_save~778 , opp_bakinteg_save~778, timing, 1
instance = comp, \opp_bakinteg_save[223] , opp_bakinteg_save[223], timing, 1
instance = comp, \opp_bakinteg_save~777 , opp_bakinteg_save~777, timing, 1
instance = comp, \opp_bakinteg_save[224] , opp_bakinteg_save[224], timing, 1
instance = comp, \opp_bakinteg_save~776 , opp_bakinteg_save~776, timing, 1
instance = comp, \opp_bakinteg_save[225] , opp_bakinteg_save[225], timing, 1
instance = comp, \opp_bakinteg_save~775 , opp_bakinteg_save~775, timing, 1
instance = comp, \opp_bakinteg_save[226] , opp_bakinteg_save[226], timing, 1
instance = comp, \opp_bakinteg_save~774 , opp_bakinteg_save~774, timing, 1
instance = comp, \opp_bakinteg_save[227] , opp_bakinteg_save[227], timing, 1
instance = comp, \opp_bakinteg_save~773 , opp_bakinteg_save~773, timing, 1
instance = comp, \opp_bakinteg_save[228] , opp_bakinteg_save[228], timing, 1
instance = comp, \opp_bakinteg_save~772 , opp_bakinteg_save~772, timing, 1
instance = comp, \opp_bakinteg_save[229] , opp_bakinteg_save[229], timing, 1
instance = comp, \opp_bakinteg_save~771 , opp_bakinteg_save~771, timing, 1
instance = comp, \opp_bakinteg_save[230] , opp_bakinteg_save[230], timing, 1
instance = comp, \opp_bakinteg_save~770 , opp_bakinteg_save~770, timing, 1
instance = comp, \opp_bakinteg_save[231] , opp_bakinteg_save[231], timing, 1
instance = comp, \opp_bakinteg_save~769 , opp_bakinteg_save~769, timing, 1
instance = comp, \opp_bakinteg_save[232] , opp_bakinteg_save[232], timing, 1
instance = comp, \opp_bakinteg_save~768 , opp_bakinteg_save~768, timing, 1
instance = comp, \opp_bakinteg_save[233] , opp_bakinteg_save[233], timing, 1
instance = comp, \opp_bakinteg_save~767 , opp_bakinteg_save~767, timing, 1
instance = comp, \opp_bakinteg_save[234] , opp_bakinteg_save[234], timing, 1
instance = comp, \opp_bakinteg_save~766 , opp_bakinteg_save~766, timing, 1
instance = comp, \opp_bakinteg_save[235] , opp_bakinteg_save[235], timing, 1
instance = comp, \opp_bakinteg_save~765 , opp_bakinteg_save~765, timing, 1
instance = comp, \opp_bakinteg_save[236] , opp_bakinteg_save[236], timing, 1
instance = comp, \opp_bakinteg_save~764 , opp_bakinteg_save~764, timing, 1
instance = comp, \opp_bakinteg_save[237] , opp_bakinteg_save[237], timing, 1
instance = comp, \opp_bakinteg_save~763 , opp_bakinteg_save~763, timing, 1
instance = comp, \opp_bakinteg_save[238] , opp_bakinteg_save[238], timing, 1
instance = comp, \opp_bakinteg_save~762 , opp_bakinteg_save~762, timing, 1
instance = comp, \opp_bakinteg_save[239] , opp_bakinteg_save[239], timing, 1
instance = comp, \opp_bakinteg_save~761 , opp_bakinteg_save~761, timing, 1
instance = comp, \opp_bakinteg_save[240] , opp_bakinteg_save[240], timing, 1
instance = comp, \opp_bakinteg_save~760 , opp_bakinteg_save~760, timing, 1
instance = comp, \opp_bakinteg_save[241] , opp_bakinteg_save[241], timing, 1
instance = comp, \opp_bakinteg_save~759 , opp_bakinteg_save~759, timing, 1
instance = comp, \opp_bakinteg_save[242] , opp_bakinteg_save[242], timing, 1
instance = comp, \opp_bakinteg_save~758 , opp_bakinteg_save~758, timing, 1
instance = comp, \opp_bakinteg_save[243] , opp_bakinteg_save[243], timing, 1
instance = comp, \opp_bakinteg_save~757 , opp_bakinteg_save~757, timing, 1
instance = comp, \opp_bakinteg_save[244] , opp_bakinteg_save[244], timing, 1
instance = comp, \opp_bakinteg_save~756 , opp_bakinteg_save~756, timing, 1
instance = comp, \opp_bakinteg_save[245] , opp_bakinteg_save[245], timing, 1
instance = comp, \opp_bakinteg_save~755 , opp_bakinteg_save~755, timing, 1
instance = comp, \opp_bakinteg_save[246] , opp_bakinteg_save[246], timing, 1
instance = comp, \opp_bakinteg_save~754 , opp_bakinteg_save~754, timing, 1
instance = comp, \opp_bakinteg_save[247] , opp_bakinteg_save[247], timing, 1
instance = comp, \opp_bakinteg_save~753 , opp_bakinteg_save~753, timing, 1
instance = comp, \opp_bakinteg_save[248] , opp_bakinteg_save[248], timing, 1
instance = comp, \opp_bakinteg_save~752 , opp_bakinteg_save~752, timing, 1
instance = comp, \opp_bakinteg_save[249] , opp_bakinteg_save[249], timing, 1
instance = comp, \opp_bakinteg_save~751 , opp_bakinteg_save~751, timing, 1
instance = comp, \opp_bakinteg_save[250] , opp_bakinteg_save[250], timing, 1
instance = comp, \opp_bakinteg_save~750 , opp_bakinteg_save~750, timing, 1
instance = comp, \opp_bakinteg_save[251] , opp_bakinteg_save[251], timing, 1
instance = comp, \opp_bakinteg_save~749 , opp_bakinteg_save~749, timing, 1
instance = comp, \opp_bakinteg_save[252] , opp_bakinteg_save[252], timing, 1
instance = comp, \opp_bakinteg_save~748 , opp_bakinteg_save~748, timing, 1
instance = comp, \opp_bakinteg_save[253] , opp_bakinteg_save[253], timing, 1
instance = comp, \opp_bakinteg_save~747 , opp_bakinteg_save~747, timing, 1
instance = comp, \opp_bakinteg_save[254] , opp_bakinteg_save[254], timing, 1
instance = comp, \opp_bakinteg_save~746 , opp_bakinteg_save~746, timing, 1
instance = comp, \opp_bakinteg_save[255] , opp_bakinteg_save[255], timing, 1
instance = comp, \opp_bakinteg_save~745 , opp_bakinteg_save~745, timing, 1
instance = comp, \opp_bakinteg_save[256] , opp_bakinteg_save[256], timing, 1
instance = comp, \opp_bakinteg_save~744 , opp_bakinteg_save~744, timing, 1
instance = comp, \opp_bakinteg_save[257] , opp_bakinteg_save[257], timing, 1
instance = comp, \opp_bakinteg_save~743 , opp_bakinteg_save~743, timing, 1
instance = comp, \opp_bakinteg_save[258] , opp_bakinteg_save[258], timing, 1
instance = comp, \opp_bakinteg_save~742 , opp_bakinteg_save~742, timing, 1
instance = comp, \opp_bakinteg_save[259] , opp_bakinteg_save[259], timing, 1
instance = comp, \opp_bakinteg_save~741 , opp_bakinteg_save~741, timing, 1
instance = comp, \opp_bakinteg_save[260] , opp_bakinteg_save[260], timing, 1
instance = comp, \opp_bakinteg_save~740 , opp_bakinteg_save~740, timing, 1
instance = comp, \opp_bakinteg_save[261] , opp_bakinteg_save[261], timing, 1
instance = comp, \opp_bakinteg_save~739 , opp_bakinteg_save~739, timing, 1
instance = comp, \opp_bakinteg_save[262] , opp_bakinteg_save[262], timing, 1
instance = comp, \opp_bakinteg_save~738 , opp_bakinteg_save~738, timing, 1
instance = comp, \opp_bakinteg_save[263] , opp_bakinteg_save[263], timing, 1
instance = comp, \opp_bakinteg_save~737 , opp_bakinteg_save~737, timing, 1
instance = comp, \opp_bakinteg_save[264] , opp_bakinteg_save[264], timing, 1
instance = comp, \opp_bakinteg_save~736 , opp_bakinteg_save~736, timing, 1
instance = comp, \opp_bakinteg_save[265] , opp_bakinteg_save[265], timing, 1
instance = comp, \opp_bakinteg_save~735 , opp_bakinteg_save~735, timing, 1
instance = comp, \opp_bakinteg_save[266] , opp_bakinteg_save[266], timing, 1
instance = comp, \opp_bakinteg_save~734 , opp_bakinteg_save~734, timing, 1
instance = comp, \opp_bakinteg_save[267] , opp_bakinteg_save[267], timing, 1
instance = comp, \opp_bakinteg_save~733 , opp_bakinteg_save~733, timing, 1
instance = comp, \opp_bakinteg_save[268] , opp_bakinteg_save[268], timing, 1
instance = comp, \opp_bakinteg_save~732 , opp_bakinteg_save~732, timing, 1
instance = comp, \opp_bakinteg_save[269] , opp_bakinteg_save[269], timing, 1
instance = comp, \opp_bakinteg_save~731 , opp_bakinteg_save~731, timing, 1
instance = comp, \opp_bakinteg_save[270] , opp_bakinteg_save[270], timing, 1
instance = comp, \opp_bakinteg_save~730 , opp_bakinteg_save~730, timing, 1
instance = comp, \opp_bakinteg_save[271] , opp_bakinteg_save[271], timing, 1
instance = comp, \opp_bakinteg_save~729 , opp_bakinteg_save~729, timing, 1
instance = comp, \opp_bakinteg_save[272] , opp_bakinteg_save[272], timing, 1
instance = comp, \opp_bakinteg_save~728 , opp_bakinteg_save~728, timing, 1
instance = comp, \opp_bakinteg_save[273] , opp_bakinteg_save[273], timing, 1
instance = comp, \opp_bakinteg_save~727 , opp_bakinteg_save~727, timing, 1
instance = comp, \opp_bakinteg_save[274] , opp_bakinteg_save[274], timing, 1
instance = comp, \opp_bakinteg_save~726 , opp_bakinteg_save~726, timing, 1
instance = comp, \opp_bakinteg_save[275] , opp_bakinteg_save[275], timing, 1
instance = comp, \opp_bakinteg_save~725 , opp_bakinteg_save~725, timing, 1
instance = comp, \opp_bakinteg_save[276] , opp_bakinteg_save[276], timing, 1
instance = comp, \opp_bakinteg_save~724 , opp_bakinteg_save~724, timing, 1
instance = comp, \opp_bakinteg_save[277] , opp_bakinteg_save[277], timing, 1
instance = comp, \opp_bakinteg_save~723 , opp_bakinteg_save~723, timing, 1
instance = comp, \opp_bakinteg_save[278] , opp_bakinteg_save[278], timing, 1
instance = comp, \opp_bakinteg_save~722 , opp_bakinteg_save~722, timing, 1
instance = comp, \opp_bakinteg_save[279] , opp_bakinteg_save[279], timing, 1
instance = comp, \opp_bakinteg_save~721 , opp_bakinteg_save~721, timing, 1
instance = comp, \opp_bakinteg_save[280] , opp_bakinteg_save[280], timing, 1
instance = comp, \opp_bakinteg_save~720 , opp_bakinteg_save~720, timing, 1
instance = comp, \opp_bakinteg_save[281] , opp_bakinteg_save[281], timing, 1
instance = comp, \opp_bakinteg_save~719 , opp_bakinteg_save~719, timing, 1
instance = comp, \opp_bakinteg_save[282] , opp_bakinteg_save[282], timing, 1
instance = comp, \opp_bakinteg_save~718 , opp_bakinteg_save~718, timing, 1
instance = comp, \opp_bakinteg_save[283] , opp_bakinteg_save[283], timing, 1
instance = comp, \opp_bakinteg_save~717 , opp_bakinteg_save~717, timing, 1
instance = comp, \opp_bakinteg_save[284] , opp_bakinteg_save[284], timing, 1
instance = comp, \opp_bakinteg_save~716 , opp_bakinteg_save~716, timing, 1
instance = comp, \opp_bakinteg_save[285] , opp_bakinteg_save[285], timing, 1
instance = comp, \opp_bakinteg_save~715 , opp_bakinteg_save~715, timing, 1
instance = comp, \opp_bakinteg_save[286] , opp_bakinteg_save[286], timing, 1
instance = comp, \opp_bakinteg_save~714 , opp_bakinteg_save~714, timing, 1
instance = comp, \opp_bakinteg_save[287] , opp_bakinteg_save[287], timing, 1
instance = comp, \opp_bakinteg_save~713 , opp_bakinteg_save~713, timing, 1
instance = comp, \opp_bakinteg_save[288] , opp_bakinteg_save[288], timing, 1
instance = comp, \opp_bakinteg_save~712 , opp_bakinteg_save~712, timing, 1
instance = comp, \opp_bakinteg_save[289] , opp_bakinteg_save[289], timing, 1
instance = comp, \opp_bakinteg_save~711 , opp_bakinteg_save~711, timing, 1
instance = comp, \opp_bakinteg_save[290] , opp_bakinteg_save[290], timing, 1
instance = comp, \opp_bakinteg_save~710 , opp_bakinteg_save~710, timing, 1
instance = comp, \opp_bakinteg_save[291] , opp_bakinteg_save[291], timing, 1
instance = comp, \opp_bakinteg_save~709 , opp_bakinteg_save~709, timing, 1
instance = comp, \opp_bakinteg_save[292] , opp_bakinteg_save[292], timing, 1
instance = comp, \opp_bakinteg_save~708 , opp_bakinteg_save~708, timing, 1
instance = comp, \opp_bakinteg_save[293] , opp_bakinteg_save[293], timing, 1
instance = comp, \opp_bakinteg_save~707 , opp_bakinteg_save~707, timing, 1
instance = comp, \opp_bakinteg_save[294] , opp_bakinteg_save[294], timing, 1
instance = comp, \opp_bakinteg_save~706 , opp_bakinteg_save~706, timing, 1
instance = comp, \opp_bakinteg_save[295] , opp_bakinteg_save[295], timing, 1
instance = comp, \opp_bakinteg_save~705 , opp_bakinteg_save~705, timing, 1
instance = comp, \opp_bakinteg_save[296] , opp_bakinteg_save[296], timing, 1
instance = comp, \opp_bakinteg_save~704 , opp_bakinteg_save~704, timing, 1
instance = comp, \opp_bakinteg_save[297] , opp_bakinteg_save[297], timing, 1
instance = comp, \opp_bakinteg_save~703 , opp_bakinteg_save~703, timing, 1
instance = comp, \opp_bakinteg_save[298] , opp_bakinteg_save[298], timing, 1
instance = comp, \opp_bakinteg_save~702 , opp_bakinteg_save~702, timing, 1
instance = comp, \opp_bakinteg_save[299] , opp_bakinteg_save[299], timing, 1
instance = comp, \opp_bakinteg_save~701 , opp_bakinteg_save~701, timing, 1
instance = comp, \opp_bakinteg_save[300] , opp_bakinteg_save[300], timing, 1
instance = comp, \opp_bakinteg_save~700 , opp_bakinteg_save~700, timing, 1
instance = comp, \opp_bakinteg_save[301] , opp_bakinteg_save[301], timing, 1
instance = comp, \opp_bakinteg_save~699 , opp_bakinteg_save~699, timing, 1
instance = comp, \opp_bakinteg_save[302] , opp_bakinteg_save[302], timing, 1
instance = comp, \opp_bakinteg_save~698 , opp_bakinteg_save~698, timing, 1
instance = comp, \opp_bakinteg_save[303] , opp_bakinteg_save[303], timing, 1
instance = comp, \opp_bakinteg_save~697 , opp_bakinteg_save~697, timing, 1
instance = comp, \opp_bakinteg_save[304] , opp_bakinteg_save[304], timing, 1
instance = comp, \opp_bakinteg_save~696 , opp_bakinteg_save~696, timing, 1
instance = comp, \opp_bakinteg_save[305] , opp_bakinteg_save[305], timing, 1
instance = comp, \opp_bakinteg_save~695 , opp_bakinteg_save~695, timing, 1
instance = comp, \opp_bakinteg_save[306] , opp_bakinteg_save[306], timing, 1
instance = comp, \opp_bakinteg_save~694 , opp_bakinteg_save~694, timing, 1
instance = comp, \opp_bakinteg_save[307] , opp_bakinteg_save[307], timing, 1
instance = comp, \opp_bakinteg_save~693 , opp_bakinteg_save~693, timing, 1
instance = comp, \opp_bakinteg_save[308] , opp_bakinteg_save[308], timing, 1
instance = comp, \opp_bakinteg_save~692 , opp_bakinteg_save~692, timing, 1
instance = comp, \opp_bakinteg_save[309] , opp_bakinteg_save[309], timing, 1
instance = comp, \opp_bakinteg_save~691 , opp_bakinteg_save~691, timing, 1
instance = comp, \opp_bakinteg_save[310] , opp_bakinteg_save[310], timing, 1
instance = comp, \opp_bakinteg_save~690 , opp_bakinteg_save~690, timing, 1
instance = comp, \opp_bakinteg_save[311] , opp_bakinteg_save[311], timing, 1
instance = comp, \opp_bakinteg_save~689 , opp_bakinteg_save~689, timing, 1
instance = comp, \opp_bakinteg_save[312] , opp_bakinteg_save[312], timing, 1
instance = comp, \opp_bakinteg_save~688 , opp_bakinteg_save~688, timing, 1
instance = comp, \opp_bakinteg_save[313] , opp_bakinteg_save[313], timing, 1
instance = comp, \opp_bakinteg_save~687 , opp_bakinteg_save~687, timing, 1
instance = comp, \opp_bakinteg_save[314] , opp_bakinteg_save[314], timing, 1
instance = comp, \opp_bakinteg_save~686 , opp_bakinteg_save~686, timing, 1
instance = comp, \opp_bakinteg_save[315] , opp_bakinteg_save[315], timing, 1
instance = comp, \opp_bakinteg_save~685 , opp_bakinteg_save~685, timing, 1
instance = comp, \opp_bakinteg_save[316] , opp_bakinteg_save[316], timing, 1
instance = comp, \opp_bakinteg_save~684 , opp_bakinteg_save~684, timing, 1
instance = comp, \opp_bakinteg_save[317] , opp_bakinteg_save[317], timing, 1
instance = comp, \opp_bakinteg_save~683 , opp_bakinteg_save~683, timing, 1
instance = comp, \opp_bakinteg_save[318] , opp_bakinteg_save[318], timing, 1
instance = comp, \opp_bakinteg_save~682 , opp_bakinteg_save~682, timing, 1
instance = comp, \opp_bakinteg_save[319] , opp_bakinteg_save[319], timing, 1
instance = comp, \opp_bakinteg_save~681 , opp_bakinteg_save~681, timing, 1
instance = comp, \opp_bakinteg_save[320] , opp_bakinteg_save[320], timing, 1
instance = comp, \opp_bakinteg_save~680 , opp_bakinteg_save~680, timing, 1
instance = comp, \opp_bakinteg_save[321] , opp_bakinteg_save[321], timing, 1
instance = comp, \opp_bakinteg_save~679 , opp_bakinteg_save~679, timing, 1
instance = comp, \opp_bakinteg_save[322] , opp_bakinteg_save[322], timing, 1
instance = comp, \opp_bakinteg_save~678 , opp_bakinteg_save~678, timing, 1
instance = comp, \opp_bakinteg_save[323] , opp_bakinteg_save[323], timing, 1
instance = comp, \opp_bakinteg_save~677 , opp_bakinteg_save~677, timing, 1
instance = comp, \opp_bakinteg_save[324] , opp_bakinteg_save[324], timing, 1
instance = comp, \opp_bakinteg_save~676 , opp_bakinteg_save~676, timing, 1
instance = comp, \opp_bakinteg_save[325] , opp_bakinteg_save[325], timing, 1
instance = comp, \opp_bakinteg_save~675 , opp_bakinteg_save~675, timing, 1
instance = comp, \opp_bakinteg_save[326] , opp_bakinteg_save[326], timing, 1
instance = comp, \opp_bakinteg_save~674 , opp_bakinteg_save~674, timing, 1
instance = comp, \opp_bakinteg_save[327] , opp_bakinteg_save[327], timing, 1
instance = comp, \opp_bakinteg_save~673 , opp_bakinteg_save~673, timing, 1
instance = comp, \opp_bakinteg_save[328] , opp_bakinteg_save[328], timing, 1
instance = comp, \opp_bakinteg_save~672 , opp_bakinteg_save~672, timing, 1
instance = comp, \opp_bakinteg_save[329] , opp_bakinteg_save[329], timing, 1
instance = comp, \opp_bakinteg_save~671 , opp_bakinteg_save~671, timing, 1
instance = comp, \opp_bakinteg_save[330] , opp_bakinteg_save[330], timing, 1
instance = comp, \opp_bakinteg_save~670 , opp_bakinteg_save~670, timing, 1
instance = comp, \opp_bakinteg_save[331] , opp_bakinteg_save[331], timing, 1
instance = comp, \opp_bakinteg_save~669 , opp_bakinteg_save~669, timing, 1
instance = comp, \opp_bakinteg_save[332] , opp_bakinteg_save[332], timing, 1
instance = comp, \opp_bakinteg_save~668 , opp_bakinteg_save~668, timing, 1
instance = comp, \opp_bakinteg_save[333] , opp_bakinteg_save[333], timing, 1
instance = comp, \opp_bakinteg_save~667 , opp_bakinteg_save~667, timing, 1
instance = comp, \opp_bakinteg_save[334] , opp_bakinteg_save[334], timing, 1
instance = comp, \opp_bakinteg_save~666 , opp_bakinteg_save~666, timing, 1
instance = comp, \opp_bakinteg_save[335] , opp_bakinteg_save[335], timing, 1
instance = comp, \opp_bakinteg_save~665 , opp_bakinteg_save~665, timing, 1
instance = comp, \opp_bakinteg_save[336] , opp_bakinteg_save[336], timing, 1
instance = comp, \opp_bakinteg_save~664 , opp_bakinteg_save~664, timing, 1
instance = comp, \opp_bakinteg_save[337] , opp_bakinteg_save[337], timing, 1
instance = comp, \opp_bakinteg_save~663 , opp_bakinteg_save~663, timing, 1
instance = comp, \opp_bakinteg_save[338] , opp_bakinteg_save[338], timing, 1
instance = comp, \opp_bakinteg_save~662 , opp_bakinteg_save~662, timing, 1
instance = comp, \opp_bakinteg_save[339] , opp_bakinteg_save[339], timing, 1
instance = comp, \opp_bakinteg_save~661 , opp_bakinteg_save~661, timing, 1
instance = comp, \opp_bakinteg_save[340] , opp_bakinteg_save[340], timing, 1
instance = comp, \opp_bakinteg_save~660 , opp_bakinteg_save~660, timing, 1
instance = comp, \opp_bakinteg_save[341] , opp_bakinteg_save[341], timing, 1
instance = comp, \opp_bakinteg_save~659 , opp_bakinteg_save~659, timing, 1
instance = comp, \opp_bakinteg_save[342] , opp_bakinteg_save[342], timing, 1
instance = comp, \opp_bakinteg_save~658 , opp_bakinteg_save~658, timing, 1
instance = comp, \opp_bakinteg_save[343] , opp_bakinteg_save[343], timing, 1
instance = comp, \opp_bakinteg_save~657 , opp_bakinteg_save~657, timing, 1
instance = comp, \opp_bakinteg_save[344] , opp_bakinteg_save[344], timing, 1
instance = comp, \opp_bakinteg_save~656 , opp_bakinteg_save~656, timing, 1
instance = comp, \opp_bakinteg_save[345] , opp_bakinteg_save[345], timing, 1
instance = comp, \opp_bakinteg_save~655 , opp_bakinteg_save~655, timing, 1
instance = comp, \opp_bakinteg_save[346] , opp_bakinteg_save[346], timing, 1
instance = comp, \opp_bakinteg_save~654 , opp_bakinteg_save~654, timing, 1
instance = comp, \opp_bakinteg_save[347] , opp_bakinteg_save[347], timing, 1
instance = comp, \opp_bakinteg_save~653 , opp_bakinteg_save~653, timing, 1
instance = comp, \opp_bakinteg_save[348] , opp_bakinteg_save[348], timing, 1
instance = comp, \opp_bakinteg_save~652 , opp_bakinteg_save~652, timing, 1
instance = comp, \opp_bakinteg_save[349] , opp_bakinteg_save[349], timing, 1
instance = comp, \opp_bakinteg_save~651 , opp_bakinteg_save~651, timing, 1
instance = comp, \opp_bakinteg_save[350] , opp_bakinteg_save[350], timing, 1
instance = comp, \opp_bakinteg_save~650 , opp_bakinteg_save~650, timing, 1
instance = comp, \opp_bakinteg_save[351] , opp_bakinteg_save[351], timing, 1
instance = comp, \opp_bakinteg_save~649 , opp_bakinteg_save~649, timing, 1
instance = comp, \opp_bakinteg_save[352] , opp_bakinteg_save[352], timing, 1
instance = comp, \opp_bakinteg_save~648 , opp_bakinteg_save~648, timing, 1
instance = comp, \opp_bakinteg_save[353] , opp_bakinteg_save[353], timing, 1
instance = comp, \opp_bakinteg_save~647 , opp_bakinteg_save~647, timing, 1
instance = comp, \opp_bakinteg_save[354] , opp_bakinteg_save[354], timing, 1
instance = comp, \opp_bakinteg_save~646 , opp_bakinteg_save~646, timing, 1
instance = comp, \opp_bakinteg_save[355] , opp_bakinteg_save[355], timing, 1
instance = comp, \opp_bakinteg_save~645 , opp_bakinteg_save~645, timing, 1
instance = comp, \opp_bakinteg_save[356] , opp_bakinteg_save[356], timing, 1
instance = comp, \opp_bakinteg_save~644 , opp_bakinteg_save~644, timing, 1
instance = comp, \opp_bakinteg_save[357] , opp_bakinteg_save[357], timing, 1
instance = comp, \opp_bakinteg_save~643 , opp_bakinteg_save~643, timing, 1
instance = comp, \opp_bakinteg_save[358] , opp_bakinteg_save[358], timing, 1
instance = comp, \opp_bakinteg_save~642 , opp_bakinteg_save~642, timing, 1
instance = comp, \opp_bakinteg_save[359] , opp_bakinteg_save[359], timing, 1
instance = comp, \opp_bakinteg_save~641 , opp_bakinteg_save~641, timing, 1
instance = comp, \opp_bakinteg_save[360] , opp_bakinteg_save[360], timing, 1
instance = comp, \opp_bakinteg_save~640 , opp_bakinteg_save~640, timing, 1
instance = comp, \opp_bakinteg_save[361] , opp_bakinteg_save[361], timing, 1
instance = comp, \opp_bakinteg_save~639 , opp_bakinteg_save~639, timing, 1
instance = comp, \opp_bakinteg_save[362] , opp_bakinteg_save[362], timing, 1
instance = comp, \opp_bakinteg_save~638 , opp_bakinteg_save~638, timing, 1
instance = comp, \opp_bakinteg_save[363] , opp_bakinteg_save[363], timing, 1
instance = comp, \opp_bakinteg_save~637 , opp_bakinteg_save~637, timing, 1
instance = comp, \opp_bakinteg_save[364] , opp_bakinteg_save[364], timing, 1
instance = comp, \opp_bakinteg_save~636 , opp_bakinteg_save~636, timing, 1
instance = comp, \opp_bakinteg_save[365] , opp_bakinteg_save[365], timing, 1
instance = comp, \opp_bakinteg_save~635 , opp_bakinteg_save~635, timing, 1
instance = comp, \opp_bakinteg_save[366] , opp_bakinteg_save[366], timing, 1
instance = comp, \opp_bakinteg_save~634 , opp_bakinteg_save~634, timing, 1
instance = comp, \opp_bakinteg_save[367] , opp_bakinteg_save[367], timing, 1
instance = comp, \opp_bakinteg_save~633 , opp_bakinteg_save~633, timing, 1
instance = comp, \opp_bakinteg_save[368] , opp_bakinteg_save[368], timing, 1
instance = comp, \opp_bakinteg_save~632 , opp_bakinteg_save~632, timing, 1
instance = comp, \opp_bakinteg_save[369] , opp_bakinteg_save[369], timing, 1
instance = comp, \opp_bakinteg_save~631 , opp_bakinteg_save~631, timing, 1
instance = comp, \opp_bakinteg_save[370] , opp_bakinteg_save[370], timing, 1
instance = comp, \opp_bakinteg_save~630 , opp_bakinteg_save~630, timing, 1
instance = comp, \opp_bakinteg_save[371] , opp_bakinteg_save[371], timing, 1
instance = comp, \opp_bakinteg_save~629 , opp_bakinteg_save~629, timing, 1
instance = comp, \opp_bakinteg_save[372] , opp_bakinteg_save[372], timing, 1
instance = comp, \opp_bakinteg_save~628 , opp_bakinteg_save~628, timing, 1
instance = comp, \opp_bakinteg_save[373] , opp_bakinteg_save[373], timing, 1
instance = comp, \opp_bakinteg_save~627 , opp_bakinteg_save~627, timing, 1
instance = comp, \opp_bakinteg_save[374] , opp_bakinteg_save[374], timing, 1
instance = comp, \opp_bakinteg_save~626 , opp_bakinteg_save~626, timing, 1
instance = comp, \opp_bakinteg_save[375] , opp_bakinteg_save[375], timing, 1
instance = comp, \opp_bakinteg_save~625 , opp_bakinteg_save~625, timing, 1
instance = comp, \opp_bakinteg_save[376] , opp_bakinteg_save[376], timing, 1
instance = comp, \opp_bakinteg_save~624 , opp_bakinteg_save~624, timing, 1
instance = comp, \opp_bakinteg_save[377] , opp_bakinteg_save[377], timing, 1
instance = comp, \opp_bakinteg_save~623 , opp_bakinteg_save~623, timing, 1
instance = comp, \opp_bakinteg_save[378] , opp_bakinteg_save[378], timing, 1
instance = comp, \opp_bakinteg_save~622 , opp_bakinteg_save~622, timing, 1
instance = comp, \opp_bakinteg_save[379] , opp_bakinteg_save[379], timing, 1
instance = comp, \opp_bakinteg_save~621 , opp_bakinteg_save~621, timing, 1
instance = comp, \opp_bakinteg_save[380] , opp_bakinteg_save[380], timing, 1
instance = comp, \opp_bakinteg_save~620 , opp_bakinteg_save~620, timing, 1
instance = comp, \opp_bakinteg_save[381] , opp_bakinteg_save[381], timing, 1
instance = comp, \opp_bakinteg_save~619 , opp_bakinteg_save~619, timing, 1
instance = comp, \opp_bakinteg_save[382] , opp_bakinteg_save[382], timing, 1
instance = comp, \opp_bakinteg_save~618 , opp_bakinteg_save~618, timing, 1
instance = comp, \opp_bakinteg_save[383] , opp_bakinteg_save[383], timing, 1
instance = comp, \opp_bakinteg_save~617 , opp_bakinteg_save~617, timing, 1
instance = comp, \opp_bakinteg_save[384] , opp_bakinteg_save[384], timing, 1
instance = comp, \opp_bakinteg_save~616 , opp_bakinteg_save~616, timing, 1
instance = comp, \opp_bakinteg_save[385] , opp_bakinteg_save[385], timing, 1
instance = comp, \opp_bakinteg_save~615 , opp_bakinteg_save~615, timing, 1
instance = comp, \opp_bakinteg_save[386] , opp_bakinteg_save[386], timing, 1
instance = comp, \opp_bakinteg_save~614 , opp_bakinteg_save~614, timing, 1
instance = comp, \opp_bakinteg_save[387] , opp_bakinteg_save[387], timing, 1
instance = comp, \opp_bakinteg_save~613 , opp_bakinteg_save~613, timing, 1
instance = comp, \opp_bakinteg_save[388] , opp_bakinteg_save[388], timing, 1
instance = comp, \opp_bakinteg_save~612 , opp_bakinteg_save~612, timing, 1
instance = comp, \opp_bakinteg_save[389] , opp_bakinteg_save[389], timing, 1
instance = comp, \opp_bakinteg_save~611 , opp_bakinteg_save~611, timing, 1
instance = comp, \opp_bakinteg_save[390] , opp_bakinteg_save[390], timing, 1
instance = comp, \opp_bakinteg_save~610 , opp_bakinteg_save~610, timing, 1
instance = comp, \opp_bakinteg_save[391] , opp_bakinteg_save[391], timing, 1
instance = comp, \opp_bakinteg_save~609 , opp_bakinteg_save~609, timing, 1
instance = comp, \opp_bakinteg_save[392] , opp_bakinteg_save[392], timing, 1
instance = comp, \opp_bakinteg_save~608 , opp_bakinteg_save~608, timing, 1
instance = comp, \opp_bakinteg_save[393] , opp_bakinteg_save[393], timing, 1
instance = comp, \opp_bakinteg_save~607 , opp_bakinteg_save~607, timing, 1
instance = comp, \opp_bakinteg_save[394] , opp_bakinteg_save[394], timing, 1
instance = comp, \opp_bakinteg_save~606 , opp_bakinteg_save~606, timing, 1
instance = comp, \opp_bakinteg_save[395] , opp_bakinteg_save[395], timing, 1
instance = comp, \opp_bakinteg_save~605 , opp_bakinteg_save~605, timing, 1
instance = comp, \opp_bakinteg_save[396] , opp_bakinteg_save[396], timing, 1
instance = comp, \opp_bakinteg_save~604 , opp_bakinteg_save~604, timing, 1
instance = comp, \opp_bakinteg_save[397] , opp_bakinteg_save[397], timing, 1
instance = comp, \opp_bakinteg_save~603 , opp_bakinteg_save~603, timing, 1
instance = comp, \opp_bakinteg_save[398] , opp_bakinteg_save[398], timing, 1
instance = comp, \opp_bakinteg_save~602 , opp_bakinteg_save~602, timing, 1
instance = comp, \opp_bakinteg_save[399] , opp_bakinteg_save[399], timing, 1
instance = comp, \opp_bakinteg_save~601 , opp_bakinteg_save~601, timing, 1
instance = comp, \opp_bakinteg_save[400] , opp_bakinteg_save[400], timing, 1
instance = comp, \opp_bakinteg_save~600 , opp_bakinteg_save~600, timing, 1
instance = comp, \opp_bakinteg_save[401] , opp_bakinteg_save[401], timing, 1
instance = comp, \opp_bakinteg_save~599 , opp_bakinteg_save~599, timing, 1
instance = comp, \opp_bakinteg_save[402] , opp_bakinteg_save[402], timing, 1
instance = comp, \opp_bakinteg_save~598 , opp_bakinteg_save~598, timing, 1
instance = comp, \opp_bakinteg_save[403] , opp_bakinteg_save[403], timing, 1
instance = comp, \opp_bakinteg_save~597 , opp_bakinteg_save~597, timing, 1
instance = comp, \opp_bakinteg_save[404] , opp_bakinteg_save[404], timing, 1
instance = comp, \opp_bakinteg_save~596 , opp_bakinteg_save~596, timing, 1
instance = comp, \opp_bakinteg_save[405] , opp_bakinteg_save[405], timing, 1
instance = comp, \opp_bakinteg_save~595 , opp_bakinteg_save~595, timing, 1
instance = comp, \opp_bakinteg_save[406] , opp_bakinteg_save[406], timing, 1
instance = comp, \opp_bakinteg_save~594 , opp_bakinteg_save~594, timing, 1
instance = comp, \opp_bakinteg_save[407] , opp_bakinteg_save[407], timing, 1
instance = comp, \opp_bakinteg_save~593 , opp_bakinteg_save~593, timing, 1
instance = comp, \opp_bakinteg_save[408] , opp_bakinteg_save[408], timing, 1
instance = comp, \opp_bakinteg_save~592 , opp_bakinteg_save~592, timing, 1
instance = comp, \opp_bakinteg_save[409] , opp_bakinteg_save[409], timing, 1
instance = comp, \opp_bakinteg_save~591 , opp_bakinteg_save~591, timing, 1
instance = comp, \opp_bakinteg_save[410] , opp_bakinteg_save[410], timing, 1
instance = comp, \opp_bakinteg_save~590 , opp_bakinteg_save~590, timing, 1
instance = comp, \opp_bakinteg_save[411] , opp_bakinteg_save[411], timing, 1
instance = comp, \opp_bakinteg_save~589 , opp_bakinteg_save~589, timing, 1
instance = comp, \opp_bakinteg_save[412] , opp_bakinteg_save[412], timing, 1
instance = comp, \opp_bakinteg_save~588 , opp_bakinteg_save~588, timing, 1
instance = comp, \opp_bakinteg_save[413] , opp_bakinteg_save[413], timing, 1
instance = comp, \opp_bakinteg_save~587 , opp_bakinteg_save~587, timing, 1
instance = comp, \opp_bakinteg_save[414] , opp_bakinteg_save[414], timing, 1
instance = comp, \opp_bakinteg_save~586 , opp_bakinteg_save~586, timing, 1
instance = comp, \opp_bakinteg_save[415] , opp_bakinteg_save[415], timing, 1
instance = comp, \opp_bakinteg_save~585 , opp_bakinteg_save~585, timing, 1
instance = comp, \opp_bakinteg_save[416] , opp_bakinteg_save[416], timing, 1
instance = comp, \opp_bakinteg_save~584 , opp_bakinteg_save~584, timing, 1
instance = comp, \opp_bakinteg_save[417] , opp_bakinteg_save[417], timing, 1
instance = comp, \opp_bakinteg_save~583 , opp_bakinteg_save~583, timing, 1
instance = comp, \opp_bakinteg_save[418] , opp_bakinteg_save[418], timing, 1
instance = comp, \opp_bakinteg_save~582 , opp_bakinteg_save~582, timing, 1
instance = comp, \opp_bakinteg_save[419] , opp_bakinteg_save[419], timing, 1
instance = comp, \opp_bakinteg_save~581 , opp_bakinteg_save~581, timing, 1
instance = comp, \opp_bakinteg_save[420] , opp_bakinteg_save[420], timing, 1
instance = comp, \opp_bakinteg_save~580 , opp_bakinteg_save~580, timing, 1
instance = comp, \opp_bakinteg_save[421] , opp_bakinteg_save[421], timing, 1
instance = comp, \opp_bakinteg_save~579 , opp_bakinteg_save~579, timing, 1
instance = comp, \opp_bakinteg_save[422] , opp_bakinteg_save[422], timing, 1
instance = comp, \opp_bakinteg_save~578 , opp_bakinteg_save~578, timing, 1
instance = comp, \opp_bakinteg_save[423] , opp_bakinteg_save[423], timing, 1
instance = comp, \opp_bakinteg_save~577 , opp_bakinteg_save~577, timing, 1
instance = comp, \opp_bakinteg_save[424] , opp_bakinteg_save[424], timing, 1
instance = comp, \opp_bakinteg_save~576 , opp_bakinteg_save~576, timing, 1
instance = comp, \opp_bakinteg_save[425] , opp_bakinteg_save[425], timing, 1
instance = comp, \opp_bakinteg_save~575 , opp_bakinteg_save~575, timing, 1
instance = comp, \opp_bakinteg_save[426] , opp_bakinteg_save[426], timing, 1
instance = comp, \opp_bakinteg_save~574 , opp_bakinteg_save~574, timing, 1
instance = comp, \opp_bakinteg_save[427] , opp_bakinteg_save[427], timing, 1
instance = comp, \opp_bakinteg_save~573 , opp_bakinteg_save~573, timing, 1
instance = comp, \opp_bakinteg_save[428] , opp_bakinteg_save[428], timing, 1
instance = comp, \opp_bakinteg_save~572 , opp_bakinteg_save~572, timing, 1
instance = comp, \opp_bakinteg_save[429] , opp_bakinteg_save[429], timing, 1
instance = comp, \opp_bakinteg_save~571 , opp_bakinteg_save~571, timing, 1
instance = comp, \opp_bakinteg_save[430] , opp_bakinteg_save[430], timing, 1
instance = comp, \opp_bakinteg_save~570 , opp_bakinteg_save~570, timing, 1
instance = comp, \opp_bakinteg_save[431] , opp_bakinteg_save[431], timing, 1
instance = comp, \opp_bakinteg_save~569 , opp_bakinteg_save~569, timing, 1
instance = comp, \opp_bakinteg_save[432] , opp_bakinteg_save[432], timing, 1
instance = comp, \opp_bakinteg_save~568 , opp_bakinteg_save~568, timing, 1
instance = comp, \opp_bakinteg_save[433] , opp_bakinteg_save[433], timing, 1
instance = comp, \opp_bakinteg_save~567 , opp_bakinteg_save~567, timing, 1
instance = comp, \opp_bakinteg_save[434] , opp_bakinteg_save[434], timing, 1
instance = comp, \opp_bakinteg_save~566 , opp_bakinteg_save~566, timing, 1
instance = comp, \opp_bakinteg_save[435] , opp_bakinteg_save[435], timing, 1
instance = comp, \opp_bakinteg_save~565 , opp_bakinteg_save~565, timing, 1
instance = comp, \opp_bakinteg_save[436] , opp_bakinteg_save[436], timing, 1
instance = comp, \opp_bakinteg_save~564 , opp_bakinteg_save~564, timing, 1
instance = comp, \opp_bakinteg_save[437] , opp_bakinteg_save[437], timing, 1
instance = comp, \opp_bakinteg_save~563 , opp_bakinteg_save~563, timing, 1
instance = comp, \opp_bakinteg_save[438] , opp_bakinteg_save[438], timing, 1
instance = comp, \opp_bakinteg_save~562 , opp_bakinteg_save~562, timing, 1
instance = comp, \opp_bakinteg_save[439] , opp_bakinteg_save[439], timing, 1
instance = comp, \opp_bakinteg_save~561 , opp_bakinteg_save~561, timing, 1
instance = comp, \opp_bakinteg_save[440] , opp_bakinteg_save[440], timing, 1
instance = comp, \opp_bakinteg_save~560 , opp_bakinteg_save~560, timing, 1
instance = comp, \opp_bakinteg_save[441] , opp_bakinteg_save[441], timing, 1
instance = comp, \opp_bakinteg_save~559 , opp_bakinteg_save~559, timing, 1
instance = comp, \opp_bakinteg_save[442] , opp_bakinteg_save[442], timing, 1
instance = comp, \opp_bakinteg_save~558 , opp_bakinteg_save~558, timing, 1
instance = comp, \opp_bakinteg_save[443] , opp_bakinteg_save[443], timing, 1
instance = comp, \opp_bakinteg_save~557 , opp_bakinteg_save~557, timing, 1
instance = comp, \opp_bakinteg_save[444] , opp_bakinteg_save[444], timing, 1
instance = comp, \opp_bakinteg_save~556 , opp_bakinteg_save~556, timing, 1
instance = comp, \opp_bakinteg_save[445] , opp_bakinteg_save[445], timing, 1
instance = comp, \opp_bakinteg_save~555 , opp_bakinteg_save~555, timing, 1
instance = comp, \opp_bakinteg_save[446] , opp_bakinteg_save[446], timing, 1
instance = comp, \opp_bakinteg_save~554 , opp_bakinteg_save~554, timing, 1
instance = comp, \opp_bakinteg_save[447] , opp_bakinteg_save[447], timing, 1
instance = comp, \opp_bakinteg_save~553 , opp_bakinteg_save~553, timing, 1
instance = comp, \opp_bakinteg_save[448] , opp_bakinteg_save[448], timing, 1
instance = comp, \opp_bakinteg_save~552 , opp_bakinteg_save~552, timing, 1
instance = comp, \opp_bakinteg_save[449] , opp_bakinteg_save[449], timing, 1
instance = comp, \opp_bakinteg_save~551 , opp_bakinteg_save~551, timing, 1
instance = comp, \opp_bakinteg_save[450] , opp_bakinteg_save[450], timing, 1
instance = comp, \opp_bakinteg_save~550 , opp_bakinteg_save~550, timing, 1
instance = comp, \opp_bakinteg_save[451] , opp_bakinteg_save[451], timing, 1
instance = comp, \opp_bakinteg_save~549 , opp_bakinteg_save~549, timing, 1
instance = comp, \opp_bakinteg_save[452] , opp_bakinteg_save[452], timing, 1
instance = comp, \opp_bakinteg_save~548 , opp_bakinteg_save~548, timing, 1
instance = comp, \opp_bakinteg_save[453] , opp_bakinteg_save[453], timing, 1
instance = comp, \opp_bakinteg_save~547 , opp_bakinteg_save~547, timing, 1
instance = comp, \opp_bakinteg_save[454] , opp_bakinteg_save[454], timing, 1
instance = comp, \opp_bakinteg_save~546 , opp_bakinteg_save~546, timing, 1
instance = comp, \opp_bakinteg_save[455] , opp_bakinteg_save[455], timing, 1
instance = comp, \opp_bakinteg_save~545 , opp_bakinteg_save~545, timing, 1
instance = comp, \opp_bakinteg_save[456] , opp_bakinteg_save[456], timing, 1
instance = comp, \opp_bakinteg_save~544 , opp_bakinteg_save~544, timing, 1
instance = comp, \opp_bakinteg_save[457] , opp_bakinteg_save[457], timing, 1
instance = comp, \opp_bakinteg_save~543 , opp_bakinteg_save~543, timing, 1
instance = comp, \opp_bakinteg_save[458] , opp_bakinteg_save[458], timing, 1
instance = comp, \opp_bakinteg_save~542 , opp_bakinteg_save~542, timing, 1
instance = comp, \opp_bakinteg_save[459] , opp_bakinteg_save[459], timing, 1
instance = comp, \opp_bakinteg_save~541 , opp_bakinteg_save~541, timing, 1
instance = comp, \opp_bakinteg_save[460] , opp_bakinteg_save[460], timing, 1
instance = comp, \opp_bakinteg_save~540 , opp_bakinteg_save~540, timing, 1
instance = comp, \opp_bakinteg_save[461] , opp_bakinteg_save[461], timing, 1
instance = comp, \opp_bakinteg_save~539 , opp_bakinteg_save~539, timing, 1
instance = comp, \opp_bakinteg_save[462] , opp_bakinteg_save[462], timing, 1
instance = comp, \opp_bakinteg_save~538 , opp_bakinteg_save~538, timing, 1
instance = comp, \opp_bakinteg_save[463] , opp_bakinteg_save[463], timing, 1
instance = comp, \opp_bakinteg_save~537 , opp_bakinteg_save~537, timing, 1
instance = comp, \opp_bakinteg_save[464] , opp_bakinteg_save[464], timing, 1
instance = comp, \opp_bakinteg_save~536 , opp_bakinteg_save~536, timing, 1
instance = comp, \opp_bakinteg_save[465] , opp_bakinteg_save[465], timing, 1
instance = comp, \opp_bakinteg_save~535 , opp_bakinteg_save~535, timing, 1
instance = comp, \opp_bakinteg_save[466] , opp_bakinteg_save[466], timing, 1
instance = comp, \opp_bakinteg_save~534 , opp_bakinteg_save~534, timing, 1
instance = comp, \opp_bakinteg_save[467] , opp_bakinteg_save[467], timing, 1
instance = comp, \opp_bakinteg_save~533 , opp_bakinteg_save~533, timing, 1
instance = comp, \opp_bakinteg_save[468] , opp_bakinteg_save[468], timing, 1
instance = comp, \opp_bakinteg_save~532 , opp_bakinteg_save~532, timing, 1
instance = comp, \opp_bakinteg_save[469] , opp_bakinteg_save[469], timing, 1
instance = comp, \opp_bakinteg_save~531 , opp_bakinteg_save~531, timing, 1
instance = comp, \opp_bakinteg_save[470] , opp_bakinteg_save[470], timing, 1
instance = comp, \opp_bakinteg_save~530 , opp_bakinteg_save~530, timing, 1
instance = comp, \opp_bakinteg_save[471] , opp_bakinteg_save[471], timing, 1
instance = comp, \opp_bakinteg_save~529 , opp_bakinteg_save~529, timing, 1
instance = comp, \opp_bakinteg_save[472] , opp_bakinteg_save[472], timing, 1
instance = comp, \opp_bakinteg_save~528 , opp_bakinteg_save~528, timing, 1
instance = comp, \opp_bakinteg_save[473] , opp_bakinteg_save[473], timing, 1
instance = comp, \opp_bakinteg_save~527 , opp_bakinteg_save~527, timing, 1
instance = comp, \opp_bakinteg_save[474] , opp_bakinteg_save[474], timing, 1
instance = comp, \opp_bakinteg_save~526 , opp_bakinteg_save~526, timing, 1
instance = comp, \opp_bakinteg_save[475] , opp_bakinteg_save[475], timing, 1
instance = comp, \opp_bakinteg_save~525 , opp_bakinteg_save~525, timing, 1
instance = comp, \opp_bakinteg_save[476] , opp_bakinteg_save[476], timing, 1
instance = comp, \opp_bakinteg_save~524 , opp_bakinteg_save~524, timing, 1
instance = comp, \opp_bakinteg_save[477] , opp_bakinteg_save[477], timing, 1
instance = comp, \opp_bakinteg_save~523 , opp_bakinteg_save~523, timing, 1
instance = comp, \opp_bakinteg_save[478] , opp_bakinteg_save[478], timing, 1
instance = comp, \opp_bakinteg_save~522 , opp_bakinteg_save~522, timing, 1
instance = comp, \opp_bakinteg_save[479] , opp_bakinteg_save[479], timing, 1
instance = comp, \opp_bakinteg_save~521 , opp_bakinteg_save~521, timing, 1
instance = comp, \opp_bakinteg_save[480] , opp_bakinteg_save[480], timing, 1
instance = comp, \opp_bakinteg_save~520 , opp_bakinteg_save~520, timing, 1
instance = comp, \opp_bakinteg_save[481] , opp_bakinteg_save[481], timing, 1
instance = comp, \opp_bakinteg_save~519 , opp_bakinteg_save~519, timing, 1
instance = comp, \opp_bakinteg_save[482] , opp_bakinteg_save[482], timing, 1
instance = comp, \opp_bakinteg_save~518 , opp_bakinteg_save~518, timing, 1
instance = comp, \opp_bakinteg_save[483] , opp_bakinteg_save[483], timing, 1
instance = comp, \opp_bakinteg_save~517 , opp_bakinteg_save~517, timing, 1
instance = comp, \opp_bakinteg_save[484] , opp_bakinteg_save[484], timing, 1
instance = comp, \opp_bakinteg_save~516 , opp_bakinteg_save~516, timing, 1
instance = comp, \opp_bakinteg_save[485] , opp_bakinteg_save[485], timing, 1
instance = comp, \opp_bakinteg_save~515 , opp_bakinteg_save~515, timing, 1
instance = comp, \opp_bakinteg_save[486] , opp_bakinteg_save[486], timing, 1
instance = comp, \opp_bakinteg_save~514 , opp_bakinteg_save~514, timing, 1
instance = comp, \opp_bakinteg_save[487] , opp_bakinteg_save[487], timing, 1
instance = comp, \opp_bakinteg_save~513 , opp_bakinteg_save~513, timing, 1
instance = comp, \opp_bakinteg_save[488] , opp_bakinteg_save[488], timing, 1
instance = comp, \opp_bakinteg_save~512 , opp_bakinteg_save~512, timing, 1
instance = comp, \opp_bakinteg_save[489] , opp_bakinteg_save[489], timing, 1
instance = comp, \opp_bakinteg_save~511 , opp_bakinteg_save~511, timing, 1
instance = comp, \opp_bakinteg_save[490] , opp_bakinteg_save[490], timing, 1
instance = comp, \opp_bakinteg_save~510 , opp_bakinteg_save~510, timing, 1
instance = comp, \opp_bakinteg_save[491] , opp_bakinteg_save[491], timing, 1
instance = comp, \opp_bakinteg_save~509 , opp_bakinteg_save~509, timing, 1
instance = comp, \opp_bakinteg_save[492] , opp_bakinteg_save[492], timing, 1
instance = comp, \opp_bakinteg_save~508 , opp_bakinteg_save~508, timing, 1
instance = comp, \opp_bakinteg_save[493] , opp_bakinteg_save[493], timing, 1
instance = comp, \opp_bakinteg_save~507 , opp_bakinteg_save~507, timing, 1
instance = comp, \opp_bakinteg_save[494] , opp_bakinteg_save[494], timing, 1
instance = comp, \opp_bakinteg_save~506 , opp_bakinteg_save~506, timing, 1
instance = comp, \opp_bakinteg_save[495] , opp_bakinteg_save[495], timing, 1
instance = comp, \opp_bakinteg_save~505 , opp_bakinteg_save~505, timing, 1
instance = comp, \opp_bakinteg_save[496] , opp_bakinteg_save[496], timing, 1
instance = comp, \opp_bakinteg_save~504 , opp_bakinteg_save~504, timing, 1
instance = comp, \opp_bakinteg_save[497] , opp_bakinteg_save[497], timing, 1
instance = comp, \opp_bakinteg_save~503 , opp_bakinteg_save~503, timing, 1
instance = comp, \opp_bakinteg_save[498] , opp_bakinteg_save[498], timing, 1
instance = comp, \opp_bakinteg_save~502 , opp_bakinteg_save~502, timing, 1
instance = comp, \opp_bakinteg_save[499] , opp_bakinteg_save[499], timing, 1
instance = comp, \opp_bakinteg_save~501 , opp_bakinteg_save~501, timing, 1
instance = comp, \opp_bakinteg_save[500] , opp_bakinteg_save[500], timing, 1
instance = comp, \opp_bakinteg_save~500 , opp_bakinteg_save~500, timing, 1
instance = comp, \opp_bakinteg_save[501] , opp_bakinteg_save[501], timing, 1
instance = comp, \opp_bakinteg_save~499 , opp_bakinteg_save~499, timing, 1
instance = comp, \opp_bakinteg_save[502] , opp_bakinteg_save[502], timing, 1
instance = comp, \opp_bakinteg_save~498 , opp_bakinteg_save~498, timing, 1
instance = comp, \opp_bakinteg_save[503] , opp_bakinteg_save[503], timing, 1
instance = comp, \opp_bakinteg_save~497 , opp_bakinteg_save~497, timing, 1
instance = comp, \opp_bakinteg_save[504] , opp_bakinteg_save[504], timing, 1
instance = comp, \opp_bakinteg_save~496 , opp_bakinteg_save~496, timing, 1
instance = comp, \opp_bakinteg_save[505] , opp_bakinteg_save[505], timing, 1
instance = comp, \opp_bakinteg_save~495 , opp_bakinteg_save~495, timing, 1
instance = comp, \opp_bakinteg_save[506] , opp_bakinteg_save[506], timing, 1
instance = comp, \opp_bakinteg_save~494 , opp_bakinteg_save~494, timing, 1
instance = comp, \opp_bakinteg_save[507] , opp_bakinteg_save[507], timing, 1
instance = comp, \opp_bakinteg_save~493 , opp_bakinteg_save~493, timing, 1
instance = comp, \opp_bakinteg_save[508] , opp_bakinteg_save[508], timing, 1
instance = comp, \opp_bakinteg_save~492 , opp_bakinteg_save~492, timing, 1
instance = comp, \opp_bakinteg_save[509] , opp_bakinteg_save[509], timing, 1
instance = comp, \opp_bakinteg_save~491 , opp_bakinteg_save~491, timing, 1
instance = comp, \opp_bakinteg_save[510] , opp_bakinteg_save[510], timing, 1
instance = comp, \opp_bakinteg_save~490 , opp_bakinteg_save~490, timing, 1
instance = comp, \opp_bakinteg_save[511] , opp_bakinteg_save[511], timing, 1
instance = comp, \opp_bakinteg_save~489 , opp_bakinteg_save~489, timing, 1
instance = comp, \opp_bakinteg_save[512] , opp_bakinteg_save[512], timing, 1
instance = comp, \opp_bakinteg_save~488 , opp_bakinteg_save~488, timing, 1
instance = comp, \opp_bakinteg_save[513] , opp_bakinteg_save[513], timing, 1
instance = comp, \opp_bakinteg_save~487 , opp_bakinteg_save~487, timing, 1
instance = comp, \opp_bakinteg_save[514] , opp_bakinteg_save[514], timing, 1
instance = comp, \opp_bakinteg_save~486 , opp_bakinteg_save~486, timing, 1
instance = comp, \opp_bakinteg_save[515] , opp_bakinteg_save[515], timing, 1
instance = comp, \opp_bakinteg_save~485 , opp_bakinteg_save~485, timing, 1
instance = comp, \opp_bakinteg_save[516] , opp_bakinteg_save[516], timing, 1
instance = comp, \opp_bakinteg_save~484 , opp_bakinteg_save~484, timing, 1
instance = comp, \opp_bakinteg_save[517] , opp_bakinteg_save[517], timing, 1
instance = comp, \opp_bakinteg_save~483 , opp_bakinteg_save~483, timing, 1
instance = comp, \opp_bakinteg_save[518] , opp_bakinteg_save[518], timing, 1
instance = comp, \opp_bakinteg_save~482 , opp_bakinteg_save~482, timing, 1
instance = comp, \opp_bakinteg_save[519] , opp_bakinteg_save[519], timing, 1
instance = comp, \opp_bakinteg_save~481 , opp_bakinteg_save~481, timing, 1
instance = comp, \opp_bakinteg_save[520] , opp_bakinteg_save[520], timing, 1
instance = comp, \opp_bakinteg_save~480 , opp_bakinteg_save~480, timing, 1
instance = comp, \opp_bakinteg_save[521] , opp_bakinteg_save[521], timing, 1
instance = comp, \opp_bakinteg_save~479 , opp_bakinteg_save~479, timing, 1
instance = comp, \opp_bakinteg_save[522] , opp_bakinteg_save[522], timing, 1
instance = comp, \opp_bakinteg_save~478 , opp_bakinteg_save~478, timing, 1
instance = comp, \opp_bakinteg_save[523] , opp_bakinteg_save[523], timing, 1
instance = comp, \opp_bakinteg_save~477 , opp_bakinteg_save~477, timing, 1
instance = comp, \opp_bakinteg_save[524] , opp_bakinteg_save[524], timing, 1
instance = comp, \opp_bakinteg_save~476 , opp_bakinteg_save~476, timing, 1
instance = comp, \opp_bakinteg_save[525] , opp_bakinteg_save[525], timing, 1
instance = comp, \opp_bakinteg_save~475 , opp_bakinteg_save~475, timing, 1
instance = comp, \opp_bakinteg_save[526] , opp_bakinteg_save[526], timing, 1
instance = comp, \opp_bakinteg_save~474 , opp_bakinteg_save~474, timing, 1
instance = comp, \opp_bakinteg_save[527] , opp_bakinteg_save[527], timing, 1
instance = comp, \opp_bakinteg_save~473 , opp_bakinteg_save~473, timing, 1
instance = comp, \opp_bakinteg_save[528] , opp_bakinteg_save[528], timing, 1
instance = comp, \opp_bakinteg_save~472 , opp_bakinteg_save~472, timing, 1
instance = comp, \opp_bakinteg_save[529] , opp_bakinteg_save[529], timing, 1
instance = comp, \opp_bakinteg_save~471 , opp_bakinteg_save~471, timing, 1
instance = comp, \opp_bakinteg_save[530] , opp_bakinteg_save[530], timing, 1
instance = comp, \opp_bakinteg_save~470 , opp_bakinteg_save~470, timing, 1
instance = comp, \opp_bakinteg_save[531] , opp_bakinteg_save[531], timing, 1
instance = comp, \opp_bakinteg_save~469 , opp_bakinteg_save~469, timing, 1
instance = comp, \opp_bakinteg_save[532] , opp_bakinteg_save[532], timing, 1
instance = comp, \opp_bakinteg_save~468 , opp_bakinteg_save~468, timing, 1
instance = comp, \opp_bakinteg_save[533] , opp_bakinteg_save[533], timing, 1
instance = comp, \opp_bakinteg_save~467 , opp_bakinteg_save~467, timing, 1
instance = comp, \opp_bakinteg_save[534] , opp_bakinteg_save[534], timing, 1
instance = comp, \opp_bakinteg_save~466 , opp_bakinteg_save~466, timing, 1
instance = comp, \opp_bakinteg_save[535] , opp_bakinteg_save[535], timing, 1
instance = comp, \opp_bakinteg_save~465 , opp_bakinteg_save~465, timing, 1
instance = comp, \opp_bakinteg_save[536] , opp_bakinteg_save[536], timing, 1
instance = comp, \opp_bakinteg_save~464 , opp_bakinteg_save~464, timing, 1
instance = comp, \opp_bakinteg_save[537] , opp_bakinteg_save[537], timing, 1
instance = comp, \opp_bakinteg_save~463 , opp_bakinteg_save~463, timing, 1
instance = comp, \opp_bakinteg_save[538] , opp_bakinteg_save[538], timing, 1
instance = comp, \opp_bakinteg_save~462 , opp_bakinteg_save~462, timing, 1
instance = comp, \opp_bakinteg_save[539] , opp_bakinteg_save[539], timing, 1
instance = comp, \opp_bakinteg_save~461 , opp_bakinteg_save~461, timing, 1
instance = comp, \opp_bakinteg_save[540] , opp_bakinteg_save[540], timing, 1
instance = comp, \opp_bakinteg_save~460 , opp_bakinteg_save~460, timing, 1
instance = comp, \opp_bakinteg_save[541] , opp_bakinteg_save[541], timing, 1
instance = comp, \opp_bakinteg_save~459 , opp_bakinteg_save~459, timing, 1
instance = comp, \opp_bakinteg_save[542] , opp_bakinteg_save[542], timing, 1
instance = comp, \opp_bakinteg_save~458 , opp_bakinteg_save~458, timing, 1
instance = comp, \opp_bakinteg_save[543] , opp_bakinteg_save[543], timing, 1
instance = comp, \opp_bakinteg_save~457 , opp_bakinteg_save~457, timing, 1
instance = comp, \opp_bakinteg_save[544] , opp_bakinteg_save[544], timing, 1
instance = comp, \opp_bakinteg_save~456 , opp_bakinteg_save~456, timing, 1
instance = comp, \opp_bakinteg_save[545] , opp_bakinteg_save[545], timing, 1
instance = comp, \opp_bakinteg_save~455 , opp_bakinteg_save~455, timing, 1
instance = comp, \opp_bakinteg_save[546] , opp_bakinteg_save[546], timing, 1
instance = comp, \opp_bakinteg_save~454 , opp_bakinteg_save~454, timing, 1
instance = comp, \opp_bakinteg_save[547] , opp_bakinteg_save[547], timing, 1
instance = comp, \opp_bakinteg_save~453 , opp_bakinteg_save~453, timing, 1
instance = comp, \opp_bakinteg_save[548] , opp_bakinteg_save[548], timing, 1
instance = comp, \opp_bakinteg_save~452 , opp_bakinteg_save~452, timing, 1
instance = comp, \opp_bakinteg_save[549] , opp_bakinteg_save[549], timing, 1
instance = comp, \opp_bakinteg_save~451 , opp_bakinteg_save~451, timing, 1
instance = comp, \opp_bakinteg_save[550] , opp_bakinteg_save[550], timing, 1
instance = comp, \opp_bakinteg_save~450 , opp_bakinteg_save~450, timing, 1
instance = comp, \opp_bakinteg_save[551] , opp_bakinteg_save[551], timing, 1
instance = comp, \opp_bakinteg_save~449 , opp_bakinteg_save~449, timing, 1
instance = comp, \opp_bakinteg_save[552] , opp_bakinteg_save[552], timing, 1
instance = comp, \opp_bakinteg_save~448 , opp_bakinteg_save~448, timing, 1
instance = comp, \opp_bakinteg_save[553] , opp_bakinteg_save[553], timing, 1
instance = comp, \opp_bakinteg_save~447 , opp_bakinteg_save~447, timing, 1
instance = comp, \opp_bakinteg_save[554] , opp_bakinteg_save[554], timing, 1
instance = comp, \opp_bakinteg_save~446 , opp_bakinteg_save~446, timing, 1
instance = comp, \opp_bakinteg_save[555] , opp_bakinteg_save[555], timing, 1
instance = comp, \opp_bakinteg_save~445 , opp_bakinteg_save~445, timing, 1
instance = comp, \opp_bakinteg_save[556] , opp_bakinteg_save[556], timing, 1
instance = comp, \opp_bakinteg_save~444 , opp_bakinteg_save~444, timing, 1
instance = comp, \opp_bakinteg_save[557] , opp_bakinteg_save[557], timing, 1
instance = comp, \opp_bakinteg_save~443 , opp_bakinteg_save~443, timing, 1
instance = comp, \opp_bakinteg_save[558] , opp_bakinteg_save[558], timing, 1
instance = comp, \opp_bakinteg_save~442 , opp_bakinteg_save~442, timing, 1
instance = comp, \opp_bakinteg_save[559] , opp_bakinteg_save[559], timing, 1
instance = comp, \opp_bakinteg_save~441 , opp_bakinteg_save~441, timing, 1
instance = comp, \opp_bakinteg_save[560] , opp_bakinteg_save[560], timing, 1
instance = comp, \opp_bakinteg_save~440 , opp_bakinteg_save~440, timing, 1
instance = comp, \opp_bakinteg_save[561] , opp_bakinteg_save[561], timing, 1
instance = comp, \opp_bakinteg_save~439 , opp_bakinteg_save~439, timing, 1
instance = comp, \opp_bakinteg_save[562] , opp_bakinteg_save[562], timing, 1
instance = comp, \opp_bakinteg_save~438 , opp_bakinteg_save~438, timing, 1
instance = comp, \opp_bakinteg_save[563] , opp_bakinteg_save[563], timing, 1
instance = comp, \opp_bakinteg_save~437 , opp_bakinteg_save~437, timing, 1
instance = comp, \opp_bakinteg_save[564] , opp_bakinteg_save[564], timing, 1
instance = comp, \opp_bakinteg_save~436 , opp_bakinteg_save~436, timing, 1
instance = comp, \opp_bakinteg_save[565] , opp_bakinteg_save[565], timing, 1
instance = comp, \opp_bakinteg_save~435 , opp_bakinteg_save~435, timing, 1
instance = comp, \opp_bakinteg_save[566] , opp_bakinteg_save[566], timing, 1
instance = comp, \opp_bakinteg_save~434 , opp_bakinteg_save~434, timing, 1
instance = comp, \opp_bakinteg_save[567] , opp_bakinteg_save[567], timing, 1
instance = comp, \opp_bakinteg_save~433 , opp_bakinteg_save~433, timing, 1
instance = comp, \opp_bakinteg_save[568] , opp_bakinteg_save[568], timing, 1
instance = comp, \opp_bakinteg_save~432 , opp_bakinteg_save~432, timing, 1
instance = comp, \opp_bakinteg_save[569] , opp_bakinteg_save[569], timing, 1
instance = comp, \opp_bakinteg_save~431 , opp_bakinteg_save~431, timing, 1
instance = comp, \opp_bakinteg_save[570] , opp_bakinteg_save[570], timing, 1
instance = comp, \opp_bakinteg_save~430 , opp_bakinteg_save~430, timing, 1
instance = comp, \opp_bakinteg_save[571] , opp_bakinteg_save[571], timing, 1
instance = comp, \opp_bakinteg_save~429 , opp_bakinteg_save~429, timing, 1
instance = comp, \opp_bakinteg_save[572] , opp_bakinteg_save[572], timing, 1
instance = comp, \opp_bakinteg_save~428 , opp_bakinteg_save~428, timing, 1
instance = comp, \opp_bakinteg_save[573] , opp_bakinteg_save[573], timing, 1
instance = comp, \opp_bakinteg_save~427 , opp_bakinteg_save~427, timing, 1
instance = comp, \opp_bakinteg_save[574] , opp_bakinteg_save[574], timing, 1
instance = comp, \opp_bakinteg_save~426 , opp_bakinteg_save~426, timing, 1
instance = comp, \opp_bakinteg_save[575] , opp_bakinteg_save[575], timing, 1
instance = comp, \opp_bakinteg_save~425 , opp_bakinteg_save~425, timing, 1
instance = comp, \opp_bakinteg_save[576] , opp_bakinteg_save[576], timing, 1
instance = comp, \opp_bakinteg_save~424 , opp_bakinteg_save~424, timing, 1
instance = comp, \opp_bakinteg_save[577] , opp_bakinteg_save[577], timing, 1
instance = comp, \opp_bakinteg_save~423 , opp_bakinteg_save~423, timing, 1
instance = comp, \opp_bakinteg_save[578] , opp_bakinteg_save[578], timing, 1
instance = comp, \opp_bakinteg_save~422 , opp_bakinteg_save~422, timing, 1
instance = comp, \opp_bakinteg_save[579] , opp_bakinteg_save[579], timing, 1
instance = comp, \opp_bakinteg_save~421 , opp_bakinteg_save~421, timing, 1
instance = comp, \opp_bakinteg_save[580] , opp_bakinteg_save[580], timing, 1
instance = comp, \opp_bakinteg_save~420 , opp_bakinteg_save~420, timing, 1
instance = comp, \opp_bakinteg_save[581] , opp_bakinteg_save[581], timing, 1
instance = comp, \opp_bakinteg_save~419 , opp_bakinteg_save~419, timing, 1
instance = comp, \opp_bakinteg_save[582] , opp_bakinteg_save[582], timing, 1
instance = comp, \opp_bakinteg_save~418 , opp_bakinteg_save~418, timing, 1
instance = comp, \opp_bakinteg_save[583] , opp_bakinteg_save[583], timing, 1
instance = comp, \opp_bakinteg_save~417 , opp_bakinteg_save~417, timing, 1
instance = comp, \opp_bakinteg_save[584] , opp_bakinteg_save[584], timing, 1
instance = comp, \opp_bakinteg_save~416 , opp_bakinteg_save~416, timing, 1
instance = comp, \opp_bakinteg_save[585] , opp_bakinteg_save[585], timing, 1
instance = comp, \opp_bakinteg_save~415 , opp_bakinteg_save~415, timing, 1
instance = comp, \opp_bakinteg_save[586] , opp_bakinteg_save[586], timing, 1
instance = comp, \opp_bakinteg_save~414 , opp_bakinteg_save~414, timing, 1
instance = comp, \opp_bakinteg_save[587] , opp_bakinteg_save[587], timing, 1
instance = comp, \opp_bakinteg_save~413 , opp_bakinteg_save~413, timing, 1
instance = comp, \opp_bakinteg_save[588] , opp_bakinteg_save[588], timing, 1
instance = comp, \opp_bakinteg_save~412 , opp_bakinteg_save~412, timing, 1
instance = comp, \opp_bakinteg_save[589] , opp_bakinteg_save[589], timing, 1
instance = comp, \opp_bakinteg_save~411 , opp_bakinteg_save~411, timing, 1
instance = comp, \opp_bakinteg_save[590] , opp_bakinteg_save[590], timing, 1
instance = comp, \opp_bakinteg_save~410 , opp_bakinteg_save~410, timing, 1
instance = comp, \opp_bakinteg_save[591] , opp_bakinteg_save[591], timing, 1
instance = comp, \opp_bakinteg_save~409 , opp_bakinteg_save~409, timing, 1
instance = comp, \opp_bakinteg_save[592] , opp_bakinteg_save[592], timing, 1
instance = comp, \opp_bakinteg_save~408 , opp_bakinteg_save~408, timing, 1
instance = comp, \opp_bakinteg_save[593] , opp_bakinteg_save[593], timing, 1
instance = comp, \opp_bakinteg_save~407 , opp_bakinteg_save~407, timing, 1
instance = comp, \opp_bakinteg_save[594] , opp_bakinteg_save[594], timing, 1
instance = comp, \opp_bakinteg_save~406 , opp_bakinteg_save~406, timing, 1
instance = comp, \opp_bakinteg_save[595] , opp_bakinteg_save[595], timing, 1
instance = comp, \opp_bakinteg_save~405 , opp_bakinteg_save~405, timing, 1
instance = comp, \opp_bakinteg_save[596] , opp_bakinteg_save[596], timing, 1
instance = comp, \opp_bakinteg_save~404 , opp_bakinteg_save~404, timing, 1
instance = comp, \opp_bakinteg_save[597] , opp_bakinteg_save[597], timing, 1
instance = comp, \opp_bakinteg_save~403 , opp_bakinteg_save~403, timing, 1
instance = comp, \opp_bakinteg_save[598] , opp_bakinteg_save[598], timing, 1
instance = comp, \opp_bakinteg_save~402 , opp_bakinteg_save~402, timing, 1
instance = comp, \opp_bakinteg_save[599] , opp_bakinteg_save[599], timing, 1
instance = comp, \opp_bakinteg_save~401 , opp_bakinteg_save~401, timing, 1
instance = comp, \opp_bakinteg_save[600] , opp_bakinteg_save[600], timing, 1
instance = comp, \opp_bakinteg_save~400 , opp_bakinteg_save~400, timing, 1
instance = comp, \opp_bakinteg_save[601] , opp_bakinteg_save[601], timing, 1
instance = comp, \opp_bakinteg_save~399 , opp_bakinteg_save~399, timing, 1
instance = comp, \opp_bakinteg_save[602] , opp_bakinteg_save[602], timing, 1
instance = comp, \opp_bakinteg_save~398 , opp_bakinteg_save~398, timing, 1
instance = comp, \opp_bakinteg_save[603] , opp_bakinteg_save[603], timing, 1
instance = comp, \opp_bakinteg_save~397 , opp_bakinteg_save~397, timing, 1
instance = comp, \opp_bakinteg_save[604] , opp_bakinteg_save[604], timing, 1
instance = comp, \opp_bakinteg_save~396 , opp_bakinteg_save~396, timing, 1
instance = comp, \opp_bakinteg_save[605] , opp_bakinteg_save[605], timing, 1
instance = comp, \opp_bakinteg_save~395 , opp_bakinteg_save~395, timing, 1
instance = comp, \opp_bakinteg_save[606] , opp_bakinteg_save[606], timing, 1
instance = comp, \opp_bakinteg_save~394 , opp_bakinteg_save~394, timing, 1
instance = comp, \opp_bakinteg_save[607] , opp_bakinteg_save[607], timing, 1
instance = comp, \opp_bakinteg_save~393 , opp_bakinteg_save~393, timing, 1
instance = comp, \opp_bakinteg_save[608] , opp_bakinteg_save[608], timing, 1
instance = comp, \opp_bakinteg_save~392 , opp_bakinteg_save~392, timing, 1
instance = comp, \opp_bakinteg_save[609] , opp_bakinteg_save[609], timing, 1
instance = comp, \opp_bakinteg_save~391 , opp_bakinteg_save~391, timing, 1
instance = comp, \opp_bakinteg_save[610] , opp_bakinteg_save[610], timing, 1
instance = comp, \opp_bakinteg_save~390 , opp_bakinteg_save~390, timing, 1
instance = comp, \opp_bakinteg_save[611] , opp_bakinteg_save[611], timing, 1
instance = comp, \opp_bakinteg_save~389 , opp_bakinteg_save~389, timing, 1
instance = comp, \opp_bakinteg_save[612] , opp_bakinteg_save[612], timing, 1
instance = comp, \opp_bakinteg_save~388 , opp_bakinteg_save~388, timing, 1
instance = comp, \opp_bakinteg_save[613] , opp_bakinteg_save[613], timing, 1
instance = comp, \opp_bakinteg_save~387 , opp_bakinteg_save~387, timing, 1
instance = comp, \opp_bakinteg_save[614] , opp_bakinteg_save[614], timing, 1
instance = comp, \opp_bakinteg_save~386 , opp_bakinteg_save~386, timing, 1
instance = comp, \opp_bakinteg_save[615] , opp_bakinteg_save[615], timing, 1
instance = comp, \opp_bakinteg_save~385 , opp_bakinteg_save~385, timing, 1
instance = comp, \opp_bakinteg_save[616] , opp_bakinteg_save[616], timing, 1
instance = comp, \opp_bakinteg_save~384 , opp_bakinteg_save~384, timing, 1
instance = comp, \opp_bakinteg_save[617] , opp_bakinteg_save[617], timing, 1
instance = comp, \opp_bakinteg_save~383 , opp_bakinteg_save~383, timing, 1
instance = comp, \opp_bakinteg_save[618] , opp_bakinteg_save[618], timing, 1
instance = comp, \opp_bakinteg_save~382 , opp_bakinteg_save~382, timing, 1
instance = comp, \opp_bakinteg_save[619] , opp_bakinteg_save[619], timing, 1
instance = comp, \opp_bakinteg_save~381 , opp_bakinteg_save~381, timing, 1
instance = comp, \opp_bakinteg_save[620] , opp_bakinteg_save[620], timing, 1
instance = comp, \opp_bakinteg_save~380 , opp_bakinteg_save~380, timing, 1
instance = comp, \opp_bakinteg_save[621] , opp_bakinteg_save[621], timing, 1
instance = comp, \opp_bakinteg_save~379 , opp_bakinteg_save~379, timing, 1
instance = comp, \opp_bakinteg_save[622] , opp_bakinteg_save[622], timing, 1
instance = comp, \opp_bakinteg_save~378 , opp_bakinteg_save~378, timing, 1
instance = comp, \opp_bakinteg_save[623] , opp_bakinteg_save[623], timing, 1
instance = comp, \opp_bakinteg_save~377 , opp_bakinteg_save~377, timing, 1
instance = comp, \opp_bakinteg_save[624] , opp_bakinteg_save[624], timing, 1
instance = comp, \opp_bakinteg_save~376 , opp_bakinteg_save~376, timing, 1
instance = comp, \opp_bakinteg_save[625] , opp_bakinteg_save[625], timing, 1
instance = comp, \opp_bakinteg_save~375 , opp_bakinteg_save~375, timing, 1
instance = comp, \opp_bakinteg_save[626] , opp_bakinteg_save[626], timing, 1
instance = comp, \opp_bakinteg_save~374 , opp_bakinteg_save~374, timing, 1
instance = comp, \opp_bakinteg_save[627] , opp_bakinteg_save[627], timing, 1
instance = comp, \opp_bakinteg_save~373 , opp_bakinteg_save~373, timing, 1
instance = comp, \opp_bakinteg_save[628] , opp_bakinteg_save[628], timing, 1
instance = comp, \opp_bakinteg_save~372 , opp_bakinteg_save~372, timing, 1
instance = comp, \opp_bakinteg_save[629] , opp_bakinteg_save[629], timing, 1
instance = comp, \opp_bakinteg_save~371 , opp_bakinteg_save~371, timing, 1
instance = comp, \opp_bakinteg_save[630] , opp_bakinteg_save[630], timing, 1
instance = comp, \opp_bakinteg_save~370 , opp_bakinteg_save~370, timing, 1
instance = comp, \opp_bakinteg_save[631] , opp_bakinteg_save[631], timing, 1
instance = comp, \opp_bakinteg_save~369 , opp_bakinteg_save~369, timing, 1
instance = comp, \opp_bakinteg_save[632] , opp_bakinteg_save[632], timing, 1
instance = comp, \opp_bakinteg_save~368 , opp_bakinteg_save~368, timing, 1
instance = comp, \opp_bakinteg_save[633] , opp_bakinteg_save[633], timing, 1
instance = comp, \opp_bakinteg_save~367 , opp_bakinteg_save~367, timing, 1
instance = comp, \opp_bakinteg_save[634] , opp_bakinteg_save[634], timing, 1
instance = comp, \opp_bakinteg_save~366 , opp_bakinteg_save~366, timing, 1
instance = comp, \opp_bakinteg_save[635] , opp_bakinteg_save[635], timing, 1
instance = comp, \opp_bakinteg_save~365 , opp_bakinteg_save~365, timing, 1
instance = comp, \opp_bakinteg_save[636] , opp_bakinteg_save[636], timing, 1
instance = comp, \opp_bakinteg_save~364 , opp_bakinteg_save~364, timing, 1
instance = comp, \opp_bakinteg_save[637] , opp_bakinteg_save[637], timing, 1
instance = comp, \opp_bakinteg_save~363 , opp_bakinteg_save~363, timing, 1
instance = comp, \opp_bakinteg_save[638] , opp_bakinteg_save[638], timing, 1
instance = comp, \opp_bakinteg_save~362 , opp_bakinteg_save~362, timing, 1
instance = comp, \opp_bakinteg_save[639] , opp_bakinteg_save[639], timing, 1
instance = comp, \opp_bakinteg_save~361 , opp_bakinteg_save~361, timing, 1
instance = comp, \opp_bakinteg_save[640] , opp_bakinteg_save[640], timing, 1
instance = comp, \opp_bakinteg_save~360 , opp_bakinteg_save~360, timing, 1
instance = comp, \opp_bakinteg_save[641] , opp_bakinteg_save[641], timing, 1
instance = comp, \opp_bakinteg_save~359 , opp_bakinteg_save~359, timing, 1
instance = comp, \opp_bakinteg_save[642] , opp_bakinteg_save[642], timing, 1
instance = comp, \opp_bakinteg_save~358 , opp_bakinteg_save~358, timing, 1
instance = comp, \opp_bakinteg_save[643] , opp_bakinteg_save[643], timing, 1
instance = comp, \opp_bakinteg_save~357 , opp_bakinteg_save~357, timing, 1
instance = comp, \opp_bakinteg_save[644] , opp_bakinteg_save[644], timing, 1
instance = comp, \opp_bakinteg_save~356 , opp_bakinteg_save~356, timing, 1
instance = comp, \opp_bakinteg_save[645] , opp_bakinteg_save[645], timing, 1
instance = comp, \opp_bakinteg_save~355 , opp_bakinteg_save~355, timing, 1
instance = comp, \opp_bakinteg_save[646] , opp_bakinteg_save[646], timing, 1
instance = comp, \opp_bakinteg_save~354 , opp_bakinteg_save~354, timing, 1
instance = comp, \opp_bakinteg_save[647] , opp_bakinteg_save[647], timing, 1
instance = comp, \opp_bakinteg_save~353 , opp_bakinteg_save~353, timing, 1
instance = comp, \opp_bakinteg_save[648] , opp_bakinteg_save[648], timing, 1
instance = comp, \opp_bakinteg_save~352 , opp_bakinteg_save~352, timing, 1
instance = comp, \opp_bakinteg_save[649] , opp_bakinteg_save[649], timing, 1
instance = comp, \opp_bakinteg_save~351 , opp_bakinteg_save~351, timing, 1
instance = comp, \opp_bakinteg_save[650] , opp_bakinteg_save[650], timing, 1
instance = comp, \opp_bakinteg_save~350 , opp_bakinteg_save~350, timing, 1
instance = comp, \opp_bakinteg_save[651] , opp_bakinteg_save[651], timing, 1
instance = comp, \opp_bakinteg_save~349 , opp_bakinteg_save~349, timing, 1
instance = comp, \opp_bakinteg_save[652] , opp_bakinteg_save[652], timing, 1
instance = comp, \opp_bakinteg_save~348 , opp_bakinteg_save~348, timing, 1
instance = comp, \opp_bakinteg_save[653] , opp_bakinteg_save[653], timing, 1
instance = comp, \opp_bakinteg_save~347 , opp_bakinteg_save~347, timing, 1
instance = comp, \opp_bakinteg_save[654] , opp_bakinteg_save[654], timing, 1
instance = comp, \opp_bakinteg_save~346 , opp_bakinteg_save~346, timing, 1
instance = comp, \opp_bakinteg_save[655] , opp_bakinteg_save[655], timing, 1
instance = comp, \opp_bakinteg_save~345 , opp_bakinteg_save~345, timing, 1
instance = comp, \opp_bakinteg_save[656] , opp_bakinteg_save[656], timing, 1
instance = comp, \opp_bakinteg_save~344 , opp_bakinteg_save~344, timing, 1
instance = comp, \opp_bakinteg_save[657] , opp_bakinteg_save[657], timing, 1
instance = comp, \opp_bakinteg_save~343 , opp_bakinteg_save~343, timing, 1
instance = comp, \opp_bakinteg_save[658] , opp_bakinteg_save[658], timing, 1
instance = comp, \opp_bakinteg_save~342 , opp_bakinteg_save~342, timing, 1
instance = comp, \opp_bakinteg_save[659] , opp_bakinteg_save[659], timing, 1
instance = comp, \opp_bakinteg_save~341 , opp_bakinteg_save~341, timing, 1
instance = comp, \opp_bakinteg_save[660] , opp_bakinteg_save[660], timing, 1
instance = comp, \opp_bakinteg_save~340 , opp_bakinteg_save~340, timing, 1
instance = comp, \opp_bakinteg_save[661] , opp_bakinteg_save[661], timing, 1
instance = comp, \opp_bakinteg_save~339 , opp_bakinteg_save~339, timing, 1
instance = comp, \opp_bakinteg_save[662] , opp_bakinteg_save[662], timing, 1
instance = comp, \opp_bakinteg_save~338 , opp_bakinteg_save~338, timing, 1
instance = comp, \opp_bakinteg_save[663] , opp_bakinteg_save[663], timing, 1
instance = comp, \opp_bakinteg_save~337 , opp_bakinteg_save~337, timing, 1
instance = comp, \opp_bakinteg_save[664] , opp_bakinteg_save[664], timing, 1
instance = comp, \opp_bakinteg_save~336 , opp_bakinteg_save~336, timing, 1
instance = comp, \opp_bakinteg_save[665] , opp_bakinteg_save[665], timing, 1
instance = comp, \opp_bakinteg_save~335 , opp_bakinteg_save~335, timing, 1
instance = comp, \opp_bakinteg_save[666] , opp_bakinteg_save[666], timing, 1
instance = comp, \opp_bakinteg_save~334 , opp_bakinteg_save~334, timing, 1
instance = comp, \opp_bakinteg_save[667] , opp_bakinteg_save[667], timing, 1
instance = comp, \opp_bakinteg_save~333 , opp_bakinteg_save~333, timing, 1
instance = comp, \opp_bakinteg_save[668] , opp_bakinteg_save[668], timing, 1
instance = comp, \opp_bakinteg_save~332 , opp_bakinteg_save~332, timing, 1
instance = comp, \opp_bakinteg_save[669] , opp_bakinteg_save[669], timing, 1
instance = comp, \opp_bakinteg_save~331 , opp_bakinteg_save~331, timing, 1
instance = comp, \opp_bakinteg_save[670] , opp_bakinteg_save[670], timing, 1
instance = comp, \opp_bakinteg_save~330 , opp_bakinteg_save~330, timing, 1
instance = comp, \opp_bakinteg_save[671] , opp_bakinteg_save[671], timing, 1
instance = comp, \opp_bakinteg_save~329 , opp_bakinteg_save~329, timing, 1
instance = comp, \opp_bakinteg_save[672] , opp_bakinteg_save[672], timing, 1
instance = comp, \opp_bakinteg_save~328 , opp_bakinteg_save~328, timing, 1
instance = comp, \opp_bakinteg_save[673] , opp_bakinteg_save[673], timing, 1
instance = comp, \opp_bakinteg_save~327 , opp_bakinteg_save~327, timing, 1
instance = comp, \opp_bakinteg_save[674] , opp_bakinteg_save[674], timing, 1
instance = comp, \opp_bakinteg_save~326 , opp_bakinteg_save~326, timing, 1
instance = comp, \opp_bakinteg_save[675] , opp_bakinteg_save[675], timing, 1
instance = comp, \opp_bakinteg_save~325 , opp_bakinteg_save~325, timing, 1
instance = comp, \opp_bakinteg_save[676] , opp_bakinteg_save[676], timing, 1
instance = comp, \opp_bakinteg_save~324 , opp_bakinteg_save~324, timing, 1
instance = comp, \opp_bakinteg_save[677] , opp_bakinteg_save[677], timing, 1
instance = comp, \opp_bakinteg_save~323 , opp_bakinteg_save~323, timing, 1
instance = comp, \opp_bakinteg_save[678] , opp_bakinteg_save[678], timing, 1
instance = comp, \opp_bakinteg_save~322 , opp_bakinteg_save~322, timing, 1
instance = comp, \opp_bakinteg_save[679] , opp_bakinteg_save[679], timing, 1
instance = comp, \opp_bakinteg_save~321 , opp_bakinteg_save~321, timing, 1
instance = comp, \opp_bakinteg_save[680] , opp_bakinteg_save[680], timing, 1
instance = comp, \opp_bakinteg_save~320 , opp_bakinteg_save~320, timing, 1
instance = comp, \opp_bakinteg_save[681] , opp_bakinteg_save[681], timing, 1
instance = comp, \opp_bakinteg_save~319 , opp_bakinteg_save~319, timing, 1
instance = comp, \opp_bakinteg_save[682] , opp_bakinteg_save[682], timing, 1
instance = comp, \opp_bakinteg_save~318 , opp_bakinteg_save~318, timing, 1
instance = comp, \opp_bakinteg_save[683] , opp_bakinteg_save[683], timing, 1
instance = comp, \opp_bakinteg_save~317 , opp_bakinteg_save~317, timing, 1
instance = comp, \opp_bakinteg_save[684] , opp_bakinteg_save[684], timing, 1
instance = comp, \opp_bakinteg_save~316 , opp_bakinteg_save~316, timing, 1
instance = comp, \opp_bakinteg_save[685] , opp_bakinteg_save[685], timing, 1
instance = comp, \opp_bakinteg_save~315 , opp_bakinteg_save~315, timing, 1
instance = comp, \opp_bakinteg_save[686] , opp_bakinteg_save[686], timing, 1
instance = comp, \opp_bakinteg_save~314 , opp_bakinteg_save~314, timing, 1
instance = comp, \opp_bakinteg_save[687] , opp_bakinteg_save[687], timing, 1
instance = comp, \opp_bakinteg_save~313 , opp_bakinteg_save~313, timing, 1
instance = comp, \opp_bakinteg_save[688] , opp_bakinteg_save[688], timing, 1
instance = comp, \opp_bakinteg_save~312 , opp_bakinteg_save~312, timing, 1
instance = comp, \opp_bakinteg_save[689] , opp_bakinteg_save[689], timing, 1
instance = comp, \opp_bakinteg_save~311 , opp_bakinteg_save~311, timing, 1
instance = comp, \opp_bakinteg_save[690] , opp_bakinteg_save[690], timing, 1
instance = comp, \opp_bakinteg_save~310 , opp_bakinteg_save~310, timing, 1
instance = comp, \opp_bakinteg_save[691] , opp_bakinteg_save[691], timing, 1
instance = comp, \opp_bakinteg_save~309 , opp_bakinteg_save~309, timing, 1
instance = comp, \opp_bakinteg_save[692] , opp_bakinteg_save[692], timing, 1
instance = comp, \opp_bakinteg_save~308 , opp_bakinteg_save~308, timing, 1
instance = comp, \opp_bakinteg_save[693] , opp_bakinteg_save[693], timing, 1
instance = comp, \opp_bakinteg_save~307 , opp_bakinteg_save~307, timing, 1
instance = comp, \opp_bakinteg_save[694] , opp_bakinteg_save[694], timing, 1
instance = comp, \opp_bakinteg_save~306 , opp_bakinteg_save~306, timing, 1
instance = comp, \opp_bakinteg_save[695] , opp_bakinteg_save[695], timing, 1
instance = comp, \opp_bakinteg_save~305 , opp_bakinteg_save~305, timing, 1
instance = comp, \opp_bakinteg_save[696] , opp_bakinteg_save[696], timing, 1
instance = comp, \opp_bakinteg_save~304 , opp_bakinteg_save~304, timing, 1
instance = comp, \opp_bakinteg_save[697] , opp_bakinteg_save[697], timing, 1
instance = comp, \opp_bakinteg_save~303 , opp_bakinteg_save~303, timing, 1
instance = comp, \opp_bakinteg_save[698] , opp_bakinteg_save[698], timing, 1
instance = comp, \opp_bakinteg_save~302 , opp_bakinteg_save~302, timing, 1
instance = comp, \opp_bakinteg_save[699] , opp_bakinteg_save[699], timing, 1
instance = comp, \opp_bakinteg_save~301 , opp_bakinteg_save~301, timing, 1
instance = comp, \opp_bakinteg_save[700] , opp_bakinteg_save[700], timing, 1
instance = comp, \opp_bakinteg_save~300 , opp_bakinteg_save~300, timing, 1
instance = comp, \opp_bakinteg_save[701] , opp_bakinteg_save[701], timing, 1
instance = comp, \opp_bakinteg_save~299 , opp_bakinteg_save~299, timing, 1
instance = comp, \opp_bakinteg_save[702] , opp_bakinteg_save[702], timing, 1
instance = comp, \opp_bakinteg_save~298 , opp_bakinteg_save~298, timing, 1
instance = comp, \opp_bakinteg_save[703] , opp_bakinteg_save[703], timing, 1
instance = comp, \opp_bakinteg_save~297 , opp_bakinteg_save~297, timing, 1
instance = comp, \opp_bakinteg_save[704] , opp_bakinteg_save[704], timing, 1
instance = comp, \opp_bakinteg_save~296 , opp_bakinteg_save~296, timing, 1
instance = comp, \opp_bakinteg_save[705] , opp_bakinteg_save[705], timing, 1
instance = comp, \opp_bakinteg_save~295 , opp_bakinteg_save~295, timing, 1
instance = comp, \opp_bakinteg_save[706] , opp_bakinteg_save[706], timing, 1
instance = comp, \opp_bakinteg_save~294 , opp_bakinteg_save~294, timing, 1
instance = comp, \opp_bakinteg_save[707] , opp_bakinteg_save[707], timing, 1
instance = comp, \opp_bakinteg_save~293 , opp_bakinteg_save~293, timing, 1
instance = comp, \opp_bakinteg_save[708] , opp_bakinteg_save[708], timing, 1
instance = comp, \opp_bakinteg_save~292 , opp_bakinteg_save~292, timing, 1
instance = comp, \opp_bakinteg_save[709] , opp_bakinteg_save[709], timing, 1
instance = comp, \opp_bakinteg_save~291 , opp_bakinteg_save~291, timing, 1
instance = comp, \opp_bakinteg_save[710] , opp_bakinteg_save[710], timing, 1
instance = comp, \opp_bakinteg_save~290 , opp_bakinteg_save~290, timing, 1
instance = comp, \opp_bakinteg_save[711] , opp_bakinteg_save[711], timing, 1
instance = comp, \opp_bakinteg_save~289 , opp_bakinteg_save~289, timing, 1
instance = comp, \opp_bakinteg_save[712] , opp_bakinteg_save[712], timing, 1
instance = comp, \opp_bakinteg_save~288 , opp_bakinteg_save~288, timing, 1
instance = comp, \opp_bakinteg_save[713] , opp_bakinteg_save[713], timing, 1
instance = comp, \opp_bakinteg_save~287 , opp_bakinteg_save~287, timing, 1
instance = comp, \opp_bakinteg_save[714] , opp_bakinteg_save[714], timing, 1
instance = comp, \opp_bakinteg_save~286 , opp_bakinteg_save~286, timing, 1
instance = comp, \opp_bakinteg_save[715] , opp_bakinteg_save[715], timing, 1
instance = comp, \opp_bakinteg_save~285 , opp_bakinteg_save~285, timing, 1
instance = comp, \opp_bakinteg_save[716] , opp_bakinteg_save[716], timing, 1
instance = comp, \opp_bakinteg_save~284 , opp_bakinteg_save~284, timing, 1
instance = comp, \opp_bakinteg_save[717] , opp_bakinteg_save[717], timing, 1
instance = comp, \opp_bakinteg_save~283 , opp_bakinteg_save~283, timing, 1
instance = comp, \opp_bakinteg_save[718] , opp_bakinteg_save[718], timing, 1
instance = comp, \opp_bakinteg_save~282 , opp_bakinteg_save~282, timing, 1
instance = comp, \opp_bakinteg_save[719] , opp_bakinteg_save[719], timing, 1
instance = comp, \opp_bakinteg_save~281 , opp_bakinteg_save~281, timing, 1
instance = comp, \opp_bakinteg_save[720] , opp_bakinteg_save[720], timing, 1
instance = comp, \opp_bakinteg_save~280 , opp_bakinteg_save~280, timing, 1
instance = comp, \opp_bakinteg_save[721] , opp_bakinteg_save[721], timing, 1
instance = comp, \opp_bakinteg_save~279 , opp_bakinteg_save~279, timing, 1
instance = comp, \opp_bakinteg_save[722] , opp_bakinteg_save[722], timing, 1
instance = comp, \opp_bakinteg_save~278 , opp_bakinteg_save~278, timing, 1
instance = comp, \opp_bakinteg_save[723] , opp_bakinteg_save[723], timing, 1
instance = comp, \opp_bakinteg_save~277 , opp_bakinteg_save~277, timing, 1
instance = comp, \opp_bakinteg_save[724] , opp_bakinteg_save[724], timing, 1
instance = comp, \opp_bakinteg_save~276 , opp_bakinteg_save~276, timing, 1
instance = comp, \opp_bakinteg_save[725] , opp_bakinteg_save[725], timing, 1
instance = comp, \opp_bakinteg_save~275 , opp_bakinteg_save~275, timing, 1
instance = comp, \opp_bakinteg_save[726] , opp_bakinteg_save[726], timing, 1
instance = comp, \opp_bakinteg_save~274 , opp_bakinteg_save~274, timing, 1
instance = comp, \opp_bakinteg_save[727] , opp_bakinteg_save[727], timing, 1
instance = comp, \opp_bakinteg_save~273 , opp_bakinteg_save~273, timing, 1
instance = comp, \opp_bakinteg_save[728] , opp_bakinteg_save[728], timing, 1
instance = comp, \opp_bakinteg_save~272 , opp_bakinteg_save~272, timing, 1
instance = comp, \opp_bakinteg_save[729] , opp_bakinteg_save[729], timing, 1
instance = comp, \opp_bakinteg_save~271 , opp_bakinteg_save~271, timing, 1
instance = comp, \opp_bakinteg_save[730] , opp_bakinteg_save[730], timing, 1
instance = comp, \opp_bakinteg_save~270 , opp_bakinteg_save~270, timing, 1
instance = comp, \opp_bakinteg_save[731] , opp_bakinteg_save[731], timing, 1
instance = comp, \opp_bakinteg_save~269 , opp_bakinteg_save~269, timing, 1
instance = comp, \opp_bakinteg_save[732] , opp_bakinteg_save[732], timing, 1
instance = comp, \opp_bakinteg_save~268 , opp_bakinteg_save~268, timing, 1
instance = comp, \opp_bakinteg_save[733] , opp_bakinteg_save[733], timing, 1
instance = comp, \opp_bakinteg_save~267 , opp_bakinteg_save~267, timing, 1
instance = comp, \opp_bakinteg_save[734] , opp_bakinteg_save[734], timing, 1
instance = comp, \opp_bakinteg_save~266 , opp_bakinteg_save~266, timing, 1
instance = comp, \opp_bakinteg_save[735] , opp_bakinteg_save[735], timing, 1
instance = comp, \opp_bakinteg_save~265 , opp_bakinteg_save~265, timing, 1
instance = comp, \opp_bakinteg_save[736] , opp_bakinteg_save[736], timing, 1
instance = comp, \opp_bakinteg_save~264 , opp_bakinteg_save~264, timing, 1
instance = comp, \opp_bakinteg_save[737] , opp_bakinteg_save[737], timing, 1
instance = comp, \opp_bakinteg_save~263 , opp_bakinteg_save~263, timing, 1
instance = comp, \opp_bakinteg_save[738] , opp_bakinteg_save[738], timing, 1
instance = comp, \opp_bakinteg_save~262 , opp_bakinteg_save~262, timing, 1
instance = comp, \opp_bakinteg_save[739] , opp_bakinteg_save[739], timing, 1
instance = comp, \opp_bakinteg_save~261 , opp_bakinteg_save~261, timing, 1
instance = comp, \opp_bakinteg_save[740] , opp_bakinteg_save[740], timing, 1
instance = comp, \opp_bakinteg_save~260 , opp_bakinteg_save~260, timing, 1
instance = comp, \opp_bakinteg_save[741] , opp_bakinteg_save[741], timing, 1
instance = comp, \opp_bakinteg_save~259 , opp_bakinteg_save~259, timing, 1
instance = comp, \opp_bakinteg_save[742] , opp_bakinteg_save[742], timing, 1
instance = comp, \opp_bakinteg_save~258 , opp_bakinteg_save~258, timing, 1
instance = comp, \opp_bakinteg_save[743] , opp_bakinteg_save[743], timing, 1
instance = comp, \opp_bakinteg_save~257 , opp_bakinteg_save~257, timing, 1
instance = comp, \opp_bakinteg_save[744] , opp_bakinteg_save[744], timing, 1
instance = comp, \opp_bakinteg_save~256 , opp_bakinteg_save~256, timing, 1
instance = comp, \opp_bakinteg_save[745] , opp_bakinteg_save[745], timing, 1
instance = comp, \opp_bakinteg_save~255 , opp_bakinteg_save~255, timing, 1
instance = comp, \opp_bakinteg_save[746] , opp_bakinteg_save[746], timing, 1
instance = comp, \opp_bakinteg_save~254 , opp_bakinteg_save~254, timing, 1
instance = comp, \opp_bakinteg_save[747] , opp_bakinteg_save[747], timing, 1
instance = comp, \opp_bakinteg_save~253 , opp_bakinteg_save~253, timing, 1
instance = comp, \opp_bakinteg_save[748] , opp_bakinteg_save[748], timing, 1
instance = comp, \opp_bakinteg_save~252 , opp_bakinteg_save~252, timing, 1
instance = comp, \opp_bakinteg_save[749] , opp_bakinteg_save[749], timing, 1
instance = comp, \opp_bakinteg_save~251 , opp_bakinteg_save~251, timing, 1
instance = comp, \opp_bakinteg_save[750] , opp_bakinteg_save[750], timing, 1
instance = comp, \opp_bakinteg_save~250 , opp_bakinteg_save~250, timing, 1
instance = comp, \opp_bakinteg_save[751] , opp_bakinteg_save[751], timing, 1
instance = comp, \opp_bakinteg_save~249 , opp_bakinteg_save~249, timing, 1
instance = comp, \opp_bakinteg_save[752] , opp_bakinteg_save[752], timing, 1
instance = comp, \opp_bakinteg_save~248 , opp_bakinteg_save~248, timing, 1
instance = comp, \opp_bakinteg_save[753] , opp_bakinteg_save[753], timing, 1
instance = comp, \opp_bakinteg_save~247 , opp_bakinteg_save~247, timing, 1
instance = comp, \opp_bakinteg_save[754] , opp_bakinteg_save[754], timing, 1
instance = comp, \opp_bakinteg_save~246 , opp_bakinteg_save~246, timing, 1
instance = comp, \opp_bakinteg_save[755] , opp_bakinteg_save[755], timing, 1
instance = comp, \opp_bakinteg_save~245 , opp_bakinteg_save~245, timing, 1
instance = comp, \opp_bakinteg_save[756] , opp_bakinteg_save[756], timing, 1
instance = comp, \opp_bakinteg_save~244 , opp_bakinteg_save~244, timing, 1
instance = comp, \opp_bakinteg_save[757] , opp_bakinteg_save[757], timing, 1
instance = comp, \opp_bakinteg_save~243 , opp_bakinteg_save~243, timing, 1
instance = comp, \opp_bakinteg_save[758] , opp_bakinteg_save[758], timing, 1
instance = comp, \opp_bakinteg_save~242 , opp_bakinteg_save~242, timing, 1
instance = comp, \opp_bakinteg_save[759] , opp_bakinteg_save[759], timing, 1
instance = comp, \opp_bakinteg_save~241 , opp_bakinteg_save~241, timing, 1
instance = comp, \opp_bakinteg_save[760] , opp_bakinteg_save[760], timing, 1
instance = comp, \opp_bakinteg_save~240 , opp_bakinteg_save~240, timing, 1
instance = comp, \opp_bakinteg_save[761] , opp_bakinteg_save[761], timing, 1
instance = comp, \opp_bakinteg_save~239 , opp_bakinteg_save~239, timing, 1
instance = comp, \opp_bakinteg_save[762] , opp_bakinteg_save[762], timing, 1
instance = comp, \opp_bakinteg_save~238 , opp_bakinteg_save~238, timing, 1
instance = comp, \opp_bakinteg_save[763] , opp_bakinteg_save[763], timing, 1
instance = comp, \opp_bakinteg_save~237 , opp_bakinteg_save~237, timing, 1
instance = comp, \opp_bakinteg_save[764] , opp_bakinteg_save[764], timing, 1
instance = comp, \opp_bakinteg_save~236 , opp_bakinteg_save~236, timing, 1
instance = comp, \opp_bakinteg_save[765] , opp_bakinteg_save[765], timing, 1
instance = comp, \opp_bakinteg_save~235 , opp_bakinteg_save~235, timing, 1
instance = comp, \opp_bakinteg_save[766] , opp_bakinteg_save[766], timing, 1
instance = comp, \opp_bakinteg_save~234 , opp_bakinteg_save~234, timing, 1
instance = comp, \opp_bakinteg_save[767] , opp_bakinteg_save[767], timing, 1
instance = comp, \opp_bakinteg_save~233 , opp_bakinteg_save~233, timing, 1
instance = comp, \opp_bakinteg_save[768] , opp_bakinteg_save[768], timing, 1
instance = comp, \opp_bakinteg_save~232 , opp_bakinteg_save~232, timing, 1
instance = comp, \opp_bakinteg_save[769] , opp_bakinteg_save[769], timing, 1
instance = comp, \opp_bakinteg_save~231 , opp_bakinteg_save~231, timing, 1
instance = comp, \opp_bakinteg_save[770] , opp_bakinteg_save[770], timing, 1
instance = comp, \opp_bakinteg_save~230 , opp_bakinteg_save~230, timing, 1
instance = comp, \opp_bakinteg_save[771] , opp_bakinteg_save[771], timing, 1
instance = comp, \opp_bakinteg_save~229 , opp_bakinteg_save~229, timing, 1
instance = comp, \opp_bakinteg_save[772] , opp_bakinteg_save[772], timing, 1
instance = comp, \opp_bakinteg_save~228 , opp_bakinteg_save~228, timing, 1
instance = comp, \opp_bakinteg_save[773] , opp_bakinteg_save[773], timing, 1
instance = comp, \opp_bakinteg_save~227 , opp_bakinteg_save~227, timing, 1
instance = comp, \opp_bakinteg_save[774] , opp_bakinteg_save[774], timing, 1
instance = comp, \opp_bakinteg_save~226 , opp_bakinteg_save~226, timing, 1
instance = comp, \opp_bakinteg_save[775] , opp_bakinteg_save[775], timing, 1
instance = comp, \opp_bakinteg_save~225 , opp_bakinteg_save~225, timing, 1
instance = comp, \opp_bakinteg_save[776] , opp_bakinteg_save[776], timing, 1
instance = comp, \opp_bakinteg_save~224 , opp_bakinteg_save~224, timing, 1
instance = comp, \opp_bakinteg_save[777] , opp_bakinteg_save[777], timing, 1
instance = comp, \opp_bakinteg_save~223 , opp_bakinteg_save~223, timing, 1
instance = comp, \opp_bakinteg_save[778] , opp_bakinteg_save[778], timing, 1
instance = comp, \opp_bakinteg_save~222 , opp_bakinteg_save~222, timing, 1
instance = comp, \opp_bakinteg_save[779] , opp_bakinteg_save[779], timing, 1
instance = comp, \opp_bakinteg_save~221 , opp_bakinteg_save~221, timing, 1
instance = comp, \opp_bakinteg_save[780] , opp_bakinteg_save[780], timing, 1
instance = comp, \opp_bakinteg_save~220 , opp_bakinteg_save~220, timing, 1
instance = comp, \opp_bakinteg_save[781] , opp_bakinteg_save[781], timing, 1
instance = comp, \opp_bakinteg_save~219 , opp_bakinteg_save~219, timing, 1
instance = comp, \opp_bakinteg_save[782] , opp_bakinteg_save[782], timing, 1
instance = comp, \opp_bakinteg_save~218 , opp_bakinteg_save~218, timing, 1
instance = comp, \opp_bakinteg_save[783] , opp_bakinteg_save[783], timing, 1
instance = comp, \opp_bakinteg_save~217 , opp_bakinteg_save~217, timing, 1
instance = comp, \opp_bakinteg_save[784] , opp_bakinteg_save[784], timing, 1
instance = comp, \opp_bakinteg_save~216 , opp_bakinteg_save~216, timing, 1
instance = comp, \opp_bakinteg_save[785] , opp_bakinteg_save[785], timing, 1
instance = comp, \opp_bakinteg_save~215 , opp_bakinteg_save~215, timing, 1
instance = comp, \opp_bakinteg_save[786] , opp_bakinteg_save[786], timing, 1
instance = comp, \opp_bakinteg_save~214 , opp_bakinteg_save~214, timing, 1
instance = comp, \opp_bakinteg_save[787] , opp_bakinteg_save[787], timing, 1
instance = comp, \opp_bakinteg_save~213 , opp_bakinteg_save~213, timing, 1
instance = comp, \opp_bakinteg_save[788] , opp_bakinteg_save[788], timing, 1
instance = comp, \opp_bakinteg_save~212 , opp_bakinteg_save~212, timing, 1
instance = comp, \opp_bakinteg_save[789] , opp_bakinteg_save[789], timing, 1
instance = comp, \opp_bakinteg_save~211 , opp_bakinteg_save~211, timing, 1
instance = comp, \opp_bakinteg_save[790] , opp_bakinteg_save[790], timing, 1
instance = comp, \opp_bakinteg_save~210 , opp_bakinteg_save~210, timing, 1
instance = comp, \opp_bakinteg_save[791] , opp_bakinteg_save[791], timing, 1
instance = comp, \opp_bakinteg_save~209 , opp_bakinteg_save~209, timing, 1
instance = comp, \opp_bakinteg_save[792] , opp_bakinteg_save[792], timing, 1
instance = comp, \opp_bakinteg_save~208 , opp_bakinteg_save~208, timing, 1
instance = comp, \opp_bakinteg_save[793] , opp_bakinteg_save[793], timing, 1
instance = comp, \opp_bakinteg_save~207 , opp_bakinteg_save~207, timing, 1
instance = comp, \opp_bakinteg_save[794] , opp_bakinteg_save[794], timing, 1
instance = comp, \opp_bakinteg_save~206 , opp_bakinteg_save~206, timing, 1
instance = comp, \opp_bakinteg_save[795] , opp_bakinteg_save[795], timing, 1
instance = comp, \opp_bakinteg_save~205 , opp_bakinteg_save~205, timing, 1
instance = comp, \opp_bakinteg_save[796] , opp_bakinteg_save[796], timing, 1
instance = comp, \opp_bakinteg_save~204 , opp_bakinteg_save~204, timing, 1
instance = comp, \opp_bakinteg_save[797] , opp_bakinteg_save[797], timing, 1
instance = comp, \opp_bakinteg_save~203 , opp_bakinteg_save~203, timing, 1
instance = comp, \opp_bakinteg_save[798] , opp_bakinteg_save[798], timing, 1
instance = comp, \opp_bakinteg_save~202 , opp_bakinteg_save~202, timing, 1
instance = comp, \opp_bakinteg_save[799] , opp_bakinteg_save[799], timing, 1
instance = comp, \opp_bakinteg_save~201 , opp_bakinteg_save~201, timing, 1
instance = comp, \opp_bakinteg_save[800] , opp_bakinteg_save[800], timing, 1
instance = comp, \opp_bakinteg_save~200 , opp_bakinteg_save~200, timing, 1
instance = comp, \opp_bakinteg_save[801] , opp_bakinteg_save[801], timing, 1
instance = comp, \opp_bakinteg_save~199 , opp_bakinteg_save~199, timing, 1
instance = comp, \opp_bakinteg_save[802] , opp_bakinteg_save[802], timing, 1
instance = comp, \opp_bakinteg_save~198 , opp_bakinteg_save~198, timing, 1
instance = comp, \opp_bakinteg_save[803] , opp_bakinteg_save[803], timing, 1
instance = comp, \opp_bakinteg_save~197 , opp_bakinteg_save~197, timing, 1
instance = comp, \opp_bakinteg_save[804] , opp_bakinteg_save[804], timing, 1
instance = comp, \opp_bakinteg_save~196 , opp_bakinteg_save~196, timing, 1
instance = comp, \opp_bakinteg_save[805] , opp_bakinteg_save[805], timing, 1
instance = comp, \opp_bakinteg_save~195 , opp_bakinteg_save~195, timing, 1
instance = comp, \opp_bakinteg_save[806] , opp_bakinteg_save[806], timing, 1
instance = comp, \opp_bakinteg_save~194 , opp_bakinteg_save~194, timing, 1
instance = comp, \opp_bakinteg_save[807] , opp_bakinteg_save[807], timing, 1
instance = comp, \opp_bakinteg_save~193 , opp_bakinteg_save~193, timing, 1
instance = comp, \opp_bakinteg_save[808] , opp_bakinteg_save[808], timing, 1
instance = comp, \opp_bakinteg_save~192 , opp_bakinteg_save~192, timing, 1
instance = comp, \opp_bakinteg_save[809] , opp_bakinteg_save[809], timing, 1
instance = comp, \opp_bakinteg_save~191 , opp_bakinteg_save~191, timing, 1
instance = comp, \opp_bakinteg_save[810] , opp_bakinteg_save[810], timing, 1
instance = comp, \opp_bakinteg_save~190 , opp_bakinteg_save~190, timing, 1
instance = comp, \opp_bakinteg_save[811] , opp_bakinteg_save[811], timing, 1
instance = comp, \opp_bakinteg_save~189 , opp_bakinteg_save~189, timing, 1
instance = comp, \opp_bakinteg_save[812] , opp_bakinteg_save[812], timing, 1
instance = comp, \opp_bakinteg_save~188 , opp_bakinteg_save~188, timing, 1
instance = comp, \opp_bakinteg_save[813] , opp_bakinteg_save[813], timing, 1
instance = comp, \opp_bakinteg_save~187 , opp_bakinteg_save~187, timing, 1
instance = comp, \opp_bakinteg_save[814] , opp_bakinteg_save[814], timing, 1
instance = comp, \opp_bakinteg_save~186 , opp_bakinteg_save~186, timing, 1
instance = comp, \opp_bakinteg_save[815] , opp_bakinteg_save[815], timing, 1
instance = comp, \opp_bakinteg_save~185 , opp_bakinteg_save~185, timing, 1
instance = comp, \opp_bakinteg_save[816] , opp_bakinteg_save[816], timing, 1
instance = comp, \opp_bakinteg_save~184 , opp_bakinteg_save~184, timing, 1
instance = comp, \opp_bakinteg_save[817] , opp_bakinteg_save[817], timing, 1
instance = comp, \opp_bakinteg_save~183 , opp_bakinteg_save~183, timing, 1
instance = comp, \opp_bakinteg_save[818] , opp_bakinteg_save[818], timing, 1
instance = comp, \opp_bakinteg_save~182 , opp_bakinteg_save~182, timing, 1
instance = comp, \opp_bakinteg_save[819] , opp_bakinteg_save[819], timing, 1
instance = comp, \opp_bakinteg_save~181 , opp_bakinteg_save~181, timing, 1
instance = comp, \opp_bakinteg_save[820] , opp_bakinteg_save[820], timing, 1
instance = comp, \opp_bakinteg_save~180 , opp_bakinteg_save~180, timing, 1
instance = comp, \opp_bakinteg_save[821] , opp_bakinteg_save[821], timing, 1
instance = comp, \opp_bakinteg_save~179 , opp_bakinteg_save~179, timing, 1
instance = comp, \opp_bakinteg_save[822] , opp_bakinteg_save[822], timing, 1
instance = comp, \opp_bakinteg_save~178 , opp_bakinteg_save~178, timing, 1
instance = comp, \opp_bakinteg_save[823] , opp_bakinteg_save[823], timing, 1
instance = comp, \opp_bakinteg_save~177 , opp_bakinteg_save~177, timing, 1
instance = comp, \opp_bakinteg_save[824] , opp_bakinteg_save[824], timing, 1
instance = comp, \opp_bakinteg_save~176 , opp_bakinteg_save~176, timing, 1
instance = comp, \opp_bakinteg_save[825] , opp_bakinteg_save[825], timing, 1
instance = comp, \opp_bakinteg_save~175 , opp_bakinteg_save~175, timing, 1
instance = comp, \opp_bakinteg_save[826] , opp_bakinteg_save[826], timing, 1
instance = comp, \opp_bakinteg_save~174 , opp_bakinteg_save~174, timing, 1
instance = comp, \opp_bakinteg_save[827] , opp_bakinteg_save[827], timing, 1
instance = comp, \opp_bakinteg_save~173 , opp_bakinteg_save~173, timing, 1
instance = comp, \opp_bakinteg_save[828] , opp_bakinteg_save[828], timing, 1
instance = comp, \opp_bakinteg_save~172 , opp_bakinteg_save~172, timing, 1
instance = comp, \opp_bakinteg_save[829] , opp_bakinteg_save[829], timing, 1
instance = comp, \opp_bakinteg_save~171 , opp_bakinteg_save~171, timing, 1
instance = comp, \opp_bakinteg_save[830] , opp_bakinteg_save[830], timing, 1
instance = comp, \opp_bakinteg_save~170 , opp_bakinteg_save~170, timing, 1
instance = comp, \opp_bakinteg_save[831] , opp_bakinteg_save[831], timing, 1
instance = comp, \opp_bakinteg_save~169 , opp_bakinteg_save~169, timing, 1
instance = comp, \opp_bakinteg_save[832] , opp_bakinteg_save[832], timing, 1
instance = comp, \opp_bakinteg_save~168 , opp_bakinteg_save~168, timing, 1
instance = comp, \opp_bakinteg_save[833] , opp_bakinteg_save[833], timing, 1
instance = comp, \opp_bakinteg_save~167 , opp_bakinteg_save~167, timing, 1
instance = comp, \opp_bakinteg_save[834] , opp_bakinteg_save[834], timing, 1
instance = comp, \opp_bakinteg_save~166 , opp_bakinteg_save~166, timing, 1
instance = comp, \opp_bakinteg_save[835] , opp_bakinteg_save[835], timing, 1
instance = comp, \opp_bakinteg_save~165 , opp_bakinteg_save~165, timing, 1
instance = comp, \opp_bakinteg_save[836] , opp_bakinteg_save[836], timing, 1
instance = comp, \opp_bakinteg_save~164 , opp_bakinteg_save~164, timing, 1
instance = comp, \opp_bakinteg_save[837] , opp_bakinteg_save[837], timing, 1
instance = comp, \opp_bakinteg_save~163 , opp_bakinteg_save~163, timing, 1
instance = comp, \opp_bakinteg_save[838] , opp_bakinteg_save[838], timing, 1
instance = comp, \opp_bakinteg_save~162 , opp_bakinteg_save~162, timing, 1
instance = comp, \opp_bakinteg_save[839] , opp_bakinteg_save[839], timing, 1
instance = comp, \opp_bakinteg_save~161 , opp_bakinteg_save~161, timing, 1
instance = comp, \opp_bakinteg_save[840] , opp_bakinteg_save[840], timing, 1
instance = comp, \opp_bakinteg_save~160 , opp_bakinteg_save~160, timing, 1
instance = comp, \opp_bakinteg_save[841] , opp_bakinteg_save[841], timing, 1
instance = comp, \opp_bakinteg_save~159 , opp_bakinteg_save~159, timing, 1
instance = comp, \opp_bakinteg_save[842] , opp_bakinteg_save[842], timing, 1
instance = comp, \opp_bakinteg_save~158 , opp_bakinteg_save~158, timing, 1
instance = comp, \opp_bakinteg_save[843] , opp_bakinteg_save[843], timing, 1
instance = comp, \opp_bakinteg_save~157 , opp_bakinteg_save~157, timing, 1
instance = comp, \opp_bakinteg_save[844] , opp_bakinteg_save[844], timing, 1
instance = comp, \opp_bakinteg_save~156 , opp_bakinteg_save~156, timing, 1
instance = comp, \opp_bakinteg_save[845] , opp_bakinteg_save[845], timing, 1
instance = comp, \opp_bakinteg_save~155 , opp_bakinteg_save~155, timing, 1
instance = comp, \opp_bakinteg_save[846] , opp_bakinteg_save[846], timing, 1
instance = comp, \opp_bakinteg_save~154 , opp_bakinteg_save~154, timing, 1
instance = comp, \opp_bakinteg_save[847] , opp_bakinteg_save[847], timing, 1
instance = comp, \opp_bakinteg_save~153 , opp_bakinteg_save~153, timing, 1
instance = comp, \opp_bakinteg_save[848] , opp_bakinteg_save[848], timing, 1
instance = comp, \opp_bakinteg_save~152 , opp_bakinteg_save~152, timing, 1
instance = comp, \opp_bakinteg_save[849] , opp_bakinteg_save[849], timing, 1
instance = comp, \opp_bakinteg_save~151 , opp_bakinteg_save~151, timing, 1
instance = comp, \opp_bakinteg_save[850] , opp_bakinteg_save[850], timing, 1
instance = comp, \opp_bakinteg_save~150 , opp_bakinteg_save~150, timing, 1
instance = comp, \opp_bakinteg_save[851] , opp_bakinteg_save[851], timing, 1
instance = comp, \opp_bakinteg_save~149 , opp_bakinteg_save~149, timing, 1
instance = comp, \opp_bakinteg_save[852] , opp_bakinteg_save[852], timing, 1
instance = comp, \opp_bakinteg_save~148 , opp_bakinteg_save~148, timing, 1
instance = comp, \opp_bakinteg_save[853] , opp_bakinteg_save[853], timing, 1
instance = comp, \opp_bakinteg_save~147 , opp_bakinteg_save~147, timing, 1
instance = comp, \opp_bakinteg_save[854] , opp_bakinteg_save[854], timing, 1
instance = comp, \opp_bakinteg_save~146 , opp_bakinteg_save~146, timing, 1
instance = comp, \opp_bakinteg_save[855] , opp_bakinteg_save[855], timing, 1
instance = comp, \opp_bakinteg_save~145 , opp_bakinteg_save~145, timing, 1
instance = comp, \opp_bakinteg_save[856] , opp_bakinteg_save[856], timing, 1
instance = comp, \opp_bakinteg_save~144 , opp_bakinteg_save~144, timing, 1
instance = comp, \opp_bakinteg_save[857] , opp_bakinteg_save[857], timing, 1
instance = comp, \opp_bakinteg_save~143 , opp_bakinteg_save~143, timing, 1
instance = comp, \opp_bakinteg_save[858] , opp_bakinteg_save[858], timing, 1
instance = comp, \opp_bakinteg_save~142 , opp_bakinteg_save~142, timing, 1
instance = comp, \opp_bakinteg_save[859] , opp_bakinteg_save[859], timing, 1
instance = comp, \opp_bakinteg_save~141 , opp_bakinteg_save~141, timing, 1
instance = comp, \opp_bakinteg_save[860] , opp_bakinteg_save[860], timing, 1
instance = comp, \opp_bakinteg_save~140 , opp_bakinteg_save~140, timing, 1
instance = comp, \opp_bakinteg_save[861] , opp_bakinteg_save[861], timing, 1
instance = comp, \opp_bakinteg_save~139 , opp_bakinteg_save~139, timing, 1
instance = comp, \opp_bakinteg_save[862] , opp_bakinteg_save[862], timing, 1
instance = comp, \opp_bakinteg_save~138 , opp_bakinteg_save~138, timing, 1
instance = comp, \opp_bakinteg_save[863] , opp_bakinteg_save[863], timing, 1
instance = comp, \opp_bakinteg_save~137 , opp_bakinteg_save~137, timing, 1
instance = comp, \opp_bakinteg_save[864] , opp_bakinteg_save[864], timing, 1
instance = comp, \opp_bakinteg_save~136 , opp_bakinteg_save~136, timing, 1
instance = comp, \opp_bakinteg_save[865] , opp_bakinteg_save[865], timing, 1
instance = comp, \opp_bakinteg_save~135 , opp_bakinteg_save~135, timing, 1
instance = comp, \opp_bakinteg_save[866] , opp_bakinteg_save[866], timing, 1
instance = comp, \opp_bakinteg_save~134 , opp_bakinteg_save~134, timing, 1
instance = comp, \opp_bakinteg_save[867] , opp_bakinteg_save[867], timing, 1
instance = comp, \opp_bakinteg_save~133 , opp_bakinteg_save~133, timing, 1
instance = comp, \opp_bakinteg_save[868] , opp_bakinteg_save[868], timing, 1
instance = comp, \opp_bakinteg_save~132 , opp_bakinteg_save~132, timing, 1
instance = comp, \opp_bakinteg_save[869] , opp_bakinteg_save[869], timing, 1
instance = comp, \opp_bakinteg_save~131 , opp_bakinteg_save~131, timing, 1
instance = comp, \opp_bakinteg_save[870] , opp_bakinteg_save[870], timing, 1
instance = comp, \opp_bakinteg_save~130 , opp_bakinteg_save~130, timing, 1
instance = comp, \opp_bakinteg_save[871] , opp_bakinteg_save[871], timing, 1
instance = comp, \opp_bakinteg_save~129 , opp_bakinteg_save~129, timing, 1
instance = comp, \opp_bakinteg_save[872] , opp_bakinteg_save[872], timing, 1
instance = comp, \opp_bakinteg_save~128 , opp_bakinteg_save~128, timing, 1
instance = comp, \opp_bakinteg_save[873] , opp_bakinteg_save[873], timing, 1
instance = comp, \opp_bakinteg_save~127 , opp_bakinteg_save~127, timing, 1
instance = comp, \opp_bakinteg_save[874] , opp_bakinteg_save[874], timing, 1
instance = comp, \opp_bakinteg_save~126 , opp_bakinteg_save~126, timing, 1
instance = comp, \opp_bakinteg_save[875] , opp_bakinteg_save[875], timing, 1
instance = comp, \opp_bakinteg_save~125 , opp_bakinteg_save~125, timing, 1
instance = comp, \opp_bakinteg_save[876] , opp_bakinteg_save[876], timing, 1
instance = comp, \opp_bakinteg_save~124 , opp_bakinteg_save~124, timing, 1
instance = comp, \opp_bakinteg_save[877] , opp_bakinteg_save[877], timing, 1
instance = comp, \opp_bakinteg_save~123 , opp_bakinteg_save~123, timing, 1
instance = comp, \opp_bakinteg_save[878] , opp_bakinteg_save[878], timing, 1
instance = comp, \opp_bakinteg_save~122 , opp_bakinteg_save~122, timing, 1
instance = comp, \opp_bakinteg_save[879] , opp_bakinteg_save[879], timing, 1
instance = comp, \opp_bakinteg_save~121 , opp_bakinteg_save~121, timing, 1
instance = comp, \opp_bakinteg_save[880] , opp_bakinteg_save[880], timing, 1
instance = comp, \opp_bakinteg_save~120 , opp_bakinteg_save~120, timing, 1
instance = comp, \opp_bakinteg_save[881] , opp_bakinteg_save[881], timing, 1
instance = comp, \opp_bakinteg_save~119 , opp_bakinteg_save~119, timing, 1
instance = comp, \opp_bakinteg_save[882] , opp_bakinteg_save[882], timing, 1
instance = comp, \opp_bakinteg_save~118 , opp_bakinteg_save~118, timing, 1
instance = comp, \opp_bakinteg_save[883] , opp_bakinteg_save[883], timing, 1
instance = comp, \opp_bakinteg_save~117 , opp_bakinteg_save~117, timing, 1
instance = comp, \opp_bakinteg_save[884] , opp_bakinteg_save[884], timing, 1
instance = comp, \opp_bakinteg_save~116 , opp_bakinteg_save~116, timing, 1
instance = comp, \opp_bakinteg_save[885] , opp_bakinteg_save[885], timing, 1
instance = comp, \opp_bakinteg_save~115 , opp_bakinteg_save~115, timing, 1
instance = comp, \opp_bakinteg_save[886] , opp_bakinteg_save[886], timing, 1
instance = comp, \opp_bakinteg_save~114 , opp_bakinteg_save~114, timing, 1
instance = comp, \opp_bakinteg_save[887] , opp_bakinteg_save[887], timing, 1
instance = comp, \opp_bakinteg_save~113 , opp_bakinteg_save~113, timing, 1
instance = comp, \opp_bakinteg_save[888] , opp_bakinteg_save[888], timing, 1
instance = comp, \opp_bakinteg_save~112 , opp_bakinteg_save~112, timing, 1
instance = comp, \opp_bakinteg_save[889] , opp_bakinteg_save[889], timing, 1
instance = comp, \opp_bakinteg_save~111 , opp_bakinteg_save~111, timing, 1
instance = comp, \opp_bakinteg_save[890] , opp_bakinteg_save[890], timing, 1
instance = comp, \opp_bakinteg_save~110 , opp_bakinteg_save~110, timing, 1
instance = comp, \opp_bakinteg_save[891] , opp_bakinteg_save[891], timing, 1
instance = comp, \opp_bakinteg_save~109 , opp_bakinteg_save~109, timing, 1
instance = comp, \opp_bakinteg_save[892] , opp_bakinteg_save[892], timing, 1
instance = comp, \opp_bakinteg_save~108 , opp_bakinteg_save~108, timing, 1
instance = comp, \opp_bakinteg_save[893] , opp_bakinteg_save[893], timing, 1
instance = comp, \opp_bakinteg_save~107 , opp_bakinteg_save~107, timing, 1
instance = comp, \opp_bakinteg_save[894] , opp_bakinteg_save[894], timing, 1
instance = comp, \opp_bakinteg_save~106 , opp_bakinteg_save~106, timing, 1
instance = comp, \opp_bakinteg_save[895] , opp_bakinteg_save[895], timing, 1
instance = comp, \opp_bakinteg_save~105 , opp_bakinteg_save~105, timing, 1
instance = comp, \opp_bakinteg_save[896] , opp_bakinteg_save[896], timing, 1
instance = comp, \opp_bakinteg_save~104 , opp_bakinteg_save~104, timing, 1
instance = comp, \opp_bakinteg_save[897] , opp_bakinteg_save[897], timing, 1
instance = comp, \opp_bakinteg_save~103 , opp_bakinteg_save~103, timing, 1
instance = comp, \opp_bakinteg_save[898] , opp_bakinteg_save[898], timing, 1
instance = comp, \opp_bakinteg_save~102 , opp_bakinteg_save~102, timing, 1
instance = comp, \opp_bakinteg_save[899] , opp_bakinteg_save[899], timing, 1
instance = comp, \opp_bakinteg_save~101 , opp_bakinteg_save~101, timing, 1
instance = comp, \opp_bakinteg_save[900] , opp_bakinteg_save[900], timing, 1
instance = comp, \opp_bakinteg_save~100 , opp_bakinteg_save~100, timing, 1
instance = comp, \opp_bakinteg_save[901] , opp_bakinteg_save[901], timing, 1
instance = comp, \opp_bakinteg_save~99 , opp_bakinteg_save~99, timing, 1
instance = comp, \opp_bakinteg_save[902] , opp_bakinteg_save[902], timing, 1
instance = comp, \opp_bakinteg_save~98 , opp_bakinteg_save~98, timing, 1
instance = comp, \opp_bakinteg_save[903] , opp_bakinteg_save[903], timing, 1
instance = comp, \opp_bakinteg_save~97 , opp_bakinteg_save~97, timing, 1
instance = comp, \opp_bakinteg_save[904] , opp_bakinteg_save[904], timing, 1
instance = comp, \opp_bakinteg_save~96 , opp_bakinteg_save~96, timing, 1
instance = comp, \opp_bakinteg_save[905] , opp_bakinteg_save[905], timing, 1
instance = comp, \opp_bakinteg_save~95 , opp_bakinteg_save~95, timing, 1
instance = comp, \opp_bakinteg_save[906] , opp_bakinteg_save[906], timing, 1
instance = comp, \opp_bakinteg_save~94 , opp_bakinteg_save~94, timing, 1
instance = comp, \opp_bakinteg_save[907] , opp_bakinteg_save[907], timing, 1
instance = comp, \opp_bakinteg_save~93 , opp_bakinteg_save~93, timing, 1
instance = comp, \opp_bakinteg_save[908] , opp_bakinteg_save[908], timing, 1
instance = comp, \opp_bakinteg_save~92 , opp_bakinteg_save~92, timing, 1
instance = comp, \opp_bakinteg_save[909] , opp_bakinteg_save[909], timing, 1
instance = comp, \opp_bakinteg_save~91 , opp_bakinteg_save~91, timing, 1
instance = comp, \opp_bakinteg_save[910] , opp_bakinteg_save[910], timing, 1
instance = comp, \opp_bakinteg_save~90 , opp_bakinteg_save~90, timing, 1
instance = comp, \opp_bakinteg_save[911] , opp_bakinteg_save[911], timing, 1
instance = comp, \opp_bakinteg_save~89 , opp_bakinteg_save~89, timing, 1
instance = comp, \opp_bakinteg_save[912] , opp_bakinteg_save[912], timing, 1
instance = comp, \opp_bakinteg_save~88 , opp_bakinteg_save~88, timing, 1
instance = comp, \opp_bakinteg_save[913] , opp_bakinteg_save[913], timing, 1
instance = comp, \opp_bakinteg_save~87 , opp_bakinteg_save~87, timing, 1
instance = comp, \opp_bakinteg_save[914] , opp_bakinteg_save[914], timing, 1
instance = comp, \opp_bakinteg_save~86 , opp_bakinteg_save~86, timing, 1
instance = comp, \opp_bakinteg_save[915] , opp_bakinteg_save[915], timing, 1
instance = comp, \opp_bakinteg_save~85 , opp_bakinteg_save~85, timing, 1
instance = comp, \opp_bakinteg_save[916] , opp_bakinteg_save[916], timing, 1
instance = comp, \opp_bakinteg_save~84 , opp_bakinteg_save~84, timing, 1
instance = comp, \opp_bakinteg_save[917] , opp_bakinteg_save[917], timing, 1
instance = comp, \opp_bakinteg_save~83 , opp_bakinteg_save~83, timing, 1
instance = comp, \opp_bakinteg_save[918] , opp_bakinteg_save[918], timing, 1
instance = comp, \opp_bakinteg_save~82 , opp_bakinteg_save~82, timing, 1
instance = comp, \opp_bakinteg_save[919] , opp_bakinteg_save[919], timing, 1
instance = comp, \opp_bakinteg_save~81 , opp_bakinteg_save~81, timing, 1
instance = comp, \opp_bakinteg_save[920] , opp_bakinteg_save[920], timing, 1
instance = comp, \opp_bakinteg_save~80 , opp_bakinteg_save~80, timing, 1
instance = comp, \opp_bakinteg_save[921] , opp_bakinteg_save[921], timing, 1
instance = comp, \opp_bakinteg_save~79 , opp_bakinteg_save~79, timing, 1
instance = comp, \opp_bakinteg_save[922] , opp_bakinteg_save[922], timing, 1
instance = comp, \opp_bakinteg_save~78 , opp_bakinteg_save~78, timing, 1
instance = comp, \opp_bakinteg_save[923] , opp_bakinteg_save[923], timing, 1
instance = comp, \opp_bakinteg_save~77 , opp_bakinteg_save~77, timing, 1
instance = comp, \opp_bakinteg_save[924] , opp_bakinteg_save[924], timing, 1
instance = comp, \opp_bakinteg_save~76 , opp_bakinteg_save~76, timing, 1
instance = comp, \opp_bakinteg_save[925] , opp_bakinteg_save[925], timing, 1
instance = comp, \opp_bakinteg_save~75 , opp_bakinteg_save~75, timing, 1
instance = comp, \opp_bakinteg_save[926] , opp_bakinteg_save[926], timing, 1
instance = comp, \opp_bakinteg_save~74 , opp_bakinteg_save~74, timing, 1
instance = comp, \opp_bakinteg_save[927] , opp_bakinteg_save[927], timing, 1
instance = comp, \opp_bakinteg_save~73 , opp_bakinteg_save~73, timing, 1
instance = comp, \opp_bakinteg_save[928] , opp_bakinteg_save[928], timing, 1
instance = comp, \opp_bakinteg_save~72 , opp_bakinteg_save~72, timing, 1
instance = comp, \opp_bakinteg_save[929] , opp_bakinteg_save[929], timing, 1
instance = comp, \opp_bakinteg_save~71 , opp_bakinteg_save~71, timing, 1
instance = comp, \opp_bakinteg_save[930] , opp_bakinteg_save[930], timing, 1
instance = comp, \opp_bakinteg_save~70 , opp_bakinteg_save~70, timing, 1
instance = comp, \opp_bakinteg_save[931] , opp_bakinteg_save[931], timing, 1
instance = comp, \opp_bakinteg_save~69 , opp_bakinteg_save~69, timing, 1
instance = comp, \opp_bakinteg_save[932] , opp_bakinteg_save[932], timing, 1
instance = comp, \opp_bakinteg_save~68 , opp_bakinteg_save~68, timing, 1
instance = comp, \opp_bakinteg_save[933] , opp_bakinteg_save[933], timing, 1
instance = comp, \opp_bakinteg_save~67 , opp_bakinteg_save~67, timing, 1
instance = comp, \opp_bakinteg_save[934] , opp_bakinteg_save[934], timing, 1
instance = comp, \opp_bakinteg_save~66 , opp_bakinteg_save~66, timing, 1
instance = comp, \opp_bakinteg_save[935] , opp_bakinteg_save[935], timing, 1
instance = comp, \opp_bakinteg_save~65 , opp_bakinteg_save~65, timing, 1
instance = comp, \opp_bakinteg_save[936] , opp_bakinteg_save[936], timing, 1
instance = comp, \opp_bakinteg_save~64 , opp_bakinteg_save~64, timing, 1
instance = comp, \opp_bakinteg_save[937] , opp_bakinteg_save[937], timing, 1
instance = comp, \opp_bakinteg_save~63 , opp_bakinteg_save~63, timing, 1
instance = comp, \opp_bakinteg_save[938] , opp_bakinteg_save[938], timing, 1
instance = comp, \opp_bakinteg_save~62 , opp_bakinteg_save~62, timing, 1
instance = comp, \opp_bakinteg_save[939] , opp_bakinteg_save[939], timing, 1
instance = comp, \opp_bakinteg_save~61 , opp_bakinteg_save~61, timing, 1
instance = comp, \opp_bakinteg_save[940] , opp_bakinteg_save[940], timing, 1
instance = comp, \opp_bakinteg_save~60 , opp_bakinteg_save~60, timing, 1
instance = comp, \opp_bakinteg_save[941] , opp_bakinteg_save[941], timing, 1
instance = comp, \opp_bakinteg_save~59 , opp_bakinteg_save~59, timing, 1
instance = comp, \opp_bakinteg_save[942] , opp_bakinteg_save[942], timing, 1
instance = comp, \opp_bakinteg_save~58 , opp_bakinteg_save~58, timing, 1
instance = comp, \opp_bakinteg_save[943] , opp_bakinteg_save[943], timing, 1
instance = comp, \opp_bakinteg_save~57 , opp_bakinteg_save~57, timing, 1
instance = comp, \opp_bakinteg_save[944] , opp_bakinteg_save[944], timing, 1
instance = comp, \opp_bakinteg_save~56 , opp_bakinteg_save~56, timing, 1
instance = comp, \opp_bakinteg_save[945] , opp_bakinteg_save[945], timing, 1
instance = comp, \opp_bakinteg_save~55 , opp_bakinteg_save~55, timing, 1
instance = comp, \opp_bakinteg_save[946] , opp_bakinteg_save[946], timing, 1
instance = comp, \opp_bakinteg_save~54 , opp_bakinteg_save~54, timing, 1
instance = comp, \opp_bakinteg_save[947] , opp_bakinteg_save[947], timing, 1
instance = comp, \opp_bakinteg_save~53 , opp_bakinteg_save~53, timing, 1
instance = comp, \opp_bakinteg_save[948] , opp_bakinteg_save[948], timing, 1
instance = comp, \opp_bakinteg_save~52 , opp_bakinteg_save~52, timing, 1
instance = comp, \opp_bakinteg_save[949] , opp_bakinteg_save[949], timing, 1
instance = comp, \opp_bakinteg_save~51 , opp_bakinteg_save~51, timing, 1
instance = comp, \opp_bakinteg_save[950] , opp_bakinteg_save[950], timing, 1
instance = comp, \opp_bakinteg_save~50 , opp_bakinteg_save~50, timing, 1
instance = comp, \opp_bakinteg_save[951] , opp_bakinteg_save[951], timing, 1
instance = comp, \opp_bakinteg_save~49 , opp_bakinteg_save~49, timing, 1
instance = comp, \opp_bakinteg_save[952] , opp_bakinteg_save[952], timing, 1
instance = comp, \opp_bakinteg_save~48 , opp_bakinteg_save~48, timing, 1
instance = comp, \opp_bakinteg_save[953] , opp_bakinteg_save[953], timing, 1
instance = comp, \opp_bakinteg_save~47 , opp_bakinteg_save~47, timing, 1
instance = comp, \opp_bakinteg_save[954] , opp_bakinteg_save[954], timing, 1
instance = comp, \opp_bakinteg_save~46 , opp_bakinteg_save~46, timing, 1
instance = comp, \opp_bakinteg_save[955] , opp_bakinteg_save[955], timing, 1
instance = comp, \opp_bakinteg_save~45 , opp_bakinteg_save~45, timing, 1
instance = comp, \opp_bakinteg_save[956] , opp_bakinteg_save[956], timing, 1
instance = comp, \opp_bakinteg_save~44 , opp_bakinteg_save~44, timing, 1
instance = comp, \opp_bakinteg_save[957] , opp_bakinteg_save[957], timing, 1
instance = comp, \opp_bakinteg_save~43 , opp_bakinteg_save~43, timing, 1
instance = comp, \opp_bakinteg_save[958] , opp_bakinteg_save[958], timing, 1
instance = comp, \opp_bakinteg_save~42 , opp_bakinteg_save~42, timing, 1
instance = comp, \opp_bakinteg_save[959] , opp_bakinteg_save[959], timing, 1
instance = comp, \opp_bakinteg_save~41 , opp_bakinteg_save~41, timing, 1
instance = comp, \opp_bakinteg_save[960] , opp_bakinteg_save[960], timing, 1
instance = comp, \opp_bakinteg_save~40 , opp_bakinteg_save~40, timing, 1
instance = comp, \opp_bakinteg_save[961] , opp_bakinteg_save[961], timing, 1
instance = comp, \opp_bakinteg_save~39 , opp_bakinteg_save~39, timing, 1
instance = comp, \opp_bakinteg_save[962] , opp_bakinteg_save[962], timing, 1
instance = comp, \opp_bakinteg_save~38 , opp_bakinteg_save~38, timing, 1
instance = comp, \opp_bakinteg_save[963] , opp_bakinteg_save[963], timing, 1
instance = comp, \opp_bakinteg_save~37 , opp_bakinteg_save~37, timing, 1
instance = comp, \opp_bakinteg_save[964] , opp_bakinteg_save[964], timing, 1
instance = comp, \opp_bakinteg_save~36 , opp_bakinteg_save~36, timing, 1
instance = comp, \opp_bakinteg_save[965] , opp_bakinteg_save[965], timing, 1
instance = comp, \opp_bakinteg_save~35 , opp_bakinteg_save~35, timing, 1
instance = comp, \opp_bakinteg_save[966] , opp_bakinteg_save[966], timing, 1
instance = comp, \opp_bakinteg_save~34 , opp_bakinteg_save~34, timing, 1
instance = comp, \opp_bakinteg_save[967] , opp_bakinteg_save[967], timing, 1
instance = comp, \opp_bakinteg_save~33 , opp_bakinteg_save~33, timing, 1
instance = comp, \opp_bakinteg_save[968] , opp_bakinteg_save[968], timing, 1
instance = comp, \opp_bakinteg_save~32 , opp_bakinteg_save~32, timing, 1
instance = comp, \opp_bakinteg_save[969] , opp_bakinteg_save[969], timing, 1
instance = comp, \opp_bakinteg_save~31 , opp_bakinteg_save~31, timing, 1
instance = comp, \opp_bakinteg_save[970] , opp_bakinteg_save[970], timing, 1
instance = comp, \opp_bakinteg_save~30 , opp_bakinteg_save~30, timing, 1
instance = comp, \opp_bakinteg_save[971] , opp_bakinteg_save[971], timing, 1
instance = comp, \opp_bakinteg_save~29 , opp_bakinteg_save~29, timing, 1
instance = comp, \opp_bakinteg_save[972] , opp_bakinteg_save[972], timing, 1
instance = comp, \opp_bakinteg_save~28 , opp_bakinteg_save~28, timing, 1
instance = comp, \opp_bakinteg_save[973] , opp_bakinteg_save[973], timing, 1
instance = comp, \opp_bakinteg_save~27 , opp_bakinteg_save~27, timing, 1
instance = comp, \opp_bakinteg_save[974] , opp_bakinteg_save[974], timing, 1
instance = comp, \opp_bakinteg_save~26 , opp_bakinteg_save~26, timing, 1
instance = comp, \opp_bakinteg_save[975] , opp_bakinteg_save[975], timing, 1
instance = comp, \opp_bakinteg_save~25 , opp_bakinteg_save~25, timing, 1
instance = comp, \opp_bakinteg_save[976] , opp_bakinteg_save[976], timing, 1
instance = comp, \opp_bakinteg_save~24 , opp_bakinteg_save~24, timing, 1
instance = comp, \opp_bakinteg_save[977] , opp_bakinteg_save[977], timing, 1
instance = comp, \opp_bakinteg_save~23 , opp_bakinteg_save~23, timing, 1
instance = comp, \opp_bakinteg_save[978] , opp_bakinteg_save[978], timing, 1
instance = comp, \opp_bakinteg_save~22 , opp_bakinteg_save~22, timing, 1
instance = comp, \opp_bakinteg_save[979] , opp_bakinteg_save[979], timing, 1
instance = comp, \opp_bakinteg_save~21 , opp_bakinteg_save~21, timing, 1
instance = comp, \opp_bakinteg_save[980] , opp_bakinteg_save[980], timing, 1
instance = comp, \opp_bakinteg_save~20 , opp_bakinteg_save~20, timing, 1
instance = comp, \opp_bakinteg_save[981] , opp_bakinteg_save[981], timing, 1
instance = comp, \opp_bakinteg_save~19 , opp_bakinteg_save~19, timing, 1
instance = comp, \opp_bakinteg_save[982] , opp_bakinteg_save[982], timing, 1
instance = comp, \opp_bakinteg_save~18 , opp_bakinteg_save~18, timing, 1
instance = comp, \opp_bakinteg_save[983] , opp_bakinteg_save[983], timing, 1
instance = comp, \opp_bakinteg_save~17 , opp_bakinteg_save~17, timing, 1
instance = comp, \opp_bakinteg_save[984] , opp_bakinteg_save[984], timing, 1
instance = comp, \opp_bakinteg_save~16 , opp_bakinteg_save~16, timing, 1
instance = comp, \opp_bakinteg_save[985] , opp_bakinteg_save[985], timing, 1
instance = comp, \opp_bakinteg_save~15 , opp_bakinteg_save~15, timing, 1
instance = comp, \opp_bakinteg_save[986] , opp_bakinteg_save[986], timing, 1
instance = comp, \opp_bakinteg_save~14 , opp_bakinteg_save~14, timing, 1
instance = comp, \opp_bakinteg_save[987] , opp_bakinteg_save[987], timing, 1
instance = comp, \opp_bakinteg_save~13 , opp_bakinteg_save~13, timing, 1
instance = comp, \opp_bakinteg_save[988] , opp_bakinteg_save[988], timing, 1
instance = comp, \opp_bakinteg_save~12 , opp_bakinteg_save~12, timing, 1
instance = comp, \opp_bakinteg_save[989] , opp_bakinteg_save[989], timing, 1
instance = comp, \opp_bakinteg_save~11 , opp_bakinteg_save~11, timing, 1
instance = comp, \opp_bakinteg_save[990] , opp_bakinteg_save[990], timing, 1
instance = comp, \opp_bakinteg_save~10 , opp_bakinteg_save~10, timing, 1
instance = comp, \opp_bakinteg_save[991] , opp_bakinteg_save[991], timing, 1
instance = comp, \opp_bakinteg_save~9 , opp_bakinteg_save~9, timing, 1
instance = comp, \opp_bakinteg_save[992] , opp_bakinteg_save[992], timing, 1
instance = comp, \opp_bakinteg_save~8 , opp_bakinteg_save~8, timing, 1
instance = comp, \opp_bakinteg_save[993] , opp_bakinteg_save[993], timing, 1
instance = comp, \opp_bakinteg_save~7 , opp_bakinteg_save~7, timing, 1
instance = comp, \opp_bakinteg_save[994] , opp_bakinteg_save[994], timing, 1
instance = comp, \opp_bakinteg_save~6 , opp_bakinteg_save~6, timing, 1
instance = comp, \opp_bakinteg_save[995] , opp_bakinteg_save[995], timing, 1
instance = comp, \opp_bakinteg_save~5 , opp_bakinteg_save~5, timing, 1
instance = comp, \opp_bakinteg_save[996] , opp_bakinteg_save[996], timing, 1
instance = comp, \opp_bakinteg_save~4 , opp_bakinteg_save~4, timing, 1
instance = comp, \opp_bakinteg_save[997] , opp_bakinteg_save[997], timing, 1
instance = comp, \opp_bakinteg_save~3 , opp_bakinteg_save~3, timing, 1
instance = comp, \opp_bakinteg_save[998] , opp_bakinteg_save[998], timing, 1
instance = comp, \opp_bakinteg_save~2 , opp_bakinteg_save~2, timing, 1
instance = comp, \opp_bakinteg_save[999] , opp_bakinteg_save[999], timing, 1
instance = comp, \count_opp_bakinteg[9]~36 , count_opp_bakinteg[9]~36, timing, 1
instance = comp, \count_opp_bakinteg[10]~40 , count_opp_bakinteg[10]~40, timing, 1
instance = comp, \count_opp_bakinteg[10] , count_opp_bakinteg[10], timing, 1
instance = comp, \count_opp_bakinteg[11]~42 , count_opp_bakinteg[11]~42, timing, 1
instance = comp, \count_opp_bakinteg[11] , count_opp_bakinteg[11], timing, 1
instance = comp, \count_opp_bakinteg[12]~44 , count_opp_bakinteg[12]~44, timing, 1
instance = comp, \count_opp_bakinteg[12] , count_opp_bakinteg[12], timing, 1
instance = comp, \count_opp_bakinteg[13]~46 , count_opp_bakinteg[13]~46, timing, 1
instance = comp, \count_opp_bakinteg[13] , count_opp_bakinteg[13], timing, 1
instance = comp, \LessThan91~20 , LessThan91~20, timing, 1
instance = comp, \count_opp_bakinteg[14]~48 , count_opp_bakinteg[14]~48, timing, 1
instance = comp, \count_opp_bakinteg[14] , count_opp_bakinteg[14], timing, 1
instance = comp, \count_opp_bakinteg[15]~50 , count_opp_bakinteg[15]~50, timing, 1
instance = comp, \count_opp_bakinteg[15] , count_opp_bakinteg[15], timing, 1
instance = comp, \LessThan91~22 , LessThan91~22, timing, 1
instance = comp, \LessThan92~0 , LessThan92~0, timing, 1
instance = comp, \LessThan92~1 , LessThan92~1, timing, 1
instance = comp, \count_opp_bakinteg[4]~38 , count_opp_bakinteg[4]~38, timing, 1
instance = comp, \LessThan93~1 , LessThan93~1, timing, 1
instance = comp, \LessThan93~2 , LessThan93~2, timing, 1
instance = comp, \LessThan93~0 , LessThan93~0, timing, 1
instance = comp, \LessThan93~3 , LessThan93~3, timing, 1
instance = comp, \count_opp_bakinteg[4]~39 , count_opp_bakinteg[4]~39, timing, 1
instance = comp, \count_opp_bakinteg[4]~52 , count_opp_bakinteg[4]~52, timing, 1
instance = comp, \count_opp_bakinteg[0] , count_opp_bakinteg[0], timing, 1
instance = comp, \count_opp_bakinteg[1]~20 , count_opp_bakinteg[1]~20, timing, 1
instance = comp, \count_opp_bakinteg[1] , count_opp_bakinteg[1], timing, 1
instance = comp, \count_opp_bakinteg[2]~22 , count_opp_bakinteg[2]~22, timing, 1
instance = comp, \count_opp_bakinteg[2] , count_opp_bakinteg[2], timing, 1
instance = comp, \count_opp_bakinteg[3]~24 , count_opp_bakinteg[3]~24, timing, 1
instance = comp, \count_opp_bakinteg[3] , count_opp_bakinteg[3], timing, 1
instance = comp, \count_opp_bakinteg[4]~26 , count_opp_bakinteg[4]~26, timing, 1
instance = comp, \count_opp_bakinteg[4] , count_opp_bakinteg[4], timing, 1
instance = comp, \count_opp_bakinteg[5]~28 , count_opp_bakinteg[5]~28, timing, 1
instance = comp, \count_opp_bakinteg[5] , count_opp_bakinteg[5], timing, 1
instance = comp, \count_opp_bakinteg[6]~30 , count_opp_bakinteg[6]~30, timing, 1
instance = comp, \count_opp_bakinteg[6] , count_opp_bakinteg[6], timing, 1
instance = comp, \count_opp_bakinteg[7]~32 , count_opp_bakinteg[7]~32, timing, 1
instance = comp, \count_opp_bakinteg[7] , count_opp_bakinteg[7], timing, 1
instance = comp, \count_opp_bakinteg[8]~34 , count_opp_bakinteg[8]~34, timing, 1
instance = comp, \count_opp_bakinteg[8] , count_opp_bakinteg[8], timing, 1
instance = comp, \count_opp_bakinteg[9] , count_opp_bakinteg[9], timing, 1
instance = comp, \opp_pwlmt_reg[14] , opp_pwlmt_reg[14], timing, 1
instance = comp, \opp_pwlmt_reg[13]~6 , opp_pwlmt_reg[13]~6, timing, 1
instance = comp, \opp_pwlmt_reg[13] , opp_pwlmt_reg[13], timing, 1
instance = comp, \opp_pwlmt_reg[12] , opp_pwlmt_reg[12], timing, 1
instance = comp, \opp_pwlmt_reg[11] , opp_pwlmt_reg[11], timing, 1
instance = comp, \opp_pwlmt_reg[10] , opp_pwlmt_reg[10], timing, 1
instance = comp, \opp_pwlmt_reg[9] , opp_pwlmt_reg[9], timing, 1
instance = comp, \opp_pwlmt_reg[8] , opp_pwlmt_reg[8], timing, 1
instance = comp, \opp_pwlmt_reg[7] , opp_pwlmt_reg[7], timing, 1
instance = comp, \opp_pwlmt_reg[6] , opp_pwlmt_reg[6], timing, 1
instance = comp, \LessThan91~1 , LessThan91~1, timing, 1
instance = comp, \LessThan91~3 , LessThan91~3, timing, 1
instance = comp, \LessThan91~5 , LessThan91~5, timing, 1
instance = comp, \LessThan91~7 , LessThan91~7, timing, 1
instance = comp, \LessThan91~9 , LessThan91~9, timing, 1
instance = comp, \LessThan91~11 , LessThan91~11, timing, 1
instance = comp, \LessThan91~13 , LessThan91~13, timing, 1
instance = comp, \LessThan91~15 , LessThan91~15, timing, 1
instance = comp, \LessThan91~17 , LessThan91~17, timing, 1
instance = comp, \LessThan91~18 , LessThan91~18, timing, 1
instance = comp, \LessThan91~21 , LessThan91~21, timing, 1
instance = comp, \count_bakinteg_lim[0]~10 , count_bakinteg_lim[0]~10, timing, 1
instance = comp, \count_bakinteg_cyc[0]~8 , count_bakinteg_cyc[0]~8, timing, 1
instance = comp, \count_bakinteg_cyc[0] , count_bakinteg_cyc[0], timing, 1
instance = comp, \count_bakinteg_cyc[1]~10 , count_bakinteg_cyc[1]~10, timing, 1
instance = comp, \count_bakinteg_cyc[1] , count_bakinteg_cyc[1], timing, 1
instance = comp, \count_bakinteg_cyc[2]~12 , count_bakinteg_cyc[2]~12, timing, 1
instance = comp, \count_bakinteg_cyc[2] , count_bakinteg_cyc[2], timing, 1
instance = comp, \count_bakinteg_cyc[3]~14 , count_bakinteg_cyc[3]~14, timing, 1
instance = comp, \count_bakinteg_cyc[3] , count_bakinteg_cyc[3], timing, 1
instance = comp, \count_bakinteg_cyc[4]~16 , count_bakinteg_cyc[4]~16, timing, 1
instance = comp, \count_bakinteg_cyc[4] , count_bakinteg_cyc[4], timing, 1
instance = comp, \count_bakinteg_cyc[5]~18 , count_bakinteg_cyc[5]~18, timing, 1
instance = comp, \count_bakinteg_cyc[5] , count_bakinteg_cyc[5], timing, 1
instance = comp, \count_bakinteg_cyc[6]~20 , count_bakinteg_cyc[6]~20, timing, 1
instance = comp, \count_bakinteg_cyc[6] , count_bakinteg_cyc[6], timing, 1
instance = comp, \count_bakinteg_cyc[7]~22 , count_bakinteg_cyc[7]~22, timing, 1
instance = comp, \count_bakinteg_cyc[7] , count_bakinteg_cyc[7], timing, 1
instance = comp, \LessThan94~0 , LessThan94~0, timing, 1
instance = comp, \count_bakinteg_lim[3]~28 , count_bakinteg_lim[3]~28, timing, 1
instance = comp, \LessThan94~1 , LessThan94~1, timing, 1
instance = comp, \opp_bakintegerr_flag~0 , opp_bakintegerr_flag~0, timing, 1
instance = comp, \opp_bakintegerr_flag~1 , opp_bakintegerr_flag~1, timing, 1
instance = comp, \LessThan95~0 , LessThan95~0, timing, 1
instance = comp, \count_bakinteg_lim[3]~17 , count_bakinteg_lim[3]~17, timing, 1
instance = comp, \count_bakinteg_lim[0] , count_bakinteg_lim[0], timing, 1
instance = comp, \count_bakinteg_lim[1]~12 , count_bakinteg_lim[1]~12, timing, 1
instance = comp, \count_bakinteg_lim[1] , count_bakinteg_lim[1], timing, 1
instance = comp, \count_bakinteg_lim[2]~14 , count_bakinteg_lim[2]~14, timing, 1
instance = comp, \count_bakinteg_lim[2] , count_bakinteg_lim[2], timing, 1
instance = comp, \count_bakinteg_lim[3]~18 , count_bakinteg_lim[3]~18, timing, 1
instance = comp, \count_bakinteg_lim[3] , count_bakinteg_lim[3], timing, 1
instance = comp, \count_bakinteg_lim[4]~20 , count_bakinteg_lim[4]~20, timing, 1
instance = comp, \count_bakinteg_lim[4] , count_bakinteg_lim[4], timing, 1
instance = comp, \count_bakinteg_lim[5]~22 , count_bakinteg_lim[5]~22, timing, 1
instance = comp, \count_bakinteg_lim[5] , count_bakinteg_lim[5], timing, 1
instance = comp, \count_bakinteg_lim[6]~24 , count_bakinteg_lim[6]~24, timing, 1
instance = comp, \count_bakinteg_lim[6] , count_bakinteg_lim[6], timing, 1
instance = comp, \count_bakinteg_lim[7]~26 , count_bakinteg_lim[7]~26, timing, 1
instance = comp, \count_bakinteg_lim[7] , count_bakinteg_lim[7], timing, 1
instance = comp, \opp_bakintegerr_flag~2 , opp_bakintegerr_flag~2, timing, 1
instance = comp, \opp_bakintegerr_flag~3 , opp_bakintegerr_flag~3, timing, 1
instance = comp, \opp_bakintegerr_flag~4 , opp_bakintegerr_flag~4, timing, 1
instance = comp, \opp_limerr2_reg~feeder , opp_limerr2_reg~feeder, timing, 1
instance = comp, \err_check_reg[10] , err_check_reg[10], timing, 1
instance = comp, \count_opp_flickerr[0]~10 , count_opp_flickerr[0]~10, timing, 1
instance = comp, \count_opp_flick[0]~8 , count_opp_flick[0]~8, timing, 1
instance = comp, \count_opp_flick[0] , count_opp_flick[0], timing, 1
instance = comp, \count_opp_flick[1]~10 , count_opp_flick[1]~10, timing, 1
instance = comp, \count_opp_flick[1] , count_opp_flick[1], timing, 1
instance = comp, \count_opp_flick[2]~12 , count_opp_flick[2]~12, timing, 1
instance = comp, \count_opp_flick[2] , count_opp_flick[2], timing, 1
instance = comp, \count_opp_flick[3]~14 , count_opp_flick[3]~14, timing, 1
instance = comp, \count_opp_flick[3] , count_opp_flick[3], timing, 1
instance = comp, \count_opp_flick[4]~16 , count_opp_flick[4]~16, timing, 1
instance = comp, \count_opp_flick[4] , count_opp_flick[4], timing, 1
instance = comp, \count_opp_flick[5]~18 , count_opp_flick[5]~18, timing, 1
instance = comp, \count_opp_flick[5] , count_opp_flick[5], timing, 1
instance = comp, \count_opp_flick[6]~20 , count_opp_flick[6]~20, timing, 1
instance = comp, \count_opp_flick[6] , count_opp_flick[6], timing, 1
instance = comp, \LessThan96~0 , LessThan96~0, timing, 1
instance = comp, \count_opp_flick[7]~22 , count_opp_flick[7]~22, timing, 1
instance = comp, \count_opp_flick[7] , count_opp_flick[7], timing, 1
instance = comp, \count_opp_flickerr[5]~9 , count_opp_flickerr[5]~9, timing, 1
instance = comp, \count_opp_flickerr[5]~22 , count_opp_flickerr[5]~22, timing, 1
instance = comp, \count_opp_flickerr[0] , count_opp_flickerr[0], timing, 1
instance = comp, \count_opp_flickerr[1]~12 , count_opp_flickerr[1]~12, timing, 1
instance = comp, \count_opp_flickerr[1] , count_opp_flickerr[1], timing, 1
instance = comp, \count_opp_flickerr[2]~14 , count_opp_flickerr[2]~14, timing, 1
instance = comp, \count_opp_flickerr[2] , count_opp_flickerr[2], timing, 1
instance = comp, \count_opp_flickerr[3]~16 , count_opp_flickerr[3]~16, timing, 1
instance = comp, \count_opp_flickerr[3] , count_opp_flickerr[3], timing, 1
instance = comp, \count_opp_flickerr[4]~18 , count_opp_flickerr[4]~18, timing, 1
instance = comp, \count_opp_flickerr[4] , count_opp_flickerr[4], timing, 1
instance = comp, \count_opp_flickerr[5]~20 , count_opp_flickerr[5]~20, timing, 1
instance = comp, \count_opp_flickerr[5] , count_opp_flickerr[5], timing, 1
instance = comp, \count_opp_flickerr[6]~23 , count_opp_flickerr[6]~23, timing, 1
instance = comp, \count_opp_flickerr[6] , count_opp_flickerr[6], timing, 1
instance = comp, \count_opp_flickerr[7]~25 , count_opp_flickerr[7]~25, timing, 1
instance = comp, \count_opp_flickerr[7] , count_opp_flickerr[7], timing, 1
instance = comp, \opp_pwlmt_reg[5] , opp_pwlmt_reg[5], timing, 1
instance = comp, \opp_pwlmt_reg[4] , opp_pwlmt_reg[4], timing, 1
instance = comp, \opp_pwlmt_reg[3]~7 , opp_pwlmt_reg[3]~7, timing, 1
instance = comp, \opp_pwlmt_reg[3] , opp_pwlmt_reg[3], timing, 1
instance = comp, \opp_pwlmt_reg[2] , opp_pwlmt_reg[2], timing, 1
instance = comp, \opp_pwlmt_reg[1] , opp_pwlmt_reg[1], timing, 1
instance = comp, \opp_pwlmt_reg[0] , opp_pwlmt_reg[0], timing, 1
instance = comp, \LessThan97~1 , LessThan97~1, timing, 1
instance = comp, \LessThan97~3 , LessThan97~3, timing, 1
instance = comp, \LessThan97~5 , LessThan97~5, timing, 1
instance = comp, \LessThan97~7 , LessThan97~7, timing, 1
instance = comp, \LessThan97~9 , LessThan97~9, timing, 1
instance = comp, \LessThan97~10 , LessThan97~10, timing, 1
instance = comp, \count_opp_flickerr[5]~8 , count_opp_flickerr[5]~8, timing, 1
instance = comp, \Add90~0 , Add90~0, timing, 1
instance = comp, \Add90~2 , Add90~2, timing, 1
instance = comp, \opp_flickerr_flag~0 , opp_flickerr_flag~0, timing, 1
instance = comp, \Add90~4 , Add90~4, timing, 1
instance = comp, \Add90~6 , Add90~6, timing, 1
instance = comp, \Add90~8 , Add90~8, timing, 1
instance = comp, \Add90~10 , Add90~10, timing, 1
instance = comp, \Add90~12 , Add90~12, timing, 1
instance = comp, \opp_flickerr_flag~2 , opp_flickerr_flag~2, timing, 1
instance = comp, \opp_flickerr_flag~3 , opp_flickerr_flag~3, timing, 1
instance = comp, \opp_flickerr_flag~1 , opp_flickerr_flag~1, timing, 1
instance = comp, \opp_flickerr_flag~4 , opp_flickerr_flag~4, timing, 1
instance = comp, \opp_flickerr_flag~5 , opp_flickerr_flag~5, timing, 1
instance = comp, \opp_flickerr_flag~6 , opp_flickerr_flag~6, timing, 1
instance = comp, \WideOr37~0 , WideOr37~0, timing, 1
instance = comp, \status[15] , status[15], timing, 1
instance = comp, \ang_spi_ctrl1|spi_next_state[1]~8 , ang_spi_ctrl1|spi_next_state[1]~8, timing, 1
instance = comp, \ang_spi_ctrl1|spi_next_state[1]~9 , ang_spi_ctrl1|spi_next_state[1]~9, timing, 1
instance = comp, \ang_spi_ctrl1|spi_next_state[1]~7 , ang_spi_ctrl1|spi_next_state[1]~7, timing, 1
instance = comp, \ang_spi_ctrl1|spi_next_state[1]~10 , ang_spi_ctrl1|spi_next_state[1]~10, timing, 1
instance = comp, \ang_spi_ctrl1|spi_current_state[1] , ang_spi_ctrl1|spi_current_state[1], timing, 1
instance = comp, \ang_spi_ctrl1|spi_wr , ang_spi_ctrl1|spi_wr, timing, 1
instance = comp, \ang_spidata_buf_reg[13]~feeder , ang_spidata_buf_reg[13]~feeder, timing, 1
instance = comp, \ang_spidata_buf_reg[13] , ang_spidata_buf_reg[13], timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg~11 , ang_spi_ctrl1|spi_in_data_reg~11, timing, 1
instance = comp, \ang_spi_ctrl1|spi_in_data_reg[13] , ang_spi_ctrl1|spi_in_data_reg[13], timing, 1
instance = comp, \ang_spi_inst1|ctl_reg[13]~feeder , ang_spi_inst1|ctl_reg[13]~feeder, timing, 1
instance = comp, \ang_spi_inst1|ctl_reg[13] , ang_spi_inst1|ctl_reg[13], timing, 1
instance = comp, \ang_spi_inst1|irq_o~0 , ang_spi_inst1|irq_o~0, timing, 1
instance = comp, \ang_spi_inst1|irq_o~1 , ang_spi_inst1|irq_o~1, timing, 1
instance = comp, \Selector13~0 , Selector13~0, timing, 1
instance = comp, \Selector12~3 , Selector12~3, timing, 1
instance = comp, \Selector12~2 , Selector12~2, timing, 1
instance = comp, \ang_count_samp[1] , ang_count_samp[1], timing, 1
instance = comp, \Equal8~0 , Equal8~0, timing, 1
instance = comp, \Equal8~3 , Equal8~3, timing, 1
instance = comp, \Equal8~2 , Equal8~2, timing, 1
instance = comp, \Equal8~1 , Equal8~1, timing, 1
instance = comp, \Equal8~4 , Equal8~4, timing, 1
instance = comp, \Equal8~5 , Equal8~5, timing, 1
instance = comp, \Equal8~6 , Equal8~6, timing, 1
instance = comp, \ang_next_state.ANG_CALDIFF~0 , ang_next_state.ANG_CALDIFF~0, timing, 1
instance = comp, \ang_next_state.ANG_CALAV~0 , ang_next_state.ANG_CALAV~0, timing, 1
instance = comp, \ang_current_state.ANG_CALAV , ang_current_state.ANG_CALAV, timing, 1
instance = comp, \WideOr16~0 , WideOr16~0, timing, 1
instance = comp, \ang_next_state.ANG_COMP~0 , ang_next_state.ANG_COMP~0, timing, 1
instance = comp, \ang_current_state.ANG_COMP , ang_current_state.ANG_COMP, timing, 1
instance = comp, \ShiftRight0~21 , ShiftRight0~21, timing, 1
instance = comp, \Selector37~0 , Selector37~0, timing, 1
instance = comp, \ang_data_av_reg[14] , ang_data_av_reg[14], timing, 1
instance = comp, \Selector70~0 , Selector70~0, timing, 1
instance = comp, \Selector69~1 , Selector69~1, timing, 1
instance = comp, \ang_ad_lastsave[14] , ang_ad_lastsave[14], timing, 1
instance = comp, \ShiftRight0~28 , ShiftRight0~28, timing, 1
instance = comp, \Selector38~0 , Selector38~0, timing, 1
instance = comp, \ang_data_av_reg[13] , ang_data_av_reg[13], timing, 1
instance = comp, \Selector71~0 , Selector71~0, timing, 1
instance = comp, \ang_ad_lastsave[13] , ang_ad_lastsave[13], timing, 1
instance = comp, \ShiftRight0~35 , ShiftRight0~35, timing, 1
instance = comp, \Selector39~0 , Selector39~0, timing, 1
instance = comp, \ang_data_av_reg[12] , ang_data_av_reg[12], timing, 1
instance = comp, \Selector72~0 , Selector72~0, timing, 1
instance = comp, \ang_ad_lastsave[12] , ang_ad_lastsave[12], timing, 1
instance = comp, \Selector73~0 , Selector73~0, timing, 1
instance = comp, \ang_ad_lastsave[11] , ang_ad_lastsave[11], timing, 1
instance = comp, \Selector74~0 , Selector74~0, timing, 1
instance = comp, \ang_ad_lastsave[10] , ang_ad_lastsave[10], timing, 1
instance = comp, \Selector75~0 , Selector75~0, timing, 1
instance = comp, \ang_ad_lastsave[9] , ang_ad_lastsave[9], timing, 1
instance = comp, \Selector76~0 , Selector76~0, timing, 1
instance = comp, \ang_ad_lastsave[8] , ang_ad_lastsave[8], timing, 1
instance = comp, \Selector77~0 , Selector77~0, timing, 1
instance = comp, \ang_ad_lastsave[7] , ang_ad_lastsave[7], timing, 1
instance = comp, \Selector78~0 , Selector78~0, timing, 1
instance = comp, \ang_ad_lastsave[6] , ang_ad_lastsave[6], timing, 1
instance = comp, \Selector79~0 , Selector79~0, timing, 1
instance = comp, \ang_ad_lastsave[5] , ang_ad_lastsave[5], timing, 1
instance = comp, \Selector80~0 , Selector80~0, timing, 1
instance = comp, \ang_ad_lastsave[4] , ang_ad_lastsave[4], timing, 1
instance = comp, \Selector81~0 , Selector81~0, timing, 1
instance = comp, \ang_ad_lastsave[3] , ang_ad_lastsave[3], timing, 1
instance = comp, \Selector82~0 , Selector82~0, timing, 1
instance = comp, \ang_ad_lastsave[2] , ang_ad_lastsave[2], timing, 1
instance = comp, \Selector83~0 , Selector83~0, timing, 1
instance = comp, \ang_ad_lastsave[1] , ang_ad_lastsave[1], timing, 1
instance = comp, \Selector84~0 , Selector84~0, timing, 1
instance = comp, \ang_ad_lastsave[0] , ang_ad_lastsave[0], timing, 1
instance = comp, \Add8~0 , Add8~0, timing, 1
instance = comp, \Add8~2 , Add8~2, timing, 1
instance = comp, \Add8~4 , Add8~4, timing, 1
instance = comp, \Add8~6 , Add8~6, timing, 1
instance = comp, \Add8~8 , Add8~8, timing, 1
instance = comp, \Add8~10 , Add8~10, timing, 1
instance = comp, \Add8~12 , Add8~12, timing, 1
instance = comp, \Add8~14 , Add8~14, timing, 1
instance = comp, \Add8~16 , Add8~16, timing, 1
instance = comp, \Add8~18 , Add8~18, timing, 1
instance = comp, \Add8~20 , Add8~20, timing, 1
instance = comp, \Add8~22 , Add8~22, timing, 1
instance = comp, \Add8~24 , Add8~24, timing, 1
instance = comp, \Add8~26 , Add8~26, timing, 1
instance = comp, \Add8~28 , Add8~28, timing, 1
instance = comp, \Selector53~0 , Selector53~0, timing, 1
instance = comp, \ShiftRight0~13 , ShiftRight0~13, timing, 1
instance = comp, \Selector36~0 , Selector36~0, timing, 1
instance = comp, \ang_data_av_reg[15] , ang_data_av_reg[15], timing, 1
instance = comp, \Selector69~0 , Selector69~0, timing, 1
instance = comp, \ang_ad_lastsave[15] , ang_ad_lastsave[15], timing, 1
instance = comp, \LessThan4~1 , LessThan4~1, timing, 1
instance = comp, \LessThan4~3 , LessThan4~3, timing, 1
instance = comp, \LessThan4~5 , LessThan4~5, timing, 1
instance = comp, \LessThan4~7 , LessThan4~7, timing, 1
instance = comp, \LessThan4~9 , LessThan4~9, timing, 1
instance = comp, \LessThan4~11 , LessThan4~11, timing, 1
instance = comp, \LessThan4~13 , LessThan4~13, timing, 1
instance = comp, \LessThan4~15 , LessThan4~15, timing, 1
instance = comp, \LessThan4~17 , LessThan4~17, timing, 1
instance = comp, \LessThan4~19 , LessThan4~19, timing, 1
instance = comp, \LessThan4~21 , LessThan4~21, timing, 1
instance = comp, \LessThan4~23 , LessThan4~23, timing, 1
instance = comp, \LessThan4~25 , LessThan4~25, timing, 1
instance = comp, \LessThan4~27 , LessThan4~27, timing, 1
instance = comp, \LessThan4~29 , LessThan4~29, timing, 1
instance = comp, \LessThan4~30 , LessThan4~30, timing, 1
instance = comp, \Add9~0 , Add9~0, timing, 1
instance = comp, \Add9~2 , Add9~2, timing, 1
instance = comp, \Add9~4 , Add9~4, timing, 1
instance = comp, \Add9~6 , Add9~6, timing, 1
instance = comp, \Add9~8 , Add9~8, timing, 1
instance = comp, \Add9~10 , Add9~10, timing, 1
instance = comp, \Add9~12 , Add9~12, timing, 1
instance = comp, \Add9~14 , Add9~14, timing, 1
instance = comp, \Add9~16 , Add9~16, timing, 1
instance = comp, \Add9~18 , Add9~18, timing, 1
instance = comp, \Add9~20 , Add9~20, timing, 1
instance = comp, \Add9~22 , Add9~22, timing, 1
instance = comp, \Add9~24 , Add9~24, timing, 1
instance = comp, \Add9~26 , Add9~26, timing, 1
instance = comp, \Add9~28 , Add9~28, timing, 1
instance = comp, \Selector53~1 , Selector53~1, timing, 1
instance = comp, \ang_av_diff[14] , ang_av_diff[14], timing, 1
instance = comp, \Add8~30 , Add8~30, timing, 1
instance = comp, \Add9~30 , Add9~30, timing, 1
instance = comp, \Selector52~0 , Selector52~0, timing, 1
instance = comp, \Selector52~1 , Selector52~1, timing, 1
instance = comp, \ang_av_diff[15] , ang_av_diff[15], timing, 1
instance = comp, \Selector55~0 , Selector55~0, timing, 1
instance = comp, \Selector55~1 , Selector55~1, timing, 1
instance = comp, \ang_av_diff[12] , ang_av_diff[12], timing, 1
instance = comp, \Selector54~0 , Selector54~0, timing, 1
instance = comp, \Selector54~1 , Selector54~1, timing, 1
instance = comp, \ang_av_diff[13] , ang_av_diff[13], timing, 1
instance = comp, \LessThan0~0 , LessThan0~0, timing, 1
instance = comp, \Selector56~0 , Selector56~0, timing, 1
instance = comp, \Selector56~1 , Selector56~1, timing, 1
instance = comp, \ang_av_diff[11] , ang_av_diff[11], timing, 1
instance = comp, \Selector57~0 , Selector57~0, timing, 1
instance = comp, \Selector57~1 , Selector57~1, timing, 1
instance = comp, \ang_av_diff[10] , ang_av_diff[10], timing, 1
instance = comp, \Selector59~0 , Selector59~0, timing, 1
instance = comp, \Selector59~1 , Selector59~1, timing, 1
instance = comp, \ang_av_diff[8] , ang_av_diff[8], timing, 1
instance = comp, \Selector58~0 , Selector58~0, timing, 1
instance = comp, \Selector58~1 , Selector58~1, timing, 1
instance = comp, \ang_av_diff[9] , ang_av_diff[9], timing, 1
instance = comp, \LessThan0~1 , LessThan0~1, timing, 1
instance = comp, \ang_thchg_nsamp_reg[15] , ang_thchg_nsamp_reg[15], timing, 1
instance = comp, \Selector60~0 , Selector60~0, timing, 1
instance = comp, \Selector60~1 , Selector60~1, timing, 1
instance = comp, \ang_av_diff[7] , ang_av_diff[7], timing, 1
instance = comp, \Selector61~0 , Selector61~0, timing, 1
instance = comp, \Selector61~1 , Selector61~1, timing, 1
instance = comp, \ang_av_diff[6] , ang_av_diff[6], timing, 1
instance = comp, \ang_thchg_nsamp_reg[14] , ang_thchg_nsamp_reg[14], timing, 1
instance = comp, \ang_thchg_nsamp_reg[13] , ang_thchg_nsamp_reg[13], timing, 1
instance = comp, \Selector62~0 , Selector62~0, timing, 1
instance = comp, \Selector62~1 , Selector62~1, timing, 1
instance = comp, \ang_av_diff[5] , ang_av_diff[5], timing, 1
instance = comp, \ang_thchg_nsamp_reg[12] , ang_thchg_nsamp_reg[12], timing, 1
instance = comp, \Selector63~0 , Selector63~0, timing, 1
instance = comp, \Selector63~1 , Selector63~1, timing, 1
instance = comp, \ang_av_diff[4] , ang_av_diff[4], timing, 1
instance = comp, \Selector64~0 , Selector64~0, timing, 1
instance = comp, \Selector64~1 , Selector64~1, timing, 1
instance = comp, \ang_av_diff[3] , ang_av_diff[3], timing, 1
instance = comp, \ang_thchg_nsamp_reg[11]~feeder , ang_thchg_nsamp_reg[11]~feeder, timing, 1
instance = comp, \ang_thchg_nsamp_reg[11] , ang_thchg_nsamp_reg[11], timing, 1
instance = comp, \ang_thchg_nsamp_reg[10]~feeder , ang_thchg_nsamp_reg[10]~feeder, timing, 1
instance = comp, \ang_thchg_nsamp_reg[10] , ang_thchg_nsamp_reg[10], timing, 1
instance = comp, \Selector65~0 , Selector65~0, timing, 1
instance = comp, \Selector65~1 , Selector65~1, timing, 1
instance = comp, \ang_av_diff[2] , ang_av_diff[2], timing, 1
instance = comp, \Selector66~0 , Selector66~0, timing, 1
instance = comp, \Selector66~1 , Selector66~1, timing, 1
instance = comp, \ang_av_diff[1] , ang_av_diff[1], timing, 1
instance = comp, \ang_thchg_nsamp_reg[9]~1 , ang_thchg_nsamp_reg[9]~1, timing, 1
instance = comp, \ang_thchg_nsamp_reg[9] , ang_thchg_nsamp_reg[9], timing, 1
instance = comp, \Selector67~0 , Selector67~0, timing, 1
instance = comp, \Selector67~1 , Selector67~1, timing, 1
instance = comp, \ang_av_diff[0] , ang_av_diff[0], timing, 1
instance = comp, \ang_thchg_nsamp_reg[8] , ang_thchg_nsamp_reg[8], timing, 1
instance = comp, \LessThan0~3 , LessThan0~3, timing, 1
instance = comp, \LessThan0~5 , LessThan0~5, timing, 1
instance = comp, \LessThan0~7 , LessThan0~7, timing, 1
instance = comp, \LessThan0~9 , LessThan0~9, timing, 1
instance = comp, \LessThan0~11 , LessThan0~11, timing, 1
instance = comp, \LessThan0~13 , LessThan0~13, timing, 1
instance = comp, \LessThan0~15 , LessThan0~15, timing, 1
instance = comp, \LessThan0~16 , LessThan0~16, timing, 1
instance = comp, \Selector0~0 , Selector0~0, timing, 1
instance = comp, \ang_next_state.ANG_MULT_DELAY~0 , ang_next_state.ANG_MULT_DELAY~0, timing, 1
instance = comp, \ang_current_state.ANG_MULT_DELAY , ang_current_state.ANG_MULT_DELAY, timing, 1
instance = comp, \Selector99~1 , Selector99~1, timing, 1
instance = comp, \count_ang_kdelay[2] , count_ang_kdelay[2], timing, 1
instance = comp, \Selector99~0 , Selector99~0, timing, 1
instance = comp, \Selector101~0 , Selector101~0, timing, 1
instance = comp, \count_ang_kdelay[0] , count_ang_kdelay[0], timing, 1
instance = comp, \Selector100~0 , Selector100~0, timing, 1
instance = comp, \Selector100~1 , Selector100~1, timing, 1
instance = comp, \count_ang_kdelay[1] , count_ang_kdelay[1], timing, 1
instance = comp, \Equal9~0 , Equal9~0, timing, 1
instance = comp, \ang_next_state.ANG_DA_UPDATE~0 , ang_next_state.ANG_DA_UPDATE~0, timing, 1
instance = comp, \ang_current_state.ANG_DA_UPDATE , ang_current_state.ANG_DA_UPDATE, timing, 1
instance = comp, \Selector86~0 , Selector86~0, timing, 1
instance = comp, \ang_next_state.ANG_IDLE~0 , ang_next_state.ANG_IDLE~0, timing, 1
instance = comp, \ang_current_state.ANG_IDLE , ang_current_state.ANG_IDLE, timing, 1
instance = comp, \Selector85~0 , Selector85~0, timing, 1
instance = comp, \spi_ctrl_inst|ang_da_update_reg~0 , spi_ctrl_inst|ang_da_update_reg~0, timing, 1
instance = comp, \spi_ctrl_inst|ang_da_update_reg , spi_ctrl_inst|ang_da_update_reg, timing, 1
instance = comp, \spi_ctrl_inst|ang_da_update_regr , spi_ctrl_inst|ang_da_update_regr, timing, 1
instance = comp, \spi_ctrl_inst|ang_da_update_regrr , spi_ctrl_inst|ang_da_update_regrr, timing, 1
instance = comp, \spi_ctrl_inst|fwrite_angdaset_req~2 , spi_ctrl_inst|fwrite_angdaset_req~2, timing, 1
instance = comp, \spi_ctrl_inst|fwrite_angdaset_req~3 , spi_ctrl_inst|fwrite_angdaset_req~3, timing, 1
instance = comp, \spi_ctrl_inst|fwrite_angdaset_req , spi_ctrl_inst|fwrite_angdaset_req, timing, 1
instance = comp, \spi_data_i_buf_reg[2] , spi_data_i_buf_reg[2], timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacset_reg~8 , spi_ctrl_inst|ccs_dacset_reg~8, timing, 1
instance = comp, \spi_ctrl_inst|ccs_dacoffset_reg[2] , spi_ctrl_inst|ccs_dacoffset_reg[2], timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~10 , spi_ctrl_inst|spi_in_data_reg~10, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~11 , spi_ctrl_inst|spi_in_data_reg~11, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg~12 , spi_ctrl_inst|spi_in_data_reg~12, timing, 1
instance = comp, \spi_ctrl_inst|spi_in_data_reg[2] , spi_ctrl_inst|spi_in_data_reg[2], timing, 1
instance = comp, \opp_spi_inst1|ctl_reg[2] , opp_spi_inst1|ctl_reg[2], timing, 1
instance = comp, \opp_spi_inst1|mosi_o~0 , opp_spi_inst1|mosi_o~0, timing, 1
instance = comp, \opp_spi_inst1|dvd_cnt_reg~4 , opp_spi_inst1|dvd_cnt_reg~4, timing, 1
instance = comp, \opp_spi_inst1|dvd_cnt_reg[3] , opp_spi_inst1|dvd_cnt_reg[3], timing, 1
instance = comp, \opp_spi_inst1|Equal3~1 , opp_spi_inst1|Equal3~1, timing, 1
instance = comp, \opp_spi_inst1|dvd_reg~0 , opp_spi_inst1|dvd_reg~0, timing, 1
instance = comp, \opp_spi_inst1|dvd_reg , opp_spi_inst1|dvd_reg, timing, 1
instance = comp, \opp_spi_inst1|sck_o~0 , opp_spi_inst1|sck_o~0, timing, 1
instance = comp, \ang_spi_inst1|sck_o~0 , ang_spi_inst1|sck_o~0, timing, 1
instance = comp, \ccs1_spi_inst|sck_o~0 , ccs1_spi_inst|sck_o~0, timing, 1
instance = comp, \ccs1_spi_inst|shift_tx_data~2 , ccs1_spi_inst|shift_tx_data~2, timing, 1
instance = comp, \ccs2_spi_inst|sck_o~0 , ccs2_spi_inst|sck_o~0, timing, 1
instance = comp, \ccs2_spi_inst|shift_tx_data~2 , ccs2_spi_inst|shift_tx_data~2, timing, 1
instance = comp, \oppintegram_wren~0 , oppintegram_wren~0, timing, 1
instance = comp, \Add23~0 , Add23~0, timing, 1
instance = comp, \Add23~2 , Add23~2, timing, 1
instance = comp, \Add23~4 , Add23~4, timing, 1
instance = comp, \Add23~6 , Add23~6, timing, 1
instance = comp, \Add23~8 , Add23~8, timing, 1
instance = comp, \LessThan20~0 , LessThan20~0, timing, 1
instance = comp, \LessThan20~1 , LessThan20~1, timing, 1
instance = comp, \ccs1_ram|altsyncram_component|auto_generated|ram_block1a0~0 , ccs1_ram|altsyncram_component|auto_generated|ram_block1a0~0, timing, 1
instance = comp, \ccs1_ram|altsyncram_component|auto_generated|ram_block1a0~1 , ccs1_ram|altsyncram_component|auto_generated|ram_block1a0~1, timing, 1
instance = comp, \ccs1_ram|altsyncram_component|auto_generated|ram_block1a0~2 , ccs1_ram|altsyncram_component|auto_generated|ram_block1a0~2, timing, 1
instance = comp, \ccs1_ram|altsyncram_component|auto_generated|rden_b_store , ccs1_ram|altsyncram_component|auto_generated|rden_b_store, timing, 1
instance = comp, \ccs1_ram|altsyncram_component|auto_generated|ram_block1a0~3 , ccs1_ram|altsyncram_component|auto_generated|ram_block1a0~3, timing, 1
instance = comp, \ccs1way_rdata_sum[0]~22 , ccs1way_rdata_sum[0]~22, timing, 1
instance = comp, \always30~1 , always30~1, timing, 1
instance = comp, \always30~0 , always30~0, timing, 1
instance = comp, \always30~2 , always30~2, timing, 1
instance = comp, \ccs3way_mdata_sum[19]~23 , ccs3way_mdata_sum[19]~23, timing, 1
instance = comp, \ccs6way_rdata_sum[18]~22 , ccs6way_rdata_sum[18]~22, timing, 1
instance = comp, \always30~4 , always30~4, timing, 1
instance = comp, \always30~3 , always30~3, timing, 1
instance = comp, \ccs6way_rdata_sum[18]~23 , ccs6way_rdata_sum[18]~23, timing, 1
instance = comp, \ccs1way_rdata_sum[0] , ccs1way_rdata_sum[0], timing, 1
instance = comp, \ccs1way_rdata_sum[1]~24 , ccs1way_rdata_sum[1]~24, timing, 1
instance = comp, \ccs1way_rdata_sum[1] , ccs1way_rdata_sum[1], timing, 1
instance = comp, \ccs1way_rdata_sum[2]~26 , ccs1way_rdata_sum[2]~26, timing, 1
instance = comp, \ccs1way_rdata_sum[2] , ccs1way_rdata_sum[2], timing, 1
instance = comp, \ccs1way_rdata_sum[3]~28 , ccs1way_rdata_sum[3]~28, timing, 1
instance = comp, \ccs1way_rdata_sum[3] , ccs1way_rdata_sum[3], timing, 1
instance = comp, \ccs1way_rdata_sum[4]~30 , ccs1way_rdata_sum[4]~30, timing, 1
instance = comp, \ccs1way_rdata_sum[4] , ccs1way_rdata_sum[4], timing, 1
instance = comp, \ccs1way_rdata_sum[5]~32 , ccs1way_rdata_sum[5]~32, timing, 1
instance = comp, \ccs1way_rdata_sum[5] , ccs1way_rdata_sum[5], timing, 1
instance = comp, \ShiftRight1~2 , ShiftRight1~2, timing, 1
instance = comp, \ccs1way_rdata_sum[6]~34 , ccs1way_rdata_sum[6]~34, timing, 1
instance = comp, \ccs1way_rdata_sum[6] , ccs1way_rdata_sum[6], timing, 1
instance = comp, \ccs1way_rdata_sum[7]~36 , ccs1way_rdata_sum[7]~36, timing, 1
instance = comp, \ccs1way_rdata_sum[7] , ccs1way_rdata_sum[7], timing, 1
instance = comp, \ShiftRight1~1 , ShiftRight1~1, timing, 1
instance = comp, \ShiftRight1~3 , ShiftRight1~3, timing, 1
instance = comp, \ccs4ram_data[1]~2 , ccs4ram_data[1]~2, timing, 1
instance = comp, \ShiftLeft1~11 , ShiftLeft1~11, timing, 1
instance = comp, \ShiftRight1~0 , ShiftRight1~0, timing, 1
instance = comp, \ccs1ram_data~3 , ccs1ram_data~3, timing, 1
instance = comp, \ccs1ram_data~4 , ccs1ram_data~4, timing, 1
instance = comp, \ccs1way_mdata_sum[0]~22 , ccs1way_mdata_sum[0]~22, timing, 1
instance = comp, \ccs3way_mdata_sum[19]~24 , ccs3way_mdata_sum[19]~24, timing, 1
instance = comp, \ccs3way_mdata_sum[19]~25 , ccs3way_mdata_sum[19]~25, timing, 1
instance = comp, \ccs1way_mdata_sum[0] , ccs1way_mdata_sum[0], timing, 1
instance = comp, \ccs1way_mdata_sum[1]~24 , ccs1way_mdata_sum[1]~24, timing, 1
instance = comp, \ccs1way_mdata_sum[1] , ccs1way_mdata_sum[1], timing, 1
instance = comp, \ccs1way_mdata_sum[2]~26 , ccs1way_mdata_sum[2]~26, timing, 1
instance = comp, \ccs1way_mdata_sum[2] , ccs1way_mdata_sum[2], timing, 1
instance = comp, \ccs1way_mdata_sum[3]~28 , ccs1way_mdata_sum[3]~28, timing, 1
instance = comp, \ccs1way_mdata_sum[3] , ccs1way_mdata_sum[3], timing, 1
instance = comp, \ccs1way_mdata_sum[4]~30 , ccs1way_mdata_sum[4]~30, timing, 1
instance = comp, \ccs1way_mdata_sum[4] , ccs1way_mdata_sum[4], timing, 1
instance = comp, \ccs1way_mdata_sum[5]~32 , ccs1way_mdata_sum[5]~32, timing, 1
instance = comp, \ccs1way_mdata_sum[5] , ccs1way_mdata_sum[5], timing, 1
instance = comp, \ccs1way_mdata_sum[6]~34 , ccs1way_mdata_sum[6]~34, timing, 1
instance = comp, \ccs1way_mdata_sum[6] , ccs1way_mdata_sum[6], timing, 1
instance = comp, \ccs1way_mdata_sum[7]~36 , ccs1way_mdata_sum[7]~36, timing, 1
instance = comp, \ccs1way_mdata_sum[7] , ccs1way_mdata_sum[7], timing, 1
instance = comp, \ccs1way_mdata_sum[8]~38 , ccs1way_mdata_sum[8]~38, timing, 1
instance = comp, \ccs1way_mdata_sum[8] , ccs1way_mdata_sum[8], timing, 1
instance = comp, \ccs1way_mdata_sum[9]~40 , ccs1way_mdata_sum[9]~40, timing, 1
instance = comp, \ccs1way_mdata_sum[9] , ccs1way_mdata_sum[9], timing, 1
instance = comp, \ccs1way_mdata_sum[10]~42 , ccs1way_mdata_sum[10]~42, timing, 1
instance = comp, \ccs1way_mdata_sum[10] , ccs1way_mdata_sum[10], timing, 1
instance = comp, \ccs1way_mdata_sum[11]~44 , ccs1way_mdata_sum[11]~44, timing, 1
instance = comp, \ccs1way_mdata_sum[11] , ccs1way_mdata_sum[11], timing, 1
instance = comp, \ccs1way_mdata_sum[12]~46 , ccs1way_mdata_sum[12]~46, timing, 1
instance = comp, \ccs1way_mdata_sum[12] , ccs1way_mdata_sum[12], timing, 1
instance = comp, \ccs1way_mdata_sum[13]~48 , ccs1way_mdata_sum[13]~48, timing, 1
instance = comp, \ccs1way_mdata_sum[13] , ccs1way_mdata_sum[13], timing, 1
instance = comp, \ccs1way_mdata_sum[14]~50 , ccs1way_mdata_sum[14]~50, timing, 1
instance = comp, \ccs1way_mdata_sum[14] , ccs1way_mdata_sum[14], timing, 1
instance = comp, \ccs1way_mdata_sum[15]~52 , ccs1way_mdata_sum[15]~52, timing, 1
instance = comp, \ccs1way_mdata_sum[15] , ccs1way_mdata_sum[15], timing, 1
instance = comp, \ShiftRight7~3 , ShiftRight7~3, timing, 1
instance = comp, \ShiftRight7~4 , ShiftRight7~4, timing, 1
instance = comp, \ShiftRight7~5 , ShiftRight7~5, timing, 1
instance = comp, \ShiftRight7~1 , ShiftRight7~1, timing, 1
instance = comp, \ShiftRight7~0 , ShiftRight7~0, timing, 1
instance = comp, \ShiftRight7~2 , ShiftRight7~2, timing, 1
instance = comp, \ShiftRight7~6 , ShiftRight7~6, timing, 1
instance = comp, \ShiftRight7~7 , ShiftRight7~7, timing, 1
instance = comp, \ccs1ram_data~5 , ccs1ram_data~5, timing, 1
instance = comp, \ShiftRight7~9 , ShiftRight7~9, timing, 1
instance = comp, \ShiftRight7~8 , ShiftRight7~8, timing, 1
instance = comp, \ShiftRight7~10 , ShiftRight7~10, timing, 1
instance = comp, \ccs1ram_data~6 , ccs1ram_data~6, timing, 1
instance = comp, \ccs1ram_data~7 , ccs1ram_data~7, timing, 1
instance = comp, \ccs1way_rdata_sum[8]~38 , ccs1way_rdata_sum[8]~38, timing, 1
instance = comp, \ccs1way_rdata_sum[8] , ccs1way_rdata_sum[8], timing, 1
instance = comp, \ccs1way_rdata_sum[9]~40 , ccs1way_rdata_sum[9]~40, timing, 1
instance = comp, \ccs1way_rdata_sum[9] , ccs1way_rdata_sum[9], timing, 1
instance = comp, \ccs1way_rdata_sum[10]~42 , ccs1way_rdata_sum[10]~42, timing, 1
instance = comp, \ccs1way_rdata_sum[10] , ccs1way_rdata_sum[10], timing, 1
instance = comp, \ccs1way_rdata_sum[11]~44 , ccs1way_rdata_sum[11]~44, timing, 1
instance = comp, \ccs1way_rdata_sum[11] , ccs1way_rdata_sum[11], timing, 1
instance = comp, \ccs1way_rdata_sum[12]~46 , ccs1way_rdata_sum[12]~46, timing, 1
instance = comp, \ccs1way_rdata_sum[12] , ccs1way_rdata_sum[12], timing, 1
instance = comp, \ccs1way_rdata_sum[13]~48 , ccs1way_rdata_sum[13]~48, timing, 1
instance = comp, \ccs1way_rdata_sum[13] , ccs1way_rdata_sum[13], timing, 1
instance = comp, \ccs1way_rdata_sum[14]~50 , ccs1way_rdata_sum[14]~50, timing, 1
instance = comp, \ccs1way_rdata_sum[14] , ccs1way_rdata_sum[14], timing, 1
instance = comp, \ccs1way_rdata_sum[15]~52 , ccs1way_rdata_sum[15]~52, timing, 1
instance = comp, \ccs1way_rdata_sum[15] , ccs1way_rdata_sum[15], timing, 1
instance = comp, \ShiftRight1~7 , ShiftRight1~7, timing, 1
instance = comp, \ShiftRight1~8 , ShiftRight1~8, timing, 1
instance = comp, \ShiftRight1~9 , ShiftRight1~9, timing, 1
instance = comp, \ShiftRight1~4 , ShiftRight1~4, timing, 1
instance = comp, \ShiftRight1~5 , ShiftRight1~5, timing, 1
instance = comp, \ShiftRight1~6 , ShiftRight1~6, timing, 1
instance = comp, \ShiftRight1~10 , ShiftRight1~10, timing, 1
instance = comp, \ccs1ram_data~8 , ccs1ram_data~8, timing, 1
instance = comp, \ccs1ram_data[0]~10 , ccs1ram_data[0]~10, timing, 1
instance = comp, \ccs1ram_data[0]~9 , ccs1ram_data[0]~9, timing, 1
instance = comp, \ccs1ram_data[0]~11 , ccs1ram_data[0]~11, timing, 1
instance = comp, \ccs1ram_data[0] , ccs1ram_data[0], timing, 1
instance = comp, \cyc_count_addr[0]~7 , cyc_count_addr[0]~7, timing, 1
instance = comp, \cyc_count_addr[5]~9 , cyc_count_addr[5]~9, timing, 1
instance = comp, \cyc_count_addr[0] , cyc_count_addr[0], timing, 1
instance = comp, \cyc_count_addr[1]~10 , cyc_count_addr[1]~10, timing, 1
instance = comp, \cyc_count_addr[1] , cyc_count_addr[1], timing, 1
instance = comp, \cyc_count_addr[2]~12 , cyc_count_addr[2]~12, timing, 1
instance = comp, \cyc_count_addr[2] , cyc_count_addr[2], timing, 1
instance = comp, \cyc_count_addr[3]~14 , cyc_count_addr[3]~14, timing, 1
instance = comp, \cyc_count_addr[3] , cyc_count_addr[3], timing, 1
instance = comp, \cyc_count_addr[4]~16 , cyc_count_addr[4]~16, timing, 1
instance = comp, \cyc_count_addr[4] , cyc_count_addr[4], timing, 1
instance = comp, \cyc_count_addr[5]~18 , cyc_count_addr[5]~18, timing, 1
instance = comp, \cyc_count_addr[5] , cyc_count_addr[5], timing, 1
instance = comp, \cyc_count_addr[6]~20 , cyc_count_addr[6]~20, timing, 1
instance = comp, \cyc_count_addr[6] , cyc_count_addr[6], timing, 1
instance = comp, \ccs1ram_rdaddress[0]~0 , ccs1ram_rdaddress[0]~0, timing, 1
instance = comp, \ccs1ram_rdaddress[1]~1 , ccs1ram_rdaddress[1]~1, timing, 1
instance = comp, \ccs1ram_rdaddress[2]~2 , ccs1ram_rdaddress[2]~2, timing, 1
instance = comp, \ccs1ram_rdaddress[3]~3 , ccs1ram_rdaddress[3]~3, timing, 1
instance = comp, \ccs1ram_rdaddress[4]~4 , ccs1ram_rdaddress[4]~4, timing, 1
instance = comp, \ccs1ram_rdaddress[5]~5 , ccs1ram_rdaddress[5]~5, timing, 1
instance = comp, \ccs1ram_rdaddress[6]~6 , ccs1ram_rdaddress[6]~6, timing, 1
instance = comp, \ShiftRight1~13 , ShiftRight1~13, timing, 1
instance = comp, \ShiftRight1~12 , ShiftRight1~12, timing, 1
instance = comp, \ShiftRight1~14 , ShiftRight1~14, timing, 1
instance = comp, \ShiftRight1~11 , ShiftRight1~11, timing, 1
instance = comp, \ccs1ram_data~12 , ccs1ram_data~12, timing, 1
instance = comp, \ccs1ram_data~13 , ccs1ram_data~13, timing, 1
instance = comp, \ShiftRight7~15 , ShiftRight7~15, timing, 1
instance = comp, \ccs1way_mdata_sum[16]~54 , ccs1way_mdata_sum[16]~54, timing, 1
instance = comp, \ccs1way_mdata_sum[16] , ccs1way_mdata_sum[16], timing, 1
instance = comp, \ShiftRight7~14 , ShiftRight7~14, timing, 1
instance = comp, \ShiftRight7~16 , ShiftRight7~16, timing, 1
instance = comp, \ShiftRight7~11 , ShiftRight7~11, timing, 1
instance = comp, \ShiftRight7~12 , ShiftRight7~12, timing, 1
instance = comp, \ShiftRight7~13 , ShiftRight7~13, timing, 1
instance = comp, \ShiftRight7~17 , ShiftRight7~17, timing, 1
instance = comp, \ccs1ram_data~14 , ccs1ram_data~14, timing, 1
instance = comp, \ShiftRight7~18 , ShiftRight7~18, timing, 1
instance = comp, \ShiftRight7~19 , ShiftRight7~19, timing, 1
instance = comp, \ShiftRight7~20 , ShiftRight7~20, timing, 1
instance = comp, \ShiftRight7~21 , ShiftRight7~21, timing, 1
instance = comp, \ccs1ram_data~15 , ccs1ram_data~15, timing, 1
instance = comp, \ccs1ram_data~16 , ccs1ram_data~16, timing, 1
instance = comp, \ShiftRight1~15 , ShiftRight1~15, timing, 1
instance = comp, \ShiftRight1~16 , ShiftRight1~16, timing, 1
instance = comp, \ShiftRight1~17 , ShiftRight1~17, timing, 1
instance = comp, \ccs1way_rdata_sum[16]~54 , ccs1way_rdata_sum[16]~54, timing, 1
instance = comp, \ccs1way_rdata_sum[16] , ccs1way_rdata_sum[16], timing, 1
instance = comp, \ShiftRight1~18 , ShiftRight1~18, timing, 1
instance = comp, \ShiftRight1~19 , ShiftRight1~19, timing, 1
instance = comp, \ShiftRight1~20 , ShiftRight1~20, timing, 1
instance = comp, \ShiftRight1~21 , ShiftRight1~21, timing, 1
instance = comp, \ccs1ram_data~17 , ccs1ram_data~17, timing, 1
instance = comp, \ccs1ram_data[1] , ccs1ram_data[1], timing, 1
instance = comp, \ShiftRight1~23 , ShiftRight1~23, timing, 1
instance = comp, \ccs1way_rdata_sum[17]~56 , ccs1way_rdata_sum[17]~56, timing, 1
instance = comp, \ccs1way_rdata_sum[17] , ccs1way_rdata_sum[17], timing, 1
instance = comp, \ShiftRight1~24 , ShiftRight1~24, timing, 1
instance = comp, \ShiftRight1~25 , ShiftRight1~25, timing, 1
instance = comp, \ShiftRight1~26 , ShiftRight1~26, timing, 1
instance = comp, \ccs3ram_data[2]~14 , ccs3ram_data[2]~14, timing, 1
instance = comp, \ccs3ram_data[2]~15 , ccs3ram_data[2]~15, timing, 1
instance = comp, \ShiftRight1~22 , ShiftRight1~22, timing, 1
instance = comp, \ccs1ram_data~18 , ccs1ram_data~18, timing, 1
instance = comp, \ccs1ram_data~19 , ccs1ram_data~19, timing, 1
instance = comp, \ccs1way_mdata_sum[17]~56 , ccs1way_mdata_sum[17]~56, timing, 1
instance = comp, \ccs1way_mdata_sum[17] , ccs1way_mdata_sum[17], timing, 1
instance = comp, \ShiftRight7~24 , ShiftRight7~24, timing, 1
instance = comp, \ShiftRight7~25 , ShiftRight7~25, timing, 1
instance = comp, \ShiftRight7~23 , ShiftRight7~23, timing, 1
instance = comp, \ShiftRight7~26 , ShiftRight7~26, timing, 1
instance = comp, \ShiftRight7~22 , ShiftRight7~22, timing, 1
instance = comp, \ccs1ram_data~20 , ccs1ram_data~20, timing, 1
instance = comp, \ccs1ram_data~21 , ccs1ram_data~21, timing, 1
instance = comp, \ccs1ram_data~22 , ccs1ram_data~22, timing, 1
instance = comp, \ccs1ram_data[2] , ccs1ram_data[2], timing, 1
instance = comp, \ShiftRight7~27 , ShiftRight7~27, timing, 1
instance = comp, \ShiftRight7~28 , ShiftRight7~28, timing, 1
instance = comp, \ccs1way_mdata_sum[18]~58 , ccs1way_mdata_sum[18]~58, timing, 1
instance = comp, \ccs1way_mdata_sum[18] , ccs1way_mdata_sum[18], timing, 1
instance = comp, \ShiftRight7~29 , ShiftRight7~29, timing, 1
instance = comp, \ShiftRight7~30 , ShiftRight7~30, timing, 1
instance = comp, \ShiftRight7~31 , ShiftRight7~31, timing, 1
instance = comp, \ccs1ram_data~25 , ccs1ram_data~25, timing, 1
instance = comp, \ccs1ram_data~26 , ccs1ram_data~26, timing, 1
instance = comp, \ccs1way_rdata_sum[18]~58 , ccs1way_rdata_sum[18]~58, timing, 1
instance = comp, \ccs1way_rdata_sum[18] , ccs1way_rdata_sum[18], timing, 1
instance = comp, \ShiftRight1~29 , ShiftRight1~29, timing, 1
instance = comp, \ShiftRight1~30 , ShiftRight1~30, timing, 1
instance = comp, \ShiftRight1~28 , ShiftRight1~28, timing, 1
instance = comp, \ShiftRight1~31 , ShiftRight1~31, timing, 1
instance = comp, \ShiftRight1~27 , ShiftRight1~27, timing, 1
instance = comp, \ccs1ram_data~23 , ccs1ram_data~23, timing, 1
instance = comp, \ccs1ram_data~24 , ccs1ram_data~24, timing, 1
instance = comp, \ccs1ram_data~27 , ccs1ram_data~27, timing, 1
instance = comp, \ccs1ram_data[3] , ccs1ram_data[3], timing, 1
instance = comp, \ccs1way_mdata_sum[19]~60 , ccs1way_mdata_sum[19]~60, timing, 1
instance = comp, \ccs1way_mdata_sum[19] , ccs1way_mdata_sum[19], timing, 1
instance = comp, \ShiftRight7~32 , ShiftRight7~32, timing, 1
instance = comp, \ShiftRight7~33 , ShiftRight7~33, timing, 1
instance = comp, \ccs1ram_data~30 , ccs1ram_data~30, timing, 1
instance = comp, \ccs1ram_data~31 , ccs1ram_data~31, timing, 1
instance = comp, \ccs1way_rdata_sum[19]~60 , ccs1way_rdata_sum[19]~60, timing, 1
instance = comp, \ccs1way_rdata_sum[19] , ccs1way_rdata_sum[19], timing, 1
instance = comp, \ShiftRight1~32 , ShiftRight1~32, timing, 1
instance = comp, \ShiftRight1~33 , ShiftRight1~33, timing, 1
instance = comp, \ccs1ram_data~28 , ccs1ram_data~28, timing, 1
instance = comp, \ccs1ram_data~29 , ccs1ram_data~29, timing, 1
instance = comp, \ccs1ram_data~32 , ccs1ram_data~32, timing, 1
instance = comp, \ccs1ram_data[4] , ccs1ram_data[4], timing, 1
instance = comp, \ccs1way_mdata_sum[20]~62 , ccs1way_mdata_sum[20]~62, timing, 1
instance = comp, \ccs1way_mdata_sum[20] , ccs1way_mdata_sum[20], timing, 1
instance = comp, \ShiftRight7~34 , ShiftRight7~34, timing, 1
instance = comp, \ShiftRight7~35 , ShiftRight7~35, timing, 1
instance = comp, \ccs1ram_data~35 , ccs1ram_data~35, timing, 1
instance = comp, \ccs1ram_data~36 , ccs1ram_data~36, timing, 1
instance = comp, \ccs1ram_data~33 , ccs1ram_data~33, timing, 1
instance = comp, \ccs1way_rdata_sum[20]~62 , ccs1way_rdata_sum[20]~62, timing, 1
instance = comp, \ccs1way_rdata_sum[20] , ccs1way_rdata_sum[20], timing, 1
instance = comp, \ShiftRight1~34 , ShiftRight1~34, timing, 1
instance = comp, \ShiftRight1~35 , ShiftRight1~35, timing, 1
instance = comp, \ccs1ram_data~34 , ccs1ram_data~34, timing, 1
instance = comp, \ccs1ram_data~37 , ccs1ram_data~37, timing, 1
instance = comp, \ccs1ram_data[5] , ccs1ram_data[5], timing, 1
instance = comp, \ccs1ram_data~38 , ccs1ram_data~38, timing, 1
instance = comp, \ccs1way_rdata_sum[21]~64 , ccs1way_rdata_sum[21]~64, timing, 1
instance = comp, \ccs1way_rdata_sum[21] , ccs1way_rdata_sum[21], timing, 1
instance = comp, \ShiftRight1~36 , ShiftRight1~36, timing, 1
instance = comp, \ShiftRight1~37 , ShiftRight1~37, timing, 1
instance = comp, \ccs1ram_data~39 , ccs1ram_data~39, timing, 1
instance = comp, \ccs1ram_data~40 , ccs1ram_data~40, timing, 1
instance = comp, \ccs1way_mdata_sum[21]~64 , ccs1way_mdata_sum[21]~64, timing, 1
instance = comp, \ccs1way_mdata_sum[21] , ccs1way_mdata_sum[21], timing, 1
instance = comp, \ShiftRight7~36 , ShiftRight7~36, timing, 1
instance = comp, \ShiftRight7~37 , ShiftRight7~37, timing, 1
instance = comp, \ccs1ram_data~41 , ccs1ram_data~41, timing, 1
instance = comp, \ccs1ram_data~42 , ccs1ram_data~42, timing, 1
instance = comp, \ccs1ram_data[6] , ccs1ram_data[6], timing, 1
instance = comp, \ccs1ram_data~43 , ccs1ram_data~43, timing, 1
instance = comp, \ShiftRight1~38 , ShiftRight1~38, timing, 1
instance = comp, \ccs1ram_data~44 , ccs1ram_data~44, timing, 1
instance = comp, \ccs1ram_data~45 , ccs1ram_data~45, timing, 1
instance = comp, \ShiftRight7~38 , ShiftRight7~38, timing, 1
instance = comp, \ccs1ram_data~46 , ccs1ram_data~46, timing, 1
instance = comp, \ccs1ram_data~47 , ccs1ram_data~47, timing, 1
instance = comp, \ccs1ram_data[7] , ccs1ram_data[7], timing, 1
instance = comp, \ccs1ram_data[8]~0 , ccs1ram_data[8]~0, timing, 1
instance = comp, \ccs5ram_data[8]~45 , ccs5ram_data[8]~45, timing, 1
instance = comp, \ccs5ram_data[8]~44 , ccs5ram_data[8]~44, timing, 1
instance = comp, \ccs1ram_data~48 , ccs1ram_data~48, timing, 1
instance = comp, \ccs1ram_data~49 , ccs1ram_data~49, timing, 1
instance = comp, \ccs5ram_data[8]~46 , ccs5ram_data[8]~46, timing, 1
instance = comp, \ccs5ram_data[8]~47 , ccs5ram_data[8]~47, timing, 1
instance = comp, \ccs1ram_data[8] , ccs1ram_data[8], timing, 1
instance = comp, \ShiftRight7~39 , ShiftRight7~39, timing, 1
instance = comp, \ccs1ram_data[9]~1 , ccs1ram_data[9]~1, timing, 1
instance = comp, \ccs1ram_data~50 , ccs1ram_data~50, timing, 1
instance = comp, \ShiftRight1~39 , ShiftRight1~39, timing, 1
instance = comp, \ccs1ram_data~51 , ccs1ram_data~51, timing, 1
instance = comp, \ccs1ram_data[9] , ccs1ram_data[9], timing, 1
instance = comp, \ccs1ram_data~52 , ccs1ram_data~52, timing, 1
instance = comp, \ccs1ram_data~53 , ccs1ram_data~53, timing, 1
instance = comp, \ccs1ram_data~54 , ccs1ram_data~54, timing, 1
instance = comp, \ccs1ram_data[10] , ccs1ram_data[10], timing, 1
instance = comp, \ccs1ram_data~55 , ccs1ram_data~55, timing, 1
instance = comp, \ccs1ram_data~56 , ccs1ram_data~56, timing, 1
instance = comp, \ccs1ram_data~57 , ccs1ram_data~57, timing, 1
instance = comp, \ccs1ram_data[11] , ccs1ram_data[11], timing, 1
instance = comp, \Equal29~0 , Equal29~0, timing, 1
instance = comp, \Equal28~1 , Equal28~1, timing, 1
instance = comp, \Equal28~2 , Equal28~2, timing, 1
instance = comp, \Equal29~1 , Equal29~1, timing, 1
instance = comp, \Equal29~2 , Equal29~2, timing, 1
instance = comp, \Equal28~0 , Equal28~0, timing, 1
instance = comp, \always20~0 , always20~0, timing, 1
instance = comp, \rising_ccsdelay_finished~2 , rising_ccsdelay_finished~2, timing, 1
instance = comp, \rising_ccsdelay_finished~1 , rising_ccsdelay_finished~1, timing, 1
instance = comp, \rising_ccsdelay_finished~3 , rising_ccsdelay_finished~3, timing, 1
instance = comp, \rising_ccsdelay_finished~0 , rising_ccsdelay_finished~0, timing, 1
instance = comp, \rising_ccsdelay_finished~4 , rising_ccsdelay_finished~4, timing, 1
instance = comp, \frame_data_sta~0 , frame_data_sta~0, timing, 1
instance = comp, \frame_data_sta~1 , frame_data_sta~1, timing, 1
instance = comp, \frame_data_sta[0] , frame_data_sta[0], timing, 1
instance = comp, \ccs1ram_data[12]~feeder , ccs1ram_data[12]~feeder, timing, 1
instance = comp, \ccs1ram_data[12] , ccs1ram_data[12], timing, 1
instance = comp, \frame_data_sta[1]~2 , frame_data_sta[1]~2, timing, 1
instance = comp, \frame_data_sta[1]~3 , frame_data_sta[1]~3, timing, 1
instance = comp, \frame_data_sta[1] , frame_data_sta[1], timing, 1
instance = comp, \ccs1ram_data[13]~feeder , ccs1ram_data[13]~feeder, timing, 1
instance = comp, \ccs1ram_data[13] , ccs1ram_data[13], timing, 1
instance = comp, \ccs1_ram|altsyncram_component|auto_generated|ram_block1a0 , ccs1_ram|altsyncram_component|auto_generated|ram_block1a0, timing, 1
instance = comp, \Add25~0 , Add25~0, timing, 1
instance = comp, \Add25~2 , Add25~2, timing, 1
instance = comp, \Add25~4 , Add25~4, timing, 1
instance = comp, \Add25~6 , Add25~6, timing, 1
instance = comp, \Add25~8 , Add25~8, timing, 1
instance = comp, \Add25~10 , Add25~10, timing, 1
instance = comp, \Add25~12 , Add25~12, timing, 1
instance = comp, \LessThan24~0 , LessThan24~0, timing, 1
instance = comp, \LessThan24~1 , LessThan24~1, timing, 1
instance = comp, \LessThan22~0 , LessThan22~0, timing, 1
instance = comp, \ccs2_ram|altsyncram_component|auto_generated|ram_block1a0~5 , ccs2_ram|altsyncram_component|auto_generated|ram_block1a0~5, timing, 1
instance = comp, \ccs3ram_rden~0 , ccs3ram_rden~0, timing, 1
instance = comp, \ccs3ram_rden~1 , ccs3ram_rden~1, timing, 1
instance = comp, \ccs3_ram|altsyncram_component|auto_generated|rden_b_store~0 , ccs3_ram|altsyncram_component|auto_generated|rden_b_store~0, timing, 1
instance = comp, \ccs3_ram|altsyncram_component|auto_generated|rden_b_store , ccs3_ram|altsyncram_component|auto_generated|rden_b_store, timing, 1
instance = comp, \ccs3_ram|altsyncram_component|auto_generated|ram_block1a0~0 , ccs3_ram|altsyncram_component|auto_generated|ram_block1a0~0, timing, 1
instance = comp, \ccs3way_mdata_sum[0]~26 , ccs3way_mdata_sum[0]~26, timing, 1
instance = comp, \ccs3way_mdata_sum[0] , ccs3way_mdata_sum[0], timing, 1
instance = comp, \ccs3way_mdata_sum[1]~28 , ccs3way_mdata_sum[1]~28, timing, 1
instance = comp, \ccs3way_mdata_sum[1] , ccs3way_mdata_sum[1], timing, 1
instance = comp, \ccs3ram_data~4 , ccs3ram_data~4, timing, 1
instance = comp, \ccs3way_mdata_sum[2]~30 , ccs3way_mdata_sum[2]~30, timing, 1
instance = comp, \ccs3way_mdata_sum[2] , ccs3way_mdata_sum[2], timing, 1
instance = comp, \ccs3way_mdata_sum[3]~32 , ccs3way_mdata_sum[3]~32, timing, 1
instance = comp, \ccs3way_mdata_sum[3] , ccs3way_mdata_sum[3], timing, 1
instance = comp, \ShiftRight9~7 , ShiftRight9~7, timing, 1
instance = comp, \ccs3way_mdata_sum[4]~34 , ccs3way_mdata_sum[4]~34, timing, 1
instance = comp, \ccs3way_mdata_sum[4] , ccs3way_mdata_sum[4], timing, 1
instance = comp, \ccs3way_mdata_sum[5]~36 , ccs3way_mdata_sum[5]~36, timing, 1
instance = comp, \ccs3way_mdata_sum[5] , ccs3way_mdata_sum[5], timing, 1
instance = comp, \ShiftRight9~9 , ShiftRight9~9, timing, 1
instance = comp, \ccs3way_mdata_sum[6]~38 , ccs3way_mdata_sum[6]~38, timing, 1
instance = comp, \ccs3way_mdata_sum[6] , ccs3way_mdata_sum[6], timing, 1
instance = comp, \ccs3way_mdata_sum[7]~40 , ccs3way_mdata_sum[7]~40, timing, 1
instance = comp, \ccs3way_mdata_sum[7] , ccs3way_mdata_sum[7], timing, 1
instance = comp, \ShiftRight9~8 , ShiftRight9~8, timing, 1
instance = comp, \ShiftRight9~10 , ShiftRight9~10, timing, 1
instance = comp, \ccs3ram_data~5 , ccs3ram_data~5, timing, 1
instance = comp, \ccs3way_mdata_sum[8]~42 , ccs3way_mdata_sum[8]~42, timing, 1
instance = comp, \ccs3way_mdata_sum[8] , ccs3way_mdata_sum[8], timing, 1
instance = comp, \ccs3way_mdata_sum[9]~44 , ccs3way_mdata_sum[9]~44, timing, 1
instance = comp, \ccs3way_mdata_sum[9] , ccs3way_mdata_sum[9], timing, 1
instance = comp, \ShiftRight9~1 , ShiftRight9~1, timing, 1
instance = comp, \ccs3way_mdata_sum[10]~46 , ccs3way_mdata_sum[10]~46, timing, 1
instance = comp, \ccs3way_mdata_sum[10] , ccs3way_mdata_sum[10], timing, 1
instance = comp, \ccs3way_mdata_sum[11]~48 , ccs3way_mdata_sum[11]~48, timing, 1
instance = comp, \ccs3way_mdata_sum[11] , ccs3way_mdata_sum[11], timing, 1
instance = comp, \ShiftRight9~0 , ShiftRight9~0, timing, 1
instance = comp, \ShiftRight9~2 , ShiftRight9~2, timing, 1
instance = comp, \ccs3way_mdata_sum[12]~50 , ccs3way_mdata_sum[12]~50, timing, 1
instance = comp, \ccs3way_mdata_sum[12] , ccs3way_mdata_sum[12], timing, 1
instance = comp, \ccs3way_mdata_sum[13]~52 , ccs3way_mdata_sum[13]~52, timing, 1
instance = comp, \ccs3way_mdata_sum[13] , ccs3way_mdata_sum[13], timing, 1
instance = comp, \ShiftRight9~4 , ShiftRight9~4, timing, 1
instance = comp, \ccs3way_mdata_sum[14]~54 , ccs3way_mdata_sum[14]~54, timing, 1
instance = comp, \ccs3way_mdata_sum[14] , ccs3way_mdata_sum[14], timing, 1
instance = comp, \ccs3way_mdata_sum[15]~56 , ccs3way_mdata_sum[15]~56, timing, 1
instance = comp, \ccs3way_mdata_sum[15] , ccs3way_mdata_sum[15], timing, 1
instance = comp, \ShiftRight9~3 , ShiftRight9~3, timing, 1
instance = comp, \ShiftRight9~5 , ShiftRight9~5, timing, 1
instance = comp, \ShiftRight9~6 , ShiftRight9~6, timing, 1
instance = comp, \ccs3ram_data~6 , ccs3ram_data~6, timing, 1
instance = comp, \ccs3way_rdata_sum[0]~22 , ccs3way_rdata_sum[0]~22, timing, 1
instance = comp, \ccs3way_rdata_sum[0] , ccs3way_rdata_sum[0], timing, 1
instance = comp, \ccs3way_rdata_sum[1]~24 , ccs3way_rdata_sum[1]~24, timing, 1
instance = comp, \ccs3way_rdata_sum[1] , ccs3way_rdata_sum[1], timing, 1
instance = comp, \ccs3way_rdata_sum[2]~26 , ccs3way_rdata_sum[2]~26, timing, 1
instance = comp, \ccs3way_rdata_sum[2] , ccs3way_rdata_sum[2], timing, 1
instance = comp, \ccs3way_rdata_sum[3]~28 , ccs3way_rdata_sum[3]~28, timing, 1
instance = comp, \ccs3way_rdata_sum[3] , ccs3way_rdata_sum[3], timing, 1
instance = comp, \ShiftRight3~0 , ShiftRight3~0, timing, 1
instance = comp, \ccs3ram_data~2 , ccs3ram_data~2, timing, 1
instance = comp, \ccs3way_rdata_sum[4]~30 , ccs3way_rdata_sum[4]~30, timing, 1
instance = comp, \ccs3way_rdata_sum[4] , ccs3way_rdata_sum[4], timing, 1
instance = comp, \ccs3way_rdata_sum[5]~32 , ccs3way_rdata_sum[5]~32, timing, 1
instance = comp, \ccs3way_rdata_sum[5] , ccs3way_rdata_sum[5], timing, 1
instance = comp, \ShiftRight3~2 , ShiftRight3~2, timing, 1
instance = comp, \ccs3way_rdata_sum[6]~34 , ccs3way_rdata_sum[6]~34, timing, 1
instance = comp, \ccs3way_rdata_sum[6] , ccs3way_rdata_sum[6], timing, 1
instance = comp, \ccs3way_rdata_sum[7]~36 , ccs3way_rdata_sum[7]~36, timing, 1
instance = comp, \ccs3way_rdata_sum[7] , ccs3way_rdata_sum[7], timing, 1
instance = comp, \ShiftRight3~1 , ShiftRight3~1, timing, 1
instance = comp, \ShiftRight3~3 , ShiftRight3~3, timing, 1
instance = comp, \ccs3ram_data~3 , ccs3ram_data~3, timing, 1
instance = comp, \ccs3way_rdata_sum[8]~38 , ccs3way_rdata_sum[8]~38, timing, 1
instance = comp, \ccs3way_rdata_sum[8] , ccs3way_rdata_sum[8], timing, 1
instance = comp, \ccs3way_rdata_sum[9]~40 , ccs3way_rdata_sum[9]~40, timing, 1
instance = comp, \ccs3way_rdata_sum[9] , ccs3way_rdata_sum[9], timing, 1
instance = comp, \ShiftRight3~5 , ShiftRight3~5, timing, 1
instance = comp, \ccs3way_rdata_sum[10]~42 , ccs3way_rdata_sum[10]~42, timing, 1
instance = comp, \ccs3way_rdata_sum[10] , ccs3way_rdata_sum[10], timing, 1
instance = comp, \ccs3way_rdata_sum[11]~44 , ccs3way_rdata_sum[11]~44, timing, 1
instance = comp, \ccs3way_rdata_sum[11] , ccs3way_rdata_sum[11], timing, 1
instance = comp, \ShiftRight3~4 , ShiftRight3~4, timing, 1
instance = comp, \ShiftRight3~6 , ShiftRight3~6, timing, 1
instance = comp, \ccs3way_rdata_sum[12]~46 , ccs3way_rdata_sum[12]~46, timing, 1
instance = comp, \ccs3way_rdata_sum[12] , ccs3way_rdata_sum[12], timing, 1
instance = comp, \ccs3way_rdata_sum[13]~48 , ccs3way_rdata_sum[13]~48, timing, 1
instance = comp, \ccs3way_rdata_sum[13] , ccs3way_rdata_sum[13], timing, 1
instance = comp, \ShiftRight3~8 , ShiftRight3~8, timing, 1
instance = comp, \ccs3way_rdata_sum[14]~50 , ccs3way_rdata_sum[14]~50, timing, 1
instance = comp, \ccs3way_rdata_sum[14] , ccs3way_rdata_sum[14], timing, 1
instance = comp, \ccs3way_rdata_sum[15]~52 , ccs3way_rdata_sum[15]~52, timing, 1
instance = comp, \ccs3way_rdata_sum[15] , ccs3way_rdata_sum[15], timing, 1
instance = comp, \ShiftRight3~7 , ShiftRight3~7, timing, 1
instance = comp, \ShiftRight3~9 , ShiftRight3~9, timing, 1
instance = comp, \ShiftRight3~10 , ShiftRight3~10, timing, 1
instance = comp, \ccs3ram_data~7 , ccs3ram_data~7, timing, 1
instance = comp, \ccs3ram_data[0] , ccs3ram_data[0], timing, 1
instance = comp, \LessThan24~2 , LessThan24~2, timing, 1
instance = comp, \ccs3ram_rdaddress[0]~0 , ccs3ram_rdaddress[0]~0, timing, 1
instance = comp, \Add25~14 , Add25~14, timing, 1
instance = comp, \Add25~15 , Add25~15, timing, 1
instance = comp, \Add25~16 , Add25~16, timing, 1
instance = comp, \Add25~17 , Add25~17, timing, 1
instance = comp, \Add25~18 , Add25~18, timing, 1
instance = comp, \Add25~19 , Add25~19, timing, 1
instance = comp, \ccs3way_mdata_sum[16]~58 , ccs3way_mdata_sum[16]~58, timing, 1
instance = comp, \ccs3way_mdata_sum[16] , ccs3way_mdata_sum[16], timing, 1
instance = comp, \ShiftRight9~14 , ShiftRight9~14, timing, 1
instance = comp, \ShiftRight9~15 , ShiftRight9~15, timing, 1
instance = comp, \ShiftRight9~16 , ShiftRight9~16, timing, 1
instance = comp, \ShiftRight9~11 , ShiftRight9~11, timing, 1
instance = comp, \ShiftRight9~12 , ShiftRight9~12, timing, 1
instance = comp, \ShiftRight9~13 , ShiftRight9~13, timing, 1
instance = comp, \ShiftRight9~17 , ShiftRight9~17, timing, 1
instance = comp, \ccs3ram_data~10 , ccs3ram_data~10, timing, 1
instance = comp, \ShiftRight9~20 , ShiftRight9~20, timing, 1
instance = comp, \ShiftRight9~19 , ShiftRight9~19, timing, 1
instance = comp, \ShiftRight9~21 , ShiftRight9~21, timing, 1
instance = comp, \ShiftRight9~18 , ShiftRight9~18, timing, 1
instance = comp, \ccs3ram_data~11 , ccs3ram_data~11, timing, 1
instance = comp, \ccs3ram_data~12 , ccs3ram_data~12, timing, 1
instance = comp, \ShiftRight3~15 , ShiftRight3~15, timing, 1
instance = comp, \ShiftRight3~16 , ShiftRight3~16, timing, 1
instance = comp, \ShiftRight3~17 , ShiftRight3~17, timing, 1
instance = comp, \ShiftRight3~19 , ShiftRight3~19, timing, 1
instance = comp, \ccs3way_rdata_sum[16]~54 , ccs3way_rdata_sum[16]~54, timing, 1
instance = comp, \ccs3way_rdata_sum[16] , ccs3way_rdata_sum[16], timing, 1
instance = comp, \ShiftRight3~18 , ShiftRight3~18, timing, 1
instance = comp, \ShiftRight3~20 , ShiftRight3~20, timing, 1
instance = comp, \ShiftRight3~21 , ShiftRight3~21, timing, 1
instance = comp, \ShiftRight3~11 , ShiftRight3~11, timing, 1
instance = comp, \ccs3ram_data~8 , ccs3ram_data~8, timing, 1
instance = comp, \ShiftRight3~13 , ShiftRight3~13, timing, 1
instance = comp, \ShiftRight3~12 , ShiftRight3~12, timing, 1
instance = comp, \ShiftRight3~14 , ShiftRight3~14, timing, 1
instance = comp, \ccs3ram_data~9 , ccs3ram_data~9, timing, 1
instance = comp, \ccs3ram_data~13 , ccs3ram_data~13, timing, 1
instance = comp, \ccs3ram_data[1] , ccs3ram_data[1], timing, 1
instance = comp, \ShiftRight3~22 , ShiftRight3~22, timing, 1
instance = comp, \ccs3ram_data~16 , ccs3ram_data~16, timing, 1
instance = comp, \ShiftRight3~23 , ShiftRight3~23, timing, 1
instance = comp, \ccs3way_rdata_sum[17]~56 , ccs3way_rdata_sum[17]~56, timing, 1
instance = comp, \ccs3way_rdata_sum[17] , ccs3way_rdata_sum[17], timing, 1
instance = comp, \ShiftRight3~24 , ShiftRight3~24, timing, 1
instance = comp, \ShiftRight3~25 , ShiftRight3~25, timing, 1
instance = comp, \ShiftRight3~26 , ShiftRight3~26, timing, 1
instance = comp, \ccs3ram_data~17 , ccs3ram_data~17, timing, 1
instance = comp, \ccs3ram_data~18 , ccs3ram_data~18, timing, 1
instance = comp, \ShiftRight9~22 , ShiftRight9~22, timing, 1
instance = comp, \ShiftRight9~23 , ShiftRight9~23, timing, 1
instance = comp, \ccs3way_mdata_sum[17]~60 , ccs3way_mdata_sum[17]~60, timing, 1
instance = comp, \ccs3way_mdata_sum[17] , ccs3way_mdata_sum[17], timing, 1
instance = comp, \ShiftRight9~24 , ShiftRight9~24, timing, 1
instance = comp, \ShiftRight9~25 , ShiftRight9~25, timing, 1
instance = comp, \ShiftRight9~26 , ShiftRight9~26, timing, 1
instance = comp, \ccs3ram_data~19 , ccs3ram_data~19, timing, 1
instance = comp, \ccs3ram_data~20 , ccs3ram_data~20, timing, 1
instance = comp, \ccs3ram_data[2] , ccs3ram_data[2], timing, 1
instance = comp, \ShiftRight9~27 , ShiftRight9~27, timing, 1
instance = comp, \ShiftRight9~28 , ShiftRight9~28, timing, 1
instance = comp, \ccs3way_mdata_sum[18]~62 , ccs3way_mdata_sum[18]~62, timing, 1
instance = comp, \ccs3way_mdata_sum[18] , ccs3way_mdata_sum[18], timing, 1
instance = comp, \ShiftRight9~29 , ShiftRight9~29, timing, 1
instance = comp, \ShiftRight9~30 , ShiftRight9~30, timing, 1
instance = comp, \ShiftRight9~31 , ShiftRight9~31, timing, 1
instance = comp, \ccs3ram_data~23 , ccs3ram_data~23, timing, 1
instance = comp, \ccs3ram_data~24 , ccs3ram_data~24, timing, 1
instance = comp, \ShiftRight3~27 , ShiftRight3~27, timing, 1
instance = comp, \ccs3ram_data~21 , ccs3ram_data~21, timing, 1
instance = comp, \ccs3way_rdata_sum[18]~58 , ccs3way_rdata_sum[18]~58, timing, 1
instance = comp, \ccs3way_rdata_sum[18] , ccs3way_rdata_sum[18], timing, 1
instance = comp, \ShiftRight3~29 , ShiftRight3~29, timing, 1
instance = comp, \ShiftRight3~30 , ShiftRight3~30, timing, 1
instance = comp, \ShiftRight3~28 , ShiftRight3~28, timing, 1
instance = comp, \ShiftRight3~31 , ShiftRight3~31, timing, 1
instance = comp, \ccs3ram_data~22 , ccs3ram_data~22, timing, 1
instance = comp, \ccs3ram_data~25 , ccs3ram_data~25, timing, 1
instance = comp, \ccs3ram_data[3] , ccs3ram_data[3], timing, 1
instance = comp, \ccs3ram_data~28 , ccs3ram_data~28, timing, 1
instance = comp, \ccs3way_mdata_sum[19]~64 , ccs3way_mdata_sum[19]~64, timing, 1
instance = comp, \ccs3way_mdata_sum[19] , ccs3way_mdata_sum[19], timing, 1
instance = comp, \ShiftRight9~32 , ShiftRight9~32, timing, 1
instance = comp, \ShiftRight9~33 , ShiftRight9~33, timing, 1
instance = comp, \ccs3ram_data~29 , ccs3ram_data~29, timing, 1
instance = comp, \ccs3ram_data~26 , ccs3ram_data~26, timing, 1
instance = comp, \ccs3way_rdata_sum[19]~60 , ccs3way_rdata_sum[19]~60, timing, 1
instance = comp, \ccs3way_rdata_sum[19] , ccs3way_rdata_sum[19], timing, 1
instance = comp, \ShiftRight3~32 , ShiftRight3~32, timing, 1
instance = comp, \ShiftRight3~33 , ShiftRight3~33, timing, 1
instance = comp, \ccs3ram_data~27 , ccs3ram_data~27, timing, 1
instance = comp, \ccs3ram_data~30 , ccs3ram_data~30, timing, 1
instance = comp, \ccs3ram_data[4] , ccs3ram_data[4], timing, 1
instance = comp, \ccs3way_rdata_sum[20]~62 , ccs3way_rdata_sum[20]~62, timing, 1
instance = comp, \ccs3way_rdata_sum[20] , ccs3way_rdata_sum[20], timing, 1
instance = comp, \ShiftRight3~34 , ShiftRight3~34, timing, 1
instance = comp, \ShiftRight3~35 , ShiftRight3~35, timing, 1
instance = comp, \ccs3ram_data~31 , ccs3ram_data~31, timing, 1
instance = comp, \ccs3ram_data~32 , ccs3ram_data~32, timing, 1
instance = comp, \ccs3ram_data~33 , ccs3ram_data~33, timing, 1
instance = comp, \ccs3way_mdata_sum[20]~66 , ccs3way_mdata_sum[20]~66, timing, 1
instance = comp, \ccs3way_mdata_sum[20] , ccs3way_mdata_sum[20], timing, 1
instance = comp, \ShiftRight9~34 , ShiftRight9~34, timing, 1
instance = comp, \ShiftRight9~35 , ShiftRight9~35, timing, 1
instance = comp, \ccs3ram_data~34 , ccs3ram_data~34, timing, 1
instance = comp, \ccs3ram_data~35 , ccs3ram_data~35, timing, 1
instance = comp, \ccs3ram_data[5] , ccs3ram_data[5], timing, 1
instance = comp, \ccs3way_mdata_sum[21]~68 , ccs3way_mdata_sum[21]~68, timing, 1
instance = comp, \ccs3way_mdata_sum[21] , ccs3way_mdata_sum[21], timing, 1
instance = comp, \ShiftRight9~36 , ShiftRight9~36, timing, 1
instance = comp, \ShiftRight9~37 , ShiftRight9~37, timing, 1
instance = comp, \ccs3ram_data~38 , ccs3ram_data~38, timing, 1
instance = comp, \ccs3ram_data~39 , ccs3ram_data~39, timing, 1
instance = comp, \ccs3ram_data~36 , ccs3ram_data~36, timing, 1
instance = comp, \ccs3way_rdata_sum[21]~64 , ccs3way_rdata_sum[21]~64, timing, 1
instance = comp, \ccs3way_rdata_sum[21] , ccs3way_rdata_sum[21], timing, 1
instance = comp, \ShiftRight3~36 , ShiftRight3~36, timing, 1
instance = comp, \ShiftRight3~37 , ShiftRight3~37, timing, 1
instance = comp, \ccs3ram_data~37 , ccs3ram_data~37, timing, 1
instance = comp, \ccs3ram_data~40 , ccs3ram_data~40, timing, 1
instance = comp, \ccs3ram_data[6] , ccs3ram_data[6], timing, 1
instance = comp, \ccs3ram_data~43 , ccs3ram_data~43, timing, 1
instance = comp, \ShiftRight9~38 , ShiftRight9~38, timing, 1
instance = comp, \ccs3ram_data~44 , ccs3ram_data~44, timing, 1
instance = comp, \ccs3ram_data~41 , ccs3ram_data~41, timing, 1
instance = comp, \ShiftRight3~38 , ShiftRight3~38, timing, 1
instance = comp, \ccs3ram_data~42 , ccs3ram_data~42, timing, 1
instance = comp, \ccs3ram_data~45 , ccs3ram_data~45, timing, 1
instance = comp, \ccs3ram_data[7] , ccs3ram_data[7], timing, 1
instance = comp, \ccs3ram_data[8]~0 , ccs3ram_data[8]~0, timing, 1
instance = comp, \ccs3ram_data~46 , ccs3ram_data~46, timing, 1
instance = comp, \ccs3ram_data~47 , ccs3ram_data~47, timing, 1
instance = comp, \ccs3ram_data[8] , ccs3ram_data[8], timing, 1
instance = comp, \ShiftRight9~39 , ShiftRight9~39, timing, 1
instance = comp, \ccs3ram_data[9]~1 , ccs3ram_data[9]~1, timing, 1
instance = comp, \ccs3ram_data~48 , ccs3ram_data~48, timing, 1
instance = comp, \ShiftRight3~39 , ShiftRight3~39, timing, 1
instance = comp, \ccs3ram_data~49 , ccs3ram_data~49, timing, 1
instance = comp, \ccs3ram_data[9] , ccs3ram_data[9], timing, 1
instance = comp, \ccs3ram_data~50 , ccs3ram_data~50, timing, 1
instance = comp, \ccs3ram_data~51 , ccs3ram_data~51, timing, 1
instance = comp, \ccs3ram_data~52 , ccs3ram_data~52, timing, 1
instance = comp, \ccs3ram_data[10] , ccs3ram_data[10], timing, 1
instance = comp, \ccs3ram_data~53 , ccs3ram_data~53, timing, 1
instance = comp, \ccs3ram_data~54 , ccs3ram_data~54, timing, 1
instance = comp, \ccs3ram_data~55 , ccs3ram_data~55, timing, 1
instance = comp, \ccs3ram_data[11] , ccs3ram_data[11], timing, 1
instance = comp, \ccs3_ram|altsyncram_component|auto_generated|ram_block1a0 , ccs3_ram|altsyncram_component|auto_generated|ram_block1a0, timing, 1
instance = comp, \Add24~0 , Add24~0, timing, 1
instance = comp, \Add24~2 , Add24~2, timing, 1
instance = comp, \Add24~4 , Add24~4, timing, 1
instance = comp, \Add24~6 , Add24~6, timing, 1
instance = comp, \Add24~8 , Add24~8, timing, 1
instance = comp, \Add24~10 , Add24~10, timing, 1
instance = comp, \Add24~12 , Add24~12, timing, 1
instance = comp, \Add24~14 , Add24~14, timing, 1
instance = comp, \ccs2ram_rden~0 , ccs2ram_rden~0, timing, 1
instance = comp, \ccs2ram_rden~1 , ccs2ram_rden~1, timing, 1
instance = comp, \ccs2ram_rden~2 , ccs2ram_rden~2, timing, 1
instance = comp, \rx_buf_reg[0]~53 , rx_buf_reg[0]~53, timing, 1
instance = comp, \ccs2_ram|altsyncram_component|auto_generated|rden_b_store , ccs2_ram|altsyncram_component|auto_generated|rden_b_store, timing, 1
instance = comp, \ccs2_ram|altsyncram_component|auto_generated|ram_block1a0~6 , ccs2_ram|altsyncram_component|auto_generated|ram_block1a0~6, timing, 1
instance = comp, \ccs2_ram|altsyncram_component|auto_generated|ram_block1a0~4 , ccs2_ram|altsyncram_component|auto_generated|ram_block1a0~4, timing, 1
instance = comp, \ccs2way_rdata_sum[0]~22 , ccs2way_rdata_sum[0]~22, timing, 1
instance = comp, \ccs2way_rdata_sum[0] , ccs2way_rdata_sum[0], timing, 1
instance = comp, \ccs2way_rdata_sum[1]~24 , ccs2way_rdata_sum[1]~24, timing, 1
instance = comp, \ccs2way_rdata_sum[1] , ccs2way_rdata_sum[1], timing, 1
instance = comp, \ccs2way_rdata_sum[2]~26 , ccs2way_rdata_sum[2]~26, timing, 1
instance = comp, \ccs2way_rdata_sum[2] , ccs2way_rdata_sum[2], timing, 1
instance = comp, \ccs2way_rdata_sum[3]~28 , ccs2way_rdata_sum[3]~28, timing, 1
instance = comp, \ccs2way_rdata_sum[3] , ccs2way_rdata_sum[3], timing, 1
instance = comp, \ccs2way_rdata_sum[4]~30 , ccs2way_rdata_sum[4]~30, timing, 1
instance = comp, \ccs2way_rdata_sum[4] , ccs2way_rdata_sum[4], timing, 1
instance = comp, \ccs2way_rdata_sum[5]~32 , ccs2way_rdata_sum[5]~32, timing, 1
instance = comp, \ccs2way_rdata_sum[5] , ccs2way_rdata_sum[5], timing, 1
instance = comp, \ccs2way_rdata_sum[6]~34 , ccs2way_rdata_sum[6]~34, timing, 1
instance = comp, \ccs2way_rdata_sum[6] , ccs2way_rdata_sum[6], timing, 1
instance = comp, \ccs2way_rdata_sum[7]~36 , ccs2way_rdata_sum[7]~36, timing, 1
instance = comp, \ccs2way_rdata_sum[7] , ccs2way_rdata_sum[7], timing, 1
instance = comp, \ccs2way_rdata_sum[8]~38 , ccs2way_rdata_sum[8]~38, timing, 1
instance = comp, \ccs2way_rdata_sum[8] , ccs2way_rdata_sum[8], timing, 1
instance = comp, \ccs2way_rdata_sum[9]~40 , ccs2way_rdata_sum[9]~40, timing, 1
instance = comp, \ccs2way_rdata_sum[9] , ccs2way_rdata_sum[9], timing, 1
instance = comp, \ccs2way_rdata_sum[10]~42 , ccs2way_rdata_sum[10]~42, timing, 1
instance = comp, \ccs2way_rdata_sum[10] , ccs2way_rdata_sum[10], timing, 1
instance = comp, \ccs2way_rdata_sum[11]~44 , ccs2way_rdata_sum[11]~44, timing, 1
instance = comp, \ccs2way_rdata_sum[11] , ccs2way_rdata_sum[11], timing, 1
instance = comp, \ccs2way_rdata_sum[12]~46 , ccs2way_rdata_sum[12]~46, timing, 1
instance = comp, \ccs2way_rdata_sum[12] , ccs2way_rdata_sum[12], timing, 1
instance = comp, \ccs2way_rdata_sum[13]~48 , ccs2way_rdata_sum[13]~48, timing, 1
instance = comp, \ccs2way_rdata_sum[13] , ccs2way_rdata_sum[13], timing, 1
instance = comp, \ccs2way_rdata_sum[14]~50 , ccs2way_rdata_sum[14]~50, timing, 1
instance = comp, \ccs2way_rdata_sum[14] , ccs2way_rdata_sum[14], timing, 1
instance = comp, \ccs2way_rdata_sum[15]~52 , ccs2way_rdata_sum[15]~52, timing, 1
instance = comp, \ccs2way_rdata_sum[15] , ccs2way_rdata_sum[15], timing, 1
instance = comp, \ShiftRight2~7 , ShiftRight2~7, timing, 1
instance = comp, \ShiftRight2~8 , ShiftRight2~8, timing, 1
instance = comp, \ShiftRight2~9 , ShiftRight2~9, timing, 1
instance = comp, \ShiftRight2~5 , ShiftRight2~5, timing, 1
instance = comp, \ShiftRight2~4 , ShiftRight2~4, timing, 1
instance = comp, \ShiftRight2~6 , ShiftRight2~6, timing, 1
instance = comp, \ShiftRight2~10 , ShiftRight2~10, timing, 1
instance = comp, \ccs2way_mdata_sum[0]~22 , ccs2way_mdata_sum[0]~22, timing, 1
instance = comp, \ccs2way_mdata_sum[0] , ccs2way_mdata_sum[0], timing, 1
instance = comp, \ccs2way_mdata_sum[1]~24 , ccs2way_mdata_sum[1]~24, timing, 1
instance = comp, \ccs2way_mdata_sum[1] , ccs2way_mdata_sum[1], timing, 1
instance = comp, \ccs2way_mdata_sum[2]~26 , ccs2way_mdata_sum[2]~26, timing, 1
instance = comp, \ccs2way_mdata_sum[2] , ccs2way_mdata_sum[2], timing, 1
instance = comp, \ccs2way_mdata_sum[3]~28 , ccs2way_mdata_sum[3]~28, timing, 1
instance = comp, \ccs2way_mdata_sum[3] , ccs2way_mdata_sum[3], timing, 1
instance = comp, \ccs2way_mdata_sum[4]~30 , ccs2way_mdata_sum[4]~30, timing, 1
instance = comp, \ccs2way_mdata_sum[4] , ccs2way_mdata_sum[4], timing, 1
instance = comp, \ccs2way_mdata_sum[5]~32 , ccs2way_mdata_sum[5]~32, timing, 1
instance = comp, \ccs2way_mdata_sum[5] , ccs2way_mdata_sum[5], timing, 1
instance = comp, \ccs2way_mdata_sum[6]~34 , ccs2way_mdata_sum[6]~34, timing, 1
instance = comp, \ccs2way_mdata_sum[6] , ccs2way_mdata_sum[6], timing, 1
instance = comp, \ccs2way_mdata_sum[7]~36 , ccs2way_mdata_sum[7]~36, timing, 1
instance = comp, \ccs2way_mdata_sum[7] , ccs2way_mdata_sum[7], timing, 1
instance = comp, \ccs2way_mdata_sum[8]~38 , ccs2way_mdata_sum[8]~38, timing, 1
instance = comp, \ccs2way_mdata_sum[8] , ccs2way_mdata_sum[8], timing, 1
instance = comp, \ccs2way_mdata_sum[9]~40 , ccs2way_mdata_sum[9]~40, timing, 1
instance = comp, \ccs2way_mdata_sum[9] , ccs2way_mdata_sum[9], timing, 1
instance = comp, \ccs2way_mdata_sum[10]~42 , ccs2way_mdata_sum[10]~42, timing, 1
instance = comp, \ccs2way_mdata_sum[10] , ccs2way_mdata_sum[10], timing, 1
instance = comp, \ccs2way_mdata_sum[11]~44 , ccs2way_mdata_sum[11]~44, timing, 1
instance = comp, \ccs2way_mdata_sum[11] , ccs2way_mdata_sum[11], timing, 1
instance = comp, \ccs2way_mdata_sum[12]~46 , ccs2way_mdata_sum[12]~46, timing, 1
instance = comp, \ccs2way_mdata_sum[12] , ccs2way_mdata_sum[12], timing, 1
instance = comp, \ccs2way_mdata_sum[13]~48 , ccs2way_mdata_sum[13]~48, timing, 1
instance = comp, \ccs2way_mdata_sum[13] , ccs2way_mdata_sum[13], timing, 1
instance = comp, \ShiftRight8~4 , ShiftRight8~4, timing, 1
instance = comp, \ccs2way_mdata_sum[14]~50 , ccs2way_mdata_sum[14]~50, timing, 1
instance = comp, \ccs2way_mdata_sum[14] , ccs2way_mdata_sum[14], timing, 1
instance = comp, \ccs2way_mdata_sum[15]~52 , ccs2way_mdata_sum[15]~52, timing, 1
instance = comp, \ccs2way_mdata_sum[15] , ccs2way_mdata_sum[15], timing, 1
instance = comp, \ShiftRight8~3 , ShiftRight8~3, timing, 1
instance = comp, \ShiftRight8~5 , ShiftRight8~5, timing, 1
instance = comp, \ShiftRight8~1 , ShiftRight8~1, timing, 1
instance = comp, \ShiftRight8~0 , ShiftRight8~0, timing, 1
instance = comp, \ShiftRight8~2 , ShiftRight8~2, timing, 1
instance = comp, \ShiftRight8~6 , ShiftRight8~6, timing, 1
instance = comp, \ShiftRight8~7 , ShiftRight8~7, timing, 1
instance = comp, \ccs2ram_data~4 , ccs2ram_data~4, timing, 1
instance = comp, \ShiftRight8~8 , ShiftRight8~8, timing, 1
instance = comp, \ShiftRight8~9 , ShiftRight8~9, timing, 1
instance = comp, \ShiftRight8~10 , ShiftRight8~10, timing, 1
instance = comp, \ccs2ram_data~5 , ccs2ram_data~5, timing, 1
instance = comp, \ccs2ram_data~6 , ccs2ram_data~6, timing, 1
instance = comp, \ShiftRight2~0 , ShiftRight2~0, timing, 1
instance = comp, \ccs2ram_data~2 , ccs2ram_data~2, timing, 1
instance = comp, \ShiftRight2~2 , ShiftRight2~2, timing, 1
instance = comp, \ShiftRight2~1 , ShiftRight2~1, timing, 1
instance = comp, \ShiftRight2~3 , ShiftRight2~3, timing, 1
instance = comp, \ccs2ram_data~3 , ccs2ram_data~3, timing, 1
instance = comp, \ccs2ram_data~7 , ccs2ram_data~7, timing, 1
instance = comp, \ccs2ram_data[0] , ccs2ram_data[0], timing, 1
instance = comp, \ccs2ram_rdaddress[0]~0 , ccs2ram_rdaddress[0]~0, timing, 1
instance = comp, \ccs2ram_rdaddress[1]~1 , ccs2ram_rdaddress[1]~1, timing, 1
instance = comp, \ccs2ram_rdaddress[2]~2 , ccs2ram_rdaddress[2]~2, timing, 1
instance = comp, \ccs2ram_rdaddress[3]~3 , ccs2ram_rdaddress[3]~3, timing, 1
instance = comp, \ccs2ram_rdaddress[4]~4 , ccs2ram_rdaddress[4]~4, timing, 1
instance = comp, \ccs2ram_rdaddress[5]~5 , ccs2ram_rdaddress[5]~5, timing, 1
instance = comp, \ccs2ram_rdaddress[6]~6 , ccs2ram_rdaddress[6]~6, timing, 1
instance = comp, \ShiftRight8~18 , ShiftRight8~18, timing, 1
instance = comp, \ccs2ram_data~10 , ccs2ram_data~10, timing, 1
instance = comp, \ShiftRight8~20 , ShiftRight8~20, timing, 1
instance = comp, \ShiftRight8~19 , ShiftRight8~19, timing, 1
instance = comp, \ShiftRight8~21 , ShiftRight8~21, timing, 1
instance = comp, \ccs2ram_data~11 , ccs2ram_data~11, timing, 1
instance = comp, \ccs2way_mdata_sum[16]~54 , ccs2way_mdata_sum[16]~54, timing, 1
instance = comp, \ccs2way_mdata_sum[16] , ccs2way_mdata_sum[16], timing, 1
instance = comp, \ShiftRight8~14 , ShiftRight8~14, timing, 1
instance = comp, \ShiftRight8~15 , ShiftRight8~15, timing, 1
instance = comp, \ShiftRight8~16 , ShiftRight8~16, timing, 1
instance = comp, \ShiftRight8~12 , ShiftRight8~12, timing, 1
instance = comp, \ShiftRight8~11 , ShiftRight8~11, timing, 1
instance = comp, \ShiftRight8~13 , ShiftRight8~13, timing, 1
instance = comp, \ShiftRight8~17 , ShiftRight8~17, timing, 1
instance = comp, \ccs2ram_data~12 , ccs2ram_data~12, timing, 1
instance = comp, \ShiftRight2~16 , ShiftRight2~16, timing, 1
instance = comp, \ShiftRight2~15 , ShiftRight2~15, timing, 1
instance = comp, \ShiftRight2~17 , ShiftRight2~17, timing, 1
instance = comp, \ccs2way_rdata_sum[16]~54 , ccs2way_rdata_sum[16]~54, timing, 1
instance = comp, \ccs2way_rdata_sum[16] , ccs2way_rdata_sum[16], timing, 1
instance = comp, \ShiftRight2~18 , ShiftRight2~18, timing, 1
instance = comp, \ShiftRight2~19 , ShiftRight2~19, timing, 1
instance = comp, \ShiftRight2~20 , ShiftRight2~20, timing, 1
instance = comp, \ShiftRight2~21 , ShiftRight2~21, timing, 1
instance = comp, \ShiftRight2~11 , ShiftRight2~11, timing, 1
instance = comp, \ccs2ram_data~8 , ccs2ram_data~8, timing, 1
instance = comp, \ShiftRight2~13 , ShiftRight2~13, timing, 1
instance = comp, \ShiftRight2~12 , ShiftRight2~12, timing, 1
instance = comp, \ShiftRight2~14 , ShiftRight2~14, timing, 1
instance = comp, \ccs2ram_data~9 , ccs2ram_data~9, timing, 1
instance = comp, \ccs2ram_data~13 , ccs2ram_data~13, timing, 1
instance = comp, \ccs2ram_data[1] , ccs2ram_data[1], timing, 1
instance = comp, \ccs2ram_data~16 , ccs2ram_data~16, timing, 1
instance = comp, \ShiftRight8~23 , ShiftRight8~23, timing, 1
instance = comp, \ccs2way_mdata_sum[17]~56 , ccs2way_mdata_sum[17]~56, timing, 1
instance = comp, \ccs2way_mdata_sum[17] , ccs2way_mdata_sum[17], timing, 1
instance = comp, \ShiftRight8~24 , ShiftRight8~24, timing, 1
instance = comp, \ShiftRight8~25 , ShiftRight8~25, timing, 1
instance = comp, \ShiftRight8~26 , ShiftRight8~26, timing, 1
instance = comp, \ShiftRight8~22 , ShiftRight8~22, timing, 1
instance = comp, \ccs2ram_data~17 , ccs2ram_data~17, timing, 1
instance = comp, \ShiftRight2~22 , ShiftRight2~22, timing, 1
instance = comp, \ccs2ram_data~14 , ccs2ram_data~14, timing, 1
instance = comp, \ccs2way_rdata_sum[17]~56 , ccs2way_rdata_sum[17]~56, timing, 1
instance = comp, \ccs2way_rdata_sum[17] , ccs2way_rdata_sum[17], timing, 1
instance = comp, \ShiftRight2~24 , ShiftRight2~24, timing, 1
instance = comp, \ShiftRight2~25 , ShiftRight2~25, timing, 1
instance = comp, \ShiftRight2~23 , ShiftRight2~23, timing, 1
instance = comp, \ShiftRight2~26 , ShiftRight2~26, timing, 1
instance = comp, \ccs2ram_data~15 , ccs2ram_data~15, timing, 1
instance = comp, \ccs2ram_data~18 , ccs2ram_data~18, timing, 1
instance = comp, \ccs2ram_data[2] , ccs2ram_data[2], timing, 1
instance = comp, \ShiftRight2~27 , ShiftRight2~27, timing, 1
instance = comp, \ccs2ram_data~19 , ccs2ram_data~19, timing, 1
instance = comp, \ccs2way_rdata_sum[18]~58 , ccs2way_rdata_sum[18]~58, timing, 1
instance = comp, \ccs2way_rdata_sum[18] , ccs2way_rdata_sum[18], timing, 1
instance = comp, \ShiftRight2~29 , ShiftRight2~29, timing, 1
instance = comp, \ShiftRight2~30 , ShiftRight2~30, timing, 1
instance = comp, \ShiftRight2~28 , ShiftRight2~28, timing, 1
instance = comp, \ShiftRight2~31 , ShiftRight2~31, timing, 1
instance = comp, \ccs2ram_data~20 , ccs2ram_data~20, timing, 1
instance = comp, \ccs2ram_data~21 , ccs2ram_data~21, timing, 1
instance = comp, \ccs2way_mdata_sum[18]~58 , ccs2way_mdata_sum[18]~58, timing, 1
instance = comp, \ccs2way_mdata_sum[18] , ccs2way_mdata_sum[18], timing, 1
instance = comp, \ShiftRight8~29 , ShiftRight8~29, timing, 1
instance = comp, \ShiftRight8~30 , ShiftRight8~30, timing, 1
instance = comp, \ShiftRight8~28 , ShiftRight8~28, timing, 1
instance = comp, \ShiftRight8~31 , ShiftRight8~31, timing, 1
instance = comp, \ShiftRight8~27 , ShiftRight8~27, timing, 1
instance = comp, \ccs2ram_data~22 , ccs2ram_data~22, timing, 1
instance = comp, \ccs2ram_data~23 , ccs2ram_data~23, timing, 1
instance = comp, \ccs2ram_data[3] , ccs2ram_data[3], timing, 1
instance = comp, \ccs2ram_data~24 , ccs2ram_data~24, timing, 1
instance = comp, \ccs2way_rdata_sum[19]~60 , ccs2way_rdata_sum[19]~60, timing, 1
instance = comp, \ccs2way_rdata_sum[19] , ccs2way_rdata_sum[19], timing, 1
instance = comp, \ShiftRight2~32 , ShiftRight2~32, timing, 1
instance = comp, \ShiftRight2~33 , ShiftRight2~33, timing, 1
instance = comp, \ccs2ram_data~25 , ccs2ram_data~25, timing, 1
instance = comp, \ccs2ram_data~26 , ccs2ram_data~26, timing, 1
instance = comp, \ccs2way_mdata_sum[19]~60 , ccs2way_mdata_sum[19]~60, timing, 1
instance = comp, \ccs2way_mdata_sum[19] , ccs2way_mdata_sum[19], timing, 1
instance = comp, \ShiftRight8~32 , ShiftRight8~32, timing, 1
instance = comp, \ShiftRight8~33 , ShiftRight8~33, timing, 1
instance = comp, \ccs2ram_data~27 , ccs2ram_data~27, timing, 1
instance = comp, \ccs2ram_data~28 , ccs2ram_data~28, timing, 1
instance = comp, \ccs2ram_data[4] , ccs2ram_data[4], timing, 1
instance = comp, \ccs2ram_data~29 , ccs2ram_data~29, timing, 1
instance = comp, \ccs2way_rdata_sum[20]~62 , ccs2way_rdata_sum[20]~62, timing, 1
instance = comp, \ccs2way_rdata_sum[20] , ccs2way_rdata_sum[20], timing, 1
instance = comp, \ShiftRight2~34 , ShiftRight2~34, timing, 1
instance = comp, \ShiftRight2~35 , ShiftRight2~35, timing, 1
instance = comp, \ccs2ram_data~30 , ccs2ram_data~30, timing, 1
instance = comp, \ccs2ram_data~31 , ccs2ram_data~31, timing, 1
instance = comp, \ccs2way_mdata_sum[20]~62 , ccs2way_mdata_sum[20]~62, timing, 1
instance = comp, \ccs2way_mdata_sum[20] , ccs2way_mdata_sum[20], timing, 1
instance = comp, \ShiftRight8~34 , ShiftRight8~34, timing, 1
instance = comp, \ShiftRight8~35 , ShiftRight8~35, timing, 1
instance = comp, \ccs2ram_data~32 , ccs2ram_data~32, timing, 1
instance = comp, \ccs2ram_data~33 , ccs2ram_data~33, timing, 1
instance = comp, \ccs2ram_data[5] , ccs2ram_data[5], timing, 1
instance = comp, \ccs2ram_data~34 , ccs2ram_data~34, timing, 1
instance = comp, \ccs2way_rdata_sum[21]~64 , ccs2way_rdata_sum[21]~64, timing, 1
instance = comp, \ccs2way_rdata_sum[21] , ccs2way_rdata_sum[21], timing, 1
instance = comp, \ShiftRight2~36 , ShiftRight2~36, timing, 1
instance = comp, \ShiftRight2~37 , ShiftRight2~37, timing, 1
instance = comp, \ccs2ram_data~35 , ccs2ram_data~35, timing, 1
instance = comp, \ccs2ram_data~36 , ccs2ram_data~36, timing, 1
instance = comp, \ccs2way_mdata_sum[21]~64 , ccs2way_mdata_sum[21]~64, timing, 1
instance = comp, \ccs2way_mdata_sum[21] , ccs2way_mdata_sum[21], timing, 1
instance = comp, \ShiftRight8~36 , ShiftRight8~36, timing, 1
instance = comp, \ShiftRight8~37 , ShiftRight8~37, timing, 1
instance = comp, \ccs2ram_data~37 , ccs2ram_data~37, timing, 1
instance = comp, \ccs2ram_data~38 , ccs2ram_data~38, timing, 1
instance = comp, \ccs2ram_data[6] , ccs2ram_data[6], timing, 1
instance = comp, \ShiftRight8~38 , ShiftRight8~38, timing, 1
instance = comp, \ccs2ram_data~41 , ccs2ram_data~41, timing, 1
instance = comp, \ccs2ram_data~42 , ccs2ram_data~42, timing, 1
instance = comp, \ccs2ram_data~39 , ccs2ram_data~39, timing, 1
instance = comp, \ShiftRight2~38 , ShiftRight2~38, timing, 1
instance = comp, \ccs2ram_data~40 , ccs2ram_data~40, timing, 1
instance = comp, \ccs2ram_data~43 , ccs2ram_data~43, timing, 1
instance = comp, \ccs2ram_data[7] , ccs2ram_data[7], timing, 1
instance = comp, \ccs2ram_data[8]~0 , ccs2ram_data[8]~0, timing, 1
instance = comp, \ccs2ram_data~44 , ccs2ram_data~44, timing, 1
instance = comp, \ccs2ram_data~45 , ccs2ram_data~45, timing, 1
instance = comp, \ccs2ram_data[8] , ccs2ram_data[8], timing, 1
instance = comp, \ShiftRight8~39 , ShiftRight8~39, timing, 1
instance = comp, \ccs2ram_data[9]~1 , ccs2ram_data[9]~1, timing, 1
instance = comp, \ShiftRight2~39 , ShiftRight2~39, timing, 1
instance = comp, \ccs2ram_data~46 , ccs2ram_data~46, timing, 1
instance = comp, \ccs2ram_data~47 , ccs2ram_data~47, timing, 1
instance = comp, \ccs2ram_data[9] , ccs2ram_data[9], timing, 1
instance = comp, \ccs2ram_data~48 , ccs2ram_data~48, timing, 1
instance = comp, \ccs2ram_data~49 , ccs2ram_data~49, timing, 1
instance = comp, \ccs2ram_data~50 , ccs2ram_data~50, timing, 1
instance = comp, \ccs2ram_data[10] , ccs2ram_data[10], timing, 1
instance = comp, \ccs2ram_data~51 , ccs2ram_data~51, timing, 1
instance = comp, \ccs2ram_data~52 , ccs2ram_data~52, timing, 1
instance = comp, \ccs2ram_data~53 , ccs2ram_data~53, timing, 1
instance = comp, \ccs2ram_data[11] , ccs2ram_data[11], timing, 1
instance = comp, \ccs2_ram|altsyncram_component|auto_generated|ram_block1a0 , ccs2_ram|altsyncram_component|auto_generated|ram_block1a0, timing, 1
instance = comp, \rx_buf_reg[0]~52 , rx_buf_reg[0]~52, timing, 1
instance = comp, \rx_buf_reg[0]~54 , rx_buf_reg[0]~54, timing, 1
instance = comp, \LessThan26~1 , LessThan26~1, timing, 1
instance = comp, \Add26~0 , Add26~0, timing, 1
instance = comp, \Add26~2 , Add26~2, timing, 1
instance = comp, \Add26~4 , Add26~4, timing, 1
instance = comp, \Add26~6 , Add26~6, timing, 1
instance = comp, \Add26~8 , Add26~8, timing, 1
instance = comp, \Add26~10 , Add26~10, timing, 1
instance = comp, \Add26~12 , Add26~12, timing, 1
instance = comp, \Add26~14 , Add26~14, timing, 1
instance = comp, \ccs4_ram|altsyncram_component|auto_generated|ram_block1a0~0 , ccs4_ram|altsyncram_component|auto_generated|ram_block1a0~0, timing, 1
instance = comp, \ccs4ram_rden~0 , ccs4ram_rden~0, timing, 1
instance = comp, \ccs4_ram|altsyncram_component|auto_generated|rden_b_store , ccs4_ram|altsyncram_component|auto_generated|rden_b_store, timing, 1
instance = comp, \opp_pwlmt_reg[6]~3 , opp_pwlmt_reg[6]~3, timing, 1
instance = comp, \ccs4ram_rdaddress[0]~0 , ccs4ram_rdaddress[0]~0, timing, 1
instance = comp, \ccs4_ram|altsyncram_component|auto_generated|ram_block1a0~1 , ccs4_ram|altsyncram_component|auto_generated|ram_block1a0~1, timing, 1
instance = comp, \ccs4way_rdata_sum[0]~22 , ccs4way_rdata_sum[0]~22, timing, 1
instance = comp, \ccs4way_rdata_sum[0] , ccs4way_rdata_sum[0], timing, 1
instance = comp, \ccs4way_rdata_sum[1]~24 , ccs4way_rdata_sum[1]~24, timing, 1
instance = comp, \ccs4way_rdata_sum[1] , ccs4way_rdata_sum[1], timing, 1
instance = comp, \ccs4way_rdata_sum[2]~26 , ccs4way_rdata_sum[2]~26, timing, 1
instance = comp, \ccs4way_rdata_sum[2] , ccs4way_rdata_sum[2], timing, 1
instance = comp, \ccs4way_rdata_sum[3]~28 , ccs4way_rdata_sum[3]~28, timing, 1
instance = comp, \ccs4way_rdata_sum[3] , ccs4way_rdata_sum[3], timing, 1
instance = comp, \ccs4way_rdata_sum[4]~30 , ccs4way_rdata_sum[4]~30, timing, 1
instance = comp, \ccs4way_rdata_sum[4] , ccs4way_rdata_sum[4], timing, 1
instance = comp, \ccs4way_rdata_sum[5]~32 , ccs4way_rdata_sum[5]~32, timing, 1
instance = comp, \ccs4way_rdata_sum[5] , ccs4way_rdata_sum[5], timing, 1
instance = comp, \ccs4way_rdata_sum[6]~34 , ccs4way_rdata_sum[6]~34, timing, 1
instance = comp, \ccs4way_rdata_sum[6] , ccs4way_rdata_sum[6], timing, 1
instance = comp, \ccs4way_rdata_sum[7]~36 , ccs4way_rdata_sum[7]~36, timing, 1
instance = comp, \ccs4way_rdata_sum[7] , ccs4way_rdata_sum[7], timing, 1
instance = comp, \ccs4way_rdata_sum[8]~38 , ccs4way_rdata_sum[8]~38, timing, 1
instance = comp, \ccs4way_rdata_sum[8] , ccs4way_rdata_sum[8], timing, 1
instance = comp, \ccs4way_rdata_sum[9]~40 , ccs4way_rdata_sum[9]~40, timing, 1
instance = comp, \ccs4way_rdata_sum[9] , ccs4way_rdata_sum[9], timing, 1
instance = comp, \ccs4way_rdata_sum[10]~42 , ccs4way_rdata_sum[10]~42, timing, 1
instance = comp, \ccs4way_rdata_sum[10] , ccs4way_rdata_sum[10], timing, 1
instance = comp, \ccs4way_rdata_sum[11]~44 , ccs4way_rdata_sum[11]~44, timing, 1
instance = comp, \ccs4way_rdata_sum[11] , ccs4way_rdata_sum[11], timing, 1
instance = comp, \ccs4way_rdata_sum[12]~46 , ccs4way_rdata_sum[12]~46, timing, 1
instance = comp, \ccs4way_rdata_sum[12] , ccs4way_rdata_sum[12], timing, 1
instance = comp, \ccs4way_rdata_sum[13]~48 , ccs4way_rdata_sum[13]~48, timing, 1
instance = comp, \ccs4way_rdata_sum[13] , ccs4way_rdata_sum[13], timing, 1
instance = comp, \ShiftRight4~8 , ShiftRight4~8, timing, 1
instance = comp, \ccs4way_rdata_sum[14]~50 , ccs4way_rdata_sum[14]~50, timing, 1
instance = comp, \ccs4way_rdata_sum[14] , ccs4way_rdata_sum[14], timing, 1
instance = comp, \ccs4way_rdata_sum[15]~52 , ccs4way_rdata_sum[15]~52, timing, 1
instance = comp, \ccs4way_rdata_sum[15] , ccs4way_rdata_sum[15], timing, 1
instance = comp, \ShiftRight4~7 , ShiftRight4~7, timing, 1
instance = comp, \ShiftRight4~9 , ShiftRight4~9, timing, 1
instance = comp, \ShiftRight4~5 , ShiftRight4~5, timing, 1
instance = comp, \ShiftRight4~4 , ShiftRight4~4, timing, 1
instance = comp, \ShiftRight4~6 , ShiftRight4~6, timing, 1
instance = comp, \ShiftRight4~10 , ShiftRight4~10, timing, 1
instance = comp, \ShiftRight4~1 , ShiftRight4~1, timing, 1
instance = comp, \ShiftRight4~2 , ShiftRight4~2, timing, 1
instance = comp, \ShiftRight4~3 , ShiftRight4~3, timing, 1
instance = comp, \ShiftRight4~0 , ShiftRight4~0, timing, 1
instance = comp, \ccs4ram_data~3 , ccs4ram_data~3, timing, 1
instance = comp, \ccs4ram_data~4 , ccs4ram_data~4, timing, 1
instance = comp, \ccs4way_mdata_sum[0]~22 , ccs4way_mdata_sum[0]~22, timing, 1
instance = comp, \ccs4way_mdata_sum[0] , ccs4way_mdata_sum[0], timing, 1
instance = comp, \ccs4way_mdata_sum[1]~24 , ccs4way_mdata_sum[1]~24, timing, 1
instance = comp, \ccs4way_mdata_sum[1] , ccs4way_mdata_sum[1], timing, 1
instance = comp, \ccs4way_mdata_sum[2]~26 , ccs4way_mdata_sum[2]~26, timing, 1
instance = comp, \ccs4way_mdata_sum[2] , ccs4way_mdata_sum[2], timing, 1
instance = comp, \ccs4way_mdata_sum[3]~28 , ccs4way_mdata_sum[3]~28, timing, 1
instance = comp, \ccs4way_mdata_sum[3] , ccs4way_mdata_sum[3], timing, 1
instance = comp, \ccs4way_mdata_sum[4]~30 , ccs4way_mdata_sum[4]~30, timing, 1
instance = comp, \ccs4way_mdata_sum[4] , ccs4way_mdata_sum[4], timing, 1
instance = comp, \ccs4way_mdata_sum[5]~32 , ccs4way_mdata_sum[5]~32, timing, 1
instance = comp, \ccs4way_mdata_sum[5] , ccs4way_mdata_sum[5], timing, 1
instance = comp, \ccs4way_mdata_sum[6]~34 , ccs4way_mdata_sum[6]~34, timing, 1
instance = comp, \ccs4way_mdata_sum[6] , ccs4way_mdata_sum[6], timing, 1
instance = comp, \ccs4way_mdata_sum[7]~36 , ccs4way_mdata_sum[7]~36, timing, 1
instance = comp, \ccs4way_mdata_sum[7] , ccs4way_mdata_sum[7], timing, 1
instance = comp, \ccs4way_mdata_sum[8]~38 , ccs4way_mdata_sum[8]~38, timing, 1
instance = comp, \ccs4way_mdata_sum[8] , ccs4way_mdata_sum[8], timing, 1
instance = comp, \ccs4way_mdata_sum[9]~40 , ccs4way_mdata_sum[9]~40, timing, 1
instance = comp, \ccs4way_mdata_sum[9] , ccs4way_mdata_sum[9], timing, 1
instance = comp, \ccs4way_mdata_sum[10]~42 , ccs4way_mdata_sum[10]~42, timing, 1
instance = comp, \ccs4way_mdata_sum[10] , ccs4way_mdata_sum[10], timing, 1
instance = comp, \ccs4way_mdata_sum[11]~44 , ccs4way_mdata_sum[11]~44, timing, 1
instance = comp, \ccs4way_mdata_sum[11] , ccs4way_mdata_sum[11], timing, 1
instance = comp, \ccs4way_mdata_sum[12]~46 , ccs4way_mdata_sum[12]~46, timing, 1
instance = comp, \ccs4way_mdata_sum[12] , ccs4way_mdata_sum[12], timing, 1
instance = comp, \ccs4way_mdata_sum[13]~48 , ccs4way_mdata_sum[13]~48, timing, 1
instance = comp, \ccs4way_mdata_sum[13] , ccs4way_mdata_sum[13], timing, 1
instance = comp, \ShiftRight10~4 , ShiftRight10~4, timing, 1
instance = comp, \ccs4way_mdata_sum[14]~50 , ccs4way_mdata_sum[14]~50, timing, 1
instance = comp, \ccs4way_mdata_sum[14] , ccs4way_mdata_sum[14], timing, 1
instance = comp, \ccs4way_mdata_sum[15]~52 , ccs4way_mdata_sum[15]~52, timing, 1
instance = comp, \ccs4way_mdata_sum[15] , ccs4way_mdata_sum[15], timing, 1
instance = comp, \ShiftRight10~3 , ShiftRight10~3, timing, 1
instance = comp, \ShiftRight10~5 , ShiftRight10~5, timing, 1
instance = comp, \ShiftRight10~1 , ShiftRight10~1, timing, 1
instance = comp, \ShiftRight10~0 , ShiftRight10~0, timing, 1
instance = comp, \ShiftRight10~2 , ShiftRight10~2, timing, 1
instance = comp, \ShiftRight10~6 , ShiftRight10~6, timing, 1
instance = comp, \ccs4ram_data~5 , ccs4ram_data~5, timing, 1
instance = comp, \ShiftRight10~7 , ShiftRight10~7, timing, 1
instance = comp, \ShiftRight10~9 , ShiftRight10~9, timing, 1
instance = comp, \ShiftRight10~8 , ShiftRight10~8, timing, 1
instance = comp, \ShiftRight10~10 , ShiftRight10~10, timing, 1
instance = comp, \ccs4ram_data~6 , ccs4ram_data~6, timing, 1
instance = comp, \ccs4ram_data~7 , ccs4ram_data~7, timing, 1
instance = comp, \ccs4ram_data~8 , ccs4ram_data~8, timing, 1
instance = comp, \ccs4ram_data[0] , ccs4ram_data[0], timing, 1
instance = comp, \ccs4ram_rdaddress[0]~1 , ccs4ram_rdaddress[0]~1, timing, 1
instance = comp, \ccs4ram_rdaddress[1]~2 , ccs4ram_rdaddress[1]~2, timing, 1
instance = comp, \ccs4ram_rdaddress[2]~3 , ccs4ram_rdaddress[2]~3, timing, 1
instance = comp, \ccs4ram_rdaddress[3]~4 , ccs4ram_rdaddress[3]~4, timing, 1
instance = comp, \ccs4ram_rdaddress[4]~5 , ccs4ram_rdaddress[4]~5, timing, 1
instance = comp, \ccs4ram_rdaddress[5]~6 , ccs4ram_rdaddress[5]~6, timing, 1
instance = comp, \ccs4ram_rdaddress[6]~7 , ccs4ram_rdaddress[6]~7, timing, 1
instance = comp, \ccs4way_rdata_sum[16]~54 , ccs4way_rdata_sum[16]~54, timing, 1
instance = comp, \ccs4way_rdata_sum[16] , ccs4way_rdata_sum[16], timing, 1
instance = comp, \ShiftRight4~18 , ShiftRight4~18, timing, 1
instance = comp, \ShiftRight4~19 , ShiftRight4~19, timing, 1
instance = comp, \ShiftRight4~20 , ShiftRight4~20, timing, 1
instance = comp, \ShiftRight4~16 , ShiftRight4~16, timing, 1
instance = comp, \ShiftRight4~15 , ShiftRight4~15, timing, 1
instance = comp, \ShiftRight4~17 , ShiftRight4~17, timing, 1
instance = comp, \ShiftRight4~21 , ShiftRight4~21, timing, 1
instance = comp, \ccs4way_mdata_sum[16]~54 , ccs4way_mdata_sum[16]~54, timing, 1
instance = comp, \ccs4way_mdata_sum[16] , ccs4way_mdata_sum[16], timing, 1
instance = comp, \ShiftRight10~14 , ShiftRight10~14, timing, 1
instance = comp, \ShiftRight10~15 , ShiftRight10~15, timing, 1
instance = comp, \ShiftRight10~16 , ShiftRight10~16, timing, 1
instance = comp, \ShiftRight10~11 , ShiftRight10~11, timing, 1
instance = comp, \ShiftRight10~12 , ShiftRight10~12, timing, 1
instance = comp, \ShiftRight10~13 , ShiftRight10~13, timing, 1
instance = comp, \ShiftRight10~17 , ShiftRight10~17, timing, 1
instance = comp, \ccs4ram_data~11 , ccs4ram_data~11, timing, 1
instance = comp, \ShiftRight10~18 , ShiftRight10~18, timing, 1
instance = comp, \ShiftRight10~20 , ShiftRight10~20, timing, 1
instance = comp, \ShiftRight10~19 , ShiftRight10~19, timing, 1
instance = comp, \ShiftRight10~21 , ShiftRight10~21, timing, 1
instance = comp, \ccs4ram_data~12 , ccs4ram_data~12, timing, 1
instance = comp, \ccs4ram_data~13 , ccs4ram_data~13, timing, 1
instance = comp, \ShiftRight4~11 , ShiftRight4~11, timing, 1
instance = comp, \ccs4ram_data~9 , ccs4ram_data~9, timing, 1
instance = comp, \ShiftRight4~13 , ShiftRight4~13, timing, 1
instance = comp, \ShiftRight4~12 , ShiftRight4~12, timing, 1
instance = comp, \ShiftRight4~14 , ShiftRight4~14, timing, 1
instance = comp, \ccs4ram_data~10 , ccs4ram_data~10, timing, 1
instance = comp, \ccs4ram_data~14 , ccs4ram_data~14, timing, 1
instance = comp, \ccs4ram_data[1] , ccs4ram_data[1], timing, 1
instance = comp, \ShiftRight10~23 , ShiftRight10~23, timing, 1
instance = comp, \ccs4way_mdata_sum[17]~56 , ccs4way_mdata_sum[17]~56, timing, 1
instance = comp, \ccs4way_mdata_sum[17] , ccs4way_mdata_sum[17], timing, 1
instance = comp, \ShiftRight10~24 , ShiftRight10~24, timing, 1
instance = comp, \ShiftRight10~25 , ShiftRight10~25, timing, 1
instance = comp, \ShiftRight10~26 , ShiftRight10~26, timing, 1
instance = comp, \ccs4ram_data~17 , ccs4ram_data~17, timing, 1
instance = comp, \ShiftRight10~22 , ShiftRight10~22, timing, 1
instance = comp, \ccs4ram_data~18 , ccs4ram_data~18, timing, 1
instance = comp, \ShiftRight4~22 , ShiftRight4~22, timing, 1
instance = comp, \ccs4ram_data~15 , ccs4ram_data~15, timing, 1
instance = comp, \ccs4way_rdata_sum[17]~56 , ccs4way_rdata_sum[17]~56, timing, 1
instance = comp, \ccs4way_rdata_sum[17] , ccs4way_rdata_sum[17], timing, 1
instance = comp, \ShiftRight4~24 , ShiftRight4~24, timing, 1
instance = comp, \ShiftRight4~25 , ShiftRight4~25, timing, 1
instance = comp, \ShiftRight4~23 , ShiftRight4~23, timing, 1
instance = comp, \ShiftRight4~26 , ShiftRight4~26, timing, 1
instance = comp, \ccs4ram_data~16 , ccs4ram_data~16, timing, 1
instance = comp, \ccs4ram_data~19 , ccs4ram_data~19, timing, 1
instance = comp, \ccs4ram_data[2] , ccs4ram_data[2], timing, 1
instance = comp, \ShiftRight10~27 , ShiftRight10~27, timing, 1
instance = comp, \ccs4way_mdata_sum[18]~58 , ccs4way_mdata_sum[18]~58, timing, 1
instance = comp, \ccs4way_mdata_sum[18] , ccs4way_mdata_sum[18], timing, 1
instance = comp, \ShiftRight10~29 , ShiftRight10~29, timing, 1
instance = comp, \ShiftRight10~30 , ShiftRight10~30, timing, 1
instance = comp, \ShiftRight10~28 , ShiftRight10~28, timing, 1
instance = comp, \ShiftRight10~31 , ShiftRight10~31, timing, 1
instance = comp, \ccs4ram_data~22 , ccs4ram_data~22, timing, 1
instance = comp, \ccs4ram_data~23 , ccs4ram_data~23, timing, 1
instance = comp, \ccs4way_rdata_sum[18]~58 , ccs4way_rdata_sum[18]~58, timing, 1
instance = comp, \ccs4way_rdata_sum[18] , ccs4way_rdata_sum[18], timing, 1
instance = comp, \ShiftRight4~29 , ShiftRight4~29, timing, 1
instance = comp, \ShiftRight4~30 , ShiftRight4~30, timing, 1
instance = comp, \ShiftRight4~28 , ShiftRight4~28, timing, 1
instance = comp, \ShiftRight4~31 , ShiftRight4~31, timing, 1
instance = comp, \ShiftRight4~27 , ShiftRight4~27, timing, 1
instance = comp, \ccs4ram_data~20 , ccs4ram_data~20, timing, 1
instance = comp, \ccs4ram_data~21 , ccs4ram_data~21, timing, 1
instance = comp, \ccs4ram_data~24 , ccs4ram_data~24, timing, 1
instance = comp, \ccs4ram_data[3] , ccs4ram_data[3], timing, 1
instance = comp, \ccs4way_mdata_sum[19]~60 , ccs4way_mdata_sum[19]~60, timing, 1
instance = comp, \ccs4way_mdata_sum[19] , ccs4way_mdata_sum[19], timing, 1
instance = comp, \ShiftRight10~32 , ShiftRight10~32, timing, 1
instance = comp, \ShiftRight10~33 , ShiftRight10~33, timing, 1
instance = comp, \ccs4ram_data~27 , ccs4ram_data~27, timing, 1
instance = comp, \ccs4ram_data~28 , ccs4ram_data~28, timing, 1
instance = comp, \ccs4way_rdata_sum[19]~60 , ccs4way_rdata_sum[19]~60, timing, 1
instance = comp, \ccs4way_rdata_sum[19] , ccs4way_rdata_sum[19], timing, 1
instance = comp, \ShiftRight4~32 , ShiftRight4~32, timing, 1
instance = comp, \ShiftRight4~33 , ShiftRight4~33, timing, 1
instance = comp, \ccs4ram_data~25 , ccs4ram_data~25, timing, 1
instance = comp, \ccs4ram_data~26 , ccs4ram_data~26, timing, 1
instance = comp, \ccs4ram_data~29 , ccs4ram_data~29, timing, 1
instance = comp, \ccs4ram_data[4] , ccs4ram_data[4], timing, 1
instance = comp, \ccs4ram_data~32 , ccs4ram_data~32, timing, 1
instance = comp, \ccs4way_mdata_sum[20]~62 , ccs4way_mdata_sum[20]~62, timing, 1
instance = comp, \ccs4way_mdata_sum[20] , ccs4way_mdata_sum[20], timing, 1
instance = comp, \ShiftRight10~34 , ShiftRight10~34, timing, 1
instance = comp, \ShiftRight10~35 , ShiftRight10~35, timing, 1
instance = comp, \ccs4ram_data~33 , ccs4ram_data~33, timing, 1
instance = comp, \ccs4ram_data~30 , ccs4ram_data~30, timing, 1
instance = comp, \ccs4way_rdata_sum[20]~62 , ccs4way_rdata_sum[20]~62, timing, 1
instance = comp, \ccs4way_rdata_sum[20] , ccs4way_rdata_sum[20], timing, 1
instance = comp, \ShiftRight4~34 , ShiftRight4~34, timing, 1
instance = comp, \ShiftRight4~35 , ShiftRight4~35, timing, 1
instance = comp, \ccs4ram_data~31 , ccs4ram_data~31, timing, 1
instance = comp, \ccs4ram_data~34 , ccs4ram_data~34, timing, 1
instance = comp, \ccs4ram_data[5] , ccs4ram_data[5], timing, 1
instance = comp, \ccs4way_mdata_sum[21]~64 , ccs4way_mdata_sum[21]~64, timing, 1
instance = comp, \ccs4way_mdata_sum[21] , ccs4way_mdata_sum[21], timing, 1
instance = comp, \ShiftRight10~36 , ShiftRight10~36, timing, 1
instance = comp, \ShiftRight10~37 , ShiftRight10~37, timing, 1
instance = comp, \ccs4ram_data~37 , ccs4ram_data~37, timing, 1
instance = comp, \ccs4ram_data~38 , ccs4ram_data~38, timing, 1
instance = comp, \ccs4way_rdata_sum[21]~64 , ccs4way_rdata_sum[21]~64, timing, 1
instance = comp, \ccs4way_rdata_sum[21] , ccs4way_rdata_sum[21], timing, 1
instance = comp, \ShiftRight4~36 , ShiftRight4~36, timing, 1
instance = comp, \ShiftRight4~37 , ShiftRight4~37, timing, 1
instance = comp, \ccs4ram_data~35 , ccs4ram_data~35, timing, 1
instance = comp, \ccs4ram_data~36 , ccs4ram_data~36, timing, 1
instance = comp, \ccs4ram_data~39 , ccs4ram_data~39, timing, 1
instance = comp, \ccs4ram_data[6] , ccs4ram_data[6], timing, 1
instance = comp, \ccs4ram_data~40 , ccs4ram_data~40, timing, 1
instance = comp, \ShiftRight4~38 , ShiftRight4~38, timing, 1
instance = comp, \ccs4ram_data~41 , ccs4ram_data~41, timing, 1
instance = comp, \ShiftRight10~38 , ShiftRight10~38, timing, 1
instance = comp, \ccs4ram_data~42 , ccs4ram_data~42, timing, 1
instance = comp, \ccs4ram_data~43 , ccs4ram_data~43, timing, 1
instance = comp, \ccs4ram_data~44 , ccs4ram_data~44, timing, 1
instance = comp, \ccs4ram_data[7] , ccs4ram_data[7], timing, 1
instance = comp, \ccs4ram_data[8]~0 , ccs4ram_data[8]~0, timing, 1
instance = comp, \ccs4ram_data~45 , ccs4ram_data~45, timing, 1
instance = comp, \ccs4ram_data~46 , ccs4ram_data~46, timing, 1
instance = comp, \ccs4ram_data[8] , ccs4ram_data[8], timing, 1
instance = comp, \ShiftRight10~39 , ShiftRight10~39, timing, 1
instance = comp, \ccs4ram_data[9]~1 , ccs4ram_data[9]~1, timing, 1
instance = comp, \ShiftRight4~39 , ShiftRight4~39, timing, 1
instance = comp, \ccs4ram_data~47 , ccs4ram_data~47, timing, 1
instance = comp, \ccs4ram_data~48 , ccs4ram_data~48, timing, 1
instance = comp, \ccs4ram_data[9] , ccs4ram_data[9], timing, 1
instance = comp, \ccs4ram_data~49 , ccs4ram_data~49, timing, 1
instance = comp, \ccs4ram_data~50 , ccs4ram_data~50, timing, 1
instance = comp, \ccs4ram_data~51 , ccs4ram_data~51, timing, 1
instance = comp, \ccs4ram_data[10] , ccs4ram_data[10], timing, 1
instance = comp, \ccs4ram_data~52 , ccs4ram_data~52, timing, 1
instance = comp, \ccs4ram_data~53 , ccs4ram_data~53, timing, 1
instance = comp, \ccs4ram_data~54 , ccs4ram_data~54, timing, 1
instance = comp, \ccs4ram_data[11] , ccs4ram_data[11], timing, 1
instance = comp, \ccs4_ram|altsyncram_component|auto_generated|ram_block1a0 , ccs4_ram|altsyncram_component|auto_generated|ram_block1a0, timing, 1
instance = comp, \LessThan28~0 , LessThan28~0, timing, 1
instance = comp, \rx_buf_reg[3]~56 , rx_buf_reg[3]~56, timing, 1
instance = comp, \LessThan28~1 , LessThan28~1, timing, 1
instance = comp, \oppintegram_rden~0 , oppintegram_rden~0, timing, 1
instance = comp, \Add27~0 , Add27~0, timing, 1
instance = comp, \Add27~2 , Add27~2, timing, 1
instance = comp, \Add27~4 , Add27~4, timing, 1
instance = comp, \Add27~6 , Add27~6, timing, 1
instance = comp, \Add27~8 , Add27~8, timing, 1
instance = comp, \Add27~10 , Add27~10, timing, 1
instance = comp, \ccs5ram_rden~0 , ccs5ram_rden~0, timing, 1
instance = comp, \oppbakram_rden~0 , oppbakram_rden~0, timing, 1
instance = comp, \oppbakram_rden~1 , oppbakram_rden~1, timing, 1
instance = comp, \Add28~0 , Add28~0, timing, 1
instance = comp, \Add28~2 , Add28~2, timing, 1
instance = comp, \Add28~4 , Add28~4, timing, 1
instance = comp, \Add28~6 , Add28~6, timing, 1
instance = comp, \Add28~8 , Add28~8, timing, 1
instance = comp, \Add28~10 , Add28~10, timing, 1
instance = comp, \Add28~12 , Add28~12, timing, 1
instance = comp, \Add28~14 , Add28~14, timing, 1
instance = comp, \ccs6ram_rden~0 , ccs6ram_rden~0, timing, 1
instance = comp, \LessThan31~1 , LessThan31~1, timing, 1
instance = comp, \Add30~0 , Add30~0, timing, 1
instance = comp, \Add30~2 , Add30~2, timing, 1
instance = comp, \Add30~4 , Add30~4, timing, 1
instance = comp, \Add30~6 , Add30~6, timing, 1
instance = comp, \Add30~8 , Add30~8, timing, 1
instance = comp, \Add30~10 , Add30~10, timing, 1
instance = comp, \Add30~12 , Add30~12, timing, 1
instance = comp, \Add30~14 , Add30~14, timing, 1
instance = comp, \LessThan31~0 , LessThan31~0, timing, 1
instance = comp, \oppintegram_rden~1 , oppintegram_rden~1, timing, 1
instance = comp, \oppinteg_ram|altsyncram_component|auto_generated|rden_b_store , oppinteg_ram|altsyncram_component|auto_generated|rden_b_store, timing, 1
instance = comp, \oppinteg_ram|altsyncram_component|auto_generated|ram_block1a0~0 , oppinteg_ram|altsyncram_component|auto_generated|ram_block1a0~0, timing, 1
instance = comp, \oppintegram_rdaddress[0]~0 , oppintegram_rdaddress[0]~0, timing, 1
instance = comp, \oppintegram_rdaddress[1]~1 , oppintegram_rdaddress[1]~1, timing, 1
instance = comp, \oppintegram_rdaddress[2]~2 , oppintegram_rdaddress[2]~2, timing, 1
instance = comp, \oppintegram_rdaddress[3]~3 , oppintegram_rdaddress[3]~3, timing, 1
instance = comp, \oppintegram_rdaddress[4]~4 , oppintegram_rdaddress[4]~4, timing, 1
instance = comp, \oppintegram_rdaddress[5]~5 , oppintegram_rdaddress[5]~5, timing, 1
instance = comp, \oppintegram_rdaddress[6]~6 , oppintegram_rdaddress[6]~6, timing, 1
instance = comp, \oppinteg_ram|altsyncram_component|auto_generated|ram_block1a0 , oppinteg_ram|altsyncram_component|auto_generated|ram_block1a0, timing, 1
instance = comp, \Add29~0 , Add29~0, timing, 1
instance = comp, \Add29~2 , Add29~2, timing, 1
instance = comp, \Add29~4 , Add29~4, timing, 1
instance = comp, \Add29~6 , Add29~6, timing, 1
instance = comp, \Add29~8 , Add29~8, timing, 1
instance = comp, \Add29~10 , Add29~10, timing, 1
instance = comp, \Add29~12 , Add29~12, timing, 1
instance = comp, \oppbakram_rden~2 , oppbakram_rden~2, timing, 1
instance = comp, \oppbakram_rden~3 , oppbakram_rden~3, timing, 1
instance = comp, \oppbak_ram|altsyncram_component|auto_generated|rden_b_store , oppbak_ram|altsyncram_component|auto_generated|rden_b_store, timing, 1
instance = comp, \oppbak_ram|altsyncram_component|auto_generated|ram_block1a0~0 , oppbak_ram|altsyncram_component|auto_generated|ram_block1a0~0, timing, 1
instance = comp, \oppway_data0_sum[0]~24 , oppway_data0_sum[0]~24, timing, 1
instance = comp, \oppway_data0_sum[16]~46 , oppway_data0_sum[16]~46, timing, 1
instance = comp, \oppway_data0_sum[16]~69 , oppway_data0_sum[16]~69, timing, 1
instance = comp, \oppway_data0_sum[0] , oppway_data0_sum[0], timing, 1
instance = comp, \oppway_data0_sum[1]~26 , oppway_data0_sum[1]~26, timing, 1
instance = comp, \oppway_data0_sum[1] , oppway_data0_sum[1], timing, 1
instance = comp, \oppway_data0_sum[2]~28 , oppway_data0_sum[2]~28, timing, 1
instance = comp, \oppway_data0_sum[2] , oppway_data0_sum[2], timing, 1
instance = comp, \oppway_data0_sum[3]~30 , oppway_data0_sum[3]~30, timing, 1
instance = comp, \oppway_data0_sum[3] , oppway_data0_sum[3], timing, 1
instance = comp, \oppway_data0_sum[4]~32 , oppway_data0_sum[4]~32, timing, 1
instance = comp, \oppway_data0_sum[4] , oppway_data0_sum[4], timing, 1
instance = comp, \oppway_data0_sum[5]~34 , oppway_data0_sum[5]~34, timing, 1
instance = comp, \oppway_data0_sum[5] , oppway_data0_sum[5], timing, 1
instance = comp, \oppway_data0_sum[6]~36 , oppway_data0_sum[6]~36, timing, 1
instance = comp, \oppway_data0_sum[6] , oppway_data0_sum[6], timing, 1
instance = comp, \oppway_data0_sum[7]~38 , oppway_data0_sum[7]~38, timing, 1
instance = comp, \oppway_data0_sum[7] , oppway_data0_sum[7], timing, 1
instance = comp, \oppway_data0_sum[8]~40 , oppway_data0_sum[8]~40, timing, 1
instance = comp, \oppway_data0_sum[8] , oppway_data0_sum[8], timing, 1
instance = comp, \oppway_data0_sum[9]~42 , oppway_data0_sum[9]~42, timing, 1
instance = comp, \oppway_data0_sum[9] , oppway_data0_sum[9], timing, 1
instance = comp, \ShiftRight13~1 , ShiftRight13~1, timing, 1
instance = comp, \oppway_data0_sum[10]~44 , oppway_data0_sum[10]~44, timing, 1
instance = comp, \oppway_data0_sum[10] , oppway_data0_sum[10], timing, 1
instance = comp, \oppway_data0_sum[11]~47 , oppway_data0_sum[11]~47, timing, 1
instance = comp, \oppway_data0_sum[11] , oppway_data0_sum[11], timing, 1
instance = comp, \ShiftRight13~0 , ShiftRight13~0, timing, 1
instance = comp, \ShiftRight13~2 , ShiftRight13~2, timing, 1
instance = comp, \oppway_data0_sum[12]~49 , oppway_data0_sum[12]~49, timing, 1
instance = comp, \oppway_data0_sum[12] , oppway_data0_sum[12], timing, 1
instance = comp, \oppway_data0_sum[13]~51 , oppway_data0_sum[13]~51, timing, 1
instance = comp, \oppway_data0_sum[13] , oppway_data0_sum[13], timing, 1
instance = comp, \ShiftRight13~4 , ShiftRight13~4, timing, 1
instance = comp, \oppway_data0_sum[14]~53 , oppway_data0_sum[14]~53, timing, 1
instance = comp, \oppway_data0_sum[14] , oppway_data0_sum[14], timing, 1
instance = comp, \oppway_data0_sum[15]~55 , oppway_data0_sum[15]~55, timing, 1
instance = comp, \oppway_data0_sum[15] , oppway_data0_sum[15], timing, 1
instance = comp, \ShiftRight13~3 , ShiftRight13~3, timing, 1
instance = comp, \ShiftRight13~5 , ShiftRight13~5, timing, 1
instance = comp, \Add31~0 , Add31~0, timing, 1
instance = comp, \oppbakram_data[0]~0 , oppbakram_data[0]~0, timing, 1
instance = comp, \oppbakram_data[0]~11 , oppbakram_data[0]~11, timing, 1
instance = comp, \oppbakram_data[0]~10 , oppbakram_data[0]~10, timing, 1
instance = comp, \oppbakram_data~12 , oppbakram_data~12, timing, 1
instance = comp, \ShiftRight13~8 , ShiftRight13~8, timing, 1
instance = comp, \ShiftRight13~7 , ShiftRight13~7, timing, 1
instance = comp, \ShiftRight13~9 , ShiftRight13~9, timing, 1
instance = comp, \ShiftRight13~6 , ShiftRight13~6, timing, 1
instance = comp, \oppbakram_data~13 , oppbakram_data~13, timing, 1
instance = comp, \Add31~1 , Add31~1, timing, 1
instance = comp, \oppbakram_data[0] , oppbakram_data[0], timing, 1
instance = comp, \always34~2 , always34~2, timing, 1
instance = comp, \oppbakram_rdaddress[1]~0 , oppbakram_rdaddress[1]~0, timing, 1
instance = comp, \oppbakram_rdaddress[0]~1 , oppbakram_rdaddress[0]~1, timing, 1
instance = comp, \oppbakram_rdaddress[1]~2 , oppbakram_rdaddress[1]~2, timing, 1
instance = comp, \oppbakram_rdaddress[2]~3 , oppbakram_rdaddress[2]~3, timing, 1
instance = comp, \oppbakram_rdaddress[3]~4 , oppbakram_rdaddress[3]~4, timing, 1
instance = comp, \oppbakram_rdaddress[4]~5 , oppbakram_rdaddress[4]~5, timing, 1
instance = comp, \oppbakram_rdaddress[5]~6 , oppbakram_rdaddress[5]~6, timing, 1
instance = comp, \oppbakram_rdaddress[6]~7 , oppbakram_rdaddress[6]~7, timing, 1
instance = comp, \ShiftRight13~11 , ShiftRight13~11, timing, 1
instance = comp, \ShiftRight13~10 , ShiftRight13~10, timing, 1
instance = comp, \ShiftRight13~12 , ShiftRight13~12, timing, 1
instance = comp, \ShiftRight13~14 , ShiftRight13~14, timing, 1
instance = comp, \oppway_data0_sum[16]~57 , oppway_data0_sum[16]~57, timing, 1
instance = comp, \oppway_data0_sum[16] , oppway_data0_sum[16], timing, 1
instance = comp, \ShiftRight13~13 , ShiftRight13~13, timing, 1
instance = comp, \ShiftRight13~15 , ShiftRight13~15, timing, 1
instance = comp, \oppbakram_data[1]~1 , oppbakram_data[1]~1, timing, 1
instance = comp, \ShiftRight13~16 , ShiftRight13~16, timing, 1
instance = comp, \oppbakram_data~14 , oppbakram_data~14, timing, 1
instance = comp, \ShiftRight13~17 , ShiftRight13~17, timing, 1
instance = comp, \ShiftRight13~18 , ShiftRight13~18, timing, 1
instance = comp, \ShiftRight13~19 , ShiftRight13~19, timing, 1
instance = comp, \oppbakram_data~15 , oppbakram_data~15, timing, 1
instance = comp, \oppbakram_data[1] , oppbakram_data[1], timing, 1
instance = comp, \oppbakram_data[2]~17 , oppbakram_data[2]~17, timing, 1
instance = comp, \oppbakram_data[2]~16 , oppbakram_data[2]~16, timing, 1
instance = comp, \oppbakram_data~18 , oppbakram_data~18, timing, 1
instance = comp, \oppway_data0_sum[17]~59 , oppway_data0_sum[17]~59, timing, 1
instance = comp, \oppway_data0_sum[17] , oppway_data0_sum[17], timing, 1
instance = comp, \ShiftRight13~22 , ShiftRight13~22, timing, 1
instance = comp, \ShiftRight13~23 , ShiftRight13~23, timing, 1
instance = comp, \ShiftRight13~21 , ShiftRight13~21, timing, 1
instance = comp, \oppbakram_data[10]~4 , oppbakram_data[10]~4, timing, 1
instance = comp, \ShiftRight13~20 , ShiftRight13~20, timing, 1
instance = comp, \oppbakram_data~19 , oppbakram_data~19, timing, 1
instance = comp, \oppbakram_data[2] , oppbakram_data[2], timing, 1
instance = comp, \ShiftRight13~25 , ShiftRight13~25, timing, 1
instance = comp, \oppway_data0_sum[18]~61 , oppway_data0_sum[18]~61, timing, 1
instance = comp, \oppway_data0_sum[18] , oppway_data0_sum[18], timing, 1
instance = comp, \ShiftRight13~26 , ShiftRight13~26, timing, 1
instance = comp, \ShiftRight13~27 , ShiftRight13~27, timing, 1
instance = comp, \oppbakram_data[11]~5 , oppbakram_data[11]~5, timing, 1
instance = comp, \ShiftRight13~24 , ShiftRight13~24, timing, 1
instance = comp, \oppbakram_data~20 , oppbakram_data~20, timing, 1
instance = comp, \oppbakram_data~21 , oppbakram_data~21, timing, 1
instance = comp, \oppbakram_data[3] , oppbakram_data[3], timing, 1
instance = comp, \oppway_data0_sum[19]~63 , oppway_data0_sum[19]~63, timing, 1
instance = comp, \oppway_data0_sum[19] , oppway_data0_sum[19], timing, 1
instance = comp, \ShiftRight13~28 , ShiftRight13~28, timing, 1
instance = comp, \ShiftRight13~29 , ShiftRight13~29, timing, 1
instance = comp, \oppbakram_data~22 , oppbakram_data~22, timing, 1
instance = comp, \oppbakram_data~23 , oppbakram_data~23, timing, 1
instance = comp, \oppbakram_data[4] , oppbakram_data[4], timing, 1
instance = comp, \oppway_data0_sum[20]~65 , oppway_data0_sum[20]~65, timing, 1
instance = comp, \oppway_data0_sum[20] , oppway_data0_sum[20], timing, 1
instance = comp, \ShiftRight13~30 , ShiftRight13~30, timing, 1
instance = comp, \ShiftRight13~31 , ShiftRight13~31, timing, 1
instance = comp, \oppbakram_data~24 , oppbakram_data~24, timing, 1
instance = comp, \oppbakram_data~25 , oppbakram_data~25, timing, 1
instance = comp, \oppbakram_data[5] , oppbakram_data[5], timing, 1
instance = comp, \oppway_data0_sum[21]~67 , oppway_data0_sum[21]~67, timing, 1
instance = comp, \oppway_data0_sum[21] , oppway_data0_sum[21], timing, 1
instance = comp, \ShiftRight13~32 , ShiftRight13~32, timing, 1
instance = comp, \ShiftRight13~33 , ShiftRight13~33, timing, 1
instance = comp, \oppbakram_data~26 , oppbakram_data~26, timing, 1
instance = comp, \oppbakram_data~27 , oppbakram_data~27, timing, 1
instance = comp, \oppbakram_data[6] , oppbakram_data[6], timing, 1
instance = comp, \ShiftRight13~34 , ShiftRight13~34, timing, 1
instance = comp, \oppbakram_data~28 , oppbakram_data~28, timing, 1
instance = comp, \oppbakram_data~29 , oppbakram_data~29, timing, 1
instance = comp, \oppbakram_data[7] , oppbakram_data[7], timing, 1
instance = comp, \oppbakram_data~30 , oppbakram_data~30, timing, 1
instance = comp, \oppbakram_data[8]~2 , oppbakram_data[8]~2, timing, 1
instance = comp, \oppbakram_data[8] , oppbakram_data[8], timing, 1
instance = comp, \oppbakram_data~31 , oppbakram_data~31, timing, 1
instance = comp, \oppbakram_data[9]~3 , oppbakram_data[9]~3, timing, 1
instance = comp, \oppbakram_data[9] , oppbakram_data[9], timing, 1
instance = comp, \oppbakram_data~32 , oppbakram_data~32, timing, 1
instance = comp, \oppbakram_data[10] , oppbakram_data[10], timing, 1
instance = comp, \oppbakram_data~33 , oppbakram_data~33, timing, 1
instance = comp, \oppbakram_data[11] , oppbakram_data[11], timing, 1
instance = comp, \oppbak_ram|altsyncram_component|auto_generated|ram_block1a0 , oppbak_ram|altsyncram_component|auto_generated|ram_block1a0, timing, 1
instance = comp, \rx_buf_reg[0]~57 , rx_buf_reg[0]~57, timing, 1
instance = comp, \ccs5_ram|altsyncram_component|auto_generated|rden_b_store , ccs5_ram|altsyncram_component|auto_generated|rden_b_store, timing, 1
instance = comp, \ccs5_ram|altsyncram_component|auto_generated|ram_block1a0~0 , ccs5_ram|altsyncram_component|auto_generated|ram_block1a0~0, timing, 1
instance = comp, \ccs5way_mdata_sum[0]~22 , ccs5way_mdata_sum[0]~22, timing, 1
instance = comp, \ccs5way_mdata_sum[0] , ccs5way_mdata_sum[0], timing, 1
instance = comp, \ccs5way_mdata_sum[1]~24 , ccs5way_mdata_sum[1]~24, timing, 1
instance = comp, \ccs5way_mdata_sum[1] , ccs5way_mdata_sum[1], timing, 1
instance = comp, \ccs5ram_data~4 , ccs5ram_data~4, timing, 1
instance = comp, \ccs5way_mdata_sum[2]~26 , ccs5way_mdata_sum[2]~26, timing, 1
instance = comp, \ccs5way_mdata_sum[2] , ccs5way_mdata_sum[2], timing, 1
instance = comp, \ccs5way_mdata_sum[3]~28 , ccs5way_mdata_sum[3]~28, timing, 1
instance = comp, \ccs5way_mdata_sum[3] , ccs5way_mdata_sum[3], timing, 1
instance = comp, \ShiftRight11~7 , ShiftRight11~7, timing, 1
instance = comp, \ccs5way_mdata_sum[4]~30 , ccs5way_mdata_sum[4]~30, timing, 1
instance = comp, \ccs5way_mdata_sum[4] , ccs5way_mdata_sum[4], timing, 1
instance = comp, \ccs5way_mdata_sum[5]~32 , ccs5way_mdata_sum[5]~32, timing, 1
instance = comp, \ccs5way_mdata_sum[5] , ccs5way_mdata_sum[5], timing, 1
instance = comp, \ShiftRight11~9 , ShiftRight11~9, timing, 1
instance = comp, \ccs5way_mdata_sum[6]~34 , ccs5way_mdata_sum[6]~34, timing, 1
instance = comp, \ccs5way_mdata_sum[6] , ccs5way_mdata_sum[6], timing, 1
instance = comp, \ccs5way_mdata_sum[7]~36 , ccs5way_mdata_sum[7]~36, timing, 1
instance = comp, \ccs5way_mdata_sum[7] , ccs5way_mdata_sum[7], timing, 1
instance = comp, \ShiftRight11~8 , ShiftRight11~8, timing, 1
instance = comp, \ShiftRight11~10 , ShiftRight11~10, timing, 1
instance = comp, \ccs5ram_data~5 , ccs5ram_data~5, timing, 1
instance = comp, \ccs5way_mdata_sum[8]~38 , ccs5way_mdata_sum[8]~38, timing, 1
instance = comp, \ccs5way_mdata_sum[8] , ccs5way_mdata_sum[8], timing, 1
instance = comp, \ccs5way_mdata_sum[9]~40 , ccs5way_mdata_sum[9]~40, timing, 1
instance = comp, \ccs5way_mdata_sum[9] , ccs5way_mdata_sum[9], timing, 1
instance = comp, \ccs5way_mdata_sum[10]~42 , ccs5way_mdata_sum[10]~42, timing, 1
instance = comp, \ccs5way_mdata_sum[10] , ccs5way_mdata_sum[10], timing, 1
instance = comp, \ccs5way_mdata_sum[11]~44 , ccs5way_mdata_sum[11]~44, timing, 1
instance = comp, \ccs5way_mdata_sum[11] , ccs5way_mdata_sum[11], timing, 1
instance = comp, \ShiftRight11~0 , ShiftRight11~0, timing, 1
instance = comp, \ShiftRight11~1 , ShiftRight11~1, timing, 1
instance = comp, \ShiftRight11~2 , ShiftRight11~2, timing, 1
instance = comp, \ccs5way_mdata_sum[12]~46 , ccs5way_mdata_sum[12]~46, timing, 1
instance = comp, \ccs5way_mdata_sum[12] , ccs5way_mdata_sum[12], timing, 1
instance = comp, \ccs5way_mdata_sum[13]~48 , ccs5way_mdata_sum[13]~48, timing, 1
instance = comp, \ccs5way_mdata_sum[13] , ccs5way_mdata_sum[13], timing, 1
instance = comp, \ccs5way_mdata_sum[14]~50 , ccs5way_mdata_sum[14]~50, timing, 1
instance = comp, \ccs5way_mdata_sum[14] , ccs5way_mdata_sum[14], timing, 1
instance = comp, \ccs5way_mdata_sum[15]~52 , ccs5way_mdata_sum[15]~52, timing, 1
instance = comp, \ccs5way_mdata_sum[15] , ccs5way_mdata_sum[15], timing, 1
instance = comp, \ShiftRight11~3 , ShiftRight11~3, timing, 1
instance = comp, \ShiftRight11~4 , ShiftRight11~4, timing, 1
instance = comp, \ShiftRight11~5 , ShiftRight11~5, timing, 1
instance = comp, \ShiftRight11~6 , ShiftRight11~6, timing, 1
instance = comp, \ccs5ram_data~6 , ccs5ram_data~6, timing, 1
instance = comp, \ccs5way_rdata_sum[0]~22 , ccs5way_rdata_sum[0]~22, timing, 1
instance = comp, \ccs5way_rdata_sum[0] , ccs5way_rdata_sum[0], timing, 1
instance = comp, \ccs5way_rdata_sum[1]~24 , ccs5way_rdata_sum[1]~24, timing, 1
instance = comp, \ccs5way_rdata_sum[1] , ccs5way_rdata_sum[1], timing, 1
instance = comp, \ccs5way_rdata_sum[2]~26 , ccs5way_rdata_sum[2]~26, timing, 1
instance = comp, \ccs5way_rdata_sum[2] , ccs5way_rdata_sum[2], timing, 1
instance = comp, \ccs5way_rdata_sum[3]~28 , ccs5way_rdata_sum[3]~28, timing, 1
instance = comp, \ccs5way_rdata_sum[3] , ccs5way_rdata_sum[3], timing, 1
instance = comp, \ccs5way_rdata_sum[4]~30 , ccs5way_rdata_sum[4]~30, timing, 1
instance = comp, \ccs5way_rdata_sum[4] , ccs5way_rdata_sum[4], timing, 1
instance = comp, \ccs5way_rdata_sum[5]~32 , ccs5way_rdata_sum[5]~32, timing, 1
instance = comp, \ccs5way_rdata_sum[5] , ccs5way_rdata_sum[5], timing, 1
instance = comp, \ShiftRight5~2 , ShiftRight5~2, timing, 1
instance = comp, \ccs5way_rdata_sum[6]~34 , ccs5way_rdata_sum[6]~34, timing, 1
instance = comp, \ccs5way_rdata_sum[6] , ccs5way_rdata_sum[6], timing, 1
instance = comp, \ccs5way_rdata_sum[7]~36 , ccs5way_rdata_sum[7]~36, timing, 1
instance = comp, \ccs5way_rdata_sum[7] , ccs5way_rdata_sum[7], timing, 1
instance = comp, \ShiftRight5~1 , ShiftRight5~1, timing, 1
instance = comp, \ShiftRight5~3 , ShiftRight5~3, timing, 1
instance = comp, \ShiftRight5~0 , ShiftRight5~0, timing, 1
instance = comp, \ccs5ram_data~2 , ccs5ram_data~2, timing, 1
instance = comp, \ccs5ram_data~3 , ccs5ram_data~3, timing, 1
instance = comp, \ccs5way_rdata_sum[8]~38 , ccs5way_rdata_sum[8]~38, timing, 1
instance = comp, \ccs5way_rdata_sum[8] , ccs5way_rdata_sum[8], timing, 1
instance = comp, \ccs5way_rdata_sum[9]~40 , ccs5way_rdata_sum[9]~40, timing, 1
instance = comp, \ccs5way_rdata_sum[9] , ccs5way_rdata_sum[9], timing, 1
instance = comp, \ccs5way_rdata_sum[10]~42 , ccs5way_rdata_sum[10]~42, timing, 1
instance = comp, \ccs5way_rdata_sum[10] , ccs5way_rdata_sum[10], timing, 1
instance = comp, \ccs5way_rdata_sum[11]~44 , ccs5way_rdata_sum[11]~44, timing, 1
instance = comp, \ccs5way_rdata_sum[11] , ccs5way_rdata_sum[11], timing, 1
instance = comp, \ccs5way_rdata_sum[12]~46 , ccs5way_rdata_sum[12]~46, timing, 1
instance = comp, \ccs5way_rdata_sum[12] , ccs5way_rdata_sum[12], timing, 1
instance = comp, \ccs5way_rdata_sum[13]~48 , ccs5way_rdata_sum[13]~48, timing, 1
instance = comp, \ccs5way_rdata_sum[13] , ccs5way_rdata_sum[13], timing, 1
instance = comp, \ShiftRight5~8 , ShiftRight5~8, timing, 1
instance = comp, \ccs5way_rdata_sum[14]~50 , ccs5way_rdata_sum[14]~50, timing, 1
instance = comp, \ccs5way_rdata_sum[14] , ccs5way_rdata_sum[14], timing, 1
instance = comp, \ccs5way_rdata_sum[15]~52 , ccs5way_rdata_sum[15]~52, timing, 1
instance = comp, \ccs5way_rdata_sum[15] , ccs5way_rdata_sum[15], timing, 1
instance = comp, \ShiftRight5~7 , ShiftRight5~7, timing, 1
instance = comp, \ShiftRight5~9 , ShiftRight5~9, timing, 1
instance = comp, \ShiftRight5~5 , ShiftRight5~5, timing, 1
instance = comp, \ShiftRight5~4 , ShiftRight5~4, timing, 1
instance = comp, \ShiftRight5~6 , ShiftRight5~6, timing, 1
instance = comp, \ShiftRight5~10 , ShiftRight5~10, timing, 1
instance = comp, \ccs5ram_data~7 , ccs5ram_data~7, timing, 1
instance = comp, \ccs5ram_data[0] , ccs5ram_data[0], timing, 1
instance = comp, \concat~4 , concat~4, timing, 1
instance = comp, \ccs5ram_rdaddress[0]~0 , ccs5ram_rdaddress[0]~0, timing, 1
instance = comp, \ccs5ram_rdaddress[1]~1 , ccs5ram_rdaddress[1]~1, timing, 1
instance = comp, \ccs5ram_rdaddress[2]~2 , ccs5ram_rdaddress[2]~2, timing, 1
instance = comp, \ccs5ram_rdaddress[2]~3 , ccs5ram_rdaddress[2]~3, timing, 1
instance = comp, \ccs5ram_rdaddress[2]~4 , ccs5ram_rdaddress[2]~4, timing, 1
instance = comp, \ccs5ram_rdaddress[3]~5 , ccs5ram_rdaddress[3]~5, timing, 1
instance = comp, \ccs5ram_rdaddress[4]~6 , ccs5ram_rdaddress[4]~6, timing, 1
instance = comp, \ccs5ram_rdaddress[5]~7 , ccs5ram_rdaddress[5]~7, timing, 1
instance = comp, \ccs5ram_rdaddress[6]~8 , ccs5ram_rdaddress[6]~8, timing, 1
instance = comp, \ccs5ram_data~10 , ccs5ram_data~10, timing, 1
instance = comp, \ShiftRight11~19 , ShiftRight11~19, timing, 1
instance = comp, \ShiftRight11~20 , ShiftRight11~20, timing, 1
instance = comp, \ShiftRight11~21 , ShiftRight11~21, timing, 1
instance = comp, \ShiftRight11~18 , ShiftRight11~18, timing, 1
instance = comp, \ccs5ram_data~11 , ccs5ram_data~11, timing, 1
instance = comp, \ShiftRight11~15 , ShiftRight11~15, timing, 1
instance = comp, \ccs5way_mdata_sum[16]~54 , ccs5way_mdata_sum[16]~54, timing, 1
instance = comp, \ccs5way_mdata_sum[16] , ccs5way_mdata_sum[16], timing, 1
instance = comp, \ShiftRight11~14 , ShiftRight11~14, timing, 1
instance = comp, \ShiftRight11~16 , ShiftRight11~16, timing, 1
instance = comp, \ShiftRight11~12 , ShiftRight11~12, timing, 1
instance = comp, \ShiftRight11~11 , ShiftRight11~11, timing, 1
instance = comp, \ShiftRight11~13 , ShiftRight11~13, timing, 1
instance = comp, \ShiftRight11~17 , ShiftRight11~17, timing, 1
instance = comp, \ccs5ram_data~12 , ccs5ram_data~12, timing, 1
instance = comp, \ShiftRight5~16 , ShiftRight5~16, timing, 1
instance = comp, \ShiftRight5~15 , ShiftRight5~15, timing, 1
instance = comp, \ShiftRight5~17 , ShiftRight5~17, timing, 1
instance = comp, \ccs5way_rdata_sum[16]~54 , ccs5way_rdata_sum[16]~54, timing, 1
instance = comp, \ccs5way_rdata_sum[16] , ccs5way_rdata_sum[16], timing, 1
instance = comp, \ShiftRight5~18 , ShiftRight5~18, timing, 1
instance = comp, \ShiftRight5~19 , ShiftRight5~19, timing, 1
instance = comp, \ShiftRight5~20 , ShiftRight5~20, timing, 1
instance = comp, \ShiftRight5~21 , ShiftRight5~21, timing, 1
instance = comp, \ShiftRight5~13 , ShiftRight5~13, timing, 1
instance = comp, \ShiftRight5~12 , ShiftRight5~12, timing, 1
instance = comp, \ShiftRight5~14 , ShiftRight5~14, timing, 1
instance = comp, \ShiftRight5~11 , ShiftRight5~11, timing, 1
instance = comp, \ccs5ram_data~8 , ccs5ram_data~8, timing, 1
instance = comp, \ccs5ram_data~9 , ccs5ram_data~9, timing, 1
instance = comp, \ccs5ram_data~13 , ccs5ram_data~13, timing, 1
instance = comp, \ccs5ram_data[1] , ccs5ram_data[1], timing, 1
instance = comp, \ccs5ram_data~16 , ccs5ram_data~16, timing, 1
instance = comp, \ccs5way_mdata_sum[17]~56 , ccs5way_mdata_sum[17]~56, timing, 1
instance = comp, \ccs5way_mdata_sum[17] , ccs5way_mdata_sum[17], timing, 1
instance = comp, \ShiftRight11~24 , ShiftRight11~24, timing, 1
instance = comp, \ShiftRight11~25 , ShiftRight11~25, timing, 1
instance = comp, \ShiftRight11~23 , ShiftRight11~23, timing, 1
instance = comp, \ShiftRight11~26 , ShiftRight11~26, timing, 1
instance = comp, \ShiftRight11~22 , ShiftRight11~22, timing, 1
instance = comp, \ccs5ram_data~17 , ccs5ram_data~17, timing, 1
instance = comp, \ccs5way_rdata_sum[17]~56 , ccs5way_rdata_sum[17]~56, timing, 1
instance = comp, \ccs5way_rdata_sum[17] , ccs5way_rdata_sum[17], timing, 1
instance = comp, \ShiftRight5~24 , ShiftRight5~24, timing, 1
instance = comp, \ShiftRight5~25 , ShiftRight5~25, timing, 1
instance = comp, \ShiftRight5~23 , ShiftRight5~23, timing, 1
instance = comp, \ShiftRight5~26 , ShiftRight5~26, timing, 1
instance = comp, \ShiftRight5~22 , ShiftRight5~22, timing, 1
instance = comp, \ccs5ram_data~14 , ccs5ram_data~14, timing, 1
instance = comp, \ccs5ram_data~15 , ccs5ram_data~15, timing, 1
instance = comp, \ccs5ram_data~18 , ccs5ram_data~18, timing, 1
instance = comp, \ccs5ram_data[2] , ccs5ram_data[2], timing, 1
instance = comp, \ShiftRight5~27 , ShiftRight5~27, timing, 1
instance = comp, \ccs5ram_data~19 , ccs5ram_data~19, timing, 1
instance = comp, \ccs5way_rdata_sum[18]~58 , ccs5way_rdata_sum[18]~58, timing, 1
instance = comp, \ccs5way_rdata_sum[18] , ccs5way_rdata_sum[18], timing, 1
instance = comp, \ShiftRight5~29 , ShiftRight5~29, timing, 1
instance = comp, \ShiftRight5~30 , ShiftRight5~30, timing, 1
instance = comp, \ShiftRight5~28 , ShiftRight5~28, timing, 1
instance = comp, \ShiftRight5~31 , ShiftRight5~31, timing, 1
instance = comp, \ccs5ram_data~20 , ccs5ram_data~20, timing, 1
instance = comp, \ccs5way_mdata_sum[18]~58 , ccs5way_mdata_sum[18]~58, timing, 1
instance = comp, \ccs5way_mdata_sum[18] , ccs5way_mdata_sum[18], timing, 1
instance = comp, \ShiftRight11~29 , ShiftRight11~29, timing, 1
instance = comp, \ShiftRight11~30 , ShiftRight11~30, timing, 1
instance = comp, \ShiftRight11~28 , ShiftRight11~28, timing, 1
instance = comp, \ShiftRight11~31 , ShiftRight11~31, timing, 1
instance = comp, \ShiftRight11~27 , ShiftRight11~27, timing, 1
instance = comp, \ccs5ram_data~21 , ccs5ram_data~21, timing, 1
instance = comp, \ccs5ram_data~22 , ccs5ram_data~22, timing, 1
instance = comp, \ccs5ram_data~23 , ccs5ram_data~23, timing, 1
instance = comp, \ccs5ram_data[3] , ccs5ram_data[3], timing, 1
instance = comp, \ccs5ram_data~26 , ccs5ram_data~26, timing, 1
instance = comp, \ccs5way_mdata_sum[19]~60 , ccs5way_mdata_sum[19]~60, timing, 1
instance = comp, \ccs5way_mdata_sum[19] , ccs5way_mdata_sum[19], timing, 1
instance = comp, \ShiftRight11~32 , ShiftRight11~32, timing, 1
instance = comp, \ShiftRight11~33 , ShiftRight11~33, timing, 1
instance = comp, \ccs5ram_data~27 , ccs5ram_data~27, timing, 1
instance = comp, \ccs5way_rdata_sum[19]~60 , ccs5way_rdata_sum[19]~60, timing, 1
instance = comp, \ccs5way_rdata_sum[19] , ccs5way_rdata_sum[19], timing, 1
instance = comp, \ShiftRight5~32 , ShiftRight5~32, timing, 1
instance = comp, \ShiftRight5~33 , ShiftRight5~33, timing, 1
instance = comp, \ccs5ram_data~24 , ccs5ram_data~24, timing, 1
instance = comp, \ccs5ram_data~25 , ccs5ram_data~25, timing, 1
instance = comp, \ccs5ram_data~28 , ccs5ram_data~28, timing, 1
instance = comp, \ccs5ram_data[4] , ccs5ram_data[4], timing, 1
instance = comp, \ccs5ram_data~29 , ccs5ram_data~29, timing, 1
instance = comp, \ccs5way_rdata_sum[20]~62 , ccs5way_rdata_sum[20]~62, timing, 1
instance = comp, \ccs5way_rdata_sum[20] , ccs5way_rdata_sum[20], timing, 1
instance = comp, \ShiftRight5~34 , ShiftRight5~34, timing, 1
instance = comp, \ShiftRight5~35 , ShiftRight5~35, timing, 1
instance = comp, \ccs5ram_data~30 , ccs5ram_data~30, timing, 1
instance = comp, \ccs5ram_data~31 , ccs5ram_data~31, timing, 1
instance = comp, \ccs5way_mdata_sum[20]~62 , ccs5way_mdata_sum[20]~62, timing, 1
instance = comp, \ccs5way_mdata_sum[20] , ccs5way_mdata_sum[20], timing, 1
instance = comp, \ShiftRight11~34 , ShiftRight11~34, timing, 1
instance = comp, \ShiftRight11~35 , ShiftRight11~35, timing, 1
instance = comp, \ccs5ram_data~32 , ccs5ram_data~32, timing, 1
instance = comp, \ccs5ram_data~33 , ccs5ram_data~33, timing, 1
instance = comp, \ccs5ram_data[5] , ccs5ram_data[5], timing, 1
instance = comp, \ccs5way_rdata_sum[21]~64 , ccs5way_rdata_sum[21]~64, timing, 1
instance = comp, \ccs5way_rdata_sum[21] , ccs5way_rdata_sum[21], timing, 1
instance = comp, \ShiftRight5~36 , ShiftRight5~36, timing, 1
instance = comp, \ShiftRight5~37 , ShiftRight5~37, timing, 1
instance = comp, \ccs5ram_data~34 , ccs5ram_data~34, timing, 1
instance = comp, \ccs5ram_data~35 , ccs5ram_data~35, timing, 1
instance = comp, \ccs5way_mdata_sum[21]~64 , ccs5way_mdata_sum[21]~64, timing, 1
instance = comp, \ccs5way_mdata_sum[21] , ccs5way_mdata_sum[21], timing, 1
instance = comp, \ShiftRight11~36 , ShiftRight11~36, timing, 1
instance = comp, \ShiftRight11~37 , ShiftRight11~37, timing, 1
instance = comp, \ccs5ram_data~36 , ccs5ram_data~36, timing, 1
instance = comp, \ccs5ram_data~37 , ccs5ram_data~37, timing, 1
instance = comp, \ccs5ram_data~38 , ccs5ram_data~38, timing, 1
instance = comp, \ccs5ram_data[6] , ccs5ram_data[6], timing, 1
instance = comp, \ShiftRight5~38 , ShiftRight5~38, timing, 1
instance = comp, \ccs5ram_data~39 , ccs5ram_data~39, timing, 1
instance = comp, \ccs5ram_data~40 , ccs5ram_data~40, timing, 1
instance = comp, \ccs5ram_data~41 , ccs5ram_data~41, timing, 1
instance = comp, \ShiftRight11~38 , ShiftRight11~38, timing, 1
instance = comp, \ccs5ram_data~42 , ccs5ram_data~42, timing, 1
instance = comp, \ccs5ram_data~43 , ccs5ram_data~43, timing, 1
instance = comp, \ccs5ram_data[7] , ccs5ram_data[7], timing, 1
instance = comp, \ccs5ram_data[8]~0 , ccs5ram_data[8]~0, timing, 1
instance = comp, \ccs5ram_data~48 , ccs5ram_data~48, timing, 1
instance = comp, \ccs5ram_data~49 , ccs5ram_data~49, timing, 1
instance = comp, \ccs5ram_data[8] , ccs5ram_data[8], timing, 1
instance = comp, \ShiftRight11~39 , ShiftRight11~39, timing, 1
instance = comp, \ccs5ram_data[9]~1 , ccs5ram_data[9]~1, timing, 1
instance = comp, \ShiftRight5~39 , ShiftRight5~39, timing, 1
instance = comp, \ccs5ram_data~50 , ccs5ram_data~50, timing, 1
instance = comp, \ccs5ram_data~51 , ccs5ram_data~51, timing, 1
instance = comp, \ccs5ram_data[9] , ccs5ram_data[9], timing, 1
instance = comp, \ccs5ram_data~52 , ccs5ram_data~52, timing, 1
instance = comp, \ccs5ram_data~53 , ccs5ram_data~53, timing, 1
instance = comp, \ccs5ram_data~54 , ccs5ram_data~54, timing, 1
instance = comp, \ccs5ram_data[10] , ccs5ram_data[10], timing, 1
instance = comp, \ccs5ram_data~55 , ccs5ram_data~55, timing, 1
instance = comp, \ccs5ram_data~56 , ccs5ram_data~56, timing, 1
instance = comp, \ccs5ram_data~57 , ccs5ram_data~57, timing, 1
instance = comp, \ccs5ram_data[11] , ccs5ram_data[11], timing, 1
instance = comp, \ccs5_ram|altsyncram_component|auto_generated|ram_block1a0 , ccs5_ram|altsyncram_component|auto_generated|ram_block1a0, timing, 1
instance = comp, \ccs6_ram|altsyncram_component|auto_generated|rden_b_store~0 , ccs6_ram|altsyncram_component|auto_generated|rden_b_store~0, timing, 1
instance = comp, \ccs6_ram|altsyncram_component|auto_generated|rden_b_store , ccs6_ram|altsyncram_component|auto_generated|rden_b_store, timing, 1
instance = comp, \ccs6_ram|altsyncram_component|auto_generated|ram_block1a0~0 , ccs6_ram|altsyncram_component|auto_generated|ram_block1a0~0, timing, 1
instance = comp, \ccs6way_mdata_sum[0]~22 , ccs6way_mdata_sum[0]~22, timing, 1
instance = comp, \ccs6way_mdata_sum[0] , ccs6way_mdata_sum[0], timing, 1
instance = comp, \ccs6way_mdata_sum[1]~24 , ccs6way_mdata_sum[1]~24, timing, 1
instance = comp, \ccs6way_mdata_sum[1] , ccs6way_mdata_sum[1], timing, 1
instance = comp, \ccs6way_mdata_sum[2]~26 , ccs6way_mdata_sum[2]~26, timing, 1
instance = comp, \ccs6way_mdata_sum[2] , ccs6way_mdata_sum[2], timing, 1
instance = comp, \ccs6way_mdata_sum[3]~28 , ccs6way_mdata_sum[3]~28, timing, 1
instance = comp, \ccs6way_mdata_sum[3] , ccs6way_mdata_sum[3], timing, 1
instance = comp, \ccs6way_mdata_sum[4]~30 , ccs6way_mdata_sum[4]~30, timing, 1
instance = comp, \ccs6way_mdata_sum[4] , ccs6way_mdata_sum[4], timing, 1
instance = comp, \ccs6way_mdata_sum[5]~32 , ccs6way_mdata_sum[5]~32, timing, 1
instance = comp, \ccs6way_mdata_sum[5] , ccs6way_mdata_sum[5], timing, 1
instance = comp, \ccs6way_mdata_sum[6]~34 , ccs6way_mdata_sum[6]~34, timing, 1
instance = comp, \ccs6way_mdata_sum[6] , ccs6way_mdata_sum[6], timing, 1
instance = comp, \ccs6way_mdata_sum[7]~36 , ccs6way_mdata_sum[7]~36, timing, 1
instance = comp, \ccs6way_mdata_sum[7] , ccs6way_mdata_sum[7], timing, 1
instance = comp, \ccs6way_mdata_sum[8]~38 , ccs6way_mdata_sum[8]~38, timing, 1
instance = comp, \ccs6way_mdata_sum[8] , ccs6way_mdata_sum[8], timing, 1
instance = comp, \ccs6way_mdata_sum[9]~40 , ccs6way_mdata_sum[9]~40, timing, 1
instance = comp, \ccs6way_mdata_sum[9] , ccs6way_mdata_sum[9], timing, 1
instance = comp, \ccs6way_mdata_sum[10]~42 , ccs6way_mdata_sum[10]~42, timing, 1
instance = comp, \ccs6way_mdata_sum[10] , ccs6way_mdata_sum[10], timing, 1
instance = comp, \ccs6way_mdata_sum[11]~44 , ccs6way_mdata_sum[11]~44, timing, 1
instance = comp, \ccs6way_mdata_sum[11] , ccs6way_mdata_sum[11], timing, 1
instance = comp, \ccs6way_mdata_sum[12]~46 , ccs6way_mdata_sum[12]~46, timing, 1
instance = comp, \ccs6way_mdata_sum[12] , ccs6way_mdata_sum[12], timing, 1
instance = comp, \ccs6way_mdata_sum[13]~48 , ccs6way_mdata_sum[13]~48, timing, 1
instance = comp, \ccs6way_mdata_sum[13] , ccs6way_mdata_sum[13], timing, 1
instance = comp, \ShiftRight12~4 , ShiftRight12~4, timing, 1
instance = comp, \ccs6way_mdata_sum[14]~50 , ccs6way_mdata_sum[14]~50, timing, 1
instance = comp, \ccs6way_mdata_sum[14] , ccs6way_mdata_sum[14], timing, 1
instance = comp, \ccs6way_mdata_sum[15]~52 , ccs6way_mdata_sum[15]~52, timing, 1
instance = comp, \ccs6way_mdata_sum[15] , ccs6way_mdata_sum[15], timing, 1
instance = comp, \ShiftRight12~3 , ShiftRight12~3, timing, 1
instance = comp, \ShiftRight12~5 , ShiftRight12~5, timing, 1
instance = comp, \ShiftRight12~1 , ShiftRight12~1, timing, 1
instance = comp, \ShiftRight12~0 , ShiftRight12~0, timing, 1
instance = comp, \ShiftRight12~2 , ShiftRight12~2, timing, 1
instance = comp, \ShiftRight12~6 , ShiftRight12~6, timing, 1
instance = comp, \ShiftRight12~7 , ShiftRight12~7, timing, 1
instance = comp, \ccs6ram_data~4 , ccs6ram_data~4, timing, 1
instance = comp, \ShiftRight12~8 , ShiftRight12~8, timing, 1
instance = comp, \ShiftRight12~9 , ShiftRight12~9, timing, 1
instance = comp, \ShiftRight12~10 , ShiftRight12~10, timing, 1
instance = comp, \ccs6ram_data~5 , ccs6ram_data~5, timing, 1
instance = comp, \ccs6ram_data~6 , ccs6ram_data~6, timing, 1
instance = comp, \ccs6way_rdata_sum[0]~24 , ccs6way_rdata_sum[0]~24, timing, 1
instance = comp, \ccs6way_rdata_sum[0] , ccs6way_rdata_sum[0], timing, 1
instance = comp, \ccs6way_rdata_sum[1]~26 , ccs6way_rdata_sum[1]~26, timing, 1
instance = comp, \ccs6way_rdata_sum[1] , ccs6way_rdata_sum[1], timing, 1
instance = comp, \ccs6way_rdata_sum[2]~28 , ccs6way_rdata_sum[2]~28, timing, 1
instance = comp, \ccs6way_rdata_sum[2] , ccs6way_rdata_sum[2], timing, 1
instance = comp, \ccs6way_rdata_sum[3]~30 , ccs6way_rdata_sum[3]~30, timing, 1
instance = comp, \ccs6way_rdata_sum[3] , ccs6way_rdata_sum[3], timing, 1
instance = comp, \ccs6way_rdata_sum[4]~32 , ccs6way_rdata_sum[4]~32, timing, 1
instance = comp, \ccs6way_rdata_sum[4] , ccs6way_rdata_sum[4], timing, 1
instance = comp, \ccs6way_rdata_sum[5]~34 , ccs6way_rdata_sum[5]~34, timing, 1
instance = comp, \ccs6way_rdata_sum[5] , ccs6way_rdata_sum[5], timing, 1
instance = comp, \ccs6way_rdata_sum[6]~36 , ccs6way_rdata_sum[6]~36, timing, 1
instance = comp, \ccs6way_rdata_sum[6] , ccs6way_rdata_sum[6], timing, 1
instance = comp, \ccs6way_rdata_sum[7]~38 , ccs6way_rdata_sum[7]~38, timing, 1
instance = comp, \ccs6way_rdata_sum[7] , ccs6way_rdata_sum[7], timing, 1
instance = comp, \ccs6way_rdata_sum[8]~40 , ccs6way_rdata_sum[8]~40, timing, 1
instance = comp, \ccs6way_rdata_sum[8] , ccs6way_rdata_sum[8], timing, 1
instance = comp, \ccs6way_rdata_sum[9]~42 , ccs6way_rdata_sum[9]~42, timing, 1
instance = comp, \ccs6way_rdata_sum[9] , ccs6way_rdata_sum[9], timing, 1
instance = comp, \ccs6way_rdata_sum[10]~44 , ccs6way_rdata_sum[10]~44, timing, 1
instance = comp, \ccs6way_rdata_sum[10] , ccs6way_rdata_sum[10], timing, 1
instance = comp, \ccs6way_rdata_sum[11]~46 , ccs6way_rdata_sum[11]~46, timing, 1
instance = comp, \ccs6way_rdata_sum[11] , ccs6way_rdata_sum[11], timing, 1
instance = comp, \ccs6way_rdata_sum[12]~48 , ccs6way_rdata_sum[12]~48, timing, 1
instance = comp, \ccs6way_rdata_sum[12] , ccs6way_rdata_sum[12], timing, 1
instance = comp, \ccs6way_rdata_sum[13]~50 , ccs6way_rdata_sum[13]~50, timing, 1
instance = comp, \ccs6way_rdata_sum[13] , ccs6way_rdata_sum[13], timing, 1
instance = comp, \ShiftRight6~8 , ShiftRight6~8, timing, 1
instance = comp, \ccs6way_rdata_sum[14]~52 , ccs6way_rdata_sum[14]~52, timing, 1
instance = comp, \ccs6way_rdata_sum[14] , ccs6way_rdata_sum[14], timing, 1
instance = comp, \ccs6way_rdata_sum[15]~54 , ccs6way_rdata_sum[15]~54, timing, 1
instance = comp, \ccs6way_rdata_sum[15] , ccs6way_rdata_sum[15], timing, 1
instance = comp, \ShiftRight6~7 , ShiftRight6~7, timing, 1
instance = comp, \ShiftRight6~9 , ShiftRight6~9, timing, 1
instance = comp, \ShiftRight6~5 , ShiftRight6~5, timing, 1
instance = comp, \ShiftRight6~4 , ShiftRight6~4, timing, 1
instance = comp, \ShiftRight6~6 , ShiftRight6~6, timing, 1
instance = comp, \ShiftRight6~10 , ShiftRight6~10, timing, 1
instance = comp, \ShiftRight6~2 , ShiftRight6~2, timing, 1
instance = comp, \ShiftRight6~1 , ShiftRight6~1, timing, 1
instance = comp, \ShiftRight6~3 , ShiftRight6~3, timing, 1
instance = comp, \ShiftRight6~0 , ShiftRight6~0, timing, 1
instance = comp, \ccs6ram_data~2 , ccs6ram_data~2, timing, 1
instance = comp, \ccs6ram_data~3 , ccs6ram_data~3, timing, 1
instance = comp, \ccs6ram_data~7 , ccs6ram_data~7, timing, 1
instance = comp, \ccs6ram_data[0] , ccs6ram_data[0], timing, 1
instance = comp, \ccs6ram_rdaddress[0]~2 , ccs6ram_rdaddress[0]~2, timing, 1
instance = comp, \ccs6ram_rdaddress[1]~3 , ccs6ram_rdaddress[1]~3, timing, 1
instance = comp, \ccs6ram_rdaddress[2]~4 , ccs6ram_rdaddress[2]~4, timing, 1
instance = comp, \ccs6ram_rdaddress[3]~5 , ccs6ram_rdaddress[3]~5, timing, 1
instance = comp, \ccs6ram_rdaddress[4]~6 , ccs6ram_rdaddress[4]~6, timing, 1
instance = comp, \ccs6ram_rdaddress[5]~7 , ccs6ram_rdaddress[5]~7, timing, 1
instance = comp, \ccs6ram_rdaddress[6]~8 , ccs6ram_rdaddress[6]~8, timing, 1
instance = comp, \ShiftRight12~20 , ShiftRight12~20, timing, 1
instance = comp, \ShiftRight12~19 , ShiftRight12~19, timing, 1
instance = comp, \ShiftRight12~21 , ShiftRight12~21, timing, 1
instance = comp, \ShiftRight12~18 , ShiftRight12~18, timing, 1
instance = comp, \ccs6ram_data~10 , ccs6ram_data~10, timing, 1
instance = comp, \ccs6ram_data~11 , ccs6ram_data~11, timing, 1
instance = comp, \ccs6way_mdata_sum[16]~54 , ccs6way_mdata_sum[16]~54, timing, 1
instance = comp, \ccs6way_mdata_sum[16] , ccs6way_mdata_sum[16], timing, 1
instance = comp, \ShiftRight12~14 , ShiftRight12~14, timing, 1
instance = comp, \ShiftRight12~15 , ShiftRight12~15, timing, 1
instance = comp, \ShiftRight12~16 , ShiftRight12~16, timing, 1
instance = comp, \ShiftRight12~12 , ShiftRight12~12, timing, 1
instance = comp, \ShiftRight12~11 , ShiftRight12~11, timing, 1
instance = comp, \ShiftRight12~13 , ShiftRight12~13, timing, 1
instance = comp, \ShiftRight12~17 , ShiftRight12~17, timing, 1
instance = comp, \ccs6ram_data~12 , ccs6ram_data~12, timing, 1
instance = comp, \ShiftRight6~16 , ShiftRight6~16, timing, 1
instance = comp, \ShiftRight6~15 , ShiftRight6~15, timing, 1
instance = comp, \ShiftRight6~17 , ShiftRight6~17, timing, 1
instance = comp, \ccs6way_rdata_sum[16]~56 , ccs6way_rdata_sum[16]~56, timing, 1
instance = comp, \ccs6way_rdata_sum[16] , ccs6way_rdata_sum[16], timing, 1
instance = comp, \ShiftRight6~18 , ShiftRight6~18, timing, 1
instance = comp, \ShiftRight6~19 , ShiftRight6~19, timing, 1
instance = comp, \ShiftRight6~20 , ShiftRight6~20, timing, 1
instance = comp, \ShiftRight6~21 , ShiftRight6~21, timing, 1
instance = comp, \ShiftRight6~11 , ShiftRight6~11, timing, 1
instance = comp, \ccs6ram_data~8 , ccs6ram_data~8, timing, 1
instance = comp, \ShiftRight6~12 , ShiftRight6~12, timing, 1
instance = comp, \ShiftRight6~13 , ShiftRight6~13, timing, 1
instance = comp, \ShiftRight6~14 , ShiftRight6~14, timing, 1
instance = comp, \ccs6ram_data~9 , ccs6ram_data~9, timing, 1
instance = comp, \ccs6ram_data~13 , ccs6ram_data~13, timing, 1
instance = comp, \ccs6ram_data[1] , ccs6ram_data[1], timing, 1
instance = comp, \ccs6way_rdata_sum[17]~58 , ccs6way_rdata_sum[17]~58, timing, 1
instance = comp, \ccs6way_rdata_sum[17] , ccs6way_rdata_sum[17], timing, 1
instance = comp, \ShiftRight6~24 , ShiftRight6~24, timing, 1
instance = comp, \ShiftRight6~25 , ShiftRight6~25, timing, 1
instance = comp, \ShiftRight6~23 , ShiftRight6~23, timing, 1
instance = comp, \ShiftRight6~26 , ShiftRight6~26, timing, 1
instance = comp, \ShiftRight6~22 , ShiftRight6~22, timing, 1
instance = comp, \ccs6ram_data~14 , ccs6ram_data~14, timing, 1
instance = comp, \ccs6ram_data~15 , ccs6ram_data~15, timing, 1
instance = comp, \ShiftRight12~22 , ShiftRight12~22, timing, 1
instance = comp, \ccs6way_mdata_sum[17]~56 , ccs6way_mdata_sum[17]~56, timing, 1
instance = comp, \ccs6way_mdata_sum[17] , ccs6way_mdata_sum[17], timing, 1
instance = comp, \ShiftRight12~24 , ShiftRight12~24, timing, 1
instance = comp, \ShiftRight12~25 , ShiftRight12~25, timing, 1
instance = comp, \ShiftRight12~23 , ShiftRight12~23, timing, 1
instance = comp, \ShiftRight12~26 , ShiftRight12~26, timing, 1
instance = comp, \ccs6ram_data~16 , ccs6ram_data~16, timing, 1
instance = comp, \ccs6ram_data~17 , ccs6ram_data~17, timing, 1
instance = comp, \ccs6ram_data~18 , ccs6ram_data~18, timing, 1
instance = comp, \ccs6ram_data[2] , ccs6ram_data[2], timing, 1
instance = comp, \ShiftRight6~28 , ShiftRight6~28, timing, 1
instance = comp, \ccs6way_rdata_sum[18]~60 , ccs6way_rdata_sum[18]~60, timing, 1
instance = comp, \ccs6way_rdata_sum[18] , ccs6way_rdata_sum[18], timing, 1
instance = comp, \ShiftRight6~29 , ShiftRight6~29, timing, 1
instance = comp, \ShiftRight6~30 , ShiftRight6~30, timing, 1
instance = comp, \ShiftRight6~31 , ShiftRight6~31, timing, 1
instance = comp, \ShiftRight6~27 , ShiftRight6~27, timing, 1
instance = comp, \ccs6ram_data~19 , ccs6ram_data~19, timing, 1
instance = comp, \ccs6ram_data~20 , ccs6ram_data~20, timing, 1
instance = comp, \ccs6way_mdata_sum[18]~58 , ccs6way_mdata_sum[18]~58, timing, 1
instance = comp, \ccs6way_mdata_sum[18] , ccs6way_mdata_sum[18], timing, 1
instance = comp, \ShiftRight12~29 , ShiftRight12~29, timing, 1
instance = comp, \ShiftRight12~30 , ShiftRight12~30, timing, 1
instance = comp, \ShiftRight12~28 , ShiftRight12~28, timing, 1
instance = comp, \ShiftRight12~31 , ShiftRight12~31, timing, 1
instance = comp, \ccs6ram_data~21 , ccs6ram_data~21, timing, 1
instance = comp, \ShiftRight12~27 , ShiftRight12~27, timing, 1
instance = comp, \ccs6ram_data~22 , ccs6ram_data~22, timing, 1
instance = comp, \ccs6ram_data~23 , ccs6ram_data~23, timing, 1
instance = comp, \ccs6ram_data[3] , ccs6ram_data[3], timing, 1
instance = comp, \ccs6ram_data~26 , ccs6ram_data~26, timing, 1
instance = comp, \ccs6way_mdata_sum[19]~60 , ccs6way_mdata_sum[19]~60, timing, 1
instance = comp, \ccs6way_mdata_sum[19] , ccs6way_mdata_sum[19], timing, 1
instance = comp, \ShiftRight12~32 , ShiftRight12~32, timing, 1
instance = comp, \ShiftRight12~33 , ShiftRight12~33, timing, 1
instance = comp, \ccs6ram_data~27 , ccs6ram_data~27, timing, 1
instance = comp, \ccs6ram_data~24 , ccs6ram_data~24, timing, 1
instance = comp, \ccs6way_rdata_sum[19]~62 , ccs6way_rdata_sum[19]~62, timing, 1
instance = comp, \ccs6way_rdata_sum[19] , ccs6way_rdata_sum[19], timing, 1
instance = comp, \ShiftRight6~32 , ShiftRight6~32, timing, 1
instance = comp, \ShiftRight6~33 , ShiftRight6~33, timing, 1
instance = comp, \ccs6ram_data~25 , ccs6ram_data~25, timing, 1
instance = comp, \ccs6ram_data~28 , ccs6ram_data~28, timing, 1
instance = comp, \ccs6ram_data[4] , ccs6ram_data[4], timing, 1
instance = comp, \ccs6way_mdata_sum[20]~62 , ccs6way_mdata_sum[20]~62, timing, 1
instance = comp, \ccs6way_mdata_sum[20] , ccs6way_mdata_sum[20], timing, 1
instance = comp, \ShiftRight12~34 , ShiftRight12~34, timing, 1
instance = comp, \ShiftRight12~35 , ShiftRight12~35, timing, 1
instance = comp, \ccs6ram_data~31 , ccs6ram_data~31, timing, 1
instance = comp, \ccs6ram_data~32 , ccs6ram_data~32, timing, 1
instance = comp, \ccs6ram_data~29 , ccs6ram_data~29, timing, 1
instance = comp, \ccs6way_rdata_sum[20]~64 , ccs6way_rdata_sum[20]~64, timing, 1
instance = comp, \ccs6way_rdata_sum[20] , ccs6way_rdata_sum[20], timing, 1
instance = comp, \ShiftRight6~34 , ShiftRight6~34, timing, 1
instance = comp, \ShiftRight6~35 , ShiftRight6~35, timing, 1
instance = comp, \ccs6ram_data~30 , ccs6ram_data~30, timing, 1
instance = comp, \ccs6ram_data~33 , ccs6ram_data~33, timing, 1
instance = comp, \ccs6ram_data[5] , ccs6ram_data[5], timing, 1
instance = comp, \ccs6ram_data~36 , ccs6ram_data~36, timing, 1
instance = comp, \ccs6way_mdata_sum[21]~64 , ccs6way_mdata_sum[21]~64, timing, 1
instance = comp, \ccs6way_mdata_sum[21] , ccs6way_mdata_sum[21], timing, 1
instance = comp, \ShiftRight12~36 , ShiftRight12~36, timing, 1
instance = comp, \ShiftRight12~37 , ShiftRight12~37, timing, 1
instance = comp, \ccs6ram_data~37 , ccs6ram_data~37, timing, 1
instance = comp, \ccs6way_rdata_sum[21]~66 , ccs6way_rdata_sum[21]~66, timing, 1
instance = comp, \ccs6way_rdata_sum[21] , ccs6way_rdata_sum[21], timing, 1
instance = comp, \ShiftRight6~36 , ShiftRight6~36, timing, 1
instance = comp, \ShiftRight6~37 , ShiftRight6~37, timing, 1
instance = comp, \ccs6ram_data~34 , ccs6ram_data~34, timing, 1
instance = comp, \ccs6ram_data~35 , ccs6ram_data~35, timing, 1
instance = comp, \ccs6ram_data~38 , ccs6ram_data~38, timing, 1
instance = comp, \ccs6ram_data[6] , ccs6ram_data[6], timing, 1
instance = comp, \ShiftRight6~38 , ShiftRight6~38, timing, 1
instance = comp, \ccs6ram_data~39 , ccs6ram_data~39, timing, 1
instance = comp, \ccs6ram_data~40 , ccs6ram_data~40, timing, 1
instance = comp, \ccs6ram_data~41 , ccs6ram_data~41, timing, 1
instance = comp, \ShiftRight12~38 , ShiftRight12~38, timing, 1
instance = comp, \ccs6ram_data~42 , ccs6ram_data~42, timing, 1
instance = comp, \ccs6ram_data~43 , ccs6ram_data~43, timing, 1
instance = comp, \ccs6ram_data[7] , ccs6ram_data[7], timing, 1
instance = comp, \ccs6ram_data[8]~0 , ccs6ram_data[8]~0, timing, 1
instance = comp, \ccs6ram_data~44 , ccs6ram_data~44, timing, 1
instance = comp, \ccs6ram_data~45 , ccs6ram_data~45, timing, 1
instance = comp, \ccs6ram_data[8] , ccs6ram_data[8], timing, 1
instance = comp, \ShiftRight12~39 , ShiftRight12~39, timing, 1
instance = comp, \ccs6ram_data[9]~1 , ccs6ram_data[9]~1, timing, 1
instance = comp, \ccs6ram_data~46 , ccs6ram_data~46, timing, 1
instance = comp, \ShiftRight6~39 , ShiftRight6~39, timing, 1
instance = comp, \ccs6ram_data~47 , ccs6ram_data~47, timing, 1
instance = comp, \ccs6ram_data[9] , ccs6ram_data[9], timing, 1
instance = comp, \ccs6ram_data~48 , ccs6ram_data~48, timing, 1
instance = comp, \ccs6ram_data~49 , ccs6ram_data~49, timing, 1
instance = comp, \ccs6ram_data~50 , ccs6ram_data~50, timing, 1
instance = comp, \ccs6ram_data[10] , ccs6ram_data[10], timing, 1
instance = comp, \ccs6ram_data~51 , ccs6ram_data~51, timing, 1
instance = comp, \ccs6ram_data~52 , ccs6ram_data~52, timing, 1
instance = comp, \ccs6ram_data~53 , ccs6ram_data~53, timing, 1
instance = comp, \ccs6ram_data[11] , ccs6ram_data[11], timing, 1
instance = comp, \ccs6_ram|altsyncram_component|auto_generated|ram_block1a0 , ccs6_ram|altsyncram_component|auto_generated|ram_block1a0, timing, 1
instance = comp, \rx_buf_reg[0]~58 , rx_buf_reg[0]~58, timing, 1
instance = comp, \rx_buf_reg[0]~59 , rx_buf_reg[0]~59, timing, 1
instance = comp, \rx_buf_reg[0]~55 , rx_buf_reg[0]~55, timing, 1
instance = comp, \rx_buf_reg[0]~60 , rx_buf_reg[0]~60, timing, 1
instance = comp, \rx_buf_reg[0]~61 , rx_buf_reg[0]~61, timing, 1
instance = comp, \iopp_maxerr_count_reg[0]~feeder , iopp_maxerr_count_reg[0]~feeder, timing, 1
instance = comp, \iopp_maxerr_count_reg[0]~0 , iopp_maxerr_count_reg[0]~0, timing, 1
instance = comp, \iopp_maxerr_count_reg[0] , iopp_maxerr_count_reg[0], timing, 1
instance = comp, \iopp_maxerr_count_reg[7]~feeder , iopp_maxerr_count_reg[7]~feeder, timing, 1
instance = comp, \iopp_maxerr_count_reg[7] , iopp_maxerr_count_reg[7], timing, 1
instance = comp, \ioppbk_err_maxcount~9 , ioppbk_err_maxcount~9, timing, 1
instance = comp, \ioppbk_err_maxcount[4]~3 , ioppbk_err_maxcount[4]~3, timing, 1
instance = comp, \ioppbk_err_maxcount[7] , ioppbk_err_maxcount[7], timing, 1
instance = comp, \iopp_maxerr_count_reg[6]~feeder , iopp_maxerr_count_reg[6]~feeder, timing, 1
instance = comp, \iopp_maxerr_count_reg[6] , iopp_maxerr_count_reg[6], timing, 1
instance = comp, \ioppbk_err_maxcount~8 , ioppbk_err_maxcount~8, timing, 1
instance = comp, \ioppbk_err_maxcount[6] , ioppbk_err_maxcount[6], timing, 1
instance = comp, \iopp_maxerr_count_reg[5] , iopp_maxerr_count_reg[5], timing, 1
instance = comp, \ioppbk_err_maxcount~7 , ioppbk_err_maxcount~7, timing, 1
instance = comp, \ioppbk_err_maxcount[5] , ioppbk_err_maxcount[5], timing, 1
instance = comp, \iopp_maxerr_count_reg[4] , iopp_maxerr_count_reg[4], timing, 1
instance = comp, \ioppbk_err_maxcount~6 , ioppbk_err_maxcount~6, timing, 1
instance = comp, \ioppbk_err_maxcount[4] , ioppbk_err_maxcount[4], timing, 1
instance = comp, \iopp_maxerr_count_reg[3] , iopp_maxerr_count_reg[3], timing, 1
instance = comp, \ioppbk_err_maxcount~5 , ioppbk_err_maxcount~5, timing, 1
instance = comp, \ioppbk_err_maxcount[3] , ioppbk_err_maxcount[3], timing, 1
instance = comp, \iopp_maxerr_count_reg[2] , iopp_maxerr_count_reg[2], timing, 1
instance = comp, \ioppbk_err_maxcount~4 , ioppbk_err_maxcount~4, timing, 1
instance = comp, \ioppbk_err_maxcount[2] , ioppbk_err_maxcount[2], timing, 1
instance = comp, \iopp_maxerr_count_reg[1] , iopp_maxerr_count_reg[1], timing, 1
instance = comp, \ioppbk_err_maxcount~2 , ioppbk_err_maxcount~2, timing, 1
instance = comp, \ioppbk_err_maxcount[1] , ioppbk_err_maxcount[1], timing, 1
instance = comp, \LessThan131~1 , LessThan131~1, timing, 1
instance = comp, \LessThan131~3 , LessThan131~3, timing, 1
instance = comp, \LessThan131~5 , LessThan131~5, timing, 1
instance = comp, \LessThan131~7 , LessThan131~7, timing, 1
instance = comp, \LessThan131~9 , LessThan131~9, timing, 1
instance = comp, \LessThan131~11 , LessThan131~11, timing, 1
instance = comp, \LessThan131~13 , LessThan131~13, timing, 1
instance = comp, \LessThan131~14 , LessThan131~14, timing, 1
instance = comp, \ioppbk_err_maxcount~0 , ioppbk_err_maxcount~0, timing, 1
instance = comp, \ioppbk_err_maxcount~1 , ioppbk_err_maxcount~1, timing, 1
instance = comp, \ioppbk_err_maxcount[0] , ioppbk_err_maxcount[0], timing, 1
instance = comp, \io_sta[0] , io_sta[0], timing, 1
instance = comp, \Selector271~28 , Selector271~28, timing, 1
instance = comp, \Selector271~29 , Selector271~29, timing, 1
instance = comp, \Selector271~30 , Selector271~30, timing, 1
instance = comp, \Selector271~31 , Selector271~31, timing, 1
instance = comp, \Selector271~32 , Selector271~32, timing, 1
instance = comp, \Selector271~33 , Selector271~33, timing, 1
instance = comp, \idle_current_value[14] , idle_current_value[14], timing, 1
instance = comp, \idle_current_value[13] , idle_current_value[13], timing, 1
instance = comp, \Mux27~2 , Mux27~2, timing, 1
instance = comp, \idle_current_value[12] , idle_current_value[12], timing, 1
instance = comp, \Mux27~0 , Mux27~0, timing, 1
instance = comp, \Mux27~1 , Mux27~1, timing, 1
instance = comp, \Mux27~3 , Mux27~3, timing, 1
instance = comp, \Mux27~4 , Mux27~4, timing, 1
instance = comp, \Selector271~15 , Selector271~15, timing, 1
instance = comp, \Selector271~16 , Selector271~16, timing, 1
instance = comp, \ang_spi_inst1|Mux15~0 , ang_spi_inst1|Mux15~0, timing, 1
instance = comp, \ang_spi_inst1|rx_buf_reg[0] , ang_spi_inst1|rx_buf_reg[0], timing, 1
instance = comp, \Selector271~13 , Selector271~13, timing, 1
instance = comp, \cyc_frame_finished~0clkctrl , cyc_frame_finished~0clkctrl, timing, 1
instance = comp, \ang_frame_daset[0] , ang_frame_daset[0], timing, 1
instance = comp, \Selector271~11 , Selector271~11, timing, 1
instance = comp, \Selector271~12 , Selector271~12, timing, 1
instance = comp, \Selector271~14 , Selector271~14, timing, 1
instance = comp, \Selector271~9 , Selector271~9, timing, 1
instance = comp, \Selector271~10 , Selector271~10, timing, 1
instance = comp, \Selector271~17 , Selector271~17, timing, 1
instance = comp, \Selector271~22 , Selector271~22, timing, 1
instance = comp, \cntccs_presamp_error[0][0]~261 , cntccs_presamp_error[0][0]~261, timing, 1
instance = comp, \ccs_presamp_check_count[12]~3 , ccs_presamp_check_count[12]~3, timing, 1
instance = comp, \Add45~18 , Add45~18, timing, 1
instance = comp, \Add45~20 , Add45~20, timing, 1
instance = comp, \ccs_presamp_check_count[10]~6 , ccs_presamp_check_count[10]~6, timing, 1
instance = comp, \ccs_presamp_check_count[10] , ccs_presamp_check_count[10], timing, 1
instance = comp, \Add45~22 , Add45~22, timing, 1
instance = comp, \ccs_presamp_check_count[11]~5 , ccs_presamp_check_count[11]~5, timing, 1
instance = comp, \ccs_presamp_check_count[11] , ccs_presamp_check_count[11], timing, 1
instance = comp, \Add45~24 , Add45~24, timing, 1
instance = comp, \ccs_presamp_check_count[12]~4 , ccs_presamp_check_count[12]~4, timing, 1
instance = comp, \ccs_presamp_check_count[12] , ccs_presamp_check_count[12], timing, 1
instance = comp, \always32~9 , always32~9, timing, 1
instance = comp, \Add45~26 , Add45~26, timing, 1
instance = comp, \ccs_presamp_check_count[13]~2 , ccs_presamp_check_count[13]~2, timing, 1
instance = comp, \ccs_presamp_check_count[13] , ccs_presamp_check_count[13], timing, 1
instance = comp, \Add45~28 , Add45~28, timing, 1
instance = comp, \ccs_presamp_check_count[14]~1 , ccs_presamp_check_count[14]~1, timing, 1
instance = comp, \ccs_presamp_check_count[14] , ccs_presamp_check_count[14], timing, 1
instance = comp, \Add45~30 , Add45~30, timing, 1
instance = comp, \ccs_presamp_check_count[15]~0 , ccs_presamp_check_count[15]~0, timing, 1
instance = comp, \ccs_presamp_check_count[15] , ccs_presamp_check_count[15], timing, 1
instance = comp, \Equal60~0 , Equal60~0, timing, 1
instance = comp, \Add45~0 , Add45~0, timing, 1
instance = comp, \ccs_presamp_check_count~16 , ccs_presamp_check_count~16, timing, 1
instance = comp, \ccs_presamp_check_count[0] , ccs_presamp_check_count[0], timing, 1
instance = comp, \Add45~2 , Add45~2, timing, 1
instance = comp, \ccs_presamp_check_count~15 , ccs_presamp_check_count~15, timing, 1
instance = comp, \ccs_presamp_check_count[1] , ccs_presamp_check_count[1], timing, 1
instance = comp, \Add45~4 , Add45~4, timing, 1
instance = comp, \ccs_presamp_check_count~14 , ccs_presamp_check_count~14, timing, 1
instance = comp, \ccs_presamp_check_count[2] , ccs_presamp_check_count[2], timing, 1
instance = comp, \Add45~6 , Add45~6, timing, 1
instance = comp, \ccs_presamp_check_count~13 , ccs_presamp_check_count~13, timing, 1
instance = comp, \ccs_presamp_check_count[3] , ccs_presamp_check_count[3], timing, 1
instance = comp, \Add45~8 , Add45~8, timing, 1
instance = comp, \ccs_presamp_check_count~12 , ccs_presamp_check_count~12, timing, 1
instance = comp, \ccs_presamp_check_count[4] , ccs_presamp_check_count[4], timing, 1
instance = comp, \Add45~10 , Add45~10, timing, 1
instance = comp, \ccs_presamp_check_count~11 , ccs_presamp_check_count~11, timing, 1
instance = comp, \ccs_presamp_check_count[5] , ccs_presamp_check_count[5], timing, 1
instance = comp, \Add45~12 , Add45~12, timing, 1
instance = comp, \ccs_presamp_check_count~10 , ccs_presamp_check_count~10, timing, 1
instance = comp, \ccs_presamp_check_count[6] , ccs_presamp_check_count[6], timing, 1
instance = comp, \Add45~14 , Add45~14, timing, 1
instance = comp, \ccs_presamp_check_count[7]~9 , ccs_presamp_check_count[7]~9, timing, 1
instance = comp, \ccs_presamp_check_count[7] , ccs_presamp_check_count[7], timing, 1
instance = comp, \Add45~16 , Add45~16, timing, 1
instance = comp, \ccs_presamp_check_count[8]~8 , ccs_presamp_check_count[8]~8, timing, 1
instance = comp, \ccs_presamp_check_count[8] , ccs_presamp_check_count[8], timing, 1
instance = comp, \ccs_presamp_check_count[9]~7 , ccs_presamp_check_count[9]~7, timing, 1
instance = comp, \ccs_presamp_check_count[9] , ccs_presamp_check_count[9], timing, 1
instance = comp, \Equal60~1 , Equal60~1, timing, 1
instance = comp, \LessThan34~0 , LessThan34~0, timing, 1
instance = comp, \ccs_maxadc_reg[0][11]~73 , ccs_maxadc_reg[0][11]~73, timing, 1
instance = comp, \Decoder2~9 , Decoder2~9, timing, 1
instance = comp, \ccs_maxadc_reg[5][15]~0 , ccs_maxadc_reg[5][15]~0, timing, 1
instance = comp, \ccs_maxadc_reg[0][15]~6 , ccs_maxadc_reg[0][15]~6, timing, 1
instance = comp, \ccs_maxadc_reg[0][11] , ccs_maxadc_reg[0][11], timing, 1
instance = comp, \ccs_maxadc_regr[0][11]~60 , ccs_maxadc_regr[0][11]~60, timing, 1
instance = comp, \ccs_maxadc_regr[0][11] , ccs_maxadc_regr[0][11], timing, 1
instance = comp, \ccs_maxadc_reg[0][10]~74 , ccs_maxadc_reg[0][10]~74, timing, 1
instance = comp, \ccs_maxadc_reg[0][10] , ccs_maxadc_reg[0][10], timing, 1
instance = comp, \ccs_maxadc_regr[0][10]~61 , ccs_maxadc_regr[0][10]~61, timing, 1
instance = comp, \ccs_maxadc_regr[0][10] , ccs_maxadc_regr[0][10], timing, 1
instance = comp, \ccs_maxadc_reg[0][9]~75 , ccs_maxadc_reg[0][9]~75, timing, 1
instance = comp, \ccs_maxadc_reg[0][9] , ccs_maxadc_reg[0][9], timing, 1
instance = comp, \ccs_maxadc_regr[0][9]~62 , ccs_maxadc_regr[0][9]~62, timing, 1
instance = comp, \ccs_maxadc_regr[0][9] , ccs_maxadc_regr[0][9], timing, 1
instance = comp, \ccs_maxadc_reg[0][8]~76 , ccs_maxadc_reg[0][8]~76, timing, 1
instance = comp, \ccs_maxadc_reg[0][8] , ccs_maxadc_reg[0][8], timing, 1
instance = comp, \ccs_maxadc_regr[0][8]~63 , ccs_maxadc_regr[0][8]~63, timing, 1
instance = comp, \ccs_maxadc_regr[0][8] , ccs_maxadc_regr[0][8], timing, 1
instance = comp, \ccs_maxadc_reg[0][7]~77 , ccs_maxadc_reg[0][7]~77, timing, 1
instance = comp, \ccs_maxadc_reg[0][7] , ccs_maxadc_reg[0][7], timing, 1
instance = comp, \ccs_maxadc_regr[0][7]~64 , ccs_maxadc_regr[0][7]~64, timing, 1
instance = comp, \ccs_maxadc_regr[0][7] , ccs_maxadc_regr[0][7], timing, 1
instance = comp, \ccs_maxadc_reg[0][6]~78 , ccs_maxadc_reg[0][6]~78, timing, 1
instance = comp, \ccs_maxadc_reg[0][6] , ccs_maxadc_reg[0][6], timing, 1
instance = comp, \ccs_maxadc_regr[0][6]~65 , ccs_maxadc_regr[0][6]~65, timing, 1
instance = comp, \ccs_maxadc_regr[0][6] , ccs_maxadc_regr[0][6], timing, 1
instance = comp, \ccs_maxadc_reg[0][5]~79 , ccs_maxadc_reg[0][5]~79, timing, 1
instance = comp, \ccs_maxadc_reg[0][5] , ccs_maxadc_reg[0][5], timing, 1
instance = comp, \ccs_maxadc_regr[0][5]~66 , ccs_maxadc_regr[0][5]~66, timing, 1
instance = comp, \ccs_maxadc_regr[0][5] , ccs_maxadc_regr[0][5], timing, 1
instance = comp, \ccs_maxadc_reg[0][4]~80 , ccs_maxadc_reg[0][4]~80, timing, 1
instance = comp, \ccs_maxadc_reg[0][4] , ccs_maxadc_reg[0][4], timing, 1
instance = comp, \ccs_maxadc_regr[0][4]~67 , ccs_maxadc_regr[0][4]~67, timing, 1
instance = comp, \ccs_maxadc_regr[0][4] , ccs_maxadc_regr[0][4], timing, 1
instance = comp, \ccs_maxadc_reg[0][3]~81 , ccs_maxadc_reg[0][3]~81, timing, 1
instance = comp, \ccs_maxadc_reg[0][3] , ccs_maxadc_reg[0][3], timing, 1
instance = comp, \ccs_maxadc_regr[0][3]~68 , ccs_maxadc_regr[0][3]~68, timing, 1
instance = comp, \ccs_maxadc_regr[0][3] , ccs_maxadc_regr[0][3], timing, 1
instance = comp, \ccs_maxadc_reg[0][2]~82 , ccs_maxadc_reg[0][2]~82, timing, 1
instance = comp, \ccs_maxadc_reg[0][2] , ccs_maxadc_reg[0][2], timing, 1
instance = comp, \ccs_maxadc_regr[0][2]~69 , ccs_maxadc_regr[0][2]~69, timing, 1
instance = comp, \ccs_maxadc_regr[0][2] , ccs_maxadc_regr[0][2], timing, 1
instance = comp, \ccs_maxadc_reg[0][1]~83 , ccs_maxadc_reg[0][1]~83, timing, 1
instance = comp, \ccs_maxadc_reg[0][1] , ccs_maxadc_reg[0][1], timing, 1
instance = comp, \ccs_maxadc_regr[0][1]~70 , ccs_maxadc_regr[0][1]~70, timing, 1
instance = comp, \ccs_maxadc_regr[0][1] , ccs_maxadc_regr[0][1], timing, 1
instance = comp, \ccs_maxadc_reg[0][0]~84 , ccs_maxadc_reg[0][0]~84, timing, 1
instance = comp, \ccs_maxadc_reg[0][0] , ccs_maxadc_reg[0][0], timing, 1
instance = comp, \ccs_maxadc_regr[0][0]~71 , ccs_maxadc_regr[0][0]~71, timing, 1
instance = comp, \ccs_maxadc_regr[0][0] , ccs_maxadc_regr[0][0], timing, 1
instance = comp, \LessThan35~1 , LessThan35~1, timing, 1
instance = comp, \LessThan35~3 , LessThan35~3, timing, 1
instance = comp, \LessThan35~5 , LessThan35~5, timing, 1
instance = comp, \LessThan35~7 , LessThan35~7, timing, 1
instance = comp, \LessThan35~9 , LessThan35~9, timing, 1
instance = comp, \LessThan35~11 , LessThan35~11, timing, 1
instance = comp, \LessThan35~13 , LessThan35~13, timing, 1
instance = comp, \LessThan35~15 , LessThan35~15, timing, 1
instance = comp, \LessThan35~17 , LessThan35~17, timing, 1
instance = comp, \LessThan35~19 , LessThan35~19, timing, 1
instance = comp, \LessThan35~21 , LessThan35~21, timing, 1
instance = comp, \LessThan35~22 , LessThan35~22, timing, 1
instance = comp, \ccs_maxadc_reg[0][15]~72 , ccs_maxadc_reg[0][15]~72, timing, 1
instance = comp, \ccs_maxadc_reg[0][15] , ccs_maxadc_reg[0][15], timing, 1
instance = comp, \ccs_maxlim_en[0]~5 , ccs_maxlim_en[0]~5, timing, 1
instance = comp, \ccs_maxlim_en[0] , ccs_maxlim_en[0], timing, 1
instance = comp, \cntccs_presamp_error[0][13]~293 , cntccs_presamp_error[0][13]~293, timing, 1
instance = comp, \cntccs_presamp_error[0][0] , cntccs_presamp_error[0][0], timing, 1
instance = comp, \cntccs_presamp_error[0][1]~263 , cntccs_presamp_error[0][1]~263, timing, 1
instance = comp, \cntccs_presamp_error[0][1] , cntccs_presamp_error[0][1], timing, 1
instance = comp, \cntccs_presamp_error[0][2]~265 , cntccs_presamp_error[0][2]~265, timing, 1
instance = comp, \cntccs_presamp_error[0][2] , cntccs_presamp_error[0][2], timing, 1
instance = comp, \cntccs_presamp_error[0][3]~267 , cntccs_presamp_error[0][3]~267, timing, 1
instance = comp, \cntccs_presamp_error[0][3] , cntccs_presamp_error[0][3], timing, 1
instance = comp, \cntccs_presamp_error[0][4]~269 , cntccs_presamp_error[0][4]~269, timing, 1
instance = comp, \cntccs_presamp_error[0][4] , cntccs_presamp_error[0][4], timing, 1
instance = comp, \cntccs_presamp_error[0][5]~271 , cntccs_presamp_error[0][5]~271, timing, 1
instance = comp, \cntccs_presamp_error[0][5] , cntccs_presamp_error[0][5], timing, 1
instance = comp, \cntccs_presamp_error[0][6]~273 , cntccs_presamp_error[0][6]~273, timing, 1
instance = comp, \cntccs_presamp_error[0][6] , cntccs_presamp_error[0][6], timing, 1
instance = comp, \cntccs_presamp_error[0][7]~275 , cntccs_presamp_error[0][7]~275, timing, 1
instance = comp, \cntccs_presamp_error[0][7] , cntccs_presamp_error[0][7], timing, 1
instance = comp, \cntccs_presamp_error[0][8]~277 , cntccs_presamp_error[0][8]~277, timing, 1
instance = comp, \cntccs_presamp_error[0][8] , cntccs_presamp_error[0][8], timing, 1
instance = comp, \cntccs_presamp_error[0][9]~279 , cntccs_presamp_error[0][9]~279, timing, 1
instance = comp, \cntccs_presamp_error[0][9] , cntccs_presamp_error[0][9], timing, 1
instance = comp, \cntccs_presamp_error[0][10]~281 , cntccs_presamp_error[0][10]~281, timing, 1
instance = comp, \cntccs_presamp_error[0][10] , cntccs_presamp_error[0][10], timing, 1
instance = comp, \cntccs_presamp_error[0][11]~283 , cntccs_presamp_error[0][11]~283, timing, 1
instance = comp, \cntccs_presamp_error[0][11] , cntccs_presamp_error[0][11], timing, 1
instance = comp, \cntccs_presamp_error[0][12]~285 , cntccs_presamp_error[0][12]~285, timing, 1
instance = comp, \cntccs_presamp_error[0][12] , cntccs_presamp_error[0][12], timing, 1
instance = comp, \cntccs_presamp_error[0][13]~287 , cntccs_presamp_error[0][13]~287, timing, 1
instance = comp, \cntccs_presamp_error[0][13] , cntccs_presamp_error[0][13], timing, 1
instance = comp, \cntccs_presamp_error[0][14]~289 , cntccs_presamp_error[0][14]~289, timing, 1
instance = comp, \cntccs_presamp_error[0][14] , cntccs_presamp_error[0][14], timing, 1
instance = comp, \cntccs_presamp_error[0][15]~291 , cntccs_presamp_error[0][15]~291, timing, 1
instance = comp, \cntccs_presamp_error[0][15] , cntccs_presamp_error[0][15], timing, 1
instance = comp, \err_cntlim_reg[8]~4 , err_cntlim_reg[8]~4, timing, 1
instance = comp, \err_cntlim_reg[2] , err_cntlim_reg[2], timing, 1
instance = comp, \err_cntlim_reg[1]~12 , err_cntlim_reg[1]~12, timing, 1
instance = comp, \err_cntlim_reg[1] , err_cntlim_reg[1], timing, 1
instance = comp, \err_cntlim_reg[0]~11 , err_cntlim_reg[0]~11, timing, 1
instance = comp, \err_cntlim_reg[0] , err_cntlim_reg[0], timing, 1
instance = comp, \err_cntlim_reg[3] , err_cntlim_reg[3], timing, 1
instance = comp, \CCS_PRELIM_NUM[15]~0 , CCS_PRELIM_NUM[15]~0, timing, 1
instance = comp, \CCS_PRELIM_NUM[15]~1 , CCS_PRELIM_NUM[15]~1, timing, 1
instance = comp, \CCS_PRELIM_NUM[14]~2 , CCS_PRELIM_NUM[14]~2, timing, 1
instance = comp, \CCS_PRELIM_NUM[13]~3 , CCS_PRELIM_NUM[13]~3, timing, 1
instance = comp, \CCS_PRELIM_NUM[12]~4 , CCS_PRELIM_NUM[12]~4, timing, 1
instance = comp, \CCS_PRELIM_NUM[11]~5 , CCS_PRELIM_NUM[11]~5, timing, 1
instance = comp, \CCS_PRELIM_NUM[10]~6 , CCS_PRELIM_NUM[10]~6, timing, 1
instance = comp, \CCS_PRELIM_NUM[9]~7 , CCS_PRELIM_NUM[9]~7, timing, 1
instance = comp, \CCS_PRELIM_NUM[8]~8 , CCS_PRELIM_NUM[8]~8, timing, 1
instance = comp, \CCS_PRELIM_NUM[7]~9 , CCS_PRELIM_NUM[7]~9, timing, 1
instance = comp, \CCS_PRELIM_NUM[7]~10 , CCS_PRELIM_NUM[7]~10, timing, 1
instance = comp, \CCS_PRELIM_NUM[6]~11 , CCS_PRELIM_NUM[6]~11, timing, 1
instance = comp, \CCS_PRELIM_NUM[5]~12 , CCS_PRELIM_NUM[5]~12, timing, 1
instance = comp, \CCS_PRELIM_NUM[4]~13 , CCS_PRELIM_NUM[4]~13, timing, 1
instance = comp, \CCS_PRELIM_NUM[3]~14 , CCS_PRELIM_NUM[3]~14, timing, 1
instance = comp, \CCS_PRELIM_NUM[2]~15 , CCS_PRELIM_NUM[2]~15, timing, 1
instance = comp, \CCS_PRELIM_NUM[1]~16 , CCS_PRELIM_NUM[1]~16, timing, 1
instance = comp, \CCS_PRELIM_NUM[0]~17 , CCS_PRELIM_NUM[0]~17, timing, 1
instance = comp, \LessThan52~1 , LessThan52~1, timing, 1
instance = comp, \LessThan52~3 , LessThan52~3, timing, 1
instance = comp, \LessThan52~5 , LessThan52~5, timing, 1
instance = comp, \LessThan52~7 , LessThan52~7, timing, 1
instance = comp, \LessThan52~9 , LessThan52~9, timing, 1
instance = comp, \LessThan52~11 , LessThan52~11, timing, 1
instance = comp, \LessThan52~13 , LessThan52~13, timing, 1
instance = comp, \LessThan52~15 , LessThan52~15, timing, 1
instance = comp, \LessThan52~17 , LessThan52~17, timing, 1
instance = comp, \LessThan52~19 , LessThan52~19, timing, 1
instance = comp, \LessThan52~21 , LessThan52~21, timing, 1
instance = comp, \LessThan52~23 , LessThan52~23, timing, 1
instance = comp, \LessThan52~25 , LessThan52~25, timing, 1
instance = comp, \LessThan52~27 , LessThan52~27, timing, 1
instance = comp, \LessThan52~29 , LessThan52~29, timing, 1
instance = comp, \LessThan52~30 , LessThan52~30, timing, 1
instance = comp, \Equal60~3 , Equal60~3, timing, 1
instance = comp, \Equal60~2 , Equal60~2, timing, 1
instance = comp, \Equal60~4 , Equal60~4, timing, 1
instance = comp, \ccspre_error_flag~5 , ccspre_error_flag~5, timing, 1
instance = comp, \ccspre_error_flag[0] , ccspre_error_flag[0], timing, 1
instance = comp, \cntccs_presamp_error[5][0]~96 , cntccs_presamp_error[5][0]~96, timing, 1
instance = comp, \ccs_maxadc_reg[5][15]~7 , ccs_maxadc_reg[5][15]~7, timing, 1
instance = comp, \ccs_maxadc_reg[5][15]~1 , ccs_maxadc_reg[5][15]~1, timing, 1
instance = comp, \ccs_maxadc_reg[5][15] , ccs_maxadc_reg[5][15], timing, 1
instance = comp, \ccs_maxlim_en[5]~0 , ccs_maxlim_en[5]~0, timing, 1
instance = comp, \ccs_maxlim_en[5] , ccs_maxlim_en[5], timing, 1
instance = comp, \ccs_maxadc_reg[5][11]~8 , ccs_maxadc_reg[5][11]~8, timing, 1
instance = comp, \ccs_maxadc_reg[5][11] , ccs_maxadc_reg[5][11], timing, 1
instance = comp, \ccs_maxadc_regr[5][11]~0 , ccs_maxadc_regr[5][11]~0, timing, 1
instance = comp, \ccs_maxadc_regr[5][11] , ccs_maxadc_regr[5][11], timing, 1
instance = comp, \ccs_maxadc_reg[5][10]~9 , ccs_maxadc_reg[5][10]~9, timing, 1
instance = comp, \ccs_maxadc_reg[5][10] , ccs_maxadc_reg[5][10], timing, 1
instance = comp, \ccs_maxadc_regr[5][10]~1 , ccs_maxadc_regr[5][10]~1, timing, 1
instance = comp, \ccs_maxadc_regr[5][10] , ccs_maxadc_regr[5][10], timing, 1
instance = comp, \ccs_maxadc_reg[5][9]~10 , ccs_maxadc_reg[5][9]~10, timing, 1
instance = comp, \ccs_maxadc_reg[5][9] , ccs_maxadc_reg[5][9], timing, 1
instance = comp, \ccs_maxadc_regr[5][9]~2 , ccs_maxadc_regr[5][9]~2, timing, 1
instance = comp, \ccs_maxadc_regr[5][9] , ccs_maxadc_regr[5][9], timing, 1
instance = comp, \ccs_maxadc_reg[5][8]~11 , ccs_maxadc_reg[5][8]~11, timing, 1
instance = comp, \ccs_maxadc_reg[5][8] , ccs_maxadc_reg[5][8], timing, 1
instance = comp, \ccs_maxadc_regr[5][8]~3 , ccs_maxadc_regr[5][8]~3, timing, 1
instance = comp, \ccs_maxadc_regr[5][8] , ccs_maxadc_regr[5][8], timing, 1
instance = comp, \ccs_maxadc_reg[5][7]~12 , ccs_maxadc_reg[5][7]~12, timing, 1
instance = comp, \ccs_maxadc_reg[5][7] , ccs_maxadc_reg[5][7], timing, 1
instance = comp, \ccs_maxadc_regr[5][7]~4 , ccs_maxadc_regr[5][7]~4, timing, 1
instance = comp, \ccs_maxadc_regr[5][7] , ccs_maxadc_regr[5][7], timing, 1
instance = comp, \ccs_maxadc_reg[5][6]~13 , ccs_maxadc_reg[5][6]~13, timing, 1
instance = comp, \ccs_maxadc_reg[5][6] , ccs_maxadc_reg[5][6], timing, 1
instance = comp, \ccs_maxadc_regr[5][6]~5 , ccs_maxadc_regr[5][6]~5, timing, 1
instance = comp, \ccs_maxadc_regr[5][6] , ccs_maxadc_regr[5][6], timing, 1
instance = comp, \ccs_maxadc_reg[5][5]~14 , ccs_maxadc_reg[5][5]~14, timing, 1
instance = comp, \ccs_maxadc_reg[5][5] , ccs_maxadc_reg[5][5], timing, 1
instance = comp, \ccs_maxadc_regr[5][5]~6 , ccs_maxadc_regr[5][5]~6, timing, 1
instance = comp, \ccs_maxadc_regr[5][5] , ccs_maxadc_regr[5][5], timing, 1
instance = comp, \ccs_maxadc_reg[5][4]~15 , ccs_maxadc_reg[5][4]~15, timing, 1
instance = comp, \ccs_maxadc_reg[5][4] , ccs_maxadc_reg[5][4], timing, 1
instance = comp, \ccs_maxadc_regr[5][4]~7 , ccs_maxadc_regr[5][4]~7, timing, 1
instance = comp, \ccs_maxadc_regr[5][4] , ccs_maxadc_regr[5][4], timing, 1
instance = comp, \ccs_maxadc_reg[5][3]~16 , ccs_maxadc_reg[5][3]~16, timing, 1
instance = comp, \ccs_maxadc_reg[5][3] , ccs_maxadc_reg[5][3], timing, 1
instance = comp, \ccs_maxadc_regr[5][3]~8 , ccs_maxadc_regr[5][3]~8, timing, 1
instance = comp, \ccs_maxadc_regr[5][3] , ccs_maxadc_regr[5][3], timing, 1
instance = comp, \ccs_maxadc_reg[5][2]~17 , ccs_maxadc_reg[5][2]~17, timing, 1
instance = comp, \ccs_maxadc_reg[5][2] , ccs_maxadc_reg[5][2], timing, 1
instance = comp, \ccs_maxadc_regr[5][2]~9 , ccs_maxadc_regr[5][2]~9, timing, 1
instance = comp, \ccs_maxadc_regr[5][2] , ccs_maxadc_regr[5][2], timing, 1
instance = comp, \ccs_maxadc_reg[5][1]~18 , ccs_maxadc_reg[5][1]~18, timing, 1
instance = comp, \ccs_maxadc_reg[5][1] , ccs_maxadc_reg[5][1], timing, 1
instance = comp, \ccs_maxadc_regr[5][1]~10 , ccs_maxadc_regr[5][1]~10, timing, 1
instance = comp, \ccs_maxadc_regr[5][1] , ccs_maxadc_regr[5][1], timing, 1
instance = comp, \ccs_maxadc_reg[5][0]~19 , ccs_maxadc_reg[5][0]~19, timing, 1
instance = comp, \ccs_maxadc_reg[5][0] , ccs_maxadc_reg[5][0], timing, 1
instance = comp, \ccs_maxadc_regr[5][0]~11 , ccs_maxadc_regr[5][0]~11, timing, 1
instance = comp, \ccs_maxadc_regr[5][0] , ccs_maxadc_regr[5][0], timing, 1
instance = comp, \LessThan40~1 , LessThan40~1, timing, 1
instance = comp, \LessThan40~3 , LessThan40~3, timing, 1
instance = comp, \LessThan40~5 , LessThan40~5, timing, 1
instance = comp, \LessThan40~7 , LessThan40~7, timing, 1
instance = comp, \LessThan40~9 , LessThan40~9, timing, 1
instance = comp, \LessThan40~11 , LessThan40~11, timing, 1
instance = comp, \LessThan40~13 , LessThan40~13, timing, 1
instance = comp, \LessThan40~15 , LessThan40~15, timing, 1
instance = comp, \LessThan40~17 , LessThan40~17, timing, 1
instance = comp, \LessThan40~19 , LessThan40~19, timing, 1
instance = comp, \LessThan40~21 , LessThan40~21, timing, 1
instance = comp, \LessThan40~22 , LessThan40~22, timing, 1
instance = comp, \cntccs_presamp_error[5][12]~128 , cntccs_presamp_error[5][12]~128, timing, 1
instance = comp, \cntccs_presamp_error[5][0] , cntccs_presamp_error[5][0], timing, 1
instance = comp, \cntccs_presamp_error[5][1]~98 , cntccs_presamp_error[5][1]~98, timing, 1
instance = comp, \cntccs_presamp_error[5][1] , cntccs_presamp_error[5][1], timing, 1
instance = comp, \cntccs_presamp_error[5][2]~100 , cntccs_presamp_error[5][2]~100, timing, 1
instance = comp, \cntccs_presamp_error[5][2] , cntccs_presamp_error[5][2], timing, 1
instance = comp, \cntccs_presamp_error[5][3]~102 , cntccs_presamp_error[5][3]~102, timing, 1
instance = comp, \cntccs_presamp_error[5][3] , cntccs_presamp_error[5][3], timing, 1
instance = comp, \cntccs_presamp_error[5][4]~104 , cntccs_presamp_error[5][4]~104, timing, 1
instance = comp, \cntccs_presamp_error[5][4] , cntccs_presamp_error[5][4], timing, 1
instance = comp, \cntccs_presamp_error[5][5]~106 , cntccs_presamp_error[5][5]~106, timing, 1
instance = comp, \cntccs_presamp_error[5][5] , cntccs_presamp_error[5][5], timing, 1
instance = comp, \cntccs_presamp_error[5][6]~108 , cntccs_presamp_error[5][6]~108, timing, 1
instance = comp, \cntccs_presamp_error[5][6] , cntccs_presamp_error[5][6], timing, 1
instance = comp, \cntccs_presamp_error[5][7]~110 , cntccs_presamp_error[5][7]~110, timing, 1
instance = comp, \cntccs_presamp_error[5][7] , cntccs_presamp_error[5][7], timing, 1
instance = comp, \cntccs_presamp_error[5][8]~112 , cntccs_presamp_error[5][8]~112, timing, 1
instance = comp, \cntccs_presamp_error[5][8] , cntccs_presamp_error[5][8], timing, 1
instance = comp, \cntccs_presamp_error[5][9]~114 , cntccs_presamp_error[5][9]~114, timing, 1
instance = comp, \cntccs_presamp_error[5][9] , cntccs_presamp_error[5][9], timing, 1
instance = comp, \cntccs_presamp_error[5][10]~116 , cntccs_presamp_error[5][10]~116, timing, 1
instance = comp, \cntccs_presamp_error[5][10] , cntccs_presamp_error[5][10], timing, 1
instance = comp, \cntccs_presamp_error[5][11]~118 , cntccs_presamp_error[5][11]~118, timing, 1
instance = comp, \cntccs_presamp_error[5][11] , cntccs_presamp_error[5][11], timing, 1
instance = comp, \cntccs_presamp_error[5][12]~120 , cntccs_presamp_error[5][12]~120, timing, 1
instance = comp, \cntccs_presamp_error[5][12] , cntccs_presamp_error[5][12], timing, 1
instance = comp, \cntccs_presamp_error[5][13]~122 , cntccs_presamp_error[5][13]~122, timing, 1
instance = comp, \cntccs_presamp_error[5][13] , cntccs_presamp_error[5][13], timing, 1
instance = comp, \cntccs_presamp_error[5][14]~124 , cntccs_presamp_error[5][14]~124, timing, 1
instance = comp, \cntccs_presamp_error[5][14] , cntccs_presamp_error[5][14], timing, 1
instance = comp, \cntccs_presamp_error[5][15]~126 , cntccs_presamp_error[5][15]~126, timing, 1
instance = comp, \cntccs_presamp_error[5][15] , cntccs_presamp_error[5][15], timing, 1
instance = comp, \LessThan57~1 , LessThan57~1, timing, 1
instance = comp, \LessThan57~3 , LessThan57~3, timing, 1
instance = comp, \LessThan57~5 , LessThan57~5, timing, 1
instance = comp, \LessThan57~7 , LessThan57~7, timing, 1
instance = comp, \LessThan57~9 , LessThan57~9, timing, 1
instance = comp, \LessThan57~11 , LessThan57~11, timing, 1
instance = comp, \LessThan57~13 , LessThan57~13, timing, 1
instance = comp, \LessThan57~15 , LessThan57~15, timing, 1
instance = comp, \LessThan57~17 , LessThan57~17, timing, 1
instance = comp, \LessThan57~19 , LessThan57~19, timing, 1
instance = comp, \LessThan57~21 , LessThan57~21, timing, 1
instance = comp, \LessThan57~23 , LessThan57~23, timing, 1
instance = comp, \LessThan57~25 , LessThan57~25, timing, 1
instance = comp, \LessThan57~27 , LessThan57~27, timing, 1
instance = comp, \LessThan57~29 , LessThan57~29, timing, 1
instance = comp, \LessThan57~30 , LessThan57~30, timing, 1
instance = comp, \ccspre_error_flag~0 , ccspre_error_flag~0, timing, 1
instance = comp, \ccspre_error_flag[5] , ccspre_error_flag[5], timing, 1
instance = comp, \cntccs_presamp_error[4][0]~129 , cntccs_presamp_error[4][0]~129, timing, 1
instance = comp, \ccs_maxadc_reg[4][15]~20 , ccs_maxadc_reg[4][15]~20, timing, 1
instance = comp, \ccs_maxadc_reg[4][15]~2 , ccs_maxadc_reg[4][15]~2, timing, 1
instance = comp, \ccs_maxadc_reg[4][15] , ccs_maxadc_reg[4][15], timing, 1
instance = comp, \ccs_maxlim_en[4]~1 , ccs_maxlim_en[4]~1, timing, 1
instance = comp, \ccs_maxlim_en[4] , ccs_maxlim_en[4], timing, 1
instance = comp, \ccs_maxadc_reg[4][11]~21 , ccs_maxadc_reg[4][11]~21, timing, 1
instance = comp, \ccs_maxadc_reg[4][11] , ccs_maxadc_reg[4][11], timing, 1
instance = comp, \ccs_maxadc_regr[4][11]~12 , ccs_maxadc_regr[4][11]~12, timing, 1
instance = comp, \ccs_maxadc_regr[4][11] , ccs_maxadc_regr[4][11], timing, 1
instance = comp, \ccs_maxadc_reg[4][10]~22 , ccs_maxadc_reg[4][10]~22, timing, 1
instance = comp, \ccs_maxadc_reg[4][10] , ccs_maxadc_reg[4][10], timing, 1
instance = comp, \ccs_maxadc_regr[4][10]~13 , ccs_maxadc_regr[4][10]~13, timing, 1
instance = comp, \ccs_maxadc_regr[4][10] , ccs_maxadc_regr[4][10], timing, 1
instance = comp, \ccs_maxadc_reg[4][9]~23 , ccs_maxadc_reg[4][9]~23, timing, 1
instance = comp, \ccs_maxadc_reg[4][9] , ccs_maxadc_reg[4][9], timing, 1
instance = comp, \ccs_maxadc_regr[4][9]~14 , ccs_maxadc_regr[4][9]~14, timing, 1
instance = comp, \ccs_maxadc_regr[4][9] , ccs_maxadc_regr[4][9], timing, 1
instance = comp, \ccs_maxadc_reg[4][8]~24 , ccs_maxadc_reg[4][8]~24, timing, 1
instance = comp, \ccs_maxadc_reg[4][8] , ccs_maxadc_reg[4][8], timing, 1
instance = comp, \ccs_maxadc_regr[4][8]~15 , ccs_maxadc_regr[4][8]~15, timing, 1
instance = comp, \ccs_maxadc_regr[4][8] , ccs_maxadc_regr[4][8], timing, 1
instance = comp, \ccs_maxadc_reg[4][7]~25 , ccs_maxadc_reg[4][7]~25, timing, 1
instance = comp, \ccs_maxadc_reg[4][7] , ccs_maxadc_reg[4][7], timing, 1
instance = comp, \ccs_maxadc_regr[4][7]~16 , ccs_maxadc_regr[4][7]~16, timing, 1
instance = comp, \ccs_maxadc_regr[4][7] , ccs_maxadc_regr[4][7], timing, 1
instance = comp, \ccs_maxadc_reg[4][6]~26 , ccs_maxadc_reg[4][6]~26, timing, 1
instance = comp, \ccs_maxadc_reg[4][6] , ccs_maxadc_reg[4][6], timing, 1
instance = comp, \ccs_maxadc_regr[4][6]~17 , ccs_maxadc_regr[4][6]~17, timing, 1
instance = comp, \ccs_maxadc_regr[4][6] , ccs_maxadc_regr[4][6], timing, 1
instance = comp, \ccs_maxadc_reg[4][5]~27 , ccs_maxadc_reg[4][5]~27, timing, 1
instance = comp, \ccs_maxadc_reg[4][5] , ccs_maxadc_reg[4][5], timing, 1
instance = comp, \ccs_maxadc_regr[4][5]~18 , ccs_maxadc_regr[4][5]~18, timing, 1
instance = comp, \ccs_maxadc_regr[4][5] , ccs_maxadc_regr[4][5], timing, 1
instance = comp, \ccs_maxadc_reg[4][4]~28 , ccs_maxadc_reg[4][4]~28, timing, 1
instance = comp, \ccs_maxadc_reg[4][4] , ccs_maxadc_reg[4][4], timing, 1
instance = comp, \ccs_maxadc_regr[4][4]~19 , ccs_maxadc_regr[4][4]~19, timing, 1
instance = comp, \ccs_maxadc_regr[4][4] , ccs_maxadc_regr[4][4], timing, 1
instance = comp, \ccs_maxadc_reg[4][3]~29 , ccs_maxadc_reg[4][3]~29, timing, 1
instance = comp, \ccs_maxadc_reg[4][3] , ccs_maxadc_reg[4][3], timing, 1
instance = comp, \ccs_maxadc_regr[4][3]~20 , ccs_maxadc_regr[4][3]~20, timing, 1
instance = comp, \ccs_maxadc_regr[4][3] , ccs_maxadc_regr[4][3], timing, 1
instance = comp, \ccs_maxadc_reg[4][2]~30 , ccs_maxadc_reg[4][2]~30, timing, 1
instance = comp, \ccs_maxadc_reg[4][2] , ccs_maxadc_reg[4][2], timing, 1
instance = comp, \ccs_maxadc_regr[4][2]~21 , ccs_maxadc_regr[4][2]~21, timing, 1
instance = comp, \ccs_maxadc_regr[4][2] , ccs_maxadc_regr[4][2], timing, 1
instance = comp, \ccs_maxadc_reg[4][1]~31 , ccs_maxadc_reg[4][1]~31, timing, 1
instance = comp, \ccs_maxadc_reg[4][1] , ccs_maxadc_reg[4][1], timing, 1
instance = comp, \ccs_maxadc_regr[4][1]~22 , ccs_maxadc_regr[4][1]~22, timing, 1
instance = comp, \ccs_maxadc_regr[4][1] , ccs_maxadc_regr[4][1], timing, 1
instance = comp, \ccs_maxadc_reg[4][0]~32 , ccs_maxadc_reg[4][0]~32, timing, 1
instance = comp, \ccs_maxadc_reg[4][0] , ccs_maxadc_reg[4][0], timing, 1
instance = comp, \ccs_maxadc_regr[4][0]~23 , ccs_maxadc_regr[4][0]~23, timing, 1
instance = comp, \ccs_maxadc_regr[4][0] , ccs_maxadc_regr[4][0], timing, 1
instance = comp, \LessThan39~1 , LessThan39~1, timing, 1
instance = comp, \LessThan39~3 , LessThan39~3, timing, 1
instance = comp, \LessThan39~5 , LessThan39~5, timing, 1
instance = comp, \LessThan39~7 , LessThan39~7, timing, 1
instance = comp, \LessThan39~9 , LessThan39~9, timing, 1
instance = comp, \LessThan39~11 , LessThan39~11, timing, 1
instance = comp, \LessThan39~13 , LessThan39~13, timing, 1
instance = comp, \LessThan39~15 , LessThan39~15, timing, 1
instance = comp, \LessThan39~17 , LessThan39~17, timing, 1
instance = comp, \LessThan39~19 , LessThan39~19, timing, 1
instance = comp, \LessThan39~21 , LessThan39~21, timing, 1
instance = comp, \LessThan39~22 , LessThan39~22, timing, 1
instance = comp, \cntccs_presamp_error[4][14]~161 , cntccs_presamp_error[4][14]~161, timing, 1
instance = comp, \cntccs_presamp_error[4][0] , cntccs_presamp_error[4][0], timing, 1
instance = comp, \cntccs_presamp_error[4][1]~131 , cntccs_presamp_error[4][1]~131, timing, 1
instance = comp, \cntccs_presamp_error[4][1] , cntccs_presamp_error[4][1], timing, 1
instance = comp, \cntccs_presamp_error[4][2]~133 , cntccs_presamp_error[4][2]~133, timing, 1
instance = comp, \cntccs_presamp_error[4][2] , cntccs_presamp_error[4][2], timing, 1
instance = comp, \cntccs_presamp_error[4][3]~135 , cntccs_presamp_error[4][3]~135, timing, 1
instance = comp, \cntccs_presamp_error[4][3] , cntccs_presamp_error[4][3], timing, 1
instance = comp, \cntccs_presamp_error[4][4]~137 , cntccs_presamp_error[4][4]~137, timing, 1
instance = comp, \cntccs_presamp_error[4][4] , cntccs_presamp_error[4][4], timing, 1
instance = comp, \cntccs_presamp_error[4][5]~139 , cntccs_presamp_error[4][5]~139, timing, 1
instance = comp, \cntccs_presamp_error[4][5] , cntccs_presamp_error[4][5], timing, 1
instance = comp, \cntccs_presamp_error[4][6]~141 , cntccs_presamp_error[4][6]~141, timing, 1
instance = comp, \cntccs_presamp_error[4][6] , cntccs_presamp_error[4][6], timing, 1
instance = comp, \cntccs_presamp_error[4][7]~143 , cntccs_presamp_error[4][7]~143, timing, 1
instance = comp, \cntccs_presamp_error[4][7] , cntccs_presamp_error[4][7], timing, 1
instance = comp, \cntccs_presamp_error[4][8]~145 , cntccs_presamp_error[4][8]~145, timing, 1
instance = comp, \cntccs_presamp_error[4][8] , cntccs_presamp_error[4][8], timing, 1
instance = comp, \cntccs_presamp_error[4][9]~147 , cntccs_presamp_error[4][9]~147, timing, 1
instance = comp, \cntccs_presamp_error[4][9] , cntccs_presamp_error[4][9], timing, 1
instance = comp, \cntccs_presamp_error[4][10]~149 , cntccs_presamp_error[4][10]~149, timing, 1
instance = comp, \cntccs_presamp_error[4][10] , cntccs_presamp_error[4][10], timing, 1
instance = comp, \cntccs_presamp_error[4][11]~151 , cntccs_presamp_error[4][11]~151, timing, 1
instance = comp, \cntccs_presamp_error[4][11] , cntccs_presamp_error[4][11], timing, 1
instance = comp, \cntccs_presamp_error[4][12]~153 , cntccs_presamp_error[4][12]~153, timing, 1
instance = comp, \cntccs_presamp_error[4][12] , cntccs_presamp_error[4][12], timing, 1
instance = comp, \cntccs_presamp_error[4][13]~155 , cntccs_presamp_error[4][13]~155, timing, 1
instance = comp, \cntccs_presamp_error[4][13] , cntccs_presamp_error[4][13], timing, 1
instance = comp, \cntccs_presamp_error[4][14]~157 , cntccs_presamp_error[4][14]~157, timing, 1
instance = comp, \cntccs_presamp_error[4][14] , cntccs_presamp_error[4][14], timing, 1
instance = comp, \cntccs_presamp_error[4][15]~159 , cntccs_presamp_error[4][15]~159, timing, 1
instance = comp, \cntccs_presamp_error[4][15] , cntccs_presamp_error[4][15], timing, 1
instance = comp, \LessThan56~1 , LessThan56~1, timing, 1
instance = comp, \LessThan56~3 , LessThan56~3, timing, 1
instance = comp, \LessThan56~5 , LessThan56~5, timing, 1
instance = comp, \LessThan56~7 , LessThan56~7, timing, 1
instance = comp, \LessThan56~9 , LessThan56~9, timing, 1
instance = comp, \LessThan56~11 , LessThan56~11, timing, 1
instance = comp, \LessThan56~13 , LessThan56~13, timing, 1
instance = comp, \LessThan56~15 , LessThan56~15, timing, 1
instance = comp, \LessThan56~17 , LessThan56~17, timing, 1
instance = comp, \LessThan56~19 , LessThan56~19, timing, 1
instance = comp, \LessThan56~21 , LessThan56~21, timing, 1
instance = comp, \LessThan56~23 , LessThan56~23, timing, 1
instance = comp, \LessThan56~25 , LessThan56~25, timing, 1
instance = comp, \LessThan56~27 , LessThan56~27, timing, 1
instance = comp, \LessThan56~29 , LessThan56~29, timing, 1
instance = comp, \LessThan56~30 , LessThan56~30, timing, 1
instance = comp, \ccspre_error_flag~1 , ccspre_error_flag~1, timing, 1
instance = comp, \ccspre_error_flag[4] , ccspre_error_flag[4], timing, 1
instance = comp, \cntccs_presamp_error[3][0]~162 , cntccs_presamp_error[3][0]~162, timing, 1
instance = comp, \ccs_maxadc_reg[3][11]~34 , ccs_maxadc_reg[3][11]~34, timing, 1
instance = comp, \ccs_minadc_reg[3][15]~3 , ccs_minadc_reg[3][15]~3, timing, 1
instance = comp, \ccs_maxadc_reg[3][15]~3 , ccs_maxadc_reg[3][15]~3, timing, 1
instance = comp, \ccs_maxadc_reg[3][11] , ccs_maxadc_reg[3][11], timing, 1
instance = comp, \ccs_maxadc_regr[3][11]~24 , ccs_maxadc_regr[3][11]~24, timing, 1
instance = comp, \ccs_maxadc_regr[3][11] , ccs_maxadc_regr[3][11], timing, 1
instance = comp, \ccs_maxadc_reg[3][10]~35 , ccs_maxadc_reg[3][10]~35, timing, 1
instance = comp, \ccs_maxadc_reg[3][10] , ccs_maxadc_reg[3][10], timing, 1
instance = comp, \ccs_maxadc_regr[3][10]~25 , ccs_maxadc_regr[3][10]~25, timing, 1
instance = comp, \ccs_maxadc_regr[3][10] , ccs_maxadc_regr[3][10], timing, 1
instance = comp, \ccs_maxadc_reg[3][9]~36 , ccs_maxadc_reg[3][9]~36, timing, 1
instance = comp, \ccs_maxadc_reg[3][9] , ccs_maxadc_reg[3][9], timing, 1
instance = comp, \ccs_maxadc_regr[3][9]~26 , ccs_maxadc_regr[3][9]~26, timing, 1
instance = comp, \ccs_maxadc_regr[3][9] , ccs_maxadc_regr[3][9], timing, 1
instance = comp, \ccs_maxadc_reg[3][8]~37 , ccs_maxadc_reg[3][8]~37, timing, 1
instance = comp, \ccs_maxadc_reg[3][8] , ccs_maxadc_reg[3][8], timing, 1
instance = comp, \ccs_maxadc_regr[3][8]~27 , ccs_maxadc_regr[3][8]~27, timing, 1
instance = comp, \ccs_maxadc_regr[3][8] , ccs_maxadc_regr[3][8], timing, 1
instance = comp, \ccs_maxadc_reg[3][7]~38 , ccs_maxadc_reg[3][7]~38, timing, 1
instance = comp, \ccs_maxadc_reg[3][7] , ccs_maxadc_reg[3][7], timing, 1
instance = comp, \ccs_maxadc_regr[3][7]~28 , ccs_maxadc_regr[3][7]~28, timing, 1
instance = comp, \ccs_maxadc_regr[3][7] , ccs_maxadc_regr[3][7], timing, 1
instance = comp, \ccs_maxadc_reg[3][6]~39 , ccs_maxadc_reg[3][6]~39, timing, 1
instance = comp, \ccs_maxadc_reg[3][6] , ccs_maxadc_reg[3][6], timing, 1
instance = comp, \ccs_maxadc_regr[3][6]~29 , ccs_maxadc_regr[3][6]~29, timing, 1
instance = comp, \ccs_maxadc_regr[3][6] , ccs_maxadc_regr[3][6], timing, 1
instance = comp, \ccs_maxadc_reg[3][5]~40 , ccs_maxadc_reg[3][5]~40, timing, 1
instance = comp, \ccs_maxadc_reg[3][5] , ccs_maxadc_reg[3][5], timing, 1
instance = comp, \ccs_maxadc_regr[3][5]~30 , ccs_maxadc_regr[3][5]~30, timing, 1
instance = comp, \ccs_maxadc_regr[3][5] , ccs_maxadc_regr[3][5], timing, 1
instance = comp, \ccs_maxadc_reg[3][4]~41 , ccs_maxadc_reg[3][4]~41, timing, 1
instance = comp, \ccs_maxadc_reg[3][4] , ccs_maxadc_reg[3][4], timing, 1
instance = comp, \ccs_maxadc_regr[3][4]~31 , ccs_maxadc_regr[3][4]~31, timing, 1
instance = comp, \ccs_maxadc_regr[3][4] , ccs_maxadc_regr[3][4], timing, 1
instance = comp, \ccs_maxadc_reg[3][3]~42 , ccs_maxadc_reg[3][3]~42, timing, 1
instance = comp, \ccs_maxadc_reg[3][3] , ccs_maxadc_reg[3][3], timing, 1
instance = comp, \ccs_maxadc_regr[3][3]~32 , ccs_maxadc_regr[3][3]~32, timing, 1
instance = comp, \ccs_maxadc_regr[3][3] , ccs_maxadc_regr[3][3], timing, 1
instance = comp, \ccs_maxadc_reg[3][2]~43 , ccs_maxadc_reg[3][2]~43, timing, 1
instance = comp, \ccs_maxadc_reg[3][2] , ccs_maxadc_reg[3][2], timing, 1
instance = comp, \ccs_maxadc_regr[3][2]~33 , ccs_maxadc_regr[3][2]~33, timing, 1
instance = comp, \ccs_maxadc_regr[3][2] , ccs_maxadc_regr[3][2], timing, 1
instance = comp, \ccs_maxadc_reg[3][1]~44 , ccs_maxadc_reg[3][1]~44, timing, 1
instance = comp, \ccs_maxadc_reg[3][1] , ccs_maxadc_reg[3][1], timing, 1
instance = comp, \ccs_maxadc_regr[3][1]~34 , ccs_maxadc_regr[3][1]~34, timing, 1
instance = comp, \ccs_maxadc_regr[3][1] , ccs_maxadc_regr[3][1], timing, 1
instance = comp, \ccs_maxadc_reg[3][0]~45 , ccs_maxadc_reg[3][0]~45, timing, 1
instance = comp, \ccs_maxadc_reg[3][0] , ccs_maxadc_reg[3][0], timing, 1
instance = comp, \ccs_maxadc_regr[3][0]~35 , ccs_maxadc_regr[3][0]~35, timing, 1
instance = comp, \ccs_maxadc_regr[3][0] , ccs_maxadc_regr[3][0], timing, 1
instance = comp, \LessThan38~1 , LessThan38~1, timing, 1
instance = comp, \LessThan38~3 , LessThan38~3, timing, 1
instance = comp, \LessThan38~5 , LessThan38~5, timing, 1
instance = comp, \LessThan38~7 , LessThan38~7, timing, 1
instance = comp, \LessThan38~9 , LessThan38~9, timing, 1
instance = comp, \LessThan38~11 , LessThan38~11, timing, 1
instance = comp, \LessThan38~13 , LessThan38~13, timing, 1
instance = comp, \LessThan38~15 , LessThan38~15, timing, 1
instance = comp, \LessThan38~17 , LessThan38~17, timing, 1
instance = comp, \LessThan38~19 , LessThan38~19, timing, 1
instance = comp, \LessThan38~21 , LessThan38~21, timing, 1
instance = comp, \LessThan38~22 , LessThan38~22, timing, 1
instance = comp, \ccs_maxadc_reg[3][15]~33 , ccs_maxadc_reg[3][15]~33, timing, 1
instance = comp, \ccs_maxadc_reg[3][15] , ccs_maxadc_reg[3][15], timing, 1
instance = comp, \ccs_maxlim_en[3]~2 , ccs_maxlim_en[3]~2, timing, 1
instance = comp, \ccs_maxlim_en[3] , ccs_maxlim_en[3], timing, 1
instance = comp, \cntccs_presamp_error[3][10]~194 , cntccs_presamp_error[3][10]~194, timing, 1
instance = comp, \cntccs_presamp_error[3][0] , cntccs_presamp_error[3][0], timing, 1
instance = comp, \cntccs_presamp_error[3][1]~164 , cntccs_presamp_error[3][1]~164, timing, 1
instance = comp, \cntccs_presamp_error[3][1] , cntccs_presamp_error[3][1], timing, 1
instance = comp, \cntccs_presamp_error[3][2]~166 , cntccs_presamp_error[3][2]~166, timing, 1
instance = comp, \cntccs_presamp_error[3][2] , cntccs_presamp_error[3][2], timing, 1
instance = comp, \cntccs_presamp_error[3][3]~168 , cntccs_presamp_error[3][3]~168, timing, 1
instance = comp, \cntccs_presamp_error[3][3] , cntccs_presamp_error[3][3], timing, 1
instance = comp, \cntccs_presamp_error[3][4]~170 , cntccs_presamp_error[3][4]~170, timing, 1
instance = comp, \cntccs_presamp_error[3][4] , cntccs_presamp_error[3][4], timing, 1
instance = comp, \cntccs_presamp_error[3][5]~172 , cntccs_presamp_error[3][5]~172, timing, 1
instance = comp, \cntccs_presamp_error[3][5] , cntccs_presamp_error[3][5], timing, 1
instance = comp, \cntccs_presamp_error[3][6]~174 , cntccs_presamp_error[3][6]~174, timing, 1
instance = comp, \cntccs_presamp_error[3][6] , cntccs_presamp_error[3][6], timing, 1
instance = comp, \cntccs_presamp_error[3][7]~176 , cntccs_presamp_error[3][7]~176, timing, 1
instance = comp, \cntccs_presamp_error[3][7] , cntccs_presamp_error[3][7], timing, 1
instance = comp, \cntccs_presamp_error[3][8]~178 , cntccs_presamp_error[3][8]~178, timing, 1
instance = comp, \cntccs_presamp_error[3][8] , cntccs_presamp_error[3][8], timing, 1
instance = comp, \cntccs_presamp_error[3][9]~180 , cntccs_presamp_error[3][9]~180, timing, 1
instance = comp, \cntccs_presamp_error[3][9] , cntccs_presamp_error[3][9], timing, 1
instance = comp, \cntccs_presamp_error[3][10]~182 , cntccs_presamp_error[3][10]~182, timing, 1
instance = comp, \cntccs_presamp_error[3][10] , cntccs_presamp_error[3][10], timing, 1
instance = comp, \cntccs_presamp_error[3][11]~184 , cntccs_presamp_error[3][11]~184, timing, 1
instance = comp, \cntccs_presamp_error[3][11] , cntccs_presamp_error[3][11], timing, 1
instance = comp, \cntccs_presamp_error[3][12]~186 , cntccs_presamp_error[3][12]~186, timing, 1
instance = comp, \cntccs_presamp_error[3][12] , cntccs_presamp_error[3][12], timing, 1
instance = comp, \cntccs_presamp_error[3][13]~188 , cntccs_presamp_error[3][13]~188, timing, 1
instance = comp, \cntccs_presamp_error[3][13] , cntccs_presamp_error[3][13], timing, 1
instance = comp, \cntccs_presamp_error[3][14]~190 , cntccs_presamp_error[3][14]~190, timing, 1
instance = comp, \cntccs_presamp_error[3][14] , cntccs_presamp_error[3][14], timing, 1
instance = comp, \cntccs_presamp_error[3][15]~192 , cntccs_presamp_error[3][15]~192, timing, 1
instance = comp, \cntccs_presamp_error[3][15] , cntccs_presamp_error[3][15], timing, 1
instance = comp, \LessThan55~1 , LessThan55~1, timing, 1
instance = comp, \LessThan55~3 , LessThan55~3, timing, 1
instance = comp, \LessThan55~5 , LessThan55~5, timing, 1
instance = comp, \LessThan55~7 , LessThan55~7, timing, 1
instance = comp, \LessThan55~9 , LessThan55~9, timing, 1
instance = comp, \LessThan55~11 , LessThan55~11, timing, 1
instance = comp, \LessThan55~13 , LessThan55~13, timing, 1
instance = comp, \LessThan55~15 , LessThan55~15, timing, 1
instance = comp, \LessThan55~17 , LessThan55~17, timing, 1
instance = comp, \LessThan55~19 , LessThan55~19, timing, 1
instance = comp, \LessThan55~21 , LessThan55~21, timing, 1
instance = comp, \LessThan55~23 , LessThan55~23, timing, 1
instance = comp, \LessThan55~25 , LessThan55~25, timing, 1
instance = comp, \LessThan55~27 , LessThan55~27, timing, 1
instance = comp, \LessThan55~29 , LessThan55~29, timing, 1
instance = comp, \LessThan55~30 , LessThan55~30, timing, 1
instance = comp, \ccspre_error_flag~2 , ccspre_error_flag~2, timing, 1
instance = comp, \ccspre_error_flag[3] , ccspre_error_flag[3], timing, 1
instance = comp, \cntccs_presamp_error[2][0]~195 , cntccs_presamp_error[2][0]~195, timing, 1
instance = comp, \ccs_maxadc_reg[2][15]~46 , ccs_maxadc_reg[2][15]~46, timing, 1
instance = comp, \ccs_minadc_reg[2][15]~5 , ccs_minadc_reg[2][15]~5, timing, 1
instance = comp, \ccs_maxadc_reg[2][15]~4 , ccs_maxadc_reg[2][15]~4, timing, 1
instance = comp, \ccs_maxadc_reg[2][15] , ccs_maxadc_reg[2][15], timing, 1
instance = comp, \ccs_maxlim_en[2]~3 , ccs_maxlim_en[2]~3, timing, 1
instance = comp, \ccs_maxlim_en[2] , ccs_maxlim_en[2], timing, 1
instance = comp, \ccs_maxadc_reg[2][11]~47 , ccs_maxadc_reg[2][11]~47, timing, 1
instance = comp, \ccs_maxadc_reg[2][11] , ccs_maxadc_reg[2][11], timing, 1
instance = comp, \ccs_maxadc_regr[2][11]~36 , ccs_maxadc_regr[2][11]~36, timing, 1
instance = comp, \ccs_maxadc_regr[2][11] , ccs_maxadc_regr[2][11], timing, 1
instance = comp, \ccs_maxadc_reg[2][10]~48 , ccs_maxadc_reg[2][10]~48, timing, 1
instance = comp, \ccs_maxadc_reg[2][10] , ccs_maxadc_reg[2][10], timing, 1
instance = comp, \ccs_maxadc_regr[2][10]~37 , ccs_maxadc_regr[2][10]~37, timing, 1
instance = comp, \ccs_maxadc_regr[2][10] , ccs_maxadc_regr[2][10], timing, 1
instance = comp, \ccs_maxadc_reg[2][9]~49 , ccs_maxadc_reg[2][9]~49, timing, 1
instance = comp, \ccs_maxadc_reg[2][9] , ccs_maxadc_reg[2][9], timing, 1
instance = comp, \ccs_maxadc_regr[2][9]~38 , ccs_maxadc_regr[2][9]~38, timing, 1
instance = comp, \ccs_maxadc_regr[2][9] , ccs_maxadc_regr[2][9], timing, 1
instance = comp, \ccs_maxadc_reg[2][8]~50 , ccs_maxadc_reg[2][8]~50, timing, 1
instance = comp, \ccs_maxadc_reg[2][8] , ccs_maxadc_reg[2][8], timing, 1
instance = comp, \ccs_maxadc_regr[2][8]~39 , ccs_maxadc_regr[2][8]~39, timing, 1
instance = comp, \ccs_maxadc_regr[2][8] , ccs_maxadc_regr[2][8], timing, 1
instance = comp, \ccs_maxadc_reg[2][7]~51 , ccs_maxadc_reg[2][7]~51, timing, 1
instance = comp, \ccs_maxadc_reg[2][7] , ccs_maxadc_reg[2][7], timing, 1
instance = comp, \ccs_maxadc_regr[2][7]~40 , ccs_maxadc_regr[2][7]~40, timing, 1
instance = comp, \ccs_maxadc_regr[2][7] , ccs_maxadc_regr[2][7], timing, 1
instance = comp, \ccs_maxadc_reg[2][6]~52 , ccs_maxadc_reg[2][6]~52, timing, 1
instance = comp, \ccs_maxadc_reg[2][6] , ccs_maxadc_reg[2][6], timing, 1
instance = comp, \ccs_maxadc_regr[2][6]~41 , ccs_maxadc_regr[2][6]~41, timing, 1
instance = comp, \ccs_maxadc_regr[2][6] , ccs_maxadc_regr[2][6], timing, 1
instance = comp, \ccs_maxadc_reg[2][5]~53 , ccs_maxadc_reg[2][5]~53, timing, 1
instance = comp, \ccs_maxadc_reg[2][5] , ccs_maxadc_reg[2][5], timing, 1
instance = comp, \ccs_maxadc_regr[2][5]~42 , ccs_maxadc_regr[2][5]~42, timing, 1
instance = comp, \ccs_maxadc_regr[2][5] , ccs_maxadc_regr[2][5], timing, 1
instance = comp, \ccs_maxadc_reg[2][4]~54 , ccs_maxadc_reg[2][4]~54, timing, 1
instance = comp, \ccs_maxadc_reg[2][4] , ccs_maxadc_reg[2][4], timing, 1
instance = comp, \ccs_maxadc_regr[2][4]~43 , ccs_maxadc_regr[2][4]~43, timing, 1
instance = comp, \ccs_maxadc_regr[2][4] , ccs_maxadc_regr[2][4], timing, 1
instance = comp, \ccs_maxadc_reg[2][3]~55 , ccs_maxadc_reg[2][3]~55, timing, 1
instance = comp, \ccs_maxadc_reg[2][3] , ccs_maxadc_reg[2][3], timing, 1
instance = comp, \ccs_maxadc_regr[2][3]~44 , ccs_maxadc_regr[2][3]~44, timing, 1
instance = comp, \ccs_maxadc_regr[2][3] , ccs_maxadc_regr[2][3], timing, 1
instance = comp, \ccs_maxadc_reg[2][2]~56 , ccs_maxadc_reg[2][2]~56, timing, 1
instance = comp, \ccs_maxadc_reg[2][2] , ccs_maxadc_reg[2][2], timing, 1
instance = comp, \ccs_maxadc_regr[2][2]~45 , ccs_maxadc_regr[2][2]~45, timing, 1
instance = comp, \ccs_maxadc_regr[2][2] , ccs_maxadc_regr[2][2], timing, 1
instance = comp, \ccs_maxadc_reg[2][1]~57 , ccs_maxadc_reg[2][1]~57, timing, 1
instance = comp, \ccs_maxadc_reg[2][1] , ccs_maxadc_reg[2][1], timing, 1
instance = comp, \ccs_maxadc_regr[2][1]~46 , ccs_maxadc_regr[2][1]~46, timing, 1
instance = comp, \ccs_maxadc_regr[2][1] , ccs_maxadc_regr[2][1], timing, 1
instance = comp, \ccs_maxadc_reg[2][0]~58 , ccs_maxadc_reg[2][0]~58, timing, 1
instance = comp, \ccs_maxadc_reg[2][0] , ccs_maxadc_reg[2][0], timing, 1
instance = comp, \ccs_maxadc_regr[2][0]~47 , ccs_maxadc_regr[2][0]~47, timing, 1
instance = comp, \ccs_maxadc_regr[2][0] , ccs_maxadc_regr[2][0], timing, 1
instance = comp, \LessThan37~1 , LessThan37~1, timing, 1
instance = comp, \LessThan37~3 , LessThan37~3, timing, 1
instance = comp, \LessThan37~5 , LessThan37~5, timing, 1
instance = comp, \LessThan37~7 , LessThan37~7, timing, 1
instance = comp, \LessThan37~9 , LessThan37~9, timing, 1
instance = comp, \LessThan37~11 , LessThan37~11, timing, 1
instance = comp, \LessThan37~13 , LessThan37~13, timing, 1
instance = comp, \LessThan37~15 , LessThan37~15, timing, 1
instance = comp, \LessThan37~17 , LessThan37~17, timing, 1
instance = comp, \LessThan37~19 , LessThan37~19, timing, 1
instance = comp, \LessThan37~21 , LessThan37~21, timing, 1
instance = comp, \LessThan37~22 , LessThan37~22, timing, 1
instance = comp, \cntccs_presamp_error[2][1]~227 , cntccs_presamp_error[2][1]~227, timing, 1
instance = comp, \cntccs_presamp_error[2][0] , cntccs_presamp_error[2][0], timing, 1
instance = comp, \cntccs_presamp_error[2][1]~197 , cntccs_presamp_error[2][1]~197, timing, 1
instance = comp, \cntccs_presamp_error[2][1] , cntccs_presamp_error[2][1], timing, 1
instance = comp, \cntccs_presamp_error[2][2]~199 , cntccs_presamp_error[2][2]~199, timing, 1
instance = comp, \cntccs_presamp_error[2][2] , cntccs_presamp_error[2][2], timing, 1
instance = comp, \cntccs_presamp_error[2][3]~201 , cntccs_presamp_error[2][3]~201, timing, 1
instance = comp, \cntccs_presamp_error[2][3] , cntccs_presamp_error[2][3], timing, 1
instance = comp, \cntccs_presamp_error[2][4]~203 , cntccs_presamp_error[2][4]~203, timing, 1
instance = comp, \cntccs_presamp_error[2][4] , cntccs_presamp_error[2][4], timing, 1
instance = comp, \cntccs_presamp_error[2][5]~205 , cntccs_presamp_error[2][5]~205, timing, 1
instance = comp, \cntccs_presamp_error[2][5] , cntccs_presamp_error[2][5], timing, 1
instance = comp, \cntccs_presamp_error[2][6]~207 , cntccs_presamp_error[2][6]~207, timing, 1
instance = comp, \cntccs_presamp_error[2][6] , cntccs_presamp_error[2][6], timing, 1
instance = comp, \cntccs_presamp_error[2][7]~209 , cntccs_presamp_error[2][7]~209, timing, 1
instance = comp, \cntccs_presamp_error[2][7] , cntccs_presamp_error[2][7], timing, 1
instance = comp, \cntccs_presamp_error[2][8]~211 , cntccs_presamp_error[2][8]~211, timing, 1
instance = comp, \cntccs_presamp_error[2][8] , cntccs_presamp_error[2][8], timing, 1
instance = comp, \cntccs_presamp_error[2][9]~213 , cntccs_presamp_error[2][9]~213, timing, 1
instance = comp, \cntccs_presamp_error[2][9] , cntccs_presamp_error[2][9], timing, 1
instance = comp, \cntccs_presamp_error[2][10]~215 , cntccs_presamp_error[2][10]~215, timing, 1
instance = comp, \cntccs_presamp_error[2][10] , cntccs_presamp_error[2][10], timing, 1
instance = comp, \cntccs_presamp_error[2][11]~217 , cntccs_presamp_error[2][11]~217, timing, 1
instance = comp, \cntccs_presamp_error[2][11] , cntccs_presamp_error[2][11], timing, 1
instance = comp, \cntccs_presamp_error[2][12]~219 , cntccs_presamp_error[2][12]~219, timing, 1
instance = comp, \cntccs_presamp_error[2][12] , cntccs_presamp_error[2][12], timing, 1
instance = comp, \cntccs_presamp_error[2][13]~221 , cntccs_presamp_error[2][13]~221, timing, 1
instance = comp, \cntccs_presamp_error[2][13] , cntccs_presamp_error[2][13], timing, 1
instance = comp, \cntccs_presamp_error[2][14]~223 , cntccs_presamp_error[2][14]~223, timing, 1
instance = comp, \cntccs_presamp_error[2][14] , cntccs_presamp_error[2][14], timing, 1
instance = comp, \cntccs_presamp_error[2][15]~225 , cntccs_presamp_error[2][15]~225, timing, 1
instance = comp, \cntccs_presamp_error[2][15] , cntccs_presamp_error[2][15], timing, 1
instance = comp, \LessThan54~1 , LessThan54~1, timing, 1
instance = comp, \LessThan54~3 , LessThan54~3, timing, 1
instance = comp, \LessThan54~5 , LessThan54~5, timing, 1
instance = comp, \LessThan54~7 , LessThan54~7, timing, 1
instance = comp, \LessThan54~9 , LessThan54~9, timing, 1
instance = comp, \LessThan54~11 , LessThan54~11, timing, 1
instance = comp, \LessThan54~13 , LessThan54~13, timing, 1
instance = comp, \LessThan54~15 , LessThan54~15, timing, 1
instance = comp, \LessThan54~17 , LessThan54~17, timing, 1
instance = comp, \LessThan54~19 , LessThan54~19, timing, 1
instance = comp, \LessThan54~21 , LessThan54~21, timing, 1
instance = comp, \LessThan54~23 , LessThan54~23, timing, 1
instance = comp, \LessThan54~25 , LessThan54~25, timing, 1
instance = comp, \LessThan54~27 , LessThan54~27, timing, 1
instance = comp, \LessThan54~29 , LessThan54~29, timing, 1
instance = comp, \LessThan54~30 , LessThan54~30, timing, 1
instance = comp, \ccspre_error_flag~3 , ccspre_error_flag~3, timing, 1
instance = comp, \ccspre_error_flag[2] , ccspre_error_flag[2], timing, 1
instance = comp, \error_code[0]~6 , error_code[0]~6, timing, 1
instance = comp, \err_check_reg[0]~feeder , err_check_reg[0]~feeder, timing, 1
instance = comp, \err_check_reg[0] , err_check_reg[0], timing, 1
instance = comp, \cntccs_presamp_error[1][0]~228 , cntccs_presamp_error[1][0]~228, timing, 1
instance = comp, \ccs_maxadc_reg[1][11]~60 , ccs_maxadc_reg[1][11]~60, timing, 1
instance = comp, \ccs_maxadc_reg[1][15]~5 , ccs_maxadc_reg[1][15]~5, timing, 1
instance = comp, \ccs_maxadc_reg[1][11] , ccs_maxadc_reg[1][11], timing, 1
instance = comp, \ccs_maxadc_regr[1][11]~48 , ccs_maxadc_regr[1][11]~48, timing, 1
instance = comp, \ccs_maxadc_regr[1][11] , ccs_maxadc_regr[1][11], timing, 1
instance = comp, \ccs_maxadc_reg[1][10]~61 , ccs_maxadc_reg[1][10]~61, timing, 1
instance = comp, \ccs_maxadc_reg[1][10] , ccs_maxadc_reg[1][10], timing, 1
instance = comp, \ccs_maxadc_regr[1][10]~49 , ccs_maxadc_regr[1][10]~49, timing, 1
instance = comp, \ccs_maxadc_regr[1][10] , ccs_maxadc_regr[1][10], timing, 1
instance = comp, \ccs_maxadc_reg[1][9]~62 , ccs_maxadc_reg[1][9]~62, timing, 1
instance = comp, \ccs_maxadc_reg[1][9] , ccs_maxadc_reg[1][9], timing, 1
instance = comp, \ccs_maxadc_regr[1][9]~50 , ccs_maxadc_regr[1][9]~50, timing, 1
instance = comp, \ccs_maxadc_regr[1][9] , ccs_maxadc_regr[1][9], timing, 1
instance = comp, \ccs_maxadc_reg[1][8]~63 , ccs_maxadc_reg[1][8]~63, timing, 1
instance = comp, \ccs_maxadc_reg[1][8] , ccs_maxadc_reg[1][8], timing, 1
instance = comp, \ccs_maxadc_regr[1][8]~51 , ccs_maxadc_regr[1][8]~51, timing, 1
instance = comp, \ccs_maxadc_regr[1][8] , ccs_maxadc_regr[1][8], timing, 1
instance = comp, \ccs_maxadc_reg[1][7]~64 , ccs_maxadc_reg[1][7]~64, timing, 1
instance = comp, \ccs_maxadc_reg[1][7] , ccs_maxadc_reg[1][7], timing, 1
instance = comp, \ccs_maxadc_regr[1][7]~52 , ccs_maxadc_regr[1][7]~52, timing, 1
instance = comp, \ccs_maxadc_regr[1][7] , ccs_maxadc_regr[1][7], timing, 1
instance = comp, \ccs_maxadc_reg[1][6]~65 , ccs_maxadc_reg[1][6]~65, timing, 1
instance = comp, \ccs_maxadc_reg[1][6] , ccs_maxadc_reg[1][6], timing, 1
instance = comp, \ccs_maxadc_regr[1][6]~53 , ccs_maxadc_regr[1][6]~53, timing, 1
instance = comp, \ccs_maxadc_regr[1][6] , ccs_maxadc_regr[1][6], timing, 1
instance = comp, \ccs_maxadc_reg[1][5]~66 , ccs_maxadc_reg[1][5]~66, timing, 1
instance = comp, \ccs_maxadc_reg[1][5] , ccs_maxadc_reg[1][5], timing, 1
instance = comp, \ccs_maxadc_regr[1][5]~54 , ccs_maxadc_regr[1][5]~54, timing, 1
instance = comp, \ccs_maxadc_regr[1][5] , ccs_maxadc_regr[1][5], timing, 1
instance = comp, \ccs_maxadc_reg[1][4]~67 , ccs_maxadc_reg[1][4]~67, timing, 1
instance = comp, \ccs_maxadc_reg[1][4] , ccs_maxadc_reg[1][4], timing, 1
instance = comp, \ccs_maxadc_regr[1][4]~55 , ccs_maxadc_regr[1][4]~55, timing, 1
instance = comp, \ccs_maxadc_regr[1][4] , ccs_maxadc_regr[1][4], timing, 1
instance = comp, \ccs_maxadc_reg[1][3]~68 , ccs_maxadc_reg[1][3]~68, timing, 1
instance = comp, \ccs_maxadc_reg[1][3] , ccs_maxadc_reg[1][3], timing, 1
instance = comp, \ccs_maxadc_regr[1][3]~56 , ccs_maxadc_regr[1][3]~56, timing, 1
instance = comp, \ccs_maxadc_regr[1][3] , ccs_maxadc_regr[1][3], timing, 1
instance = comp, \ccs_maxadc_reg[1][2]~69 , ccs_maxadc_reg[1][2]~69, timing, 1
instance = comp, \ccs_maxadc_reg[1][2] , ccs_maxadc_reg[1][2], timing, 1
instance = comp, \ccs_maxadc_regr[1][2]~57 , ccs_maxadc_regr[1][2]~57, timing, 1
instance = comp, \ccs_maxadc_regr[1][2] , ccs_maxadc_regr[1][2], timing, 1
instance = comp, \ccs_maxadc_reg[1][1]~70 , ccs_maxadc_reg[1][1]~70, timing, 1
instance = comp, \ccs_maxadc_reg[1][1] , ccs_maxadc_reg[1][1], timing, 1
instance = comp, \ccs_maxadc_regr[1][1]~58 , ccs_maxadc_regr[1][1]~58, timing, 1
instance = comp, \ccs_maxadc_regr[1][1] , ccs_maxadc_regr[1][1], timing, 1
instance = comp, \ccs_maxadc_reg[1][0]~71 , ccs_maxadc_reg[1][0]~71, timing, 1
instance = comp, \ccs_maxadc_reg[1][0] , ccs_maxadc_reg[1][0], timing, 1
instance = comp, \ccs_maxadc_regr[1][0]~59 , ccs_maxadc_regr[1][0]~59, timing, 1
instance = comp, \ccs_maxadc_regr[1][0] , ccs_maxadc_regr[1][0], timing, 1
instance = comp, \LessThan36~1 , LessThan36~1, timing, 1
instance = comp, \LessThan36~3 , LessThan36~3, timing, 1
instance = comp, \LessThan36~5 , LessThan36~5, timing, 1
instance = comp, \LessThan36~7 , LessThan36~7, timing, 1
instance = comp, \LessThan36~9 , LessThan36~9, timing, 1
instance = comp, \LessThan36~11 , LessThan36~11, timing, 1
instance = comp, \LessThan36~13 , LessThan36~13, timing, 1
instance = comp, \LessThan36~15 , LessThan36~15, timing, 1
instance = comp, \LessThan36~17 , LessThan36~17, timing, 1
instance = comp, \LessThan36~19 , LessThan36~19, timing, 1
instance = comp, \LessThan36~21 , LessThan36~21, timing, 1
instance = comp, \LessThan36~22 , LessThan36~22, timing, 1
instance = comp, \ccs_maxadc_reg[1][15]~59 , ccs_maxadc_reg[1][15]~59, timing, 1
instance = comp, \ccs_maxadc_reg[1][15] , ccs_maxadc_reg[1][15], timing, 1
instance = comp, \ccs_maxlim_en[1]~4 , ccs_maxlim_en[1]~4, timing, 1
instance = comp, \ccs_maxlim_en[1] , ccs_maxlim_en[1], timing, 1
instance = comp, \cntccs_presamp_error[1][13]~260 , cntccs_presamp_error[1][13]~260, timing, 1
instance = comp, \cntccs_presamp_error[1][0] , cntccs_presamp_error[1][0], timing, 1
instance = comp, \cntccs_presamp_error[1][1]~230 , cntccs_presamp_error[1][1]~230, timing, 1
instance = comp, \cntccs_presamp_error[1][1] , cntccs_presamp_error[1][1], timing, 1
instance = comp, \cntccs_presamp_error[1][2]~232 , cntccs_presamp_error[1][2]~232, timing, 1
instance = comp, \cntccs_presamp_error[1][2] , cntccs_presamp_error[1][2], timing, 1
instance = comp, \cntccs_presamp_error[1][3]~234 , cntccs_presamp_error[1][3]~234, timing, 1
instance = comp, \cntccs_presamp_error[1][3] , cntccs_presamp_error[1][3], timing, 1
instance = comp, \cntccs_presamp_error[1][4]~236 , cntccs_presamp_error[1][4]~236, timing, 1
instance = comp, \cntccs_presamp_error[1][4] , cntccs_presamp_error[1][4], timing, 1
instance = comp, \cntccs_presamp_error[1][5]~238 , cntccs_presamp_error[1][5]~238, timing, 1
instance = comp, \cntccs_presamp_error[1][5] , cntccs_presamp_error[1][5], timing, 1
instance = comp, \cntccs_presamp_error[1][6]~240 , cntccs_presamp_error[1][6]~240, timing, 1
instance = comp, \cntccs_presamp_error[1][6] , cntccs_presamp_error[1][6], timing, 1
instance = comp, \cntccs_presamp_error[1][7]~242 , cntccs_presamp_error[1][7]~242, timing, 1
instance = comp, \cntccs_presamp_error[1][7] , cntccs_presamp_error[1][7], timing, 1
instance = comp, \cntccs_presamp_error[1][8]~244 , cntccs_presamp_error[1][8]~244, timing, 1
instance = comp, \cntccs_presamp_error[1][8] , cntccs_presamp_error[1][8], timing, 1
instance = comp, \cntccs_presamp_error[1][9]~246 , cntccs_presamp_error[1][9]~246, timing, 1
instance = comp, \cntccs_presamp_error[1][9] , cntccs_presamp_error[1][9], timing, 1
instance = comp, \cntccs_presamp_error[1][10]~248 , cntccs_presamp_error[1][10]~248, timing, 1
instance = comp, \cntccs_presamp_error[1][10] , cntccs_presamp_error[1][10], timing, 1
instance = comp, \cntccs_presamp_error[1][11]~250 , cntccs_presamp_error[1][11]~250, timing, 1
instance = comp, \cntccs_presamp_error[1][11] , cntccs_presamp_error[1][11], timing, 1
instance = comp, \cntccs_presamp_error[1][12]~252 , cntccs_presamp_error[1][12]~252, timing, 1
instance = comp, \cntccs_presamp_error[1][12] , cntccs_presamp_error[1][12], timing, 1
instance = comp, \cntccs_presamp_error[1][13]~254 , cntccs_presamp_error[1][13]~254, timing, 1
instance = comp, \cntccs_presamp_error[1][13] , cntccs_presamp_error[1][13], timing, 1
instance = comp, \cntccs_presamp_error[1][14]~256 , cntccs_presamp_error[1][14]~256, timing, 1
instance = comp, \cntccs_presamp_error[1][14] , cntccs_presamp_error[1][14], timing, 1
instance = comp, \cntccs_presamp_error[1][15]~258 , cntccs_presamp_error[1][15]~258, timing, 1
instance = comp, \cntccs_presamp_error[1][15] , cntccs_presamp_error[1][15], timing, 1
instance = comp, \LessThan53~1 , LessThan53~1, timing, 1
instance = comp, \LessThan53~3 , LessThan53~3, timing, 1
instance = comp, \LessThan53~5 , LessThan53~5, timing, 1
instance = comp, \LessThan53~7 , LessThan53~7, timing, 1
instance = comp, \LessThan53~9 , LessThan53~9, timing, 1
instance = comp, \LessThan53~11 , LessThan53~11, timing, 1
instance = comp, \LessThan53~13 , LessThan53~13, timing, 1
instance = comp, \LessThan53~15 , LessThan53~15, timing, 1
instance = comp, \LessThan53~17 , LessThan53~17, timing, 1
instance = comp, \LessThan53~19 , LessThan53~19, timing, 1
instance = comp, \LessThan53~21 , LessThan53~21, timing, 1
instance = comp, \LessThan53~23 , LessThan53~23, timing, 1
instance = comp, \LessThan53~25 , LessThan53~25, timing, 1
instance = comp, \LessThan53~27 , LessThan53~27, timing, 1
instance = comp, \LessThan53~29 , LessThan53~29, timing, 1
instance = comp, \LessThan53~30 , LessThan53~30, timing, 1
instance = comp, \ccspre_error_flag~4 , ccspre_error_flag~4, timing, 1
instance = comp, \ccspre_error_flag[1] , ccspre_error_flag[1], timing, 1
instance = comp, \error_code[0]~7 , error_code[0]~7, timing, 1
instance = comp, \periodh_duty_reg[0]~_Duplicate_2 , periodh_duty_reg[0]~_Duplicate_2, timing, 1
instance = comp, \Selector271~20 , Selector271~20, timing, 1
instance = comp, \Selector271~21 , Selector271~21, timing, 1
instance = comp, \Selector271~23 , Selector271~23, timing, 1
instance = comp, \Selector271~18 , Selector271~18, timing, 1
instance = comp, \ccs1_spi_inst|Mux15~0 , ccs1_spi_inst|Mux15~0, timing, 1
instance = comp, \ccs1_spi_inst|rx_buf_reg[0] , ccs1_spi_inst|rx_buf_reg[0], timing, 1
instance = comp, \Selector271~19 , Selector271~19, timing, 1
instance = comp, \ccs5_spi_inst|Mux15~0 , ccs5_spi_inst|Mux15~0, timing, 1
instance = comp, \ccs5_spi_inst|rx_buf_reg[0] , ccs5_spi_inst|rx_buf_reg[0], timing, 1
instance = comp, \ccs4_spi_inst|Mux15~0 , ccs4_spi_inst|Mux15~0, timing, 1
instance = comp, \ccs4_spi_inst|rx_buf_reg[0] , ccs4_spi_inst|rx_buf_reg[0], timing, 1
instance = comp, \ccs2_spi_inst|Mux15~0 , ccs2_spi_inst|Mux15~0, timing, 1
instance = comp, \ccs2_spi_inst|rx_buf_reg[0] , ccs2_spi_inst|rx_buf_reg[0], timing, 1
instance = comp, \ccs3_spi_inst|Mux15~0 , ccs3_spi_inst|Mux15~0, timing, 1
instance = comp, \ccs3_spi_inst|rx_buf_reg[0] , ccs3_spi_inst|rx_buf_reg[0], timing, 1
instance = comp, \Selector271~24 , Selector271~24, timing, 1
instance = comp, \Selector271~25 , Selector271~25, timing, 1
instance = comp, \Selector271~26 , Selector271~26, timing, 1
instance = comp, \Selector271~27 , Selector271~27, timing, 1
instance = comp, \opp_minadc_reg[0][15]~0 , opp_minadc_reg[0][15]~0, timing, 1
instance = comp, \opp_minadc_reg[0][0] , opp_minadc_reg[0][0], timing, 1
instance = comp, \opp_maxadc_reg[0][0]~1 , opp_maxadc_reg[0][0]~1, timing, 1
instance = comp, \opp_maxadc_reg[0][15]~0 , opp_maxadc_reg[0][15]~0, timing, 1
instance = comp, \opp_maxadc_reg[0][0] , opp_maxadc_reg[0][0], timing, 1
instance = comp, \Selector271~6 , Selector271~6, timing, 1
instance = comp, \always32~6 , always32~6, timing, 1
instance = comp, \Add67~2 , Add67~2, timing, 1
instance = comp, \Add67~4 , Add67~4, timing, 1
instance = comp, \Add67~20 , Add67~20, timing, 1
instance = comp, \Add67~22 , Add67~22, timing, 1
instance = comp, \Add67~24 , Add67~24, timing, 1
instance = comp, \opp_samp_check_count[12]~3 , opp_samp_check_count[12]~3, timing, 1
instance = comp, \opp_samp_check_count[12] , opp_samp_check_count[12], timing, 1
instance = comp, \Add67~26 , Add67~26, timing, 1
instance = comp, \opp_samp_check_count[13]~2 , opp_samp_check_count[13]~2, timing, 1
instance = comp, \opp_samp_check_count[13] , opp_samp_check_count[13], timing, 1
instance = comp, \Add67~28 , Add67~28, timing, 1
instance = comp, \opp_samp_check_count[14]~1 , opp_samp_check_count[14]~1, timing, 1
instance = comp, \opp_samp_check_count[14] , opp_samp_check_count[14], timing, 1
instance = comp, \Add67~30 , Add67~30, timing, 1
instance = comp, \opp_samp_check_count[15]~0 , opp_samp_check_count[15]~0, timing, 1
instance = comp, \opp_samp_check_count[15] , opp_samp_check_count[15], timing, 1
instance = comp, \Equal63~0 , Equal63~0, timing, 1
instance = comp, \opp_samp_check_count~14 , opp_samp_check_count~14, timing, 1
instance = comp, \opp_samp_check_count[12]~6 , opp_samp_check_count[12]~6, timing, 1
instance = comp, \opp_samp_check_count[2] , opp_samp_check_count[2], timing, 1
instance = comp, \Add67~6 , Add67~6, timing, 1
instance = comp, \opp_samp_check_count~12 , opp_samp_check_count~12, timing, 1
instance = comp, \opp_samp_check_count[3] , opp_samp_check_count[3], timing, 1
instance = comp, \Add67~8 , Add67~8, timing, 1
instance = comp, \opp_samp_check_count~11 , opp_samp_check_count~11, timing, 1
instance = comp, \opp_samp_check_count[4] , opp_samp_check_count[4], timing, 1
instance = comp, \Add67~10 , Add67~10, timing, 1
instance = comp, \opp_samp_check_count~10 , opp_samp_check_count~10, timing, 1
instance = comp, \opp_samp_check_count[5] , opp_samp_check_count[5], timing, 1
instance = comp, \Add67~12 , Add67~12, timing, 1
instance = comp, \opp_samp_check_count~9 , opp_samp_check_count~9, timing, 1
instance = comp, \opp_samp_check_count[6] , opp_samp_check_count[6], timing, 1
instance = comp, \Add67~14 , Add67~14, timing, 1
instance = comp, \opp_samp_check_count~8 , opp_samp_check_count~8, timing, 1
instance = comp, \opp_samp_check_count[7] , opp_samp_check_count[7], timing, 1
instance = comp, \Add67~16 , Add67~16, timing, 1
instance = comp, \opp_samp_check_count~7 , opp_samp_check_count~7, timing, 1
instance = comp, \opp_samp_check_count[8] , opp_samp_check_count[8], timing, 1
instance = comp, \Add67~18 , Add67~18, timing, 1
instance = comp, \opp_samp_check_count~5 , opp_samp_check_count~5, timing, 1
instance = comp, \opp_samp_check_count[9] , opp_samp_check_count[9], timing, 1
instance = comp, \opp_samp_check_count[10]~4 , opp_samp_check_count[10]~4, timing, 1
instance = comp, \opp_samp_check_count[10] , opp_samp_check_count[10], timing, 1
instance = comp, \LessThan50~0 , LessThan50~0, timing, 1
instance = comp, \opp_samp_check_count[11]~13 , opp_samp_check_count[11]~13, timing, 1
instance = comp, \opp_samp_check_count[11] , opp_samp_check_count[11], timing, 1
instance = comp, \Add67~0 , Add67~0, timing, 1
instance = comp, \opp_samp_check_count~16 , opp_samp_check_count~16, timing, 1
instance = comp, \opp_samp_check_count[0] , opp_samp_check_count[0], timing, 1
instance = comp, \opp_samp_check_count~15 , opp_samp_check_count~15, timing, 1
instance = comp, \opp_samp_check_count[1] , opp_samp_check_count[1], timing, 1
instance = comp, \Equal63~1 , Equal63~1, timing, 1
instance = comp, \Equal63~2 , Equal63~2, timing, 1
instance = comp, \Equal63~3 , Equal63~3, timing, 1
instance = comp, \Equal63~4 , Equal63~4, timing, 1
instance = comp, \cntopp_sampmax_error[0][0]~16 , cntopp_sampmax_error[0][0]~16, timing, 1
instance = comp, \opp_maxadc_reg[0][11]~12 , opp_maxadc_reg[0][11]~12, timing, 1
instance = comp, \opp_maxadc_reg[0][11] , opp_maxadc_reg[0][11], timing, 1
instance = comp, \opp_maxadc_regr[0][11]~0 , opp_maxadc_regr[0][11]~0, timing, 1
instance = comp, \opp_maxadc_regr[0][11] , opp_maxadc_regr[0][11], timing, 1
instance = comp, \opp_maxadc_reg[0][10]~11 , opp_maxadc_reg[0][10]~11, timing, 1
instance = comp, \opp_maxadc_reg[0][10] , opp_maxadc_reg[0][10], timing, 1
instance = comp, \opp_maxadc_regr[0][10]~1 , opp_maxadc_regr[0][10]~1, timing, 1
instance = comp, \opp_maxadc_regr[0][10] , opp_maxadc_regr[0][10], timing, 1
instance = comp, \opp_maxadc_reg[0][9]~10 , opp_maxadc_reg[0][9]~10, timing, 1
instance = comp, \opp_maxadc_reg[0][9] , opp_maxadc_reg[0][9], timing, 1
instance = comp, \opp_maxadc_regr[0][9]~2 , opp_maxadc_regr[0][9]~2, timing, 1
instance = comp, \opp_maxadc_regr[0][9] , opp_maxadc_regr[0][9], timing, 1
instance = comp, \opp_maxadc_reg[0][8]~9 , opp_maxadc_reg[0][8]~9, timing, 1
instance = comp, \opp_maxadc_reg[0][8] , opp_maxadc_reg[0][8], timing, 1
instance = comp, \opp_maxadc_regr[0][8]~3 , opp_maxadc_regr[0][8]~3, timing, 1
instance = comp, \opp_maxadc_regr[0][8] , opp_maxadc_regr[0][8], timing, 1
instance = comp, \opp_maxadc_reg[0][7]~8 , opp_maxadc_reg[0][7]~8, timing, 1
instance = comp, \opp_maxadc_reg[0][7] , opp_maxadc_reg[0][7], timing, 1
instance = comp, \opp_maxadc_regr[0][7]~4 , opp_maxadc_regr[0][7]~4, timing, 1
instance = comp, \opp_maxadc_regr[0][7] , opp_maxadc_regr[0][7], timing, 1
instance = comp, \opp_maxadc_reg[0][6]~7 , opp_maxadc_reg[0][6]~7, timing, 1
instance = comp, \opp_maxadc_reg[0][6] , opp_maxadc_reg[0][6], timing, 1
instance = comp, \opp_maxadc_regr[0][6]~5 , opp_maxadc_regr[0][6]~5, timing, 1
instance = comp, \opp_maxadc_regr[0][6] , opp_maxadc_regr[0][6], timing, 1
instance = comp, \opp_maxadc_reg[0][5]~6 , opp_maxadc_reg[0][5]~6, timing, 1
instance = comp, \opp_maxadc_reg[0][5] , opp_maxadc_reg[0][5], timing, 1
instance = comp, \opp_maxadc_regr[0][5]~6 , opp_maxadc_regr[0][5]~6, timing, 1
instance = comp, \opp_maxadc_regr[0][5] , opp_maxadc_regr[0][5], timing, 1
instance = comp, \opp_maxadc_reg[0][4]~5 , opp_maxadc_reg[0][4]~5, timing, 1
instance = comp, \opp_maxadc_reg[0][4] , opp_maxadc_reg[0][4], timing, 1
instance = comp, \opp_maxadc_regr[0][4]~7 , opp_maxadc_regr[0][4]~7, timing, 1
instance = comp, \opp_maxadc_regr[0][4] , opp_maxadc_regr[0][4], timing, 1
instance = comp, \opp_maxadc_reg[0][3]~4 , opp_maxadc_reg[0][3]~4, timing, 1
instance = comp, \opp_maxadc_reg[0][3] , opp_maxadc_reg[0][3], timing, 1
instance = comp, \opp_maxadc_regr[0][3]~8 , opp_maxadc_regr[0][3]~8, timing, 1
instance = comp, \opp_maxadc_regr[0][3] , opp_maxadc_regr[0][3], timing, 1
instance = comp, \opp_maxadc_reg[0][2]~3 , opp_maxadc_reg[0][2]~3, timing, 1
instance = comp, \opp_maxadc_reg[0][2] , opp_maxadc_reg[0][2], timing, 1
instance = comp, \opp_maxadc_regr[0][2]~9 , opp_maxadc_regr[0][2]~9, timing, 1
instance = comp, \opp_maxadc_regr[0][2] , opp_maxadc_regr[0][2], timing, 1
instance = comp, \opp_maxadc_reg[0][1]~2 , opp_maxadc_reg[0][1]~2, timing, 1
instance = comp, \opp_maxadc_reg[0][1] , opp_maxadc_reg[0][1], timing, 1
instance = comp, \opp_maxadc_regr[0][1]~10 , opp_maxadc_regr[0][1]~10, timing, 1
instance = comp, \opp_maxadc_regr[0][1] , opp_maxadc_regr[0][1], timing, 1
instance = comp, \opp_maxadc_regr[0][0]~11 , opp_maxadc_regr[0][0]~11, timing, 1
instance = comp, \opp_maxadc_regr[0][0] , opp_maxadc_regr[0][0], timing, 1
instance = comp, \LessThan42~1 , LessThan42~1, timing, 1
instance = comp, \LessThan42~3 , LessThan42~3, timing, 1
instance = comp, \LessThan42~5 , LessThan42~5, timing, 1
instance = comp, \LessThan42~7 , LessThan42~7, timing, 1
instance = comp, \LessThan42~9 , LessThan42~9, timing, 1
instance = comp, \LessThan42~11 , LessThan42~11, timing, 1
instance = comp, \LessThan42~13 , LessThan42~13, timing, 1
instance = comp, \LessThan42~15 , LessThan42~15, timing, 1
instance = comp, \LessThan42~17 , LessThan42~17, timing, 1
instance = comp, \LessThan42~19 , LessThan42~19, timing, 1
instance = comp, \LessThan42~21 , LessThan42~21, timing, 1
instance = comp, \LessThan42~22 , LessThan42~22, timing, 1
instance = comp, \opp_maxadc_reg[0][15]~13 , opp_maxadc_reg[0][15]~13, timing, 1
instance = comp, \opp_maxadc_reg[0][15] , opp_maxadc_reg[0][15], timing, 1
instance = comp, \opp_maxlim_en[0]~0 , opp_maxlim_en[0]~0, timing, 1
instance = comp, \opp_maxlim_en[0] , opp_maxlim_en[0], timing, 1
instance = comp, \cntopp_sampmax_error[0][3]~48 , cntopp_sampmax_error[0][3]~48, timing, 1
instance = comp, \cntopp_sampmax_error[0][0] , cntopp_sampmax_error[0][0], timing, 1
instance = comp, \cntopp_sampmax_error[0][1]~18 , cntopp_sampmax_error[0][1]~18, timing, 1
instance = comp, \cntopp_sampmax_error[0][1] , cntopp_sampmax_error[0][1], timing, 1
instance = comp, \cntopp_sampmax_error[0][2]~20 , cntopp_sampmax_error[0][2]~20, timing, 1
instance = comp, \cntopp_sampmax_error[0][2] , cntopp_sampmax_error[0][2], timing, 1
instance = comp, \cntopp_sampmax_error[0][3]~22 , cntopp_sampmax_error[0][3]~22, timing, 1
instance = comp, \cntopp_sampmax_error[0][3] , cntopp_sampmax_error[0][3], timing, 1
instance = comp, \cntopp_sampmax_error[0][4]~24 , cntopp_sampmax_error[0][4]~24, timing, 1
instance = comp, \cntopp_sampmax_error[0][4] , cntopp_sampmax_error[0][4], timing, 1
instance = comp, \cntopp_sampmax_error[0][5]~26 , cntopp_sampmax_error[0][5]~26, timing, 1
instance = comp, \cntopp_sampmax_error[0][5] , cntopp_sampmax_error[0][5], timing, 1
instance = comp, \cntopp_sampmax_error[0][6]~28 , cntopp_sampmax_error[0][6]~28, timing, 1
instance = comp, \cntopp_sampmax_error[0][6] , cntopp_sampmax_error[0][6], timing, 1
instance = comp, \cntopp_sampmax_error[0][7]~30 , cntopp_sampmax_error[0][7]~30, timing, 1
instance = comp, \cntopp_sampmax_error[0][7] , cntopp_sampmax_error[0][7], timing, 1
instance = comp, \cntopp_sampmax_error[0][8]~32 , cntopp_sampmax_error[0][8]~32, timing, 1
instance = comp, \cntopp_sampmax_error[0][8] , cntopp_sampmax_error[0][8], timing, 1
instance = comp, \cntopp_sampmax_error[0][9]~34 , cntopp_sampmax_error[0][9]~34, timing, 1
instance = comp, \cntopp_sampmax_error[0][9] , cntopp_sampmax_error[0][9], timing, 1
instance = comp, \cntopp_sampmax_error[0][10]~36 , cntopp_sampmax_error[0][10]~36, timing, 1
instance = comp, \cntopp_sampmax_error[0][10] , cntopp_sampmax_error[0][10], timing, 1
instance = comp, \cntopp_sampmax_error[0][11]~38 , cntopp_sampmax_error[0][11]~38, timing, 1
instance = comp, \cntopp_sampmax_error[0][11] , cntopp_sampmax_error[0][11], timing, 1
instance = comp, \cntopp_sampmax_error[0][12]~40 , cntopp_sampmax_error[0][12]~40, timing, 1
instance = comp, \cntopp_sampmax_error[0][12] , cntopp_sampmax_error[0][12], timing, 1
instance = comp, \cntopp_sampmax_error[0][13]~42 , cntopp_sampmax_error[0][13]~42, timing, 1
instance = comp, \cntopp_sampmax_error[0][13] , cntopp_sampmax_error[0][13], timing, 1
instance = comp, \cntopp_sampmax_error[0][14]~44 , cntopp_sampmax_error[0][14]~44, timing, 1
instance = comp, \cntopp_sampmax_error[0][14] , cntopp_sampmax_error[0][14], timing, 1
instance = comp, \cntopp_sampmax_error[0][15]~46 , cntopp_sampmax_error[0][15]~46, timing, 1
instance = comp, \cntopp_sampmax_error[0][15] , cntopp_sampmax_error[0][15], timing, 1
instance = comp, \err_cntlim_reg[14] , err_cntlim_reg[14], timing, 1
instance = comp, \err_cntlim_reg[13]~9 , err_cntlim_reg[13]~9, timing, 1
instance = comp, \err_cntlim_reg[13] , err_cntlim_reg[13], timing, 1
instance = comp, \OPP_SAMPLIM_NUM[7]~0 , OPP_SAMPLIM_NUM[7]~0, timing, 1
instance = comp, \err_cntlim_reg[12]~10 , err_cntlim_reg[12]~10, timing, 1
instance = comp, \err_cntlim_reg[12] , err_cntlim_reg[12], timing, 1
instance = comp, \err_cntlim_reg[15] , err_cntlim_reg[15], timing, 1
instance = comp, \OPP_SAMPLIM_NUM[15]~1 , OPP_SAMPLIM_NUM[15]~1, timing, 1
instance = comp, \OPP_SAMPLIM_NUM[14]~2 , OPP_SAMPLIM_NUM[14]~2, timing, 1
instance = comp, \OPP_SAMPLIM_NUM[13]~3 , OPP_SAMPLIM_NUM[13]~3, timing, 1
instance = comp, \OPP_SAMPLIM_NUM[13]~4 , OPP_SAMPLIM_NUM[13]~4, timing, 1
instance = comp, \OPP_SAMPLIM_NUM[12]~5 , OPP_SAMPLIM_NUM[12]~5, timing, 1
instance = comp, \OPP_SAMPLIM_NUM[10]~6 , OPP_SAMPLIM_NUM[10]~6, timing, 1
instance = comp, \OPP_SAMPLIM_NUM[11]~7 , OPP_SAMPLIM_NUM[11]~7, timing, 1
instance = comp, \OPP_SAMPLIM_NUM[10]~8 , OPP_SAMPLIM_NUM[10]~8, timing, 1
instance = comp, \OPP_SAMPLIM_NUM[1]~9 , OPP_SAMPLIM_NUM[1]~9, timing, 1
instance = comp, \OPP_SAMPLIM_NUM[9]~10 , OPP_SAMPLIM_NUM[9]~10, timing, 1
instance = comp, \OPP_SAMPLIM_NUM[8]~11 , OPP_SAMPLIM_NUM[8]~11, timing, 1
instance = comp, \OPP_SAMPLIM_NUM[7]~12 , OPP_SAMPLIM_NUM[7]~12, timing, 1
instance = comp, \OPP_SAMPLIM_NUM[6]~13 , OPP_SAMPLIM_NUM[6]~13, timing, 1
instance = comp, \OPP_SAMPLIM_NUM[5]~14 , OPP_SAMPLIM_NUM[5]~14, timing, 1
instance = comp, \OPP_SAMPLIM_NUM[4]~15 , OPP_SAMPLIM_NUM[4]~15, timing, 1
instance = comp, \OPP_SAMPLIM_NUM[3]~16 , OPP_SAMPLIM_NUM[3]~16, timing, 1
instance = comp, \OPP_SAMPLIM_NUM[2]~17 , OPP_SAMPLIM_NUM[2]~17, timing, 1
instance = comp, \OPP_SAMPLIM_NUM[1]~18 , OPP_SAMPLIM_NUM[1]~18, timing, 1
instance = comp, \OPP_SAMPLIM_NUM[0]~19 , OPP_SAMPLIM_NUM[0]~19, timing, 1
instance = comp, \LessThan74~1 , LessThan74~1, timing, 1
instance = comp, \LessThan74~3 , LessThan74~3, timing, 1
instance = comp, \LessThan74~5 , LessThan74~5, timing, 1
instance = comp, \LessThan74~7 , LessThan74~7, timing, 1
instance = comp, \LessThan74~9 , LessThan74~9, timing, 1
instance = comp, \LessThan74~11 , LessThan74~11, timing, 1
instance = comp, \LessThan74~13 , LessThan74~13, timing, 1
instance = comp, \LessThan74~15 , LessThan74~15, timing, 1
instance = comp, \LessThan74~17 , LessThan74~17, timing, 1
instance = comp, \LessThan74~19 , LessThan74~19, timing, 1
instance = comp, \LessThan74~21 , LessThan74~21, timing, 1
instance = comp, \LessThan74~23 , LessThan74~23, timing, 1
instance = comp, \LessThan74~25 , LessThan74~25, timing, 1
instance = comp, \LessThan74~27 , LessThan74~27, timing, 1
instance = comp, \LessThan74~29 , LessThan74~29, timing, 1
instance = comp, \LessThan74~30 , LessThan74~30, timing, 1
instance = comp, \opsamp_minerror_flag[0]~0 , opsamp_minerror_flag[0]~0, timing, 1
instance = comp, \cntopp_sampmin_error[0][0]~16 , cntopp_sampmin_error[0][0]~16, timing, 1
instance = comp, \opp_minadc_reg[0][11] , opp_minadc_reg[0][11], timing, 1
instance = comp, \opp_minadc_regr[0][11] , opp_minadc_regr[0][11], timing, 1
instance = comp, \opp_minadc_reg[0][10] , opp_minadc_reg[0][10], timing, 1
instance = comp, \opp_minadc_regr[0][10] , opp_minadc_regr[0][10], timing, 1
instance = comp, \opp_minadc_reg[0][9] , opp_minadc_reg[0][9], timing, 1
instance = comp, \opp_minadc_regr[0][9] , opp_minadc_regr[0][9], timing, 1
instance = comp, \opp_minadc_reg[0][8] , opp_minadc_reg[0][8], timing, 1
instance = comp, \opp_minadc_regr[0][8] , opp_minadc_regr[0][8], timing, 1
instance = comp, \opp_minadc_reg[0][7] , opp_minadc_reg[0][7], timing, 1
instance = comp, \opp_minadc_regr[0][7] , opp_minadc_regr[0][7], timing, 1
instance = comp, \opp_minadc_reg[0][6] , opp_minadc_reg[0][6], timing, 1
instance = comp, \opp_minadc_regr[0][6] , opp_minadc_regr[0][6], timing, 1
instance = comp, \opp_minadc_reg[0][5] , opp_minadc_reg[0][5], timing, 1
instance = comp, \opp_minadc_regr[0][5] , opp_minadc_regr[0][5], timing, 1
instance = comp, \opp_minadc_reg[0][4] , opp_minadc_reg[0][4], timing, 1
instance = comp, \opp_minadc_regr[0][4] , opp_minadc_regr[0][4], timing, 1
instance = comp, \opp_minadc_reg[0][3] , opp_minadc_reg[0][3], timing, 1
instance = comp, \opp_minadc_regr[0][3] , opp_minadc_regr[0][3], timing, 1
instance = comp, \opp_minadc_reg[0][2] , opp_minadc_reg[0][2], timing, 1
instance = comp, \opp_minadc_regr[0][2] , opp_minadc_regr[0][2], timing, 1
instance = comp, \opp_minadc_reg[0][1] , opp_minadc_reg[0][1], timing, 1
instance = comp, \opp_minadc_regr[0][1] , opp_minadc_regr[0][1], timing, 1
instance = comp, \opp_minadc_regr[0][0] , opp_minadc_regr[0][0], timing, 1
instance = comp, \LessThan51~1 , LessThan51~1, timing, 1
instance = comp, \LessThan51~3 , LessThan51~3, timing, 1
instance = comp, \LessThan51~5 , LessThan51~5, timing, 1
instance = comp, \LessThan51~7 , LessThan51~7, timing, 1
instance = comp, \LessThan51~9 , LessThan51~9, timing, 1
instance = comp, \LessThan51~11 , LessThan51~11, timing, 1
instance = comp, \LessThan51~13 , LessThan51~13, timing, 1
instance = comp, \LessThan51~15 , LessThan51~15, timing, 1
instance = comp, \LessThan51~17 , LessThan51~17, timing, 1
instance = comp, \LessThan51~19 , LessThan51~19, timing, 1
instance = comp, \LessThan51~21 , LessThan51~21, timing, 1
instance = comp, \LessThan51~22 , LessThan51~22, timing, 1
instance = comp, \opp_minadc_reg[0][15]~1 , opp_minadc_reg[0][15]~1, timing, 1
instance = comp, \opp_minadc_reg[0][15] , opp_minadc_reg[0][15], timing, 1
instance = comp, \opp_minlim_en[0]~0 , opp_minlim_en[0]~0, timing, 1
instance = comp, \opp_minlim_en[0] , opp_minlim_en[0], timing, 1
instance = comp, \cntopp_sampmin_error[0][14]~48 , cntopp_sampmin_error[0][14]~48, timing, 1
instance = comp, \cntopp_sampmin_error[0][14]~49 , cntopp_sampmin_error[0][14]~49, timing, 1
instance = comp, \cntopp_sampmin_error[0][0] , cntopp_sampmin_error[0][0], timing, 1
instance = comp, \cntopp_sampmin_error[0][1]~18 , cntopp_sampmin_error[0][1]~18, timing, 1
instance = comp, \cntopp_sampmin_error[0][1] , cntopp_sampmin_error[0][1], timing, 1
instance = comp, \cntopp_sampmin_error[0][2]~20 , cntopp_sampmin_error[0][2]~20, timing, 1
instance = comp, \cntopp_sampmin_error[0][2] , cntopp_sampmin_error[0][2], timing, 1
instance = comp, \cntopp_sampmin_error[0][3]~22 , cntopp_sampmin_error[0][3]~22, timing, 1
instance = comp, \cntopp_sampmin_error[0][3] , cntopp_sampmin_error[0][3], timing, 1
instance = comp, \cntopp_sampmin_error[0][4]~24 , cntopp_sampmin_error[0][4]~24, timing, 1
instance = comp, \cntopp_sampmin_error[0][4] , cntopp_sampmin_error[0][4], timing, 1
instance = comp, \cntopp_sampmin_error[0][5]~26 , cntopp_sampmin_error[0][5]~26, timing, 1
instance = comp, \cntopp_sampmin_error[0][5] , cntopp_sampmin_error[0][5], timing, 1
instance = comp, \cntopp_sampmin_error[0][6]~28 , cntopp_sampmin_error[0][6]~28, timing, 1
instance = comp, \cntopp_sampmin_error[0][6] , cntopp_sampmin_error[0][6], timing, 1
instance = comp, \cntopp_sampmin_error[0][7]~30 , cntopp_sampmin_error[0][7]~30, timing, 1
instance = comp, \cntopp_sampmin_error[0][7] , cntopp_sampmin_error[0][7], timing, 1
instance = comp, \cntopp_sampmin_error[0][8]~32 , cntopp_sampmin_error[0][8]~32, timing, 1
instance = comp, \cntopp_sampmin_error[0][8] , cntopp_sampmin_error[0][8], timing, 1
instance = comp, \cntopp_sampmin_error[0][9]~34 , cntopp_sampmin_error[0][9]~34, timing, 1
instance = comp, \cntopp_sampmin_error[0][9] , cntopp_sampmin_error[0][9], timing, 1
instance = comp, \cntopp_sampmin_error[0][10]~36 , cntopp_sampmin_error[0][10]~36, timing, 1
instance = comp, \cntopp_sampmin_error[0][10] , cntopp_sampmin_error[0][10], timing, 1
instance = comp, \cntopp_sampmin_error[0][11]~38 , cntopp_sampmin_error[0][11]~38, timing, 1
instance = comp, \cntopp_sampmin_error[0][11] , cntopp_sampmin_error[0][11], timing, 1
instance = comp, \cntopp_sampmin_error[0][12]~40 , cntopp_sampmin_error[0][12]~40, timing, 1
instance = comp, \cntopp_sampmin_error[0][12] , cntopp_sampmin_error[0][12], timing, 1
instance = comp, \cntopp_sampmin_error[0][13]~42 , cntopp_sampmin_error[0][13]~42, timing, 1
instance = comp, \cntopp_sampmin_error[0][13] , cntopp_sampmin_error[0][13], timing, 1
instance = comp, \cntopp_sampmin_error[0][14]~44 , cntopp_sampmin_error[0][14]~44, timing, 1
instance = comp, \cntopp_sampmin_error[0][14] , cntopp_sampmin_error[0][14], timing, 1
instance = comp, \cntopp_sampmin_error[0][15]~46 , cntopp_sampmin_error[0][15]~46, timing, 1
instance = comp, \cntopp_sampmin_error[0][15] , cntopp_sampmin_error[0][15], timing, 1
instance = comp, \LessThan72~1 , LessThan72~1, timing, 1
instance = comp, \LessThan72~3 , LessThan72~3, timing, 1
instance = comp, \LessThan72~5 , LessThan72~5, timing, 1
instance = comp, \LessThan72~7 , LessThan72~7, timing, 1
instance = comp, \LessThan72~9 , LessThan72~9, timing, 1
instance = comp, \LessThan72~11 , LessThan72~11, timing, 1
instance = comp, \LessThan72~13 , LessThan72~13, timing, 1
instance = comp, \LessThan72~15 , LessThan72~15, timing, 1
instance = comp, \LessThan72~17 , LessThan72~17, timing, 1
instance = comp, \LessThan72~19 , LessThan72~19, timing, 1
instance = comp, \LessThan72~21 , LessThan72~21, timing, 1
instance = comp, \LessThan72~23 , LessThan72~23, timing, 1
instance = comp, \LessThan72~25 , LessThan72~25, timing, 1
instance = comp, \LessThan72~27 , LessThan72~27, timing, 1
instance = comp, \LessThan72~29 , LessThan72~29, timing, 1
instance = comp, \LessThan72~30 , LessThan72~30, timing, 1
instance = comp, \opsamp_minerror_flag[0]~1 , opsamp_minerror_flag[0]~1, timing, 1
instance = comp, \opsamp_minerror_flag[0] , opsamp_minerror_flag[0], timing, 1
instance = comp, \Selector271~7 , Selector271~7, timing, 1
instance = comp, \err_cntlim_reg[6] , err_cntlim_reg[6], timing, 1
instance = comp, \err_cntlim_reg[5]~6 , err_cntlim_reg[5]~6, timing, 1
instance = comp, \err_cntlim_reg[5] , err_cntlim_reg[5], timing, 1
instance = comp, \err_cntlim_reg[7] , err_cntlim_reg[7], timing, 1
instance = comp, \CCS_SAMPLIM_NUM[15]~0 , CCS_SAMPLIM_NUM[15]~0, timing, 1
instance = comp, \err_cntlim_reg[4]~5 , err_cntlim_reg[4]~5, timing, 1
instance = comp, \err_cntlim_reg[4] , err_cntlim_reg[4], timing, 1
instance = comp, \CCS_SAMPLIM_NUM[15]~1 , CCS_SAMPLIM_NUM[15]~1, timing, 1
instance = comp, \cntccs_sampmax_error[0][0]~261 , cntccs_sampmax_error[0][0]~261, timing, 1
instance = comp, \always32~8 , always32~8, timing, 1
instance = comp, \ccs_samp_check_count[2]~3 , ccs_samp_check_count[2]~3, timing, 1
instance = comp, \Equal62~1 , Equal62~1, timing, 1
instance = comp, \Add54~0 , Add54~0, timing, 1
instance = comp, \ccs_samp_check_count~16 , ccs_samp_check_count~16, timing, 1
instance = comp, \ccs_samp_check_count[0] , ccs_samp_check_count[0], timing, 1
instance = comp, \Add54~2 , Add54~2, timing, 1
instance = comp, \ccs_samp_check_count~15 , ccs_samp_check_count~15, timing, 1
instance = comp, \ccs_samp_check_count[1] , ccs_samp_check_count[1], timing, 1
instance = comp, \Add54~4 , Add54~4, timing, 1
instance = comp, \ccs_samp_check_count~14 , ccs_samp_check_count~14, timing, 1
instance = comp, \ccs_samp_check_count[2] , ccs_samp_check_count[2], timing, 1
instance = comp, \Add54~6 , Add54~6, timing, 1
instance = comp, \ccs_samp_check_count~13 , ccs_samp_check_count~13, timing, 1
instance = comp, \ccs_samp_check_count[3] , ccs_samp_check_count[3], timing, 1
instance = comp, \Add54~8 , Add54~8, timing, 1
instance = comp, \ccs_samp_check_count~12 , ccs_samp_check_count~12, timing, 1
instance = comp, \ccs_samp_check_count[4] , ccs_samp_check_count[4], timing, 1
instance = comp, \Add54~10 , Add54~10, timing, 1
instance = comp, \ccs_samp_check_count~11 , ccs_samp_check_count~11, timing, 1
instance = comp, \ccs_samp_check_count[5] , ccs_samp_check_count[5], timing, 1
instance = comp, \Add54~12 , Add54~12, timing, 1
instance = comp, \ccs_samp_check_count~10 , ccs_samp_check_count~10, timing, 1
instance = comp, \ccs_samp_check_count[6] , ccs_samp_check_count[6], timing, 1
instance = comp, \Add54~14 , Add54~14, timing, 1
instance = comp, \ccs_samp_check_count[7]~9 , ccs_samp_check_count[7]~9, timing, 1
instance = comp, \ccs_samp_check_count[7] , ccs_samp_check_count[7], timing, 1
instance = comp, \Add54~16 , Add54~16, timing, 1
instance = comp, \ccs_samp_check_count[8]~8 , ccs_samp_check_count[8]~8, timing, 1
instance = comp, \ccs_samp_check_count[8] , ccs_samp_check_count[8], timing, 1
instance = comp, \Add54~18 , Add54~18, timing, 1
instance = comp, \ccs_samp_check_count[9]~7 , ccs_samp_check_count[9]~7, timing, 1
instance = comp, \ccs_samp_check_count[9] , ccs_samp_check_count[9], timing, 1
instance = comp, \Add54~20 , Add54~20, timing, 1
instance = comp, \ccs_samp_check_count[10]~6 , ccs_samp_check_count[10]~6, timing, 1
instance = comp, \ccs_samp_check_count[10] , ccs_samp_check_count[10], timing, 1
instance = comp, \Add54~22 , Add54~22, timing, 1
instance = comp, \ccs_samp_check_count[11]~5 , ccs_samp_check_count[11]~5, timing, 1
instance = comp, \ccs_samp_check_count[11] , ccs_samp_check_count[11], timing, 1
instance = comp, \Add54~24 , Add54~24, timing, 1
instance = comp, \ccs_samp_check_count[12]~4 , ccs_samp_check_count[12]~4, timing, 1
instance = comp, \ccs_samp_check_count[12] , ccs_samp_check_count[12], timing, 1
instance = comp, \Add54~26 , Add54~26, timing, 1
instance = comp, \ccs_samp_check_count[13]~2 , ccs_samp_check_count[13]~2, timing, 1
instance = comp, \ccs_samp_check_count[13] , ccs_samp_check_count[13], timing, 1
instance = comp, \Add54~28 , Add54~28, timing, 1
instance = comp, \ccs_samp_check_count[14]~1 , ccs_samp_check_count[14]~1, timing, 1
instance = comp, \ccs_samp_check_count[14] , ccs_samp_check_count[14], timing, 1
instance = comp, \Add54~30 , Add54~30, timing, 1
instance = comp, \ccs_samp_check_count[15]~0 , ccs_samp_check_count[15]~0, timing, 1
instance = comp, \ccs_samp_check_count[15] , ccs_samp_check_count[15], timing, 1
instance = comp, \Equal62~0 , Equal62~0, timing, 1
instance = comp, \LessThan43~0 , LessThan43~0, timing, 1
instance = comp, \cntccs_sampmax_error[0][8]~293 , cntccs_sampmax_error[0][8]~293, timing, 1
instance = comp, \cntccs_sampmax_error[0][0] , cntccs_sampmax_error[0][0], timing, 1
instance = comp, \cntccs_sampmax_error[0][1]~263 , cntccs_sampmax_error[0][1]~263, timing, 1
instance = comp, \cntccs_sampmax_error[0][1] , cntccs_sampmax_error[0][1], timing, 1
instance = comp, \cntccs_sampmax_error[0][2]~265 , cntccs_sampmax_error[0][2]~265, timing, 1
instance = comp, \cntccs_sampmax_error[0][2] , cntccs_sampmax_error[0][2], timing, 1
instance = comp, \cntccs_sampmax_error[0][3]~267 , cntccs_sampmax_error[0][3]~267, timing, 1
instance = comp, \cntccs_sampmax_error[0][3] , cntccs_sampmax_error[0][3], timing, 1
instance = comp, \cntccs_sampmax_error[0][4]~269 , cntccs_sampmax_error[0][4]~269, timing, 1
instance = comp, \cntccs_sampmax_error[0][4] , cntccs_sampmax_error[0][4], timing, 1
instance = comp, \cntccs_sampmax_error[0][5]~271 , cntccs_sampmax_error[0][5]~271, timing, 1
instance = comp, \cntccs_sampmax_error[0][5] , cntccs_sampmax_error[0][5], timing, 1
instance = comp, \cntccs_sampmax_error[0][6]~273 , cntccs_sampmax_error[0][6]~273, timing, 1
instance = comp, \cntccs_sampmax_error[0][6] , cntccs_sampmax_error[0][6], timing, 1
instance = comp, \cntccs_sampmax_error[0][7]~275 , cntccs_sampmax_error[0][7]~275, timing, 1
instance = comp, \cntccs_sampmax_error[0][7] , cntccs_sampmax_error[0][7], timing, 1
instance = comp, \cntccs_sampmax_error[0][8]~277 , cntccs_sampmax_error[0][8]~277, timing, 1
instance = comp, \cntccs_sampmax_error[0][8] , cntccs_sampmax_error[0][8], timing, 1
instance = comp, \cntccs_sampmax_error[0][9]~279 , cntccs_sampmax_error[0][9]~279, timing, 1
instance = comp, \cntccs_sampmax_error[0][9] , cntccs_sampmax_error[0][9], timing, 1
instance = comp, \cntccs_sampmax_error[0][10]~281 , cntccs_sampmax_error[0][10]~281, timing, 1
instance = comp, \cntccs_sampmax_error[0][10] , cntccs_sampmax_error[0][10], timing, 1
instance = comp, \cntccs_sampmax_error[0][11]~283 , cntccs_sampmax_error[0][11]~283, timing, 1
instance = comp, \cntccs_sampmax_error[0][11] , cntccs_sampmax_error[0][11], timing, 1
instance = comp, \cntccs_sampmax_error[0][12]~285 , cntccs_sampmax_error[0][12]~285, timing, 1
instance = comp, \cntccs_sampmax_error[0][12] , cntccs_sampmax_error[0][12], timing, 1
instance = comp, \cntccs_sampmax_error[0][13]~287 , cntccs_sampmax_error[0][13]~287, timing, 1
instance = comp, \cntccs_sampmax_error[0][13] , cntccs_sampmax_error[0][13], timing, 1
instance = comp, \cntccs_sampmax_error[0][14]~289 , cntccs_sampmax_error[0][14]~289, timing, 1
instance = comp, \cntccs_sampmax_error[0][14] , cntccs_sampmax_error[0][14], timing, 1
instance = comp, \cntccs_sampmax_error[0][15]~291 , cntccs_sampmax_error[0][15]~291, timing, 1
instance = comp, \cntccs_sampmax_error[0][15] , cntccs_sampmax_error[0][15], timing, 1
instance = comp, \CCS_SAMPLIM_NUM[14]~2 , CCS_SAMPLIM_NUM[14]~2, timing, 1
instance = comp, \CCS_SAMPLIM_NUM[13]~3 , CCS_SAMPLIM_NUM[13]~3, timing, 1
instance = comp, \CCS_SAMPLIM_NUM[12]~4 , CCS_SAMPLIM_NUM[12]~4, timing, 1
instance = comp, \CCS_SAMPLIM_NUM[11]~5 , CCS_SAMPLIM_NUM[11]~5, timing, 1
instance = comp, \CCS_SAMPLIM_NUM[10]~6 , CCS_SAMPLIM_NUM[10]~6, timing, 1
instance = comp, \CCS_SAMPLIM_NUM[9]~7 , CCS_SAMPLIM_NUM[9]~7, timing, 1
instance = comp, \CCS_SAMPLIM_NUM[8]~8 , CCS_SAMPLIM_NUM[8]~8, timing, 1
instance = comp, \CCS_SAMPLIM_NUM[7]~9 , CCS_SAMPLIM_NUM[7]~9, timing, 1
instance = comp, \CCS_SAMPLIM_NUM[7]~10 , CCS_SAMPLIM_NUM[7]~10, timing, 1
instance = comp, \CCS_SAMPLIM_NUM[6]~11 , CCS_SAMPLIM_NUM[6]~11, timing, 1
instance = comp, \CCS_SAMPLIM_NUM[5]~12 , CCS_SAMPLIM_NUM[5]~12, timing, 1
instance = comp, \CCS_SAMPLIM_NUM[4]~13 , CCS_SAMPLIM_NUM[4]~13, timing, 1
instance = comp, \CCS_SAMPLIM_NUM[3]~14 , CCS_SAMPLIM_NUM[3]~14, timing, 1
instance = comp, \CCS_SAMPLIM_NUM[2]~15 , CCS_SAMPLIM_NUM[2]~15, timing, 1
instance = comp, \CCS_SAMPLIM_NUM[1]~16 , CCS_SAMPLIM_NUM[1]~16, timing, 1
instance = comp, \CCS_SAMPLIM_NUM[0]~17 , CCS_SAMPLIM_NUM[0]~17, timing, 1
instance = comp, \LessThan66~1 , LessThan66~1, timing, 1
instance = comp, \LessThan66~3 , LessThan66~3, timing, 1
instance = comp, \LessThan66~5 , LessThan66~5, timing, 1
instance = comp, \LessThan66~7 , LessThan66~7, timing, 1
instance = comp, \LessThan66~9 , LessThan66~9, timing, 1
instance = comp, \LessThan66~11 , LessThan66~11, timing, 1
instance = comp, \LessThan66~13 , LessThan66~13, timing, 1
instance = comp, \LessThan66~15 , LessThan66~15, timing, 1
instance = comp, \LessThan66~17 , LessThan66~17, timing, 1
instance = comp, \LessThan66~19 , LessThan66~19, timing, 1
instance = comp, \LessThan66~21 , LessThan66~21, timing, 1
instance = comp, \LessThan66~23 , LessThan66~23, timing, 1
instance = comp, \LessThan66~25 , LessThan66~25, timing, 1
instance = comp, \LessThan66~27 , LessThan66~27, timing, 1
instance = comp, \LessThan66~29 , LessThan66~29, timing, 1
instance = comp, \LessThan66~30 , LessThan66~30, timing, 1
instance = comp, \Equal62~3 , Equal62~3, timing, 1
instance = comp, \Equal62~2 , Equal62~2, timing, 1
instance = comp, \Equal62~4 , Equal62~4, timing, 1
instance = comp, \ccsamp_minerror_flag[0]~23 , ccsamp_minerror_flag[0]~23, timing, 1
instance = comp, \cntccs_sampmin_error[0][0]~266 , cntccs_sampmin_error[0][0]~266, timing, 1
instance = comp, \ccs_minadc_reg[0][15]~14 , ccs_minadc_reg[0][15]~14, timing, 1
instance = comp, \Decoder2~10 , Decoder2~10, timing, 1
instance = comp, \ccs_minadc_reg[5][15]~0 , ccs_minadc_reg[5][15]~0, timing, 1
instance = comp, \ccs_minadc_reg[0][15]~8 , ccs_minadc_reg[0][15]~8, timing, 1
instance = comp, \ccs_minadc_reg[0][15] , ccs_minadc_reg[0][15], timing, 1
instance = comp, \ccs_minlim_en[0]~5 , ccs_minlim_en[0]~5, timing, 1
instance = comp, \ccs_minlim_en[0] , ccs_minlim_en[0], timing, 1
instance = comp, \ccs_minadc_reg[0][11]~feeder , ccs_minadc_reg[0][11]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[0][11] , ccs_minadc_reg[0][11], timing, 1
instance = comp, \ccs_minadc_regr[0][11] , ccs_minadc_regr[0][11], timing, 1
instance = comp, \ccs_minadc_reg[0][10] , ccs_minadc_reg[0][10], timing, 1
instance = comp, \ccs_minadc_regr[0][10] , ccs_minadc_regr[0][10], timing, 1
instance = comp, \ccs_minadc_reg[0][9]~feeder , ccs_minadc_reg[0][9]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[0][9] , ccs_minadc_reg[0][9], timing, 1
instance = comp, \ccs_minadc_regr[0][9] , ccs_minadc_regr[0][9], timing, 1
instance = comp, \ccs_minadc_reg[0][8] , ccs_minadc_reg[0][8], timing, 1
instance = comp, \ccs_minadc_regr[0][8] , ccs_minadc_regr[0][8], timing, 1
instance = comp, \ccs_minadc_reg[0][7] , ccs_minadc_reg[0][7], timing, 1
instance = comp, \ccs_minadc_regr[0][7] , ccs_minadc_regr[0][7], timing, 1
instance = comp, \ccs_minadc_reg[0][6] , ccs_minadc_reg[0][6], timing, 1
instance = comp, \ccs_minadc_regr[0][6] , ccs_minadc_regr[0][6], timing, 1
instance = comp, \ccs_minadc_reg[0][5]~feeder , ccs_minadc_reg[0][5]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[0][5] , ccs_minadc_reg[0][5], timing, 1
instance = comp, \ccs_minadc_regr[0][5] , ccs_minadc_regr[0][5], timing, 1
instance = comp, \ccs_minadc_reg[0][4]~feeder , ccs_minadc_reg[0][4]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[0][4] , ccs_minadc_reg[0][4], timing, 1
instance = comp, \ccs_minadc_regr[0][4] , ccs_minadc_regr[0][4], timing, 1
instance = comp, \ccs_minadc_reg[0][3] , ccs_minadc_reg[0][3], timing, 1
instance = comp, \ccs_minadc_regr[0][3] , ccs_minadc_regr[0][3], timing, 1
instance = comp, \ccs_minadc_reg[0][2]~feeder , ccs_minadc_reg[0][2]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[0][2] , ccs_minadc_reg[0][2], timing, 1
instance = comp, \ccs_minadc_regr[0][2] , ccs_minadc_regr[0][2], timing, 1
instance = comp, \ccs_minadc_reg[0][1]~feeder , ccs_minadc_reg[0][1]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[0][1] , ccs_minadc_reg[0][1], timing, 1
instance = comp, \ccs_minadc_regr[0][1] , ccs_minadc_regr[0][1], timing, 1
instance = comp, \ccs_minadc_reg[0][0]~feeder , ccs_minadc_reg[0][0]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[0][0] , ccs_minadc_reg[0][0], timing, 1
instance = comp, \ccs_minadc_regr[0][0] , ccs_minadc_regr[0][0], timing, 1
instance = comp, \LessThan44~1 , LessThan44~1, timing, 1
instance = comp, \LessThan44~3 , LessThan44~3, timing, 1
instance = comp, \LessThan44~5 , LessThan44~5, timing, 1
instance = comp, \LessThan44~7 , LessThan44~7, timing, 1
instance = comp, \LessThan44~9 , LessThan44~9, timing, 1
instance = comp, \LessThan44~11 , LessThan44~11, timing, 1
instance = comp, \LessThan44~13 , LessThan44~13, timing, 1
instance = comp, \LessThan44~15 , LessThan44~15, timing, 1
instance = comp, \LessThan44~17 , LessThan44~17, timing, 1
instance = comp, \LessThan44~19 , LessThan44~19, timing, 1
instance = comp, \LessThan44~21 , LessThan44~21, timing, 1
instance = comp, \LessThan44~22 , LessThan44~22, timing, 1
instance = comp, \cntccs_sampmin_error[0][13]~298 , cntccs_sampmin_error[0][13]~298, timing, 1
instance = comp, \cntccs_sampmin_error[0][13]~299 , cntccs_sampmin_error[0][13]~299, timing, 1
instance = comp, \cntccs_sampmin_error[0][0] , cntccs_sampmin_error[0][0], timing, 1
instance = comp, \cntccs_sampmin_error[0][1]~268 , cntccs_sampmin_error[0][1]~268, timing, 1
instance = comp, \cntccs_sampmin_error[0][1] , cntccs_sampmin_error[0][1], timing, 1
instance = comp, \cntccs_sampmin_error[0][2]~270 , cntccs_sampmin_error[0][2]~270, timing, 1
instance = comp, \cntccs_sampmin_error[0][2] , cntccs_sampmin_error[0][2], timing, 1
instance = comp, \cntccs_sampmin_error[0][3]~272 , cntccs_sampmin_error[0][3]~272, timing, 1
instance = comp, \cntccs_sampmin_error[0][3] , cntccs_sampmin_error[0][3], timing, 1
instance = comp, \cntccs_sampmin_error[0][4]~274 , cntccs_sampmin_error[0][4]~274, timing, 1
instance = comp, \cntccs_sampmin_error[0][4] , cntccs_sampmin_error[0][4], timing, 1
instance = comp, \cntccs_sampmin_error[0][5]~276 , cntccs_sampmin_error[0][5]~276, timing, 1
instance = comp, \cntccs_sampmin_error[0][5] , cntccs_sampmin_error[0][5], timing, 1
instance = comp, \cntccs_sampmin_error[0][6]~278 , cntccs_sampmin_error[0][6]~278, timing, 1
instance = comp, \cntccs_sampmin_error[0][6] , cntccs_sampmin_error[0][6], timing, 1
instance = comp, \cntccs_sampmin_error[0][7]~280 , cntccs_sampmin_error[0][7]~280, timing, 1
instance = comp, \cntccs_sampmin_error[0][7] , cntccs_sampmin_error[0][7], timing, 1
instance = comp, \cntccs_sampmin_error[0][8]~282 , cntccs_sampmin_error[0][8]~282, timing, 1
instance = comp, \cntccs_sampmin_error[0][8] , cntccs_sampmin_error[0][8], timing, 1
instance = comp, \cntccs_sampmin_error[0][9]~284 , cntccs_sampmin_error[0][9]~284, timing, 1
instance = comp, \cntccs_sampmin_error[0][9] , cntccs_sampmin_error[0][9], timing, 1
instance = comp, \cntccs_sampmin_error[0][10]~286 , cntccs_sampmin_error[0][10]~286, timing, 1
instance = comp, \cntccs_sampmin_error[0][10] , cntccs_sampmin_error[0][10], timing, 1
instance = comp, \cntccs_sampmin_error[0][11]~288 , cntccs_sampmin_error[0][11]~288, timing, 1
instance = comp, \cntccs_sampmin_error[0][11] , cntccs_sampmin_error[0][11], timing, 1
instance = comp, \cntccs_sampmin_error[0][12]~290 , cntccs_sampmin_error[0][12]~290, timing, 1
instance = comp, \cntccs_sampmin_error[0][12] , cntccs_sampmin_error[0][12], timing, 1
instance = comp, \cntccs_sampmin_error[0][13]~292 , cntccs_sampmin_error[0][13]~292, timing, 1
instance = comp, \cntccs_sampmin_error[0][13] , cntccs_sampmin_error[0][13], timing, 1
instance = comp, \cntccs_sampmin_error[0][14]~294 , cntccs_sampmin_error[0][14]~294, timing, 1
instance = comp, \cntccs_sampmin_error[0][14] , cntccs_sampmin_error[0][14], timing, 1
instance = comp, \cntccs_sampmin_error[0][15]~296 , cntccs_sampmin_error[0][15]~296, timing, 1
instance = comp, \cntccs_sampmin_error[0][15] , cntccs_sampmin_error[0][15], timing, 1
instance = comp, \LessThan60~1 , LessThan60~1, timing, 1
instance = comp, \LessThan60~3 , LessThan60~3, timing, 1
instance = comp, \LessThan60~5 , LessThan60~5, timing, 1
instance = comp, \LessThan60~7 , LessThan60~7, timing, 1
instance = comp, \LessThan60~9 , LessThan60~9, timing, 1
instance = comp, \LessThan60~11 , LessThan60~11, timing, 1
instance = comp, \LessThan60~13 , LessThan60~13, timing, 1
instance = comp, \LessThan60~15 , LessThan60~15, timing, 1
instance = comp, \LessThan60~17 , LessThan60~17, timing, 1
instance = comp, \LessThan60~19 , LessThan60~19, timing, 1
instance = comp, \LessThan60~21 , LessThan60~21, timing, 1
instance = comp, \LessThan60~23 , LessThan60~23, timing, 1
instance = comp, \LessThan60~25 , LessThan60~25, timing, 1
instance = comp, \LessThan60~27 , LessThan60~27, timing, 1
instance = comp, \LessThan60~29 , LessThan60~29, timing, 1
instance = comp, \LessThan60~30 , LessThan60~30, timing, 1
instance = comp, \ccsamp_minerror_flag[0]~17 , ccsamp_minerror_flag[0]~17, timing, 1
instance = comp, \ccsamp_minerror_flag[0] , ccsamp_minerror_flag[0], timing, 1
instance = comp, \opp_spi_inst1|Mux15~0 , opp_spi_inst1|Mux15~0, timing, 1
instance = comp, \opp_spi_inst1|rx_buf_reg[0] , opp_spi_inst1|rx_buf_reg[0], timing, 1
instance = comp, \Selector271~0 , Selector271~0, timing, 1
instance = comp, \Selector271~1 , Selector271~1, timing, 1
instance = comp, \Mux15~2 , Mux15~2, timing, 1
instance = comp, \ccs6_spi_inst|Mux15~0 , ccs6_spi_inst|Mux15~0, timing, 1
instance = comp, \ccs6_spi_inst|rx_buf_reg[0] , ccs6_spi_inst|rx_buf_reg[0], timing, 1
instance = comp, \Mux15~0 , Mux15~0, timing, 1
instance = comp, \Mux15~1 , Mux15~1, timing, 1
instance = comp, \Mux15~3 , Mux15~3, timing, 1
instance = comp, \Mux15~4 , Mux15~4, timing, 1
instance = comp, \Selector271~2 , Selector271~2, timing, 1
instance = comp, \Selector271~3 , Selector271~3, timing, 1
instance = comp, \Selector271~4 , Selector271~4, timing, 1
instance = comp, \Selector271~5 , Selector271~5, timing, 1
instance = comp, \Selector271~8 , Selector271~8, timing, 1
instance = comp, \Selector271~34 , Selector271~34, timing, 1
instance = comp, \rx_buf_reg[0]~16 , rx_buf_reg[0]~16, timing, 1
instance = comp, \rx_buf_reg[15]~62 , rx_buf_reg[15]~62, timing, 1
instance = comp, \rx_buf_reg[0] , rx_buf_reg[0], timing, 1
instance = comp, \WideOr1~0 , WideOr1~0, timing, 1
instance = comp, \Selector272~5 , Selector272~5, timing, 1
instance = comp, \Selector272~3 , Selector272~3, timing, 1
instance = comp, \Selector272~2 , Selector272~2, timing, 1
instance = comp, \Selector272~4 , Selector272~4, timing, 1
instance = comp, \rx_buf_reg[0]~en , rx_buf_reg[0]~en, timing, 1
instance = comp, \rx_buf_reg[0]~36 , rx_buf_reg[0]~36, timing, 1
instance = comp, \ccs2ram_rden~3 , ccs2ram_rden~3, timing, 1
instance = comp, \rx_buf_reg[2]~64 , rx_buf_reg[2]~64, timing, 1
instance = comp, \rx_buf_reg[2]~63 , rx_buf_reg[2]~63, timing, 1
instance = comp, \rx_buf_reg[2]~65 , rx_buf_reg[2]~65, timing, 1
instance = comp, \ccs5ram_rden~1 , ccs5ram_rden~1, timing, 1
instance = comp, \ccs6ram_rdaddress[0]~9 , ccs6ram_rdaddress[0]~9, timing, 1
instance = comp, \rx_buf_reg[2]~66 , rx_buf_reg[2]~66, timing, 1
instance = comp, \rx_buf_reg[2]~67 , rx_buf_reg[2]~67, timing, 1
instance = comp, \Selector273~0 , Selector273~0, timing, 1
instance = comp, \Selector273~1 , Selector273~1, timing, 1
instance = comp, \Selector273~2 , Selector273~2, timing, 1
instance = comp, \Selector273~3 , Selector273~3, timing, 1
instance = comp, \rx_buf_reg[1]~17 , rx_buf_reg[1]~17, timing, 1
instance = comp, \rx_buf_reg[2]~76 , rx_buf_reg[2]~76, timing, 1
instance = comp, \rx_buf_reg[2]~74 , rx_buf_reg[2]~74, timing, 1
instance = comp, \rx_buf_reg[2]~77 , rx_buf_reg[2]~77, timing, 1
instance = comp, \rx_buf_reg[2]~68 , rx_buf_reg[2]~68, timing, 1
instance = comp, \rx_buf_reg[2]~70 , rx_buf_reg[2]~70, timing, 1
instance = comp, \rx_buf_reg[8]~69 , rx_buf_reg[8]~69, timing, 1
instance = comp, \rx_buf_reg[2]~71 , rx_buf_reg[2]~71, timing, 1
instance = comp, \rx_buf_reg[2]~72 , rx_buf_reg[2]~72, timing, 1
instance = comp, \rx_buf_reg[2]~73 , rx_buf_reg[2]~73, timing, 1
instance = comp, \rx_buf_reg[2]~75 , rx_buf_reg[2]~75, timing, 1
instance = comp, \rx_buf_reg[2]~78 , rx_buf_reg[2]~78, timing, 1
instance = comp, \ccs1_spi_inst|Mux14~0 , ccs1_spi_inst|Mux14~0, timing, 1
instance = comp, \ccs1_spi_inst|TXE_flag_reg~_wirecell , ccs1_spi_inst|TXE_flag_reg~_wirecell, timing, 1
instance = comp, \ccs1_spi_inst|rx_buf_reg[1] , ccs1_spi_inst|rx_buf_reg[1], timing, 1
instance = comp, \ccs3_spi_inst|Mux14~0 , ccs3_spi_inst|Mux14~0, timing, 1
instance = comp, \ccs3_spi_inst|TXE_flag_reg~_wirecell , ccs3_spi_inst|TXE_flag_reg~_wirecell, timing, 1
instance = comp, \ccs3_spi_inst|rx_buf_reg[1] , ccs3_spi_inst|rx_buf_reg[1], timing, 1
instance = comp, \ccs2_spi_inst|Mux14~0 , ccs2_spi_inst|Mux14~0, timing, 1
instance = comp, \ccs2_spi_inst|TXE_flag_reg~_wirecell , ccs2_spi_inst|TXE_flag_reg~_wirecell, timing, 1
instance = comp, \ccs2_spi_inst|rx_buf_reg[1] , ccs2_spi_inst|rx_buf_reg[1], timing, 1
instance = comp, \rx_buf_reg[2]~79 , rx_buf_reg[2]~79, timing, 1
instance = comp, \ccs6_spi_inst|Mux14~0 , ccs6_spi_inst|Mux14~0, timing, 1
instance = comp, \ccs6_spi_inst|TXE_flag_reg~_wirecell , ccs6_spi_inst|TXE_flag_reg~_wirecell, timing, 1
instance = comp, \ccs6_spi_inst|rx_buf_reg[1] , ccs6_spi_inst|rx_buf_reg[1], timing, 1
instance = comp, \rx_buf_reg[2]~97 , rx_buf_reg[2]~97, timing, 1
instance = comp, \io_sta[1] , io_sta[1], timing, 1
instance = comp, \Selector273~31 , Selector273~31, timing, 1
instance = comp, \Selector273~32 , Selector273~32, timing, 1
instance = comp, \Selector273~24 , Selector273~24, timing, 1
instance = comp, \Selector273~25 , Selector273~25, timing, 1
instance = comp, \opsamp_maxerror_flag~1 , opsamp_maxerror_flag~1, timing, 1
instance = comp, \opsamp_maxerror_flag[0] , opsamp_maxerror_flag[0], timing, 1
instance = comp, \Selector273~27 , Selector273~27, timing, 1
instance = comp, \Selector273~28 , Selector273~28, timing, 1
instance = comp, \rx_buf_reg[2]~98 , rx_buf_reg[2]~98, timing, 1
instance = comp, \opp_spi_inst1|Mux14~0 , opp_spi_inst1|Mux14~0, timing, 1
instance = comp, \opp_spi_inst1|TXE_flag_reg~_wirecell , opp_spi_inst1|TXE_flag_reg~_wirecell, timing, 1
instance = comp, \opp_spi_inst1|rx_buf_reg[1] , opp_spi_inst1|rx_buf_reg[1], timing, 1
instance = comp, \cntccs_sampmax_error[1][0]~228 , cntccs_sampmax_error[1][0]~228, timing, 1
instance = comp, \cntccs_sampmax_error[1][8]~260 , cntccs_sampmax_error[1][8]~260, timing, 1
instance = comp, \cntccs_sampmax_error[1][0] , cntccs_sampmax_error[1][0], timing, 1
instance = comp, \cntccs_sampmax_error[1][1]~230 , cntccs_sampmax_error[1][1]~230, timing, 1
instance = comp, \cntccs_sampmax_error[1][1] , cntccs_sampmax_error[1][1], timing, 1
instance = comp, \cntccs_sampmax_error[1][2]~232 , cntccs_sampmax_error[1][2]~232, timing, 1
instance = comp, \cntccs_sampmax_error[1][2] , cntccs_sampmax_error[1][2], timing, 1
instance = comp, \cntccs_sampmax_error[1][3]~234 , cntccs_sampmax_error[1][3]~234, timing, 1
instance = comp, \cntccs_sampmax_error[1][3] , cntccs_sampmax_error[1][3], timing, 1
instance = comp, \cntccs_sampmax_error[1][4]~236 , cntccs_sampmax_error[1][4]~236, timing, 1
instance = comp, \cntccs_sampmax_error[1][4] , cntccs_sampmax_error[1][4], timing, 1
instance = comp, \cntccs_sampmax_error[1][5]~238 , cntccs_sampmax_error[1][5]~238, timing, 1
instance = comp, \cntccs_sampmax_error[1][5] , cntccs_sampmax_error[1][5], timing, 1
instance = comp, \cntccs_sampmax_error[1][6]~240 , cntccs_sampmax_error[1][6]~240, timing, 1
instance = comp, \cntccs_sampmax_error[1][6] , cntccs_sampmax_error[1][6], timing, 1
instance = comp, \cntccs_sampmax_error[1][7]~242 , cntccs_sampmax_error[1][7]~242, timing, 1
instance = comp, \cntccs_sampmax_error[1][7] , cntccs_sampmax_error[1][7], timing, 1
instance = comp, \cntccs_sampmax_error[1][8]~244 , cntccs_sampmax_error[1][8]~244, timing, 1
instance = comp, \cntccs_sampmax_error[1][8] , cntccs_sampmax_error[1][8], timing, 1
instance = comp, \cntccs_sampmax_error[1][9]~246 , cntccs_sampmax_error[1][9]~246, timing, 1
instance = comp, \cntccs_sampmax_error[1][9] , cntccs_sampmax_error[1][9], timing, 1
instance = comp, \cntccs_sampmax_error[1][10]~248 , cntccs_sampmax_error[1][10]~248, timing, 1
instance = comp, \cntccs_sampmax_error[1][10] , cntccs_sampmax_error[1][10], timing, 1
instance = comp, \cntccs_sampmax_error[1][11]~250 , cntccs_sampmax_error[1][11]~250, timing, 1
instance = comp, \cntccs_sampmax_error[1][11] , cntccs_sampmax_error[1][11], timing, 1
instance = comp, \cntccs_sampmax_error[1][12]~252 , cntccs_sampmax_error[1][12]~252, timing, 1
instance = comp, \cntccs_sampmax_error[1][12] , cntccs_sampmax_error[1][12], timing, 1
instance = comp, \cntccs_sampmax_error[1][13]~254 , cntccs_sampmax_error[1][13]~254, timing, 1
instance = comp, \cntccs_sampmax_error[1][13] , cntccs_sampmax_error[1][13], timing, 1
instance = comp, \cntccs_sampmax_error[1][14]~256 , cntccs_sampmax_error[1][14]~256, timing, 1
instance = comp, \cntccs_sampmax_error[1][14] , cntccs_sampmax_error[1][14], timing, 1
instance = comp, \cntccs_sampmax_error[1][15]~258 , cntccs_sampmax_error[1][15]~258, timing, 1
instance = comp, \cntccs_sampmax_error[1][15] , cntccs_sampmax_error[1][15], timing, 1
instance = comp, \LessThan67~1 , LessThan67~1, timing, 1
instance = comp, \LessThan67~3 , LessThan67~3, timing, 1
instance = comp, \LessThan67~5 , LessThan67~5, timing, 1
instance = comp, \LessThan67~7 , LessThan67~7, timing, 1
instance = comp, \LessThan67~9 , LessThan67~9, timing, 1
instance = comp, \LessThan67~11 , LessThan67~11, timing, 1
instance = comp, \LessThan67~13 , LessThan67~13, timing, 1
instance = comp, \LessThan67~15 , LessThan67~15, timing, 1
instance = comp, \LessThan67~17 , LessThan67~17, timing, 1
instance = comp, \LessThan67~19 , LessThan67~19, timing, 1
instance = comp, \LessThan67~21 , LessThan67~21, timing, 1
instance = comp, \LessThan67~23 , LessThan67~23, timing, 1
instance = comp, \LessThan67~25 , LessThan67~25, timing, 1
instance = comp, \LessThan67~27 , LessThan67~27, timing, 1
instance = comp, \LessThan67~29 , LessThan67~29, timing, 1
instance = comp, \LessThan67~30 , LessThan67~30, timing, 1
instance = comp, \cntccs_sampmin_error[1][0]~232 , cntccs_sampmin_error[1][0]~232, timing, 1
instance = comp, \ccs_minadc_reg[1][15]~7 , ccs_minadc_reg[1][15]~7, timing, 1
instance = comp, \ccs_minadc_reg[1][11] , ccs_minadc_reg[1][11], timing, 1
instance = comp, \ccs_minadc_regr[1][11] , ccs_minadc_regr[1][11], timing, 1
instance = comp, \ccs_minadc_reg[1][10] , ccs_minadc_reg[1][10], timing, 1
instance = comp, \ccs_minadc_regr[1][10] , ccs_minadc_regr[1][10], timing, 1
instance = comp, \ccs_minadc_reg[1][9] , ccs_minadc_reg[1][9], timing, 1
instance = comp, \ccs_minadc_regr[1][9] , ccs_minadc_regr[1][9], timing, 1
instance = comp, \ccs_minadc_reg[1][8]~feeder , ccs_minadc_reg[1][8]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[1][8] , ccs_minadc_reg[1][8], timing, 1
instance = comp, \ccs_minadc_regr[1][8] , ccs_minadc_regr[1][8], timing, 1
instance = comp, \ccs_minadc_reg[1][7]~feeder , ccs_minadc_reg[1][7]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[1][7] , ccs_minadc_reg[1][7], timing, 1
instance = comp, \ccs_minadc_regr[1][7] , ccs_minadc_regr[1][7], timing, 1
instance = comp, \ccs_minadc_reg[1][6] , ccs_minadc_reg[1][6], timing, 1
instance = comp, \ccs_minadc_regr[1][6] , ccs_minadc_regr[1][6], timing, 1
instance = comp, \ccs_minadc_reg[1][5]~feeder , ccs_minadc_reg[1][5]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[1][5] , ccs_minadc_reg[1][5], timing, 1
instance = comp, \ccs_minadc_regr[1][5] , ccs_minadc_regr[1][5], timing, 1
instance = comp, \ccs_minadc_reg[1][4] , ccs_minadc_reg[1][4], timing, 1
instance = comp, \ccs_minadc_regr[1][4] , ccs_minadc_regr[1][4], timing, 1
instance = comp, \ccs_minadc_reg[1][3]~feeder , ccs_minadc_reg[1][3]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[1][3] , ccs_minadc_reg[1][3], timing, 1
instance = comp, \ccs_minadc_regr[1][3] , ccs_minadc_regr[1][3], timing, 1
instance = comp, \ccs_minadc_reg[1][2]~feeder , ccs_minadc_reg[1][2]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[1][2] , ccs_minadc_reg[1][2], timing, 1
instance = comp, \ccs_minadc_regr[1][2] , ccs_minadc_regr[1][2], timing, 1
instance = comp, \ccs_minadc_reg[1][1] , ccs_minadc_reg[1][1], timing, 1
instance = comp, \ccs_minadc_regr[1][1] , ccs_minadc_regr[1][1], timing, 1
instance = comp, \ccs_minadc_reg[1][0] , ccs_minadc_reg[1][0], timing, 1
instance = comp, \ccs_minadc_regr[1][0] , ccs_minadc_regr[1][0], timing, 1
instance = comp, \LessThan45~1 , LessThan45~1, timing, 1
instance = comp, \LessThan45~3 , LessThan45~3, timing, 1
instance = comp, \LessThan45~5 , LessThan45~5, timing, 1
instance = comp, \LessThan45~7 , LessThan45~7, timing, 1
instance = comp, \LessThan45~9 , LessThan45~9, timing, 1
instance = comp, \LessThan45~11 , LessThan45~11, timing, 1
instance = comp, \LessThan45~13 , LessThan45~13, timing, 1
instance = comp, \LessThan45~15 , LessThan45~15, timing, 1
instance = comp, \LessThan45~17 , LessThan45~17, timing, 1
instance = comp, \LessThan45~19 , LessThan45~19, timing, 1
instance = comp, \LessThan45~21 , LessThan45~21, timing, 1
instance = comp, \LessThan45~22 , LessThan45~22, timing, 1
instance = comp, \ccs_minadc_reg[1][15]~13 , ccs_minadc_reg[1][15]~13, timing, 1
instance = comp, \ccs_minadc_reg[1][15] , ccs_minadc_reg[1][15], timing, 1
instance = comp, \ccs_minlim_en[1]~4 , ccs_minlim_en[1]~4, timing, 1
instance = comp, \ccs_minlim_en[1] , ccs_minlim_en[1], timing, 1
instance = comp, \cntccs_sampmin_error[1][0]~264 , cntccs_sampmin_error[1][0]~264, timing, 1
instance = comp, \cntccs_sampmin_error[1][0]~265 , cntccs_sampmin_error[1][0]~265, timing, 1
instance = comp, \cntccs_sampmin_error[1][0] , cntccs_sampmin_error[1][0], timing, 1
instance = comp, \cntccs_sampmin_error[1][1]~234 , cntccs_sampmin_error[1][1]~234, timing, 1
instance = comp, \cntccs_sampmin_error[1][1] , cntccs_sampmin_error[1][1], timing, 1
instance = comp, \cntccs_sampmin_error[1][2]~236 , cntccs_sampmin_error[1][2]~236, timing, 1
instance = comp, \cntccs_sampmin_error[1][2] , cntccs_sampmin_error[1][2], timing, 1
instance = comp, \cntccs_sampmin_error[1][3]~238 , cntccs_sampmin_error[1][3]~238, timing, 1
instance = comp, \cntccs_sampmin_error[1][3] , cntccs_sampmin_error[1][3], timing, 1
instance = comp, \cntccs_sampmin_error[1][4]~240 , cntccs_sampmin_error[1][4]~240, timing, 1
instance = comp, \cntccs_sampmin_error[1][4] , cntccs_sampmin_error[1][4], timing, 1
instance = comp, \cntccs_sampmin_error[1][5]~242 , cntccs_sampmin_error[1][5]~242, timing, 1
instance = comp, \cntccs_sampmin_error[1][5] , cntccs_sampmin_error[1][5], timing, 1
instance = comp, \cntccs_sampmin_error[1][6]~244 , cntccs_sampmin_error[1][6]~244, timing, 1
instance = comp, \cntccs_sampmin_error[1][6] , cntccs_sampmin_error[1][6], timing, 1
instance = comp, \cntccs_sampmin_error[1][7]~246 , cntccs_sampmin_error[1][7]~246, timing, 1
instance = comp, \cntccs_sampmin_error[1][7] , cntccs_sampmin_error[1][7], timing, 1
instance = comp, \cntccs_sampmin_error[1][8]~248 , cntccs_sampmin_error[1][8]~248, timing, 1
instance = comp, \cntccs_sampmin_error[1][8] , cntccs_sampmin_error[1][8], timing, 1
instance = comp, \cntccs_sampmin_error[1][9]~250 , cntccs_sampmin_error[1][9]~250, timing, 1
instance = comp, \cntccs_sampmin_error[1][9] , cntccs_sampmin_error[1][9], timing, 1
instance = comp, \cntccs_sampmin_error[1][10]~252 , cntccs_sampmin_error[1][10]~252, timing, 1
instance = comp, \cntccs_sampmin_error[1][10] , cntccs_sampmin_error[1][10], timing, 1
instance = comp, \cntccs_sampmin_error[1][11]~254 , cntccs_sampmin_error[1][11]~254, timing, 1
instance = comp, \cntccs_sampmin_error[1][11] , cntccs_sampmin_error[1][11], timing, 1
instance = comp, \cntccs_sampmin_error[1][12]~256 , cntccs_sampmin_error[1][12]~256, timing, 1
instance = comp, \cntccs_sampmin_error[1][12] , cntccs_sampmin_error[1][12], timing, 1
instance = comp, \cntccs_sampmin_error[1][13]~258 , cntccs_sampmin_error[1][13]~258, timing, 1
instance = comp, \cntccs_sampmin_error[1][13] , cntccs_sampmin_error[1][13], timing, 1
instance = comp, \cntccs_sampmin_error[1][14]~260 , cntccs_sampmin_error[1][14]~260, timing, 1
instance = comp, \cntccs_sampmin_error[1][14] , cntccs_sampmin_error[1][14], timing, 1
instance = comp, \cntccs_sampmin_error[1][15]~262 , cntccs_sampmin_error[1][15]~262, timing, 1
instance = comp, \cntccs_sampmin_error[1][15] , cntccs_sampmin_error[1][15], timing, 1
instance = comp, \LessThan61~1 , LessThan61~1, timing, 1
instance = comp, \LessThan61~3 , LessThan61~3, timing, 1
instance = comp, \LessThan61~5 , LessThan61~5, timing, 1
instance = comp, \LessThan61~7 , LessThan61~7, timing, 1
instance = comp, \LessThan61~9 , LessThan61~9, timing, 1
instance = comp, \LessThan61~11 , LessThan61~11, timing, 1
instance = comp, \LessThan61~13 , LessThan61~13, timing, 1
instance = comp, \LessThan61~15 , LessThan61~15, timing, 1
instance = comp, \LessThan61~17 , LessThan61~17, timing, 1
instance = comp, \LessThan61~19 , LessThan61~19, timing, 1
instance = comp, \LessThan61~21 , LessThan61~21, timing, 1
instance = comp, \LessThan61~23 , LessThan61~23, timing, 1
instance = comp, \LessThan61~25 , LessThan61~25, timing, 1
instance = comp, \LessThan61~27 , LessThan61~27, timing, 1
instance = comp, \LessThan61~29 , LessThan61~29, timing, 1
instance = comp, \LessThan61~30 , LessThan61~30, timing, 1
instance = comp, \ccsamp_minerror_flag[1]~22 , ccsamp_minerror_flag[1]~22, timing, 1
instance = comp, \ccsamp_minerror_flag[1]~16 , ccsamp_minerror_flag[1]~16, timing, 1
instance = comp, \ccsamp_minerror_flag[1] , ccsamp_minerror_flag[1], timing, 1
instance = comp, \rx_buf_reg[2]~99 , rx_buf_reg[2]~99, timing, 1
instance = comp, \Selector273~26 , Selector273~26, timing, 1
instance = comp, \Selector273~29 , Selector273~29, timing, 1
instance = comp, \Selector273~30 , Selector273~30, timing, 1
instance = comp, \Selector273~33 , Selector273~33, timing, 1
instance = comp, \rx_buf_reg[2]~80 , rx_buf_reg[2]~80, timing, 1
instance = comp, \rx_buf_reg[2]~81 , rx_buf_reg[2]~81, timing, 1
instance = comp, \rx_buf_reg[2]~82 , rx_buf_reg[2]~82, timing, 1
instance = comp, \rx_buf_reg[2]~83 , rx_buf_reg[2]~83, timing, 1
instance = comp, \rx_buf_reg[2]~84 , rx_buf_reg[2]~84, timing, 1
instance = comp, \rx_buf_reg[2]~86 , rx_buf_reg[2]~86, timing, 1
instance = comp, \err_check_reg[1] , err_check_reg[1], timing, 1
instance = comp, \rx_buf_reg[2]~87 , rx_buf_reg[2]~87, timing, 1
instance = comp, \ang_lgten_reg~feeder , ang_lgten_reg~feeder, timing, 1
instance = comp, \ang_lgten_regr~feeder , ang_lgten_regr~feeder, timing, 1
instance = comp, \count_lgten_l[0]~8 , count_lgten_l[0]~8, timing, 1
instance = comp, \Equal10~0 , Equal10~0, timing, 1
instance = comp, \count_lgten[0]~8 , count_lgten[0]~8, timing, 1
instance = comp, \count_lgten[0] , count_lgten[0], timing, 1
instance = comp, \count_lgten[1]~10 , count_lgten[1]~10, timing, 1
instance = comp, \count_lgten[1] , count_lgten[1], timing, 1
instance = comp, \count_lgten[2]~12 , count_lgten[2]~12, timing, 1
instance = comp, \count_lgten[2] , count_lgten[2], timing, 1
instance = comp, \count_lgten[3]~14 , count_lgten[3]~14, timing, 1
instance = comp, \count_lgten[3] , count_lgten[3], timing, 1
instance = comp, \count_lgten[4]~16 , count_lgten[4]~16, timing, 1
instance = comp, \count_lgten[4] , count_lgten[4], timing, 1
instance = comp, \count_lgten[5]~18 , count_lgten[5]~18, timing, 1
instance = comp, \count_lgten[5] , count_lgten[5], timing, 1
instance = comp, \count_lgten[6]~20 , count_lgten[6]~20, timing, 1
instance = comp, \count_lgten[6] , count_lgten[6], timing, 1
instance = comp, \count_lgten[7]~22 , count_lgten[7]~22, timing, 1
instance = comp, \count_lgten[7] , count_lgten[7], timing, 1
instance = comp, \LessThan76~0 , LessThan76~0, timing, 1
instance = comp, \count_lgten_l[7]~10 , count_lgten_l[7]~10, timing, 1
instance = comp, \count_lgten_l[0] , count_lgten_l[0], timing, 1
instance = comp, \count_lgten_l[1]~11 , count_lgten_l[1]~11, timing, 1
instance = comp, \count_lgten_l[1] , count_lgten_l[1], timing, 1
instance = comp, \count_lgten_l[2]~13 , count_lgten_l[2]~13, timing, 1
instance = comp, \count_lgten_l[2] , count_lgten_l[2], timing, 1
instance = comp, \count_lgten_l[3]~15 , count_lgten_l[3]~15, timing, 1
instance = comp, \count_lgten_l[3] , count_lgten_l[3], timing, 1
instance = comp, \lgten_sta~2 , lgten_sta~2, timing, 1
instance = comp, \LessThan76~1 , LessThan76~1, timing, 1
instance = comp, \count_lgten_l[4]~17 , count_lgten_l[4]~17, timing, 1
instance = comp, \count_lgten_l[4] , count_lgten_l[4], timing, 1
instance = comp, \count_lgten_l[5]~19 , count_lgten_l[5]~19, timing, 1
instance = comp, \count_lgten_l[5] , count_lgten_l[5], timing, 1
instance = comp, \count_lgten_l[6]~21 , count_lgten_l[6]~21, timing, 1
instance = comp, \count_lgten_l[6] , count_lgten_l[6], timing, 1
instance = comp, \count_lgten_l[7]~23 , count_lgten_l[7]~23, timing, 1
instance = comp, \count_lgten_l[7] , count_lgten_l[7], timing, 1
instance = comp, \lgten_sta~3 , lgten_sta~3, timing, 1
instance = comp, \lgten_sta~4 , lgten_sta~4, timing, 1
instance = comp, \lgten_sta~5 , lgten_sta~5, timing, 1
instance = comp, \always53~5 , always53~5, timing, 1
instance = comp, \status_ev_reg[1]~feeder , status_ev_reg[1]~feeder, timing, 1
instance = comp, \status_ev_reg[4]~4 , status_ev_reg[4]~4, timing, 1
instance = comp, \status_ev_reg[1] , status_ev_reg[1], timing, 1
instance = comp, \always53~2 , always53~2, timing, 1
instance = comp, \always53~3 , always53~3, timing, 1
instance = comp, \ev_lgten_flag~0 , ev_lgten_flag~0, timing, 1
instance = comp, \rx_buf_reg[2]~88 , rx_buf_reg[2]~88, timing, 1
instance = comp, \rx_buf_reg[2]~89 , rx_buf_reg[2]~89, timing, 1
instance = comp, \periodh_duty_reg[1]~_Duplicate_2 , periodh_duty_reg[1]~_Duplicate_2, timing, 1
instance = comp, \Selector273~4 , Selector273~4, timing, 1
instance = comp, \cntccs_sampmax_error[2][0]~195 , cntccs_sampmax_error[2][0]~195, timing, 1
instance = comp, \cntccs_sampmax_error[2][2]~227 , cntccs_sampmax_error[2][2]~227, timing, 1
instance = comp, \cntccs_sampmax_error[2][0] , cntccs_sampmax_error[2][0], timing, 1
instance = comp, \cntccs_sampmax_error[2][1]~197 , cntccs_sampmax_error[2][1]~197, timing, 1
instance = comp, \cntccs_sampmax_error[2][1] , cntccs_sampmax_error[2][1], timing, 1
instance = comp, \cntccs_sampmax_error[2][2]~199 , cntccs_sampmax_error[2][2]~199, timing, 1
instance = comp, \cntccs_sampmax_error[2][2] , cntccs_sampmax_error[2][2], timing, 1
instance = comp, \cntccs_sampmax_error[2][3]~201 , cntccs_sampmax_error[2][3]~201, timing, 1
instance = comp, \cntccs_sampmax_error[2][3] , cntccs_sampmax_error[2][3], timing, 1
instance = comp, \cntccs_sampmax_error[2][4]~203 , cntccs_sampmax_error[2][4]~203, timing, 1
instance = comp, \cntccs_sampmax_error[2][4] , cntccs_sampmax_error[2][4], timing, 1
instance = comp, \cntccs_sampmax_error[2][5]~205 , cntccs_sampmax_error[2][5]~205, timing, 1
instance = comp, \cntccs_sampmax_error[2][5] , cntccs_sampmax_error[2][5], timing, 1
instance = comp, \cntccs_sampmax_error[2][6]~207 , cntccs_sampmax_error[2][6]~207, timing, 1
instance = comp, \cntccs_sampmax_error[2][6] , cntccs_sampmax_error[2][6], timing, 1
instance = comp, \cntccs_sampmax_error[2][7]~209 , cntccs_sampmax_error[2][7]~209, timing, 1
instance = comp, \cntccs_sampmax_error[2][7] , cntccs_sampmax_error[2][7], timing, 1
instance = comp, \cntccs_sampmax_error[2][8]~211 , cntccs_sampmax_error[2][8]~211, timing, 1
instance = comp, \cntccs_sampmax_error[2][8] , cntccs_sampmax_error[2][8], timing, 1
instance = comp, \cntccs_sampmax_error[2][9]~213 , cntccs_sampmax_error[2][9]~213, timing, 1
instance = comp, \cntccs_sampmax_error[2][9] , cntccs_sampmax_error[2][9], timing, 1
instance = comp, \cntccs_sampmax_error[2][10]~215 , cntccs_sampmax_error[2][10]~215, timing, 1
instance = comp, \cntccs_sampmax_error[2][10] , cntccs_sampmax_error[2][10], timing, 1
instance = comp, \cntccs_sampmax_error[2][11]~217 , cntccs_sampmax_error[2][11]~217, timing, 1
instance = comp, \cntccs_sampmax_error[2][11] , cntccs_sampmax_error[2][11], timing, 1
instance = comp, \cntccs_sampmax_error[2][12]~219 , cntccs_sampmax_error[2][12]~219, timing, 1
instance = comp, \cntccs_sampmax_error[2][12] , cntccs_sampmax_error[2][12], timing, 1
instance = comp, \cntccs_sampmax_error[2][13]~221 , cntccs_sampmax_error[2][13]~221, timing, 1
instance = comp, \cntccs_sampmax_error[2][13] , cntccs_sampmax_error[2][13], timing, 1
instance = comp, \cntccs_sampmax_error[2][14]~223 , cntccs_sampmax_error[2][14]~223, timing, 1
instance = comp, \cntccs_sampmax_error[2][14] , cntccs_sampmax_error[2][14], timing, 1
instance = comp, \cntccs_sampmax_error[2][15]~225 , cntccs_sampmax_error[2][15]~225, timing, 1
instance = comp, \cntccs_sampmax_error[2][15] , cntccs_sampmax_error[2][15], timing, 1
instance = comp, \LessThan68~1 , LessThan68~1, timing, 1
instance = comp, \LessThan68~3 , LessThan68~3, timing, 1
instance = comp, \LessThan68~5 , LessThan68~5, timing, 1
instance = comp, \LessThan68~7 , LessThan68~7, timing, 1
instance = comp, \LessThan68~9 , LessThan68~9, timing, 1
instance = comp, \LessThan68~11 , LessThan68~11, timing, 1
instance = comp, \LessThan68~13 , LessThan68~13, timing, 1
instance = comp, \LessThan68~15 , LessThan68~15, timing, 1
instance = comp, \LessThan68~17 , LessThan68~17, timing, 1
instance = comp, \LessThan68~19 , LessThan68~19, timing, 1
instance = comp, \LessThan68~21 , LessThan68~21, timing, 1
instance = comp, \LessThan68~23 , LessThan68~23, timing, 1
instance = comp, \LessThan68~25 , LessThan68~25, timing, 1
instance = comp, \LessThan68~27 , LessThan68~27, timing, 1
instance = comp, \LessThan68~29 , LessThan68~29, timing, 1
instance = comp, \LessThan68~30 , LessThan68~30, timing, 1
instance = comp, \ccsamp_minerror_flag[2]~21 , ccsamp_minerror_flag[2]~21, timing, 1
instance = comp, \cntccs_sampmin_error[2][0]~198 , cntccs_sampmin_error[2][0]~198, timing, 1
instance = comp, \ccs_minadc_reg[2][15]~12 , ccs_minadc_reg[2][15]~12, timing, 1
instance = comp, \ccs_minadc_reg[2][15]~6 , ccs_minadc_reg[2][15]~6, timing, 1
instance = comp, \ccs_minadc_reg[2][15] , ccs_minadc_reg[2][15], timing, 1
instance = comp, \ccs_minlim_en[2]~3 , ccs_minlim_en[2]~3, timing, 1
instance = comp, \ccs_minlim_en[2] , ccs_minlim_en[2], timing, 1
instance = comp, \cntccs_sampmin_error[2][2]~230 , cntccs_sampmin_error[2][2]~230, timing, 1
instance = comp, \ccs_minadc_reg[2][11] , ccs_minadc_reg[2][11], timing, 1
instance = comp, \ccs_minadc_regr[2][11] , ccs_minadc_regr[2][11], timing, 1
instance = comp, \ccs_minadc_reg[2][10]~feeder , ccs_minadc_reg[2][10]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[2][10] , ccs_minadc_reg[2][10], timing, 1
instance = comp, \ccs_minadc_regr[2][10] , ccs_minadc_regr[2][10], timing, 1
instance = comp, \ccs_minadc_reg[2][9]~feeder , ccs_minadc_reg[2][9]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[2][9] , ccs_minadc_reg[2][9], timing, 1
instance = comp, \ccs_minadc_regr[2][9] , ccs_minadc_regr[2][9], timing, 1
instance = comp, \ccs_minadc_reg[2][8]~feeder , ccs_minadc_reg[2][8]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[2][8] , ccs_minadc_reg[2][8], timing, 1
instance = comp, \ccs_minadc_regr[2][8] , ccs_minadc_regr[2][8], timing, 1
instance = comp, \ccs_minadc_reg[2][7] , ccs_minadc_reg[2][7], timing, 1
instance = comp, \ccs_minadc_regr[2][7] , ccs_minadc_regr[2][7], timing, 1
instance = comp, \ccs_minadc_reg[2][6]~feeder , ccs_minadc_reg[2][6]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[2][6] , ccs_minadc_reg[2][6], timing, 1
instance = comp, \ccs_minadc_regr[2][6] , ccs_minadc_regr[2][6], timing, 1
instance = comp, \ccs_minadc_reg[2][5]~feeder , ccs_minadc_reg[2][5]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[2][5] , ccs_minadc_reg[2][5], timing, 1
instance = comp, \ccs_minadc_regr[2][5] , ccs_minadc_regr[2][5], timing, 1
instance = comp, \ccs_minadc_reg[2][4] , ccs_minadc_reg[2][4], timing, 1
instance = comp, \ccs_minadc_regr[2][4] , ccs_minadc_regr[2][4], timing, 1
instance = comp, \ccs_minadc_reg[2][3]~feeder , ccs_minadc_reg[2][3]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[2][3] , ccs_minadc_reg[2][3], timing, 1
instance = comp, \ccs_minadc_regr[2][3] , ccs_minadc_regr[2][3], timing, 1
instance = comp, \ccs_minadc_reg[2][2]~feeder , ccs_minadc_reg[2][2]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[2][2] , ccs_minadc_reg[2][2], timing, 1
instance = comp, \ccs_minadc_regr[2][2] , ccs_minadc_regr[2][2], timing, 1
instance = comp, \ccs_minadc_reg[2][1] , ccs_minadc_reg[2][1], timing, 1
instance = comp, \ccs_minadc_regr[2][1] , ccs_minadc_regr[2][1], timing, 1
instance = comp, \ccs_minadc_reg[2][0] , ccs_minadc_reg[2][0], timing, 1
instance = comp, \ccs_minadc_regr[2][0] , ccs_minadc_regr[2][0], timing, 1
instance = comp, \LessThan46~1 , LessThan46~1, timing, 1
instance = comp, \LessThan46~3 , LessThan46~3, timing, 1
instance = comp, \LessThan46~5 , LessThan46~5, timing, 1
instance = comp, \LessThan46~7 , LessThan46~7, timing, 1
instance = comp, \LessThan46~9 , LessThan46~9, timing, 1
instance = comp, \LessThan46~11 , LessThan46~11, timing, 1
instance = comp, \LessThan46~13 , LessThan46~13, timing, 1
instance = comp, \LessThan46~15 , LessThan46~15, timing, 1
instance = comp, \LessThan46~17 , LessThan46~17, timing, 1
instance = comp, \LessThan46~19 , LessThan46~19, timing, 1
instance = comp, \LessThan46~21 , LessThan46~21, timing, 1
instance = comp, \LessThan46~22 , LessThan46~22, timing, 1
instance = comp, \cntccs_sampmin_error[2][2]~231 , cntccs_sampmin_error[2][2]~231, timing, 1
instance = comp, \cntccs_sampmin_error[2][0] , cntccs_sampmin_error[2][0], timing, 1
instance = comp, \cntccs_sampmin_error[2][1]~200 , cntccs_sampmin_error[2][1]~200, timing, 1
instance = comp, \cntccs_sampmin_error[2][1] , cntccs_sampmin_error[2][1], timing, 1
instance = comp, \cntccs_sampmin_error[2][2]~202 , cntccs_sampmin_error[2][2]~202, timing, 1
instance = comp, \cntccs_sampmin_error[2][2] , cntccs_sampmin_error[2][2], timing, 1
instance = comp, \cntccs_sampmin_error[2][3]~204 , cntccs_sampmin_error[2][3]~204, timing, 1
instance = comp, \cntccs_sampmin_error[2][3] , cntccs_sampmin_error[2][3], timing, 1
instance = comp, \cntccs_sampmin_error[2][4]~206 , cntccs_sampmin_error[2][4]~206, timing, 1
instance = comp, \cntccs_sampmin_error[2][4] , cntccs_sampmin_error[2][4], timing, 1
instance = comp, \cntccs_sampmin_error[2][5]~208 , cntccs_sampmin_error[2][5]~208, timing, 1
instance = comp, \cntccs_sampmin_error[2][5] , cntccs_sampmin_error[2][5], timing, 1
instance = comp, \cntccs_sampmin_error[2][6]~210 , cntccs_sampmin_error[2][6]~210, timing, 1
instance = comp, \cntccs_sampmin_error[2][6] , cntccs_sampmin_error[2][6], timing, 1
instance = comp, \cntccs_sampmin_error[2][7]~212 , cntccs_sampmin_error[2][7]~212, timing, 1
instance = comp, \cntccs_sampmin_error[2][7] , cntccs_sampmin_error[2][7], timing, 1
instance = comp, \cntccs_sampmin_error[2][8]~214 , cntccs_sampmin_error[2][8]~214, timing, 1
instance = comp, \cntccs_sampmin_error[2][8] , cntccs_sampmin_error[2][8], timing, 1
instance = comp, \cntccs_sampmin_error[2][9]~216 , cntccs_sampmin_error[2][9]~216, timing, 1
instance = comp, \cntccs_sampmin_error[2][9] , cntccs_sampmin_error[2][9], timing, 1
instance = comp, \cntccs_sampmin_error[2][10]~218 , cntccs_sampmin_error[2][10]~218, timing, 1
instance = comp, \cntccs_sampmin_error[2][10] , cntccs_sampmin_error[2][10], timing, 1
instance = comp, \cntccs_sampmin_error[2][11]~220 , cntccs_sampmin_error[2][11]~220, timing, 1
instance = comp, \cntccs_sampmin_error[2][11] , cntccs_sampmin_error[2][11], timing, 1
instance = comp, \cntccs_sampmin_error[2][12]~222 , cntccs_sampmin_error[2][12]~222, timing, 1
instance = comp, \cntccs_sampmin_error[2][12] , cntccs_sampmin_error[2][12], timing, 1
instance = comp, \cntccs_sampmin_error[2][13]~224 , cntccs_sampmin_error[2][13]~224, timing, 1
instance = comp, \cntccs_sampmin_error[2][13] , cntccs_sampmin_error[2][13], timing, 1
instance = comp, \cntccs_sampmin_error[2][14]~226 , cntccs_sampmin_error[2][14]~226, timing, 1
instance = comp, \cntccs_sampmin_error[2][14] , cntccs_sampmin_error[2][14], timing, 1
instance = comp, \cntccs_sampmin_error[2][15]~228 , cntccs_sampmin_error[2][15]~228, timing, 1
instance = comp, \cntccs_sampmin_error[2][15] , cntccs_sampmin_error[2][15], timing, 1
instance = comp, \LessThan62~1 , LessThan62~1, timing, 1
instance = comp, \LessThan62~3 , LessThan62~3, timing, 1
instance = comp, \LessThan62~5 , LessThan62~5, timing, 1
instance = comp, \LessThan62~7 , LessThan62~7, timing, 1
instance = comp, \LessThan62~9 , LessThan62~9, timing, 1
instance = comp, \LessThan62~11 , LessThan62~11, timing, 1
instance = comp, \LessThan62~13 , LessThan62~13, timing, 1
instance = comp, \LessThan62~15 , LessThan62~15, timing, 1
instance = comp, \LessThan62~17 , LessThan62~17, timing, 1
instance = comp, \LessThan62~19 , LessThan62~19, timing, 1
instance = comp, \LessThan62~21 , LessThan62~21, timing, 1
instance = comp, \LessThan62~23 , LessThan62~23, timing, 1
instance = comp, \LessThan62~25 , LessThan62~25, timing, 1
instance = comp, \LessThan62~27 , LessThan62~27, timing, 1
instance = comp, \LessThan62~29 , LessThan62~29, timing, 1
instance = comp, \LessThan62~30 , LessThan62~30, timing, 1
instance = comp, \ccsamp_minerror_flag[2]~15 , ccsamp_minerror_flag[2]~15, timing, 1
instance = comp, \ccsamp_minerror_flag[2] , ccsamp_minerror_flag[2], timing, 1
instance = comp, \cntccs_sampmax_error[3][0]~162 , cntccs_sampmax_error[3][0]~162, timing, 1
instance = comp, \cntccs_sampmax_error[3][2]~194 , cntccs_sampmax_error[3][2]~194, timing, 1
instance = comp, \cntccs_sampmax_error[3][0] , cntccs_sampmax_error[3][0], timing, 1
instance = comp, \cntccs_sampmax_error[3][1]~164 , cntccs_sampmax_error[3][1]~164, timing, 1
instance = comp, \cntccs_sampmax_error[3][1] , cntccs_sampmax_error[3][1], timing, 1
instance = comp, \cntccs_sampmax_error[3][2]~166 , cntccs_sampmax_error[3][2]~166, timing, 1
instance = comp, \cntccs_sampmax_error[3][2] , cntccs_sampmax_error[3][2], timing, 1
instance = comp, \cntccs_sampmax_error[3][3]~168 , cntccs_sampmax_error[3][3]~168, timing, 1
instance = comp, \cntccs_sampmax_error[3][3] , cntccs_sampmax_error[3][3], timing, 1
instance = comp, \cntccs_sampmax_error[3][4]~170 , cntccs_sampmax_error[3][4]~170, timing, 1
instance = comp, \cntccs_sampmax_error[3][4] , cntccs_sampmax_error[3][4], timing, 1
instance = comp, \cntccs_sampmax_error[3][5]~172 , cntccs_sampmax_error[3][5]~172, timing, 1
instance = comp, \cntccs_sampmax_error[3][5] , cntccs_sampmax_error[3][5], timing, 1
instance = comp, \cntccs_sampmax_error[3][6]~174 , cntccs_sampmax_error[3][6]~174, timing, 1
instance = comp, \cntccs_sampmax_error[3][6] , cntccs_sampmax_error[3][6], timing, 1
instance = comp, \cntccs_sampmax_error[3][7]~176 , cntccs_sampmax_error[3][7]~176, timing, 1
instance = comp, \cntccs_sampmax_error[3][7] , cntccs_sampmax_error[3][7], timing, 1
instance = comp, \cntccs_sampmax_error[3][8]~178 , cntccs_sampmax_error[3][8]~178, timing, 1
instance = comp, \cntccs_sampmax_error[3][8] , cntccs_sampmax_error[3][8], timing, 1
instance = comp, \cntccs_sampmax_error[3][9]~180 , cntccs_sampmax_error[3][9]~180, timing, 1
instance = comp, \cntccs_sampmax_error[3][9] , cntccs_sampmax_error[3][9], timing, 1
instance = comp, \cntccs_sampmax_error[3][10]~182 , cntccs_sampmax_error[3][10]~182, timing, 1
instance = comp, \cntccs_sampmax_error[3][10] , cntccs_sampmax_error[3][10], timing, 1
instance = comp, \cntccs_sampmax_error[3][11]~184 , cntccs_sampmax_error[3][11]~184, timing, 1
instance = comp, \cntccs_sampmax_error[3][11] , cntccs_sampmax_error[3][11], timing, 1
instance = comp, \cntccs_sampmax_error[3][12]~186 , cntccs_sampmax_error[3][12]~186, timing, 1
instance = comp, \cntccs_sampmax_error[3][12] , cntccs_sampmax_error[3][12], timing, 1
instance = comp, \cntccs_sampmax_error[3][13]~188 , cntccs_sampmax_error[3][13]~188, timing, 1
instance = comp, \cntccs_sampmax_error[3][13] , cntccs_sampmax_error[3][13], timing, 1
instance = comp, \cntccs_sampmax_error[3][14]~190 , cntccs_sampmax_error[3][14]~190, timing, 1
instance = comp, \cntccs_sampmax_error[3][14] , cntccs_sampmax_error[3][14], timing, 1
instance = comp, \cntccs_sampmax_error[3][15]~192 , cntccs_sampmax_error[3][15]~192, timing, 1
instance = comp, \cntccs_sampmax_error[3][15] , cntccs_sampmax_error[3][15], timing, 1
instance = comp, \LessThan69~1 , LessThan69~1, timing, 1
instance = comp, \LessThan69~3 , LessThan69~3, timing, 1
instance = comp, \LessThan69~5 , LessThan69~5, timing, 1
instance = comp, \LessThan69~7 , LessThan69~7, timing, 1
instance = comp, \LessThan69~9 , LessThan69~9, timing, 1
instance = comp, \LessThan69~11 , LessThan69~11, timing, 1
instance = comp, \LessThan69~13 , LessThan69~13, timing, 1
instance = comp, \LessThan69~15 , LessThan69~15, timing, 1
instance = comp, \LessThan69~17 , LessThan69~17, timing, 1
instance = comp, \LessThan69~19 , LessThan69~19, timing, 1
instance = comp, \LessThan69~21 , LessThan69~21, timing, 1
instance = comp, \LessThan69~23 , LessThan69~23, timing, 1
instance = comp, \LessThan69~25 , LessThan69~25, timing, 1
instance = comp, \LessThan69~27 , LessThan69~27, timing, 1
instance = comp, \LessThan69~29 , LessThan69~29, timing, 1
instance = comp, \LessThan69~30 , LessThan69~30, timing, 1
instance = comp, \ccsamp_minerror_flag[3]~20 , ccsamp_minerror_flag[3]~20, timing, 1
instance = comp, \cntccs_sampmin_error[3][0]~164 , cntccs_sampmin_error[3][0]~164, timing, 1
instance = comp, \ccs_minadc_reg[3][15]~11 , ccs_minadc_reg[3][15]~11, timing, 1
instance = comp, \ccs_minadc_reg[3][15]~4 , ccs_minadc_reg[3][15]~4, timing, 1
instance = comp, \ccs_minadc_reg[3][15] , ccs_minadc_reg[3][15], timing, 1
instance = comp, \ccs_minlim_en[3]~2 , ccs_minlim_en[3]~2, timing, 1
instance = comp, \ccs_minlim_en[3] , ccs_minlim_en[3], timing, 1
instance = comp, \ccs_minadc_reg[3][11]~feeder , ccs_minadc_reg[3][11]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[3][11] , ccs_minadc_reg[3][11], timing, 1
instance = comp, \ccs_minadc_regr[3][11] , ccs_minadc_regr[3][11], timing, 1
instance = comp, \ccs_minadc_reg[3][10]~feeder , ccs_minadc_reg[3][10]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[3][10] , ccs_minadc_reg[3][10], timing, 1
instance = comp, \ccs_minadc_regr[3][10] , ccs_minadc_regr[3][10], timing, 1
instance = comp, \ccs_minadc_reg[3][9]~feeder , ccs_minadc_reg[3][9]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[3][9] , ccs_minadc_reg[3][9], timing, 1
instance = comp, \ccs_minadc_regr[3][9] , ccs_minadc_regr[3][9], timing, 1
instance = comp, \ccs_minadc_reg[3][8]~feeder , ccs_minadc_reg[3][8]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[3][8] , ccs_minadc_reg[3][8], timing, 1
instance = comp, \ccs_minadc_regr[3][8] , ccs_minadc_regr[3][8], timing, 1
instance = comp, \ccs_minadc_reg[3][7]~feeder , ccs_minadc_reg[3][7]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[3][7] , ccs_minadc_reg[3][7], timing, 1
instance = comp, \ccs_minadc_regr[3][7] , ccs_minadc_regr[3][7], timing, 1
instance = comp, \ccs_minadc_reg[3][6]~feeder , ccs_minadc_reg[3][6]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[3][6] , ccs_minadc_reg[3][6], timing, 1
instance = comp, \ccs_minadc_regr[3][6] , ccs_minadc_regr[3][6], timing, 1
instance = comp, \ccs_minadc_reg[3][5]~feeder , ccs_minadc_reg[3][5]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[3][5] , ccs_minadc_reg[3][5], timing, 1
instance = comp, \ccs_minadc_regr[3][5] , ccs_minadc_regr[3][5], timing, 1
instance = comp, \ccs_minadc_reg[3][4]~feeder , ccs_minadc_reg[3][4]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[3][4] , ccs_minadc_reg[3][4], timing, 1
instance = comp, \ccs_minadc_regr[3][4] , ccs_minadc_regr[3][4], timing, 1
instance = comp, \ccs_minadc_reg[3][3]~feeder , ccs_minadc_reg[3][3]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[3][3] , ccs_minadc_reg[3][3], timing, 1
instance = comp, \ccs_minadc_regr[3][3] , ccs_minadc_regr[3][3], timing, 1
instance = comp, \ccs_minadc_reg[3][2]~feeder , ccs_minadc_reg[3][2]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[3][2] , ccs_minadc_reg[3][2], timing, 1
instance = comp, \ccs_minadc_regr[3][2] , ccs_minadc_regr[3][2], timing, 1
instance = comp, \ccs_minadc_reg[3][1]~feeder , ccs_minadc_reg[3][1]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[3][1] , ccs_minadc_reg[3][1], timing, 1
instance = comp, \ccs_minadc_regr[3][1] , ccs_minadc_regr[3][1], timing, 1
instance = comp, \ccs_minadc_reg[3][0]~feeder , ccs_minadc_reg[3][0]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[3][0] , ccs_minadc_reg[3][0], timing, 1
instance = comp, \ccs_minadc_regr[3][0] , ccs_minadc_regr[3][0], timing, 1
instance = comp, \LessThan47~1 , LessThan47~1, timing, 1
instance = comp, \LessThan47~3 , LessThan47~3, timing, 1
instance = comp, \LessThan47~5 , LessThan47~5, timing, 1
instance = comp, \LessThan47~7 , LessThan47~7, timing, 1
instance = comp, \LessThan47~9 , LessThan47~9, timing, 1
instance = comp, \LessThan47~11 , LessThan47~11, timing, 1
instance = comp, \LessThan47~13 , LessThan47~13, timing, 1
instance = comp, \LessThan47~15 , LessThan47~15, timing, 1
instance = comp, \LessThan47~17 , LessThan47~17, timing, 1
instance = comp, \LessThan47~19 , LessThan47~19, timing, 1
instance = comp, \LessThan47~21 , LessThan47~21, timing, 1
instance = comp, \LessThan47~22 , LessThan47~22, timing, 1
instance = comp, \cntccs_sampmin_error[3][5]~196 , cntccs_sampmin_error[3][5]~196, timing, 1
instance = comp, \cntccs_sampmin_error[3][5]~197 , cntccs_sampmin_error[3][5]~197, timing, 1
instance = comp, \cntccs_sampmin_error[3][0] , cntccs_sampmin_error[3][0], timing, 1
instance = comp, \cntccs_sampmin_error[3][1]~166 , cntccs_sampmin_error[3][1]~166, timing, 1
instance = comp, \cntccs_sampmin_error[3][1] , cntccs_sampmin_error[3][1], timing, 1
instance = comp, \cntccs_sampmin_error[3][2]~168 , cntccs_sampmin_error[3][2]~168, timing, 1
instance = comp, \cntccs_sampmin_error[3][2] , cntccs_sampmin_error[3][2], timing, 1
instance = comp, \cntccs_sampmin_error[3][3]~170 , cntccs_sampmin_error[3][3]~170, timing, 1
instance = comp, \cntccs_sampmin_error[3][3] , cntccs_sampmin_error[3][3], timing, 1
instance = comp, \cntccs_sampmin_error[3][4]~172 , cntccs_sampmin_error[3][4]~172, timing, 1
instance = comp, \cntccs_sampmin_error[3][4] , cntccs_sampmin_error[3][4], timing, 1
instance = comp, \cntccs_sampmin_error[3][5]~174 , cntccs_sampmin_error[3][5]~174, timing, 1
instance = comp, \cntccs_sampmin_error[3][5] , cntccs_sampmin_error[3][5], timing, 1
instance = comp, \cntccs_sampmin_error[3][6]~176 , cntccs_sampmin_error[3][6]~176, timing, 1
instance = comp, \cntccs_sampmin_error[3][6] , cntccs_sampmin_error[3][6], timing, 1
instance = comp, \cntccs_sampmin_error[3][7]~178 , cntccs_sampmin_error[3][7]~178, timing, 1
instance = comp, \cntccs_sampmin_error[3][7] , cntccs_sampmin_error[3][7], timing, 1
instance = comp, \cntccs_sampmin_error[3][8]~180 , cntccs_sampmin_error[3][8]~180, timing, 1
instance = comp, \cntccs_sampmin_error[3][8] , cntccs_sampmin_error[3][8], timing, 1
instance = comp, \cntccs_sampmin_error[3][9]~182 , cntccs_sampmin_error[3][9]~182, timing, 1
instance = comp, \cntccs_sampmin_error[3][9] , cntccs_sampmin_error[3][9], timing, 1
instance = comp, \cntccs_sampmin_error[3][10]~184 , cntccs_sampmin_error[3][10]~184, timing, 1
instance = comp, \cntccs_sampmin_error[3][10] , cntccs_sampmin_error[3][10], timing, 1
instance = comp, \cntccs_sampmin_error[3][11]~186 , cntccs_sampmin_error[3][11]~186, timing, 1
instance = comp, \cntccs_sampmin_error[3][11] , cntccs_sampmin_error[3][11], timing, 1
instance = comp, \cntccs_sampmin_error[3][12]~188 , cntccs_sampmin_error[3][12]~188, timing, 1
instance = comp, \cntccs_sampmin_error[3][12] , cntccs_sampmin_error[3][12], timing, 1
instance = comp, \cntccs_sampmin_error[3][13]~190 , cntccs_sampmin_error[3][13]~190, timing, 1
instance = comp, \cntccs_sampmin_error[3][13] , cntccs_sampmin_error[3][13], timing, 1
instance = comp, \cntccs_sampmin_error[3][14]~192 , cntccs_sampmin_error[3][14]~192, timing, 1
instance = comp, \cntccs_sampmin_error[3][14] , cntccs_sampmin_error[3][14], timing, 1
instance = comp, \cntccs_sampmin_error[3][15]~194 , cntccs_sampmin_error[3][15]~194, timing, 1
instance = comp, \cntccs_sampmin_error[3][15] , cntccs_sampmin_error[3][15], timing, 1
instance = comp, \LessThan63~1 , LessThan63~1, timing, 1
instance = comp, \LessThan63~3 , LessThan63~3, timing, 1
instance = comp, \LessThan63~5 , LessThan63~5, timing, 1
instance = comp, \LessThan63~7 , LessThan63~7, timing, 1
instance = comp, \LessThan63~9 , LessThan63~9, timing, 1
instance = comp, \LessThan63~11 , LessThan63~11, timing, 1
instance = comp, \LessThan63~13 , LessThan63~13, timing, 1
instance = comp, \LessThan63~15 , LessThan63~15, timing, 1
instance = comp, \LessThan63~17 , LessThan63~17, timing, 1
instance = comp, \LessThan63~19 , LessThan63~19, timing, 1
instance = comp, \LessThan63~21 , LessThan63~21, timing, 1
instance = comp, \LessThan63~23 , LessThan63~23, timing, 1
instance = comp, \LessThan63~25 , LessThan63~25, timing, 1
instance = comp, \LessThan63~27 , LessThan63~27, timing, 1
instance = comp, \LessThan63~29 , LessThan63~29, timing, 1
instance = comp, \LessThan63~30 , LessThan63~30, timing, 1
instance = comp, \ccsamp_minerror_flag[3]~14 , ccsamp_minerror_flag[3]~14, timing, 1
instance = comp, \ccsamp_minerror_flag[3] , ccsamp_minerror_flag[3], timing, 1
instance = comp, \cntccs_sampmin_error[4][0]~130 , cntccs_sampmin_error[4][0]~130, timing, 1
instance = comp, \ccs_minadc_reg[4][15]~10 , ccs_minadc_reg[4][15]~10, timing, 1
instance = comp, \ccs_minadc_reg[4][15]~2 , ccs_minadc_reg[4][15]~2, timing, 1
instance = comp, \ccs_minadc_reg[4][15] , ccs_minadc_reg[4][15], timing, 1
instance = comp, \ccs_minlim_en[4]~1 , ccs_minlim_en[4]~1, timing, 1
instance = comp, \ccs_minlim_en[4] , ccs_minlim_en[4], timing, 1
instance = comp, \ccs_minadc_reg[4][11]~feeder , ccs_minadc_reg[4][11]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[4][11] , ccs_minadc_reg[4][11], timing, 1
instance = comp, \ccs_minadc_regr[4][11] , ccs_minadc_regr[4][11], timing, 1
instance = comp, \ccs_minadc_reg[4][10] , ccs_minadc_reg[4][10], timing, 1
instance = comp, \ccs_minadc_regr[4][10] , ccs_minadc_regr[4][10], timing, 1
instance = comp, \ccs_minadc_reg[4][9]~feeder , ccs_minadc_reg[4][9]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[4][9] , ccs_minadc_reg[4][9], timing, 1
instance = comp, \ccs_minadc_regr[4][9] , ccs_minadc_regr[4][9], timing, 1
instance = comp, \ccs_minadc_reg[4][8] , ccs_minadc_reg[4][8], timing, 1
instance = comp, \ccs_minadc_regr[4][8] , ccs_minadc_regr[4][8], timing, 1
instance = comp, \ccs_minadc_reg[4][7]~feeder , ccs_minadc_reg[4][7]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[4][7] , ccs_minadc_reg[4][7], timing, 1
instance = comp, \ccs_minadc_regr[4][7] , ccs_minadc_regr[4][7], timing, 1
instance = comp, \ccs_minadc_reg[4][6] , ccs_minadc_reg[4][6], timing, 1
instance = comp, \ccs_minadc_regr[4][6] , ccs_minadc_regr[4][6], timing, 1
instance = comp, \ccs_minadc_reg[4][5] , ccs_minadc_reg[4][5], timing, 1
instance = comp, \ccs_minadc_regr[4][5] , ccs_minadc_regr[4][5], timing, 1
instance = comp, \ccs_minadc_reg[4][4]~feeder , ccs_minadc_reg[4][4]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[4][4] , ccs_minadc_reg[4][4], timing, 1
instance = comp, \ccs_minadc_regr[4][4] , ccs_minadc_regr[4][4], timing, 1
instance = comp, \ccs_minadc_reg[4][3]~feeder , ccs_minadc_reg[4][3]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[4][3] , ccs_minadc_reg[4][3], timing, 1
instance = comp, \ccs_minadc_regr[4][3] , ccs_minadc_regr[4][3], timing, 1
instance = comp, \ccs_minadc_reg[4][2]~feeder , ccs_minadc_reg[4][2]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[4][2] , ccs_minadc_reg[4][2], timing, 1
instance = comp, \ccs_minadc_regr[4][2] , ccs_minadc_regr[4][2], timing, 1
instance = comp, \ccs_minadc_reg[4][1]~feeder , ccs_minadc_reg[4][1]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[4][1] , ccs_minadc_reg[4][1], timing, 1
instance = comp, \ccs_minadc_regr[4][1] , ccs_minadc_regr[4][1], timing, 1
instance = comp, \ccs_minadc_reg[4][0] , ccs_minadc_reg[4][0], timing, 1
instance = comp, \ccs_minadc_regr[4][0] , ccs_minadc_regr[4][0], timing, 1
instance = comp, \LessThan48~1 , LessThan48~1, timing, 1
instance = comp, \LessThan48~3 , LessThan48~3, timing, 1
instance = comp, \LessThan48~5 , LessThan48~5, timing, 1
instance = comp, \LessThan48~7 , LessThan48~7, timing, 1
instance = comp, \LessThan48~9 , LessThan48~9, timing, 1
instance = comp, \LessThan48~11 , LessThan48~11, timing, 1
instance = comp, \LessThan48~13 , LessThan48~13, timing, 1
instance = comp, \LessThan48~15 , LessThan48~15, timing, 1
instance = comp, \LessThan48~17 , LessThan48~17, timing, 1
instance = comp, \LessThan48~19 , LessThan48~19, timing, 1
instance = comp, \LessThan48~21 , LessThan48~21, timing, 1
instance = comp, \LessThan48~22 , LessThan48~22, timing, 1
instance = comp, \cntccs_sampmin_error[4][8]~162 , cntccs_sampmin_error[4][8]~162, timing, 1
instance = comp, \cntccs_sampmin_error[4][8]~163 , cntccs_sampmin_error[4][8]~163, timing, 1
instance = comp, \cntccs_sampmin_error[4][0] , cntccs_sampmin_error[4][0], timing, 1
instance = comp, \cntccs_sampmin_error[4][1]~132 , cntccs_sampmin_error[4][1]~132, timing, 1
instance = comp, \cntccs_sampmin_error[4][1] , cntccs_sampmin_error[4][1], timing, 1
instance = comp, \cntccs_sampmin_error[4][2]~134 , cntccs_sampmin_error[4][2]~134, timing, 1
instance = comp, \cntccs_sampmin_error[4][2] , cntccs_sampmin_error[4][2], timing, 1
instance = comp, \cntccs_sampmin_error[4][3]~136 , cntccs_sampmin_error[4][3]~136, timing, 1
instance = comp, \cntccs_sampmin_error[4][3] , cntccs_sampmin_error[4][3], timing, 1
instance = comp, \cntccs_sampmin_error[4][4]~138 , cntccs_sampmin_error[4][4]~138, timing, 1
instance = comp, \cntccs_sampmin_error[4][4] , cntccs_sampmin_error[4][4], timing, 1
instance = comp, \cntccs_sampmin_error[4][5]~140 , cntccs_sampmin_error[4][5]~140, timing, 1
instance = comp, \cntccs_sampmin_error[4][5] , cntccs_sampmin_error[4][5], timing, 1
instance = comp, \cntccs_sampmin_error[4][6]~142 , cntccs_sampmin_error[4][6]~142, timing, 1
instance = comp, \cntccs_sampmin_error[4][6] , cntccs_sampmin_error[4][6], timing, 1
instance = comp, \cntccs_sampmin_error[4][7]~144 , cntccs_sampmin_error[4][7]~144, timing, 1
instance = comp, \cntccs_sampmin_error[4][7] , cntccs_sampmin_error[4][7], timing, 1
instance = comp, \cntccs_sampmin_error[4][8]~146 , cntccs_sampmin_error[4][8]~146, timing, 1
instance = comp, \cntccs_sampmin_error[4][8] , cntccs_sampmin_error[4][8], timing, 1
instance = comp, \cntccs_sampmin_error[4][9]~148 , cntccs_sampmin_error[4][9]~148, timing, 1
instance = comp, \cntccs_sampmin_error[4][9] , cntccs_sampmin_error[4][9], timing, 1
instance = comp, \cntccs_sampmin_error[4][10]~150 , cntccs_sampmin_error[4][10]~150, timing, 1
instance = comp, \cntccs_sampmin_error[4][10] , cntccs_sampmin_error[4][10], timing, 1
instance = comp, \cntccs_sampmin_error[4][11]~152 , cntccs_sampmin_error[4][11]~152, timing, 1
instance = comp, \cntccs_sampmin_error[4][11] , cntccs_sampmin_error[4][11], timing, 1
instance = comp, \cntccs_sampmin_error[4][12]~154 , cntccs_sampmin_error[4][12]~154, timing, 1
instance = comp, \cntccs_sampmin_error[4][12] , cntccs_sampmin_error[4][12], timing, 1
instance = comp, \cntccs_sampmin_error[4][13]~156 , cntccs_sampmin_error[4][13]~156, timing, 1
instance = comp, \cntccs_sampmin_error[4][13] , cntccs_sampmin_error[4][13], timing, 1
instance = comp, \cntccs_sampmin_error[4][14]~158 , cntccs_sampmin_error[4][14]~158, timing, 1
instance = comp, \cntccs_sampmin_error[4][14] , cntccs_sampmin_error[4][14], timing, 1
instance = comp, \cntccs_sampmin_error[4][15]~160 , cntccs_sampmin_error[4][15]~160, timing, 1
instance = comp, \cntccs_sampmin_error[4][15] , cntccs_sampmin_error[4][15], timing, 1
instance = comp, \LessThan64~1 , LessThan64~1, timing, 1
instance = comp, \LessThan64~3 , LessThan64~3, timing, 1
instance = comp, \LessThan64~5 , LessThan64~5, timing, 1
instance = comp, \LessThan64~7 , LessThan64~7, timing, 1
instance = comp, \LessThan64~9 , LessThan64~9, timing, 1
instance = comp, \LessThan64~11 , LessThan64~11, timing, 1
instance = comp, \LessThan64~13 , LessThan64~13, timing, 1
instance = comp, \LessThan64~15 , LessThan64~15, timing, 1
instance = comp, \LessThan64~17 , LessThan64~17, timing, 1
instance = comp, \LessThan64~19 , LessThan64~19, timing, 1
instance = comp, \LessThan64~21 , LessThan64~21, timing, 1
instance = comp, \LessThan64~23 , LessThan64~23, timing, 1
instance = comp, \LessThan64~25 , LessThan64~25, timing, 1
instance = comp, \LessThan64~27 , LessThan64~27, timing, 1
instance = comp, \LessThan64~29 , LessThan64~29, timing, 1
instance = comp, \LessThan64~30 , LessThan64~30, timing, 1
instance = comp, \cntccs_sampmax_error[4][0]~129 , cntccs_sampmax_error[4][0]~129, timing, 1
instance = comp, \cntccs_sampmax_error[4][2]~161 , cntccs_sampmax_error[4][2]~161, timing, 1
instance = comp, \cntccs_sampmax_error[4][0] , cntccs_sampmax_error[4][0], timing, 1
instance = comp, \cntccs_sampmax_error[4][1]~131 , cntccs_sampmax_error[4][1]~131, timing, 1
instance = comp, \cntccs_sampmax_error[4][1] , cntccs_sampmax_error[4][1], timing, 1
instance = comp, \cntccs_sampmax_error[4][2]~133 , cntccs_sampmax_error[4][2]~133, timing, 1
instance = comp, \cntccs_sampmax_error[4][2] , cntccs_sampmax_error[4][2], timing, 1
instance = comp, \cntccs_sampmax_error[4][3]~135 , cntccs_sampmax_error[4][3]~135, timing, 1
instance = comp, \cntccs_sampmax_error[4][3] , cntccs_sampmax_error[4][3], timing, 1
instance = comp, \cntccs_sampmax_error[4][4]~137 , cntccs_sampmax_error[4][4]~137, timing, 1
instance = comp, \cntccs_sampmax_error[4][4] , cntccs_sampmax_error[4][4], timing, 1
instance = comp, \cntccs_sampmax_error[4][5]~139 , cntccs_sampmax_error[4][5]~139, timing, 1
instance = comp, \cntccs_sampmax_error[4][5] , cntccs_sampmax_error[4][5], timing, 1
instance = comp, \cntccs_sampmax_error[4][6]~141 , cntccs_sampmax_error[4][6]~141, timing, 1
instance = comp, \cntccs_sampmax_error[4][6] , cntccs_sampmax_error[4][6], timing, 1
instance = comp, \cntccs_sampmax_error[4][7]~143 , cntccs_sampmax_error[4][7]~143, timing, 1
instance = comp, \cntccs_sampmax_error[4][7] , cntccs_sampmax_error[4][7], timing, 1
instance = comp, \cntccs_sampmax_error[4][8]~145 , cntccs_sampmax_error[4][8]~145, timing, 1
instance = comp, \cntccs_sampmax_error[4][8] , cntccs_sampmax_error[4][8], timing, 1
instance = comp, \cntccs_sampmax_error[4][9]~147 , cntccs_sampmax_error[4][9]~147, timing, 1
instance = comp, \cntccs_sampmax_error[4][9] , cntccs_sampmax_error[4][9], timing, 1
instance = comp, \cntccs_sampmax_error[4][10]~149 , cntccs_sampmax_error[4][10]~149, timing, 1
instance = comp, \cntccs_sampmax_error[4][10] , cntccs_sampmax_error[4][10], timing, 1
instance = comp, \cntccs_sampmax_error[4][11]~151 , cntccs_sampmax_error[4][11]~151, timing, 1
instance = comp, \cntccs_sampmax_error[4][11] , cntccs_sampmax_error[4][11], timing, 1
instance = comp, \cntccs_sampmax_error[4][12]~153 , cntccs_sampmax_error[4][12]~153, timing, 1
instance = comp, \cntccs_sampmax_error[4][12] , cntccs_sampmax_error[4][12], timing, 1
instance = comp, \cntccs_sampmax_error[4][13]~155 , cntccs_sampmax_error[4][13]~155, timing, 1
instance = comp, \cntccs_sampmax_error[4][13] , cntccs_sampmax_error[4][13], timing, 1
instance = comp, \cntccs_sampmax_error[4][14]~157 , cntccs_sampmax_error[4][14]~157, timing, 1
instance = comp, \cntccs_sampmax_error[4][14] , cntccs_sampmax_error[4][14], timing, 1
instance = comp, \cntccs_sampmax_error[4][15]~159 , cntccs_sampmax_error[4][15]~159, timing, 1
instance = comp, \cntccs_sampmax_error[4][15] , cntccs_sampmax_error[4][15], timing, 1
instance = comp, \LessThan70~1 , LessThan70~1, timing, 1
instance = comp, \LessThan70~3 , LessThan70~3, timing, 1
instance = comp, \LessThan70~5 , LessThan70~5, timing, 1
instance = comp, \LessThan70~7 , LessThan70~7, timing, 1
instance = comp, \LessThan70~9 , LessThan70~9, timing, 1
instance = comp, \LessThan70~11 , LessThan70~11, timing, 1
instance = comp, \LessThan70~13 , LessThan70~13, timing, 1
instance = comp, \LessThan70~15 , LessThan70~15, timing, 1
instance = comp, \LessThan70~17 , LessThan70~17, timing, 1
instance = comp, \LessThan70~19 , LessThan70~19, timing, 1
instance = comp, \LessThan70~21 , LessThan70~21, timing, 1
instance = comp, \LessThan70~23 , LessThan70~23, timing, 1
instance = comp, \LessThan70~25 , LessThan70~25, timing, 1
instance = comp, \LessThan70~27 , LessThan70~27, timing, 1
instance = comp, \LessThan70~29 , LessThan70~29, timing, 1
instance = comp, \LessThan70~30 , LessThan70~30, timing, 1
instance = comp, \ccsamp_minerror_flag[4]~19 , ccsamp_minerror_flag[4]~19, timing, 1
instance = comp, \ccsamp_minerror_flag[4]~13 , ccsamp_minerror_flag[4]~13, timing, 1
instance = comp, \ccsamp_minerror_flag[4] , ccsamp_minerror_flag[4], timing, 1
instance = comp, \cntccs_sampmax_error[5][0]~96 , cntccs_sampmax_error[5][0]~96, timing, 1
instance = comp, \cntccs_sampmax_error[5][14]~128 , cntccs_sampmax_error[5][14]~128, timing, 1
instance = comp, \cntccs_sampmax_error[5][0] , cntccs_sampmax_error[5][0], timing, 1
instance = comp, \cntccs_sampmax_error[5][1]~98 , cntccs_sampmax_error[5][1]~98, timing, 1
instance = comp, \cntccs_sampmax_error[5][1] , cntccs_sampmax_error[5][1], timing, 1
instance = comp, \cntccs_sampmax_error[5][2]~100 , cntccs_sampmax_error[5][2]~100, timing, 1
instance = comp, \cntccs_sampmax_error[5][2] , cntccs_sampmax_error[5][2], timing, 1
instance = comp, \cntccs_sampmax_error[5][3]~102 , cntccs_sampmax_error[5][3]~102, timing, 1
instance = comp, \cntccs_sampmax_error[5][3] , cntccs_sampmax_error[5][3], timing, 1
instance = comp, \cntccs_sampmax_error[5][4]~104 , cntccs_sampmax_error[5][4]~104, timing, 1
instance = comp, \cntccs_sampmax_error[5][4] , cntccs_sampmax_error[5][4], timing, 1
instance = comp, \cntccs_sampmax_error[5][5]~106 , cntccs_sampmax_error[5][5]~106, timing, 1
instance = comp, \cntccs_sampmax_error[5][5] , cntccs_sampmax_error[5][5], timing, 1
instance = comp, \cntccs_sampmax_error[5][6]~108 , cntccs_sampmax_error[5][6]~108, timing, 1
instance = comp, \cntccs_sampmax_error[5][6] , cntccs_sampmax_error[5][6], timing, 1
instance = comp, \cntccs_sampmax_error[5][7]~110 , cntccs_sampmax_error[5][7]~110, timing, 1
instance = comp, \cntccs_sampmax_error[5][7] , cntccs_sampmax_error[5][7], timing, 1
instance = comp, \cntccs_sampmax_error[5][8]~112 , cntccs_sampmax_error[5][8]~112, timing, 1
instance = comp, \cntccs_sampmax_error[5][8] , cntccs_sampmax_error[5][8], timing, 1
instance = comp, \cntccs_sampmax_error[5][9]~114 , cntccs_sampmax_error[5][9]~114, timing, 1
instance = comp, \cntccs_sampmax_error[5][9] , cntccs_sampmax_error[5][9], timing, 1
instance = comp, \cntccs_sampmax_error[5][10]~116 , cntccs_sampmax_error[5][10]~116, timing, 1
instance = comp, \cntccs_sampmax_error[5][10] , cntccs_sampmax_error[5][10], timing, 1
instance = comp, \cntccs_sampmax_error[5][11]~118 , cntccs_sampmax_error[5][11]~118, timing, 1
instance = comp, \cntccs_sampmax_error[5][11] , cntccs_sampmax_error[5][11], timing, 1
instance = comp, \cntccs_sampmax_error[5][12]~120 , cntccs_sampmax_error[5][12]~120, timing, 1
instance = comp, \cntccs_sampmax_error[5][12] , cntccs_sampmax_error[5][12], timing, 1
instance = comp, \cntccs_sampmax_error[5][13]~122 , cntccs_sampmax_error[5][13]~122, timing, 1
instance = comp, \cntccs_sampmax_error[5][13] , cntccs_sampmax_error[5][13], timing, 1
instance = comp, \cntccs_sampmax_error[5][14]~124 , cntccs_sampmax_error[5][14]~124, timing, 1
instance = comp, \cntccs_sampmax_error[5][14] , cntccs_sampmax_error[5][14], timing, 1
instance = comp, \cntccs_sampmax_error[5][15]~126 , cntccs_sampmax_error[5][15]~126, timing, 1
instance = comp, \cntccs_sampmax_error[5][15] , cntccs_sampmax_error[5][15], timing, 1
instance = comp, \LessThan71~1 , LessThan71~1, timing, 1
instance = comp, \LessThan71~3 , LessThan71~3, timing, 1
instance = comp, \LessThan71~5 , LessThan71~5, timing, 1
instance = comp, \LessThan71~7 , LessThan71~7, timing, 1
instance = comp, \LessThan71~9 , LessThan71~9, timing, 1
instance = comp, \LessThan71~11 , LessThan71~11, timing, 1
instance = comp, \LessThan71~13 , LessThan71~13, timing, 1
instance = comp, \LessThan71~15 , LessThan71~15, timing, 1
instance = comp, \LessThan71~17 , LessThan71~17, timing, 1
instance = comp, \LessThan71~19 , LessThan71~19, timing, 1
instance = comp, \LessThan71~21 , LessThan71~21, timing, 1
instance = comp, \LessThan71~23 , LessThan71~23, timing, 1
instance = comp, \LessThan71~25 , LessThan71~25, timing, 1
instance = comp, \LessThan71~27 , LessThan71~27, timing, 1
instance = comp, \LessThan71~29 , LessThan71~29, timing, 1
instance = comp, \LessThan71~30 , LessThan71~30, timing, 1
instance = comp, \cntccs_sampmin_error[5][0]~96 , cntccs_sampmin_error[5][0]~96, timing, 1
instance = comp, \ccs_minadc_reg[5][15]~9 , ccs_minadc_reg[5][15]~9, timing, 1
instance = comp, \ccs_minadc_reg[5][15]~1 , ccs_minadc_reg[5][15]~1, timing, 1
instance = comp, \ccs_minadc_reg[5][15] , ccs_minadc_reg[5][15], timing, 1
instance = comp, \ccs_minlim_en[5]~0 , ccs_minlim_en[5]~0, timing, 1
instance = comp, \ccs_minlim_en[5] , ccs_minlim_en[5], timing, 1
instance = comp, \ccs_minadc_reg[5][11] , ccs_minadc_reg[5][11], timing, 1
instance = comp, \ccs_minadc_regr[5][11] , ccs_minadc_regr[5][11], timing, 1
instance = comp, \ccs_minadc_reg[5][10] , ccs_minadc_reg[5][10], timing, 1
instance = comp, \ccs_minadc_regr[5][10] , ccs_minadc_regr[5][10], timing, 1
instance = comp, \ccs_minadc_reg[5][9]~feeder , ccs_minadc_reg[5][9]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[5][9] , ccs_minadc_reg[5][9], timing, 1
instance = comp, \ccs_minadc_regr[5][9] , ccs_minadc_regr[5][9], timing, 1
instance = comp, \ccs_minadc_reg[5][8] , ccs_minadc_reg[5][8], timing, 1
instance = comp, \ccs_minadc_regr[5][8] , ccs_minadc_regr[5][8], timing, 1
instance = comp, \ccs_minadc_reg[5][7]~feeder , ccs_minadc_reg[5][7]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[5][7] , ccs_minadc_reg[5][7], timing, 1
instance = comp, \ccs_minadc_regr[5][7] , ccs_minadc_regr[5][7], timing, 1
instance = comp, \ccs_minadc_reg[5][6]~feeder , ccs_minadc_reg[5][6]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[5][6] , ccs_minadc_reg[5][6], timing, 1
instance = comp, \ccs_minadc_regr[5][6] , ccs_minadc_regr[5][6], timing, 1
instance = comp, \ccs_minadc_reg[5][5]~feeder , ccs_minadc_reg[5][5]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[5][5] , ccs_minadc_reg[5][5], timing, 1
instance = comp, \ccs_minadc_regr[5][5] , ccs_minadc_regr[5][5], timing, 1
instance = comp, \ccs_minadc_reg[5][4] , ccs_minadc_reg[5][4], timing, 1
instance = comp, \ccs_minadc_regr[5][4] , ccs_minadc_regr[5][4], timing, 1
instance = comp, \ccs_minadc_reg[5][3]~feeder , ccs_minadc_reg[5][3]~feeder, timing, 1
instance = comp, \ccs_minadc_reg[5][3] , ccs_minadc_reg[5][3], timing, 1
instance = comp, \ccs_minadc_regr[5][3] , ccs_minadc_regr[5][3], timing, 1
instance = comp, \ccs_minadc_reg[5][2] , ccs_minadc_reg[5][2], timing, 1
instance = comp, \ccs_minadc_regr[5][2] , ccs_minadc_regr[5][2], timing, 1
instance = comp, \ccs_minadc_reg[5][1] , ccs_minadc_reg[5][1], timing, 1
instance = comp, \ccs_minadc_regr[5][1] , ccs_minadc_regr[5][1], timing, 1
instance = comp, \ccs_minadc_reg[5][0] , ccs_minadc_reg[5][0], timing, 1
instance = comp, \ccs_minadc_regr[5][0] , ccs_minadc_regr[5][0], timing, 1
instance = comp, \LessThan49~1 , LessThan49~1, timing, 1
instance = comp, \LessThan49~3 , LessThan49~3, timing, 1
instance = comp, \LessThan49~5 , LessThan49~5, timing, 1
instance = comp, \LessThan49~7 , LessThan49~7, timing, 1
instance = comp, \LessThan49~9 , LessThan49~9, timing, 1
instance = comp, \LessThan49~11 , LessThan49~11, timing, 1
instance = comp, \LessThan49~13 , LessThan49~13, timing, 1
instance = comp, \LessThan49~15 , LessThan49~15, timing, 1
instance = comp, \LessThan49~17 , LessThan49~17, timing, 1
instance = comp, \LessThan49~19 , LessThan49~19, timing, 1
instance = comp, \LessThan49~21 , LessThan49~21, timing, 1
instance = comp, \LessThan49~22 , LessThan49~22, timing, 1
instance = comp, \cntccs_sampmin_error[5][14]~128 , cntccs_sampmin_error[5][14]~128, timing, 1
instance = comp, \cntccs_sampmin_error[5][14]~129 , cntccs_sampmin_error[5][14]~129, timing, 1
instance = comp, \cntccs_sampmin_error[5][0] , cntccs_sampmin_error[5][0], timing, 1
instance = comp, \cntccs_sampmin_error[5][1]~98 , cntccs_sampmin_error[5][1]~98, timing, 1
instance = comp, \cntccs_sampmin_error[5][1] , cntccs_sampmin_error[5][1], timing, 1
instance = comp, \cntccs_sampmin_error[5][2]~100 , cntccs_sampmin_error[5][2]~100, timing, 1
instance = comp, \cntccs_sampmin_error[5][2] , cntccs_sampmin_error[5][2], timing, 1
instance = comp, \cntccs_sampmin_error[5][3]~102 , cntccs_sampmin_error[5][3]~102, timing, 1
instance = comp, \cntccs_sampmin_error[5][3] , cntccs_sampmin_error[5][3], timing, 1
instance = comp, \cntccs_sampmin_error[5][4]~104 , cntccs_sampmin_error[5][4]~104, timing, 1
instance = comp, \cntccs_sampmin_error[5][4] , cntccs_sampmin_error[5][4], timing, 1
instance = comp, \cntccs_sampmin_error[5][5]~106 , cntccs_sampmin_error[5][5]~106, timing, 1
instance = comp, \cntccs_sampmin_error[5][5] , cntccs_sampmin_error[5][5], timing, 1
instance = comp, \cntccs_sampmin_error[5][6]~108 , cntccs_sampmin_error[5][6]~108, timing, 1
instance = comp, \cntccs_sampmin_error[5][6] , cntccs_sampmin_error[5][6], timing, 1
instance = comp, \cntccs_sampmin_error[5][7]~110 , cntccs_sampmin_error[5][7]~110, timing, 1
instance = comp, \cntccs_sampmin_error[5][7] , cntccs_sampmin_error[5][7], timing, 1
instance = comp, \cntccs_sampmin_error[5][8]~112 , cntccs_sampmin_error[5][8]~112, timing, 1
instance = comp, \cntccs_sampmin_error[5][8] , cntccs_sampmin_error[5][8], timing, 1
instance = comp, \cntccs_sampmin_error[5][9]~114 , cntccs_sampmin_error[5][9]~114, timing, 1
instance = comp, \cntccs_sampmin_error[5][9] , cntccs_sampmin_error[5][9], timing, 1
instance = comp, \cntccs_sampmin_error[5][10]~116 , cntccs_sampmin_error[5][10]~116, timing, 1
instance = comp, \cntccs_sampmin_error[5][10] , cntccs_sampmin_error[5][10], timing, 1
instance = comp, \cntccs_sampmin_error[5][11]~118 , cntccs_sampmin_error[5][11]~118, timing, 1
instance = comp, \cntccs_sampmin_error[5][11] , cntccs_sampmin_error[5][11], timing, 1
instance = comp, \cntccs_sampmin_error[5][12]~120 , cntccs_sampmin_error[5][12]~120, timing, 1
instance = comp, \cntccs_sampmin_error[5][12] , cntccs_sampmin_error[5][12], timing, 1
instance = comp, \cntccs_sampmin_error[5][13]~122 , cntccs_sampmin_error[5][13]~122, timing, 1
instance = comp, \cntccs_sampmin_error[5][13] , cntccs_sampmin_error[5][13], timing, 1
instance = comp, \cntccs_sampmin_error[5][14]~124 , cntccs_sampmin_error[5][14]~124, timing, 1
instance = comp, \cntccs_sampmin_error[5][14] , cntccs_sampmin_error[5][14], timing, 1
instance = comp, \cntccs_sampmin_error[5][15]~126 , cntccs_sampmin_error[5][15]~126, timing, 1
instance = comp, \cntccs_sampmin_error[5][15] , cntccs_sampmin_error[5][15], timing, 1
instance = comp, \LessThan65~1 , LessThan65~1, timing, 1
instance = comp, \LessThan65~3 , LessThan65~3, timing, 1
instance = comp, \LessThan65~5 , LessThan65~5, timing, 1
instance = comp, \LessThan65~7 , LessThan65~7, timing, 1
instance = comp, \LessThan65~9 , LessThan65~9, timing, 1
instance = comp, \LessThan65~11 , LessThan65~11, timing, 1
instance = comp, \LessThan65~13 , LessThan65~13, timing, 1
instance = comp, \LessThan65~15 , LessThan65~15, timing, 1
instance = comp, \LessThan65~17 , LessThan65~17, timing, 1
instance = comp, \LessThan65~19 , LessThan65~19, timing, 1
instance = comp, \LessThan65~21 , LessThan65~21, timing, 1
instance = comp, \LessThan65~23 , LessThan65~23, timing, 1
instance = comp, \LessThan65~25 , LessThan65~25, timing, 1
instance = comp, \LessThan65~27 , LessThan65~27, timing, 1
instance = comp, \LessThan65~29 , LessThan65~29, timing, 1
instance = comp, \LessThan65~30 , LessThan65~30, timing, 1
instance = comp, \ccsamp_minerror_flag[5]~18 , ccsamp_minerror_flag[5]~18, timing, 1
instance = comp, \ccsamp_minerror_flag[5]~12 , ccsamp_minerror_flag[5]~12, timing, 1
instance = comp, \ccsamp_minerror_flag[5] , ccsamp_minerror_flag[5], timing, 1
instance = comp, \error_code[1]~0 , error_code[1]~0, timing, 1
instance = comp, \error_code[1]~1 , error_code[1]~1, timing, 1
instance = comp, \Selector273~5 , Selector273~5, timing, 1
instance = comp, \Selector273~6 , Selector273~6, timing, 1
instance = comp, \Selector273~7 , Selector273~7, timing, 1
instance = comp, \Selector273~8 , Selector273~8, timing, 1
instance = comp, \Selector273~23 , Selector273~23, timing, 1
instance = comp, \ccs4_spi_inst|Mux14~0 , ccs4_spi_inst|Mux14~0, timing, 1
instance = comp, \ccs4_spi_inst|TXE_flag_reg~_wirecell , ccs4_spi_inst|TXE_flag_reg~_wirecell, timing, 1
instance = comp, \ccs4_spi_inst|rx_buf_reg[1] , ccs4_spi_inst|rx_buf_reg[1], timing, 1
instance = comp, \rx_buf_reg[2]~85 , rx_buf_reg[2]~85, timing, 1
instance = comp, \ccs5_spi_inst|Mux14~0 , ccs5_spi_inst|Mux14~0, timing, 1
instance = comp, \ccs5_spi_inst|TXE_flag_reg~_wirecell , ccs5_spi_inst|TXE_flag_reg~_wirecell, timing, 1
instance = comp, \ccs5_spi_inst|rx_buf_reg[1] , ccs5_spi_inst|rx_buf_reg[1], timing, 1
instance = comp, \ang_frame_daset[1] , ang_frame_daset[1], timing, 1
instance = comp, \Selector273~10 , Selector273~10, timing, 1
instance = comp, \Selector273~11 , Selector273~11, timing, 1
instance = comp, \Selector273~12 , Selector273~12, timing, 1
instance = comp, \Selector273~34 , Selector273~34, timing, 1
instance = comp, \Selector273~35 , Selector273~35, timing, 1
instance = comp, \rx_buf_reg[2]~96 , rx_buf_reg[2]~96, timing, 1
instance = comp, \Selector285~0 , Selector285~0, timing, 1
instance = comp, \Selector273~17 , Selector273~17, timing, 1
instance = comp, \Selector273~18 , Selector273~18, timing, 1
instance = comp, \Selector273~19 , Selector273~19, timing, 1
instance = comp, \rx_buf_reg[2]~92 , rx_buf_reg[2]~92, timing, 1
instance = comp, \rx_buf_reg[2]~95 , rx_buf_reg[2]~95, timing, 1
instance = comp, \rx_buf_reg[2]~93 , rx_buf_reg[2]~93, timing, 1
instance = comp, \rx_buf_reg[2]~94 , rx_buf_reg[2]~94, timing, 1
instance = comp, \Selector273~13 , Selector273~13, timing, 1
instance = comp, \Selector273~14 , Selector273~14, timing, 1
instance = comp, \Selector273~15 , Selector273~15, timing, 1
instance = comp, \Selector273~16 , Selector273~16, timing, 1
instance = comp, \Selector273~20 , Selector273~20, timing, 1
instance = comp, \rx_buf_reg[2]~90 , rx_buf_reg[2]~90, timing, 1
instance = comp, \ang_spi_inst1|Mux14~0 , ang_spi_inst1|Mux14~0, timing, 1
instance = comp, \ang_spi_inst1|TXE_flag_reg~_wirecell , ang_spi_inst1|TXE_flag_reg~_wirecell, timing, 1
instance = comp, \ang_spi_inst1|rx_buf_reg[1] , ang_spi_inst1|rx_buf_reg[1], timing, 1
instance = comp, \rx_buf_reg[2]~91 , rx_buf_reg[2]~91, timing, 1
instance = comp, \Selector273~9 , Selector273~9, timing, 1
instance = comp, \Selector273~21 , Selector273~21, timing, 1
instance = comp, \Selector273~22 , Selector273~22, timing, 1
instance = comp, \Selector273~36 , Selector273~36, timing, 1
instance = comp, \Selector273~37 , Selector273~37, timing, 1
instance = comp, \Selector273~38 , Selector273~38, timing, 1
instance = comp, \rx_buf_reg[3]~100 , rx_buf_reg[3]~100, timing, 1
instance = comp, \rx_buf_reg[3]~101 , rx_buf_reg[3]~101, timing, 1
instance = comp, \rx_buf_reg[1] , rx_buf_reg[1], timing, 1
instance = comp, \rx_buf_reg[1]~en , rx_buf_reg[1]~en, timing, 1
instance = comp, \rx_buf_reg[1]~37 , rx_buf_reg[1]~37, timing, 1
instance = comp, \Selector274~4 , Selector274~4, timing, 1
instance = comp, \Selector274~5 , Selector274~5, timing, 1
instance = comp, \Selector274~6 , Selector274~6, timing, 1
instance = comp, \Selector274~7 , Selector274~7, timing, 1
instance = comp, \rx_buf_reg[2]~18 , rx_buf_reg[2]~18, timing, 1
instance = comp, \ccs3_spi_inst|Mux13~0 , ccs3_spi_inst|Mux13~0, timing, 1
instance = comp, \ccs3_spi_inst|rx_buf_reg[2] , ccs3_spi_inst|rx_buf_reg[2], timing, 1
instance = comp, \ccs2_spi_inst|Mux13~0 , ccs2_spi_inst|Mux13~0, timing, 1
instance = comp, \ccs2_spi_inst|rx_buf_reg[2] , ccs2_spi_inst|rx_buf_reg[2], timing, 1
instance = comp, \Selector274~28 , Selector274~28, timing, 1
instance = comp, \ccs1_spi_inst|Mux13~0 , ccs1_spi_inst|Mux13~0, timing, 1
instance = comp, \ccs1_spi_inst|rx_buf_reg[2] , ccs1_spi_inst|rx_buf_reg[2], timing, 1
instance = comp, \ccs4_spi_inst|Mux13~0 , ccs4_spi_inst|Mux13~0, timing, 1
instance = comp, \ccs4_spi_inst|rx_buf_reg[2] , ccs4_spi_inst|rx_buf_reg[2], timing, 1
instance = comp, \err_check_reg[2] , err_check_reg[2], timing, 1
instance = comp, \ang_frame_daset[2] , ang_frame_daset[2], timing, 1
instance = comp, \Selector274~8 , Selector274~8, timing, 1
instance = comp, \Selector274~9 , Selector274~9, timing, 1
instance = comp, \Selector274~10 , Selector274~10, timing, 1
instance = comp, \ang_spi_inst1|Mux13~0 , ang_spi_inst1|Mux13~0, timing, 1
instance = comp, \ang_spi_inst1|rx_buf_reg[2] , ang_spi_inst1|rx_buf_reg[2], timing, 1
instance = comp, \Selector274~19 , Selector274~19, timing, 1
instance = comp, \Selector274~15 , Selector274~15, timing, 1
instance = comp, \Selector274~16 , Selector274~16, timing, 1
instance = comp, \Selector274~17 , Selector274~17, timing, 1
instance = comp, \Selector274~18 , Selector274~18, timing, 1
instance = comp, \Selector274~40 , Selector274~40, timing, 1
instance = comp, \Selector274~13 , Selector274~13, timing, 1
instance = comp, \Selector274~11 , Selector274~11, timing, 1
instance = comp, \Selector274~12 , Selector274~12, timing, 1
instance = comp, \Selector274~14 , Selector274~14, timing, 1
instance = comp, \Selector274~20 , Selector274~20, timing, 1
instance = comp, \status_ev_reg[2]~feeder , status_ev_reg[2]~feeder, timing, 1
instance = comp, \status_ev_reg[2] , status_ev_reg[2], timing, 1
instance = comp, \rem_start_i~input , rem_start_i~input, timing, 1
instance = comp, \remstart_reg~0 , remstart_reg~0, timing, 1
instance = comp, \remstart_regr~feeder , remstart_regr~feeder, timing, 1
instance = comp, \count_remstart_l[0]~8 , count_remstart_l[0]~8, timing, 1
instance = comp, \ctrl_reg[3] , ctrl_reg[3], timing, 1
instance = comp, \count_remstart[0]~9 , count_remstart[0]~9, timing, 1
instance = comp, \count_remstart[0] , count_remstart[0], timing, 1
instance = comp, \count_remstart[1]~11 , count_remstart[1]~11, timing, 1
instance = comp, \count_remstart[1] , count_remstart[1], timing, 1
instance = comp, \count_remstart[2]~13 , count_remstart[2]~13, timing, 1
instance = comp, \count_remstart[2] , count_remstart[2], timing, 1
instance = comp, \count_remstart[3]~15 , count_remstart[3]~15, timing, 1
instance = comp, \count_remstart[3] , count_remstart[3], timing, 1
instance = comp, \count_remstart[4]~17 , count_remstart[4]~17, timing, 1
instance = comp, \count_remstart[4] , count_remstart[4], timing, 1
instance = comp, \count_remstart[5]~19 , count_remstart[5]~19, timing, 1
instance = comp, \count_remstart[5] , count_remstart[5], timing, 1
instance = comp, \count_remstart[6]~21 , count_remstart[6]~21, timing, 1
instance = comp, \count_remstart[6] , count_remstart[6], timing, 1
instance = comp, \LessThan78~0 , LessThan78~0, timing, 1
instance = comp, \count_remstart[7]~23 , count_remstart[7]~23, timing, 1
instance = comp, \count_remstart[7] , count_remstart[7], timing, 1
instance = comp, \count_remstart[5]~8 , count_remstart[5]~8, timing, 1
instance = comp, \count_remstart_l[0] , count_remstart_l[0], timing, 1
instance = comp, \count_remstart_l[1]~10 , count_remstart_l[1]~10, timing, 1
instance = comp, \count_remstart_l[1] , count_remstart_l[1], timing, 1
instance = comp, \count_remstart_l[2]~12 , count_remstart_l[2]~12, timing, 1
instance = comp, \count_remstart_l[2] , count_remstart_l[2], timing, 1
instance = comp, \count_remstart_l[3]~14 , count_remstart_l[3]~14, timing, 1
instance = comp, \count_remstart_l[3] , count_remstart_l[3], timing, 1
instance = comp, \count_remstart_l[4]~16 , count_remstart_l[4]~16, timing, 1
instance = comp, \count_remstart_l[4] , count_remstart_l[4], timing, 1
instance = comp, \count_remstart_l[5]~18 , count_remstart_l[5]~18, timing, 1
instance = comp, \count_remstart_l[5] , count_remstart_l[5], timing, 1
instance = comp, \count_remstart_l[6]~20 , count_remstart_l[6]~20, timing, 1
instance = comp, \count_remstart_l[6] , count_remstart_l[6], timing, 1
instance = comp, \count_remstart_l[7]~22 , count_remstart_l[7]~22, timing, 1
instance = comp, \count_remstart_l[7] , count_remstart_l[7], timing, 1
instance = comp, \remstart_sta~1 , remstart_sta~1, timing, 1
instance = comp, \remstart_sta~0 , remstart_sta~0, timing, 1
instance = comp, \LessThan78~1 , LessThan78~1, timing, 1
instance = comp, \remstart_sta~2 , remstart_sta~2, timing, 1
instance = comp, \remstart_sta~3 , remstart_sta~3, timing, 1
instance = comp, \always53~4 , always53~4, timing, 1
instance = comp, \ev_remstart_flag~0 , ev_remstart_flag~0, timing, 1
instance = comp, \ccsamp_maxerror_flag~4 , ccsamp_maxerror_flag~4, timing, 1
instance = comp, \ccsamp_maxerror_flag[1] , ccsamp_maxerror_flag[1], timing, 1
instance = comp, \ccsamp_maxerror_flag~0 , ccsamp_maxerror_flag~0, timing, 1
instance = comp, \ccsamp_maxerror_flag[5] , ccsamp_maxerror_flag[5], timing, 1
instance = comp, \ccsamp_maxerror_flag~3 , ccsamp_maxerror_flag~3, timing, 1
instance = comp, \ccsamp_maxerror_flag[2] , ccsamp_maxerror_flag[2], timing, 1
instance = comp, \ccsamp_maxerror_flag~1 , ccsamp_maxerror_flag~1, timing, 1
instance = comp, \ccsamp_maxerror_flag[4] , ccsamp_maxerror_flag[4], timing, 1
instance = comp, \ccsamp_maxerror_flag~2 , ccsamp_maxerror_flag~2, timing, 1
instance = comp, \ccsamp_maxerror_flag[3] , ccsamp_maxerror_flag[3], timing, 1
instance = comp, \error_code[2]~2 , error_code[2]~2, timing, 1
instance = comp, \ccsamp_maxerror_flag~5 , ccsamp_maxerror_flag~5, timing, 1
instance = comp, \ccsamp_maxerror_flag[0] , ccsamp_maxerror_flag[0], timing, 1
instance = comp, \error_code[2]~3 , error_code[2]~3, timing, 1
instance = comp, \periodh_duty_reg[2]~_Duplicate_2 , periodh_duty_reg[2]~_Duplicate_2, timing, 1
instance = comp, \Selector274~21 , Selector274~21, timing, 1
instance = comp, \Selector274~22 , Selector274~22, timing, 1
instance = comp, \Selector274~23 , Selector274~23, timing, 1
instance = comp, \Selector274~24 , Selector274~24, timing, 1
instance = comp, \Selector274~25 , Selector274~25, timing, 1
instance = comp, \Selector274~26 , Selector274~26, timing, 1
instance = comp, \Selector274~27 , Selector274~27, timing, 1
instance = comp, \io_sta[2] , io_sta[2], timing, 1
instance = comp, \Selector274~36 , Selector274~36, timing, 1
instance = comp, \Selector274~37 , Selector274~37, timing, 1
instance = comp, \Selector274~29 , Selector274~29, timing, 1
instance = comp, \Selector274~30 , Selector274~30, timing, 1
instance = comp, \Add52~2 , Add52~2, timing, 1
instance = comp, \Add52~4 , Add52~4, timing, 1
instance = comp, \opp_presamp_check_count~14 , opp_presamp_check_count~14, timing, 1
instance = comp, \opp_presamp_check_count[2] , opp_presamp_check_count[2], timing, 1
instance = comp, \Add52~6 , Add52~6, timing, 1
instance = comp, \opp_presamp_check_count~12 , opp_presamp_check_count~12, timing, 1
instance = comp, \opp_presamp_check_count[3] , opp_presamp_check_count[3], timing, 1
instance = comp, \Add52~8 , Add52~8, timing, 1
instance = comp, \opp_presamp_check_count~11 , opp_presamp_check_count~11, timing, 1
instance = comp, \opp_presamp_check_count[4] , opp_presamp_check_count[4], timing, 1
instance = comp, \Add52~10 , Add52~10, timing, 1
instance = comp, \opp_presamp_check_count~10 , opp_presamp_check_count~10, timing, 1
instance = comp, \opp_presamp_check_count[5] , opp_presamp_check_count[5], timing, 1
instance = comp, \Add52~12 , Add52~12, timing, 1
instance = comp, \opp_presamp_check_count~9 , opp_presamp_check_count~9, timing, 1
instance = comp, \opp_presamp_check_count[6] , opp_presamp_check_count[6], timing, 1
instance = comp, \Add52~14 , Add52~14, timing, 1
instance = comp, \opp_presamp_check_count~8 , opp_presamp_check_count~8, timing, 1
instance = comp, \opp_presamp_check_count[7] , opp_presamp_check_count[7], timing, 1
instance = comp, \Add52~16 , Add52~16, timing, 1
instance = comp, \opp_presamp_check_count~7 , opp_presamp_check_count~7, timing, 1
instance = comp, \opp_presamp_check_count[8] , opp_presamp_check_count[8], timing, 1
instance = comp, \Add52~18 , Add52~18, timing, 1
instance = comp, \opp_presamp_check_count~6 , opp_presamp_check_count~6, timing, 1
instance = comp, \opp_presamp_check_count[9] , opp_presamp_check_count[9], timing, 1
instance = comp, \Add52~20 , Add52~20, timing, 1
instance = comp, \opp_presamp_check_count[10]~5 , opp_presamp_check_count[10]~5, timing, 1
instance = comp, \opp_presamp_check_count[10] , opp_presamp_check_count[10], timing, 1
instance = comp, \Add52~22 , Add52~22, timing, 1
instance = comp, \Add52~24 , Add52~24, timing, 1
instance = comp, \opp_presamp_check_count[12]~4 , opp_presamp_check_count[12]~4, timing, 1
instance = comp, \opp_presamp_check_count[12] , opp_presamp_check_count[12], timing, 1
instance = comp, \Add52~26 , Add52~26, timing, 1
instance = comp, \opp_presamp_check_count[13]~2 , opp_presamp_check_count[13]~2, timing, 1
instance = comp, \opp_presamp_check_count[13] , opp_presamp_check_count[13], timing, 1
instance = comp, \Add52~28 , Add52~28, timing, 1
instance = comp, \opp_presamp_check_count[14]~1 , opp_presamp_check_count[14]~1, timing, 1
instance = comp, \opp_presamp_check_count[14] , opp_presamp_check_count[14], timing, 1
instance = comp, \Add52~30 , Add52~30, timing, 1
instance = comp, \opp_presamp_check_count[15]~0 , opp_presamp_check_count[15]~0, timing, 1
instance = comp, \opp_presamp_check_count[15] , opp_presamp_check_count[15], timing, 1
instance = comp, \Equal61~0 , Equal61~0, timing, 1
instance = comp, \LessThan41~0 , LessThan41~0, timing, 1
instance = comp, \opp_presamp_check_count[15]~3 , opp_presamp_check_count[15]~3, timing, 1
instance = comp, \opp_presamp_check_count[11]~13 , opp_presamp_check_count[11]~13, timing, 1
instance = comp, \opp_presamp_check_count[11] , opp_presamp_check_count[11], timing, 1
instance = comp, \Add52~0 , Add52~0, timing, 1
instance = comp, \opp_presamp_check_count~16 , opp_presamp_check_count~16, timing, 1
instance = comp, \opp_presamp_check_count[0] , opp_presamp_check_count[0], timing, 1
instance = comp, \opp_presamp_check_count~15 , opp_presamp_check_count~15, timing, 1
instance = comp, \opp_presamp_check_count[1] , opp_presamp_check_count[1], timing, 1
instance = comp, \Equal61~2 , Equal61~2, timing, 1
instance = comp, \Equal61~1 , Equal61~1, timing, 1
instance = comp, \Equal61~3 , Equal61~3, timing, 1
instance = comp, \Equal61~4 , Equal61~4, timing, 1
instance = comp, \cntopp_presamp_error[0][0]~16 , cntopp_presamp_error[0][0]~16, timing, 1
instance = comp, \cntopp_presamp_error[0][0]~48 , cntopp_presamp_error[0][0]~48, timing, 1
instance = comp, \cntopp_presamp_error[0][0] , cntopp_presamp_error[0][0], timing, 1
instance = comp, \cntopp_presamp_error[0][1]~18 , cntopp_presamp_error[0][1]~18, timing, 1
instance = comp, \cntopp_presamp_error[0][1] , cntopp_presamp_error[0][1], timing, 1
instance = comp, \cntopp_presamp_error[0][2]~20 , cntopp_presamp_error[0][2]~20, timing, 1
instance = comp, \cntopp_presamp_error[0][2] , cntopp_presamp_error[0][2], timing, 1
instance = comp, \cntopp_presamp_error[0][3]~22 , cntopp_presamp_error[0][3]~22, timing, 1
instance = comp, \cntopp_presamp_error[0][3] , cntopp_presamp_error[0][3], timing, 1
instance = comp, \cntopp_presamp_error[0][4]~24 , cntopp_presamp_error[0][4]~24, timing, 1
instance = comp, \cntopp_presamp_error[0][4] , cntopp_presamp_error[0][4], timing, 1
instance = comp, \cntopp_presamp_error[0][5]~26 , cntopp_presamp_error[0][5]~26, timing, 1
instance = comp, \cntopp_presamp_error[0][5] , cntopp_presamp_error[0][5], timing, 1
instance = comp, \cntopp_presamp_error[0][6]~28 , cntopp_presamp_error[0][6]~28, timing, 1
instance = comp, \cntopp_presamp_error[0][6] , cntopp_presamp_error[0][6], timing, 1
instance = comp, \cntopp_presamp_error[0][7]~30 , cntopp_presamp_error[0][7]~30, timing, 1
instance = comp, \cntopp_presamp_error[0][7] , cntopp_presamp_error[0][7], timing, 1
instance = comp, \cntopp_presamp_error[0][8]~32 , cntopp_presamp_error[0][8]~32, timing, 1
instance = comp, \cntopp_presamp_error[0][8] , cntopp_presamp_error[0][8], timing, 1
instance = comp, \cntopp_presamp_error[0][9]~34 , cntopp_presamp_error[0][9]~34, timing, 1
instance = comp, \cntopp_presamp_error[0][9] , cntopp_presamp_error[0][9], timing, 1
instance = comp, \cntopp_presamp_error[0][10]~36 , cntopp_presamp_error[0][10]~36, timing, 1
instance = comp, \cntopp_presamp_error[0][10] , cntopp_presamp_error[0][10], timing, 1
instance = comp, \cntopp_presamp_error[0][11]~38 , cntopp_presamp_error[0][11]~38, timing, 1
instance = comp, \cntopp_presamp_error[0][11] , cntopp_presamp_error[0][11], timing, 1
instance = comp, \cntopp_presamp_error[0][12]~40 , cntopp_presamp_error[0][12]~40, timing, 1
instance = comp, \cntopp_presamp_error[0][12] , cntopp_presamp_error[0][12], timing, 1
instance = comp, \cntopp_presamp_error[0][13]~42 , cntopp_presamp_error[0][13]~42, timing, 1
instance = comp, \cntopp_presamp_error[0][13] , cntopp_presamp_error[0][13], timing, 1
instance = comp, \cntopp_presamp_error[0][14]~44 , cntopp_presamp_error[0][14]~44, timing, 1
instance = comp, \cntopp_presamp_error[0][14] , cntopp_presamp_error[0][14], timing, 1
instance = comp, \cntopp_presamp_error[0][15]~46 , cntopp_presamp_error[0][15]~46, timing, 1
instance = comp, \cntopp_presamp_error[0][15] , cntopp_presamp_error[0][15], timing, 1
instance = comp, \err_cntlim_reg[10] , err_cntlim_reg[10], timing, 1
instance = comp, \err_cntlim_reg[9]~7 , err_cntlim_reg[9]~7, timing, 1
instance = comp, \err_cntlim_reg[9] , err_cntlim_reg[9], timing, 1
instance = comp, \OPP_PRELIM_NUM[7]~0 , OPP_PRELIM_NUM[7]~0, timing, 1
instance = comp, \err_cntlim_reg[11] , err_cntlim_reg[11], timing, 1
instance = comp, \err_cntlim_reg[8]~8 , err_cntlim_reg[8]~8, timing, 1
instance = comp, \err_cntlim_reg[8] , err_cntlim_reg[8], timing, 1
instance = comp, \OPP_PRELIM_NUM[15]~1 , OPP_PRELIM_NUM[15]~1, timing, 1
instance = comp, \OPP_PRELIM_NUM[14]~2 , OPP_PRELIM_NUM[14]~2, timing, 1
instance = comp, \OPP_PRELIM_NUM[13]~3 , OPP_PRELIM_NUM[13]~3, timing, 1
instance = comp, \OPP_PRELIM_NUM[13]~4 , OPP_PRELIM_NUM[13]~4, timing, 1
instance = comp, \OPP_PRELIM_NUM[12]~5 , OPP_PRELIM_NUM[12]~5, timing, 1
instance = comp, \OPP_PRELIM_NUM[10]~6 , OPP_PRELIM_NUM[10]~6, timing, 1
instance = comp, \OPP_PRELIM_NUM[11]~7 , OPP_PRELIM_NUM[11]~7, timing, 1
instance = comp, \OPP_PRELIM_NUM[10]~8 , OPP_PRELIM_NUM[10]~8, timing, 1
instance = comp, \OPP_PRELIM_NUM[1]~9 , OPP_PRELIM_NUM[1]~9, timing, 1
instance = comp, \OPP_PRELIM_NUM[9]~10 , OPP_PRELIM_NUM[9]~10, timing, 1
instance = comp, \OPP_PRELIM_NUM[8]~11 , OPP_PRELIM_NUM[8]~11, timing, 1
instance = comp, \OPP_PRELIM_NUM[7]~12 , OPP_PRELIM_NUM[7]~12, timing, 1
instance = comp, \OPP_PRELIM_NUM[6]~13 , OPP_PRELIM_NUM[6]~13, timing, 1
instance = comp, \OPP_PRELIM_NUM[5]~14 , OPP_PRELIM_NUM[5]~14, timing, 1
instance = comp, \OPP_PRELIM_NUM[4]~15 , OPP_PRELIM_NUM[4]~15, timing, 1
instance = comp, \OPP_PRELIM_NUM[3]~16 , OPP_PRELIM_NUM[3]~16, timing, 1
instance = comp, \OPP_PRELIM_NUM[2]~17 , OPP_PRELIM_NUM[2]~17, timing, 1
instance = comp, \OPP_PRELIM_NUM[1]~18 , OPP_PRELIM_NUM[1]~18, timing, 1
instance = comp, \OPP_PRELIM_NUM[0]~19 , OPP_PRELIM_NUM[0]~19, timing, 1
instance = comp, \OPP_PRELIM_NUM[0]~20 , OPP_PRELIM_NUM[0]~20, timing, 1
instance = comp, \LessThan58~1 , LessThan58~1, timing, 1
instance = comp, \LessThan58~3 , LessThan58~3, timing, 1
instance = comp, \LessThan58~5 , LessThan58~5, timing, 1
instance = comp, \LessThan58~7 , LessThan58~7, timing, 1
instance = comp, \LessThan58~9 , LessThan58~9, timing, 1
instance = comp, \LessThan58~11 , LessThan58~11, timing, 1
instance = comp, \LessThan58~13 , LessThan58~13, timing, 1
instance = comp, \LessThan58~15 , LessThan58~15, timing, 1
instance = comp, \LessThan58~17 , LessThan58~17, timing, 1
instance = comp, \LessThan58~19 , LessThan58~19, timing, 1
instance = comp, \LessThan58~21 , LessThan58~21, timing, 1
instance = comp, \LessThan58~23 , LessThan58~23, timing, 1
instance = comp, \LessThan58~25 , LessThan58~25, timing, 1
instance = comp, \LessThan58~27 , LessThan58~27, timing, 1
instance = comp, \LessThan58~29 , LessThan58~29, timing, 1
instance = comp, \LessThan58~30 , LessThan58~30, timing, 1
instance = comp, \oppre_error_flag~0 , oppre_error_flag~0, timing, 1
instance = comp, \Selector274~32 , Selector274~32, timing, 1
instance = comp, \Selector274~33 , Selector274~33, timing, 1
instance = comp, \opp_spi_inst1|Mux13~0 , opp_spi_inst1|Mux13~0, timing, 1
instance = comp, \opp_spi_inst1|rx_buf_reg[2] , opp_spi_inst1|rx_buf_reg[2], timing, 1
instance = comp, \Selector274~31 , Selector274~31, timing, 1
instance = comp, \Selector274~34 , Selector274~34, timing, 1
instance = comp, \Selector274~35 , Selector274~35, timing, 1
instance = comp, \ccs6_spi_inst|Mux13~0 , ccs6_spi_inst|Mux13~0, timing, 1
instance = comp, \ccs6_spi_inst|rx_buf_reg[2] , ccs6_spi_inst|rx_buf_reg[2], timing, 1
instance = comp, \Selector274~38 , Selector274~38, timing, 1
instance = comp, \ccs5_spi_inst|Mux13~0 , ccs5_spi_inst|Mux13~0, timing, 1
instance = comp, \ccs5_spi_inst|rx_buf_reg[2] , ccs5_spi_inst|rx_buf_reg[2], timing, 1
instance = comp, \Selector274~39 , Selector274~39, timing, 1
instance = comp, \Selector274~41 , Selector274~41, timing, 1
instance = comp, \Selector274~42 , Selector274~42, timing, 1
instance = comp, \rx_buf_reg[2] , rx_buf_reg[2], timing, 1
instance = comp, \rx_buf_reg[2]~en , rx_buf_reg[2]~en, timing, 1
instance = comp, \rx_buf_reg[2]~38 , rx_buf_reg[2]~38, timing, 1
instance = comp, \rx_buf_reg[3]~102 , rx_buf_reg[3]~102, timing, 1
instance = comp, \Selector275~33 , Selector275~33, timing, 1
instance = comp, \Selector275~34 , Selector275~34, timing, 1
instance = comp, \Selector275~35 , Selector275~35, timing, 1
instance = comp, \Selector275~36 , Selector275~36, timing, 1
instance = comp, \rx_buf_reg[3]~104 , rx_buf_reg[3]~104, timing, 1
instance = comp, \rx_buf_reg[3]~103 , rx_buf_reg[3]~103, timing, 1
instance = comp, \rx_buf_reg[2]~105 , rx_buf_reg[2]~105, timing, 1
instance = comp, \rx_buf_reg[3]~106 , rx_buf_reg[3]~106, timing, 1
instance = comp, \ccs4_spi_inst|Mux12~0 , ccs4_spi_inst|Mux12~0, timing, 1
instance = comp, \ccs4_spi_inst|rx_buf_reg[3] , ccs4_spi_inst|rx_buf_reg[3], timing, 1
instance = comp, \rx_buf_reg[3]~107 , rx_buf_reg[3]~107, timing, 1
instance = comp, \opp_spi_inst1|Mux12~0 , opp_spi_inst1|Mux12~0, timing, 1
instance = comp, \opp_spi_inst1|rx_buf_reg[3] , opp_spi_inst1|rx_buf_reg[3], timing, 1
instance = comp, \rx_buf_reg[3]~108 , rx_buf_reg[3]~108, timing, 1
instance = comp, \Selector275~2 , Selector275~2, timing, 1
instance = comp, \Selector275~3 , Selector275~3, timing, 1
instance = comp, \Selector275~4 , Selector275~4, timing, 1
instance = comp, \ccs6_spi_inst|Mux12~0 , ccs6_spi_inst|Mux12~0, timing, 1
instance = comp, \ccs6_spi_inst|rx_buf_reg[3] , ccs6_spi_inst|rx_buf_reg[3], timing, 1
instance = comp, \Selector275~5 , Selector275~5, timing, 1
instance = comp, \Selector275~6 , Selector275~6, timing, 1
instance = comp, \Selector275~9 , Selector275~9, timing, 1
instance = comp, \Selector275~10 , Selector275~10, timing, 1
instance = comp, \rx_buf_reg[3]~109 , rx_buf_reg[3]~109, timing, 1
instance = comp, \Selector275~7 , Selector275~7, timing, 1
instance = comp, \io_sta[3] , io_sta[3], timing, 1
instance = comp, \Selector275~8 , Selector275~8, timing, 1
instance = comp, \Selector275~11 , Selector275~11, timing, 1
instance = comp, \err_check_reg[3] , err_check_reg[3], timing, 1
instance = comp, \Add11~0 , Add11~0, timing, 1
instance = comp, \Add11~2 , Add11~2, timing, 1
instance = comp, \Add11~4 , Add11~4, timing, 1
instance = comp, \Add11~6 , Add11~6, timing, 1
instance = comp, \Add11~8 , Add11~8, timing, 1
instance = comp, \Add11~10 , Add11~10, timing, 1
instance = comp, \Add11~12 , Add11~12, timing, 1
instance = comp, \Add11~14 , Add11~14, timing, 1
instance = comp, \Add11~16 , Add11~16, timing, 1
instance = comp, \Add11~18 , Add11~18, timing, 1
instance = comp, \Add11~20 , Add11~20, timing, 1
instance = comp, \Add11~22 , Add11~22, timing, 1
instance = comp, \Selector102~1 , Selector102~1, timing, 1
instance = comp, \LessThan7~1 , LessThan7~1, timing, 1
instance = comp, \LessThan7~3 , LessThan7~3, timing, 1
instance = comp, \LessThan7~5 , LessThan7~5, timing, 1
instance = comp, \LessThan7~7 , LessThan7~7, timing, 1
instance = comp, \LessThan7~9 , LessThan7~9, timing, 1
instance = comp, \LessThan7~11 , LessThan7~11, timing, 1
instance = comp, \LessThan7~13 , LessThan7~13, timing, 1
instance = comp, \LessThan7~15 , LessThan7~15, timing, 1
instance = comp, \LessThan7~17 , LessThan7~17, timing, 1
instance = comp, \LessThan7~19 , LessThan7~19, timing, 1
instance = comp, \LessThan7~21 , LessThan7~21, timing, 1
instance = comp, \LessThan7~22 , LessThan7~22, timing, 1
instance = comp, \Selector102~2 , Selector102~2, timing, 1
instance = comp, \Selector102~3 , Selector102~3, timing, 1
instance = comp, \ang_err_count[0]~8 , ang_err_count[0]~8, timing, 1
instance = comp, \ang_samp_count[0]~8 , ang_samp_count[0]~8, timing, 1
instance = comp, \ang_samp_count[0] , ang_samp_count[0], timing, 1
instance = comp, \ang_samp_count[1]~10 , ang_samp_count[1]~10, timing, 1
instance = comp, \ang_samp_count[1] , ang_samp_count[1], timing, 1
instance = comp, \ang_samp_count[2]~12 , ang_samp_count[2]~12, timing, 1
instance = comp, \ang_samp_count[2] , ang_samp_count[2], timing, 1
instance = comp, \ang_samp_count[3]~14 , ang_samp_count[3]~14, timing, 1
instance = comp, \ang_samp_count[3] , ang_samp_count[3], timing, 1
instance = comp, \ang_samp_count[4]~16 , ang_samp_count[4]~16, timing, 1
instance = comp, \ang_samp_count[4] , ang_samp_count[4], timing, 1
instance = comp, \ang_samp_count[5]~18 , ang_samp_count[5]~18, timing, 1
instance = comp, \ang_samp_count[5] , ang_samp_count[5], timing, 1
instance = comp, \LessThan9~0 , LessThan9~0, timing, 1
instance = comp, \ang_samp_count[6]~20 , ang_samp_count[6]~20, timing, 1
instance = comp, \ang_samp_count[6] , ang_samp_count[6], timing, 1
instance = comp, \ang_samp_count[7]~22 , ang_samp_count[7]~22, timing, 1
instance = comp, \ang_samp_count[7] , ang_samp_count[7], timing, 1
instance = comp, \LessThan9~1 , LessThan9~1, timing, 1
instance = comp, \ang_err_count[0] , ang_err_count[0], timing, 1
instance = comp, \ang_err_count[1]~10 , ang_err_count[1]~10, timing, 1
instance = comp, \ang_err_count[1] , ang_err_count[1], timing, 1
instance = comp, \ang_err_count[2]~12 , ang_err_count[2]~12, timing, 1
instance = comp, \ang_err_count[2] , ang_err_count[2], timing, 1
instance = comp, \ang_err_count[3]~14 , ang_err_count[3]~14, timing, 1
instance = comp, \ang_err_count[3] , ang_err_count[3], timing, 1
instance = comp, \ang_err_count[4]~16 , ang_err_count[4]~16, timing, 1
instance = comp, \ang_err_count[4] , ang_err_count[4], timing, 1
instance = comp, \ang_err_count[5]~18 , ang_err_count[5]~18, timing, 1
instance = comp, \ang_err_count[5] , ang_err_count[5], timing, 1
instance = comp, \ang_err_count[6]~20 , ang_err_count[6]~20, timing, 1
instance = comp, \ang_err_count[6] , ang_err_count[6], timing, 1
instance = comp, \ang_err_count[7]~22 , ang_err_count[7]~22, timing, 1
instance = comp, \ang_err_count[7] , ang_err_count[7], timing, 1
instance = comp, \angin_warn_flag~0 , angin_warn_flag~0, timing, 1
instance = comp, \angin_warn_flag~1 , angin_warn_flag~1, timing, 1
instance = comp, \angin_warn_flag~2 , angin_warn_flag~2, timing, 1
instance = comp, \err_check_reg[4] , err_check_reg[4], timing, 1
instance = comp, \WideOr38~2 , WideOr38~2, timing, 1
instance = comp, \opsamp_maxerror_flag~0 , opsamp_maxerror_flag~0, timing, 1
instance = comp, \opsamp_maxerror_flag[1] , opsamp_maxerror_flag[1], timing, 1
instance = comp, \error_code[3]~4 , error_code[3]~4, timing, 1
instance = comp, \WideOr38~3 , WideOr38~3, timing, 1
instance = comp, \status_ev_reg[3] , status_ev_reg[3], timing, 1
instance = comp, \ev_warn_flag~0 , ev_warn_flag~0, timing, 1
instance = comp, \ev_warn_flag~1 , ev_warn_flag~1, timing, 1
instance = comp, \error_code[3]~5 , error_code[3]~5, timing, 1
instance = comp, \periodh_duty_reg[3]~_Duplicate_2 , periodh_duty_reg[3]~_Duplicate_2, timing, 1
instance = comp, \Selector275~24 , Selector275~24, timing, 1
instance = comp, \Selector275~25 , Selector275~25, timing, 1
instance = comp, \Selector275~26 , Selector275~26, timing, 1
instance = comp, \Selector275~27 , Selector275~27, timing, 1
instance = comp, \Selector275~28 , Selector275~28, timing, 1
instance = comp, \Selector275~15 , Selector275~15, timing, 1
instance = comp, \Selector275~16 , Selector275~16, timing, 1
instance = comp, \Selector275~17 , Selector275~17, timing, 1
instance = comp, \Selector275~18 , Selector275~18, timing, 1
instance = comp, \Selector275~19 , Selector275~19, timing, 1
instance = comp, \Selector275~20 , Selector275~20, timing, 1
instance = comp, \Selector275~21 , Selector275~21, timing, 1
instance = comp, \Selector275~22 , Selector275~22, timing, 1
instance = comp, \ang_spi_inst1|Mux12~0 , ang_spi_inst1|Mux12~0, timing, 1
instance = comp, \ang_spi_inst1|rx_buf_reg[3] , ang_spi_inst1|rx_buf_reg[3], timing, 1
instance = comp, \Selector275~14 , Selector275~14, timing, 1
instance = comp, \ang_frame_daset[3] , ang_frame_daset[3], timing, 1
instance = comp, \Selector275~12 , Selector275~12, timing, 1
instance = comp, \Selector275~13 , Selector275~13, timing, 1
instance = comp, \Selector275~23 , Selector275~23, timing, 1
instance = comp, \Selector275~29 , Selector275~29, timing, 1
instance = comp, \Selector275~30 , Selector275~30, timing, 1
instance = comp, \Selector275~31 , Selector275~31, timing, 1
instance = comp, \ccs2_spi_inst|Mux12~0 , ccs2_spi_inst|Mux12~0, timing, 1
instance = comp, \ccs2_spi_inst|rx_buf_reg[3] , ccs2_spi_inst|rx_buf_reg[3], timing, 1
instance = comp, \ccs3_spi_inst|Mux12~0 , ccs3_spi_inst|Mux12~0, timing, 1
instance = comp, \ccs3_spi_inst|rx_buf_reg[3] , ccs3_spi_inst|rx_buf_reg[3], timing, 1
instance = comp, \ccs5_spi_inst|Mux12~0 , ccs5_spi_inst|Mux12~0, timing, 1
instance = comp, \ccs5_spi_inst|rx_buf_reg[3] , ccs5_spi_inst|rx_buf_reg[3], timing, 1
instance = comp, \Selector275~0 , Selector275~0, timing, 1
instance = comp, \Selector275~1 , Selector275~1, timing, 1
instance = comp, \Selector275~32 , Selector275~32, timing, 1
instance = comp, \ccs1_spi_inst|Mux12~0 , ccs1_spi_inst|Mux12~0, timing, 1
instance = comp, \ccs1_spi_inst|rx_buf_reg[3] , ccs1_spi_inst|rx_buf_reg[3], timing, 1
instance = comp, \Selector275~37 , Selector275~37, timing, 1
instance = comp, \Selector275~38 , Selector275~38, timing, 1
instance = comp, \rx_buf_reg[3] , rx_buf_reg[3], timing, 1
instance = comp, \rx_buf_reg[3]~en , rx_buf_reg[3]~en, timing, 1
instance = comp, \rx_buf_reg[3]~39 , rx_buf_reg[3]~39, timing, 1
instance = comp, \rx_buf_reg[4]~110 , rx_buf_reg[4]~110, timing, 1
instance = comp, \rx_buf_reg[4]~111 , rx_buf_reg[4]~111, timing, 1
instance = comp, \rx_buf_reg[4]~112 , rx_buf_reg[4]~112, timing, 1
instance = comp, \rx_buf_reg[4]~113 , rx_buf_reg[4]~113, timing, 1
instance = comp, \rx_buf_reg[4]~114 , rx_buf_reg[4]~114, timing, 1
instance = comp, \rx_buf_reg[4]~115 , rx_buf_reg[4]~115, timing, 1
instance = comp, \rx_buf_reg[4]~116 , rx_buf_reg[4]~116, timing, 1
instance = comp, \Selector276~23 , Selector276~23, timing, 1
instance = comp, \Selector276~24 , Selector276~24, timing, 1
instance = comp, \Selector276~30 , Selector276~30, timing, 1
instance = comp, \Selector276~31 , Selector276~31, timing, 1
instance = comp, \error_code[4] , error_code[4], timing, 1
instance = comp, \periodh_duty_reg[4]~_Duplicate_2 , periodh_duty_reg[4]~_Duplicate_2, timing, 1
instance = comp, \Selector276~25 , Selector276~25, timing, 1
instance = comp, \Selector276~26 , Selector276~26, timing, 1
instance = comp, \ctrl_reg[4] , ctrl_reg[4], timing, 1
instance = comp, \status_ev_reg[4] , status_ev_reg[4], timing, 1
instance = comp, \ev_error_flag~0 , ev_error_flag~0, timing, 1
instance = comp, \ev_error_flag~1 , ev_error_flag~1, timing, 1
instance = comp, \Selector276~27 , Selector276~27, timing, 1
instance = comp, \Selector276~28 , Selector276~28, timing, 1
instance = comp, \Selector276~29 , Selector276~29, timing, 1
instance = comp, \Selector276~32 , Selector276~32, timing, 1
instance = comp, \Selector276~18 , Selector276~18, timing, 1
instance = comp, \ang_frame_daset[4] , ang_frame_daset[4], timing, 1
instance = comp, \Selector276~16 , Selector276~16, timing, 1
instance = comp, \Selector276~17 , Selector276~17, timing, 1
instance = comp, \Selector276~19 , Selector276~19, timing, 1
instance = comp, \Mux23~2 , Mux23~2, timing, 1
instance = comp, \Mux23~3 , Mux23~3, timing, 1
instance = comp, \Mux23~0 , Mux23~0, timing, 1
instance = comp, \Mux23~1 , Mux23~1, timing, 1
instance = comp, \Mux23~4 , Mux23~4, timing, 1
instance = comp, \Selector276~20 , Selector276~20, timing, 1
instance = comp, \Selector276~21 , Selector276~21, timing, 1
instance = comp, \Selector276~14 , Selector276~14, timing, 1
instance = comp, \Selector276~15 , Selector276~15, timing, 1
instance = comp, \Selector276~22 , Selector276~22, timing, 1
instance = comp, \Selector276~33 , Selector276~33, timing, 1
instance = comp, \Selector276~37 , Selector276~37, timing, 1
instance = comp, \Selector276~38 , Selector276~38, timing, 1
instance = comp, \Selector276~34 , Selector276~34, timing, 1
instance = comp, \Selector276~35 , Selector276~35, timing, 1
instance = comp, \Selector276~36 , Selector276~36, timing, 1
instance = comp, \Selector276~39 , Selector276~39, timing, 1
instance = comp, \Selector276~11 , Selector276~11, timing, 1
instance = comp, \Selector276~42 , Selector276~42, timing, 1
instance = comp, \Selector276~6 , Selector276~6, timing, 1
instance = comp, \Selector276~12 , Selector276~12, timing, 1
instance = comp, \Selector276~43 , Selector276~43, timing, 1
instance = comp, \Selector276~10 , Selector276~10, timing, 1
instance = comp, \Selector276~41 , Selector276~41, timing, 1
instance = comp, \Mux11~2 , Mux11~2, timing, 1
instance = comp, \Mux11~3 , Mux11~3, timing, 1
instance = comp, \Selector276~7 , Selector276~7, timing, 1
instance = comp, \Mux11~0 , Mux11~0, timing, 1
instance = comp, \Mux11~1 , Mux11~1, timing, 1
instance = comp, \Selector276~8 , Selector276~8, timing, 1
instance = comp, \Selector276~9 , Selector276~9, timing, 1
instance = comp, \Selector276~13 , Selector276~13, timing, 1
instance = comp, \Selector276~40 , Selector276~40, timing, 1
instance = comp, \rx_buf_reg[4]~19 , rx_buf_reg[4]~19, timing, 1
instance = comp, \rx_buf_reg[4] , rx_buf_reg[4], timing, 1
instance = comp, \rx_buf_reg[4]~en , rx_buf_reg[4]~en, timing, 1
instance = comp, \rx_buf_reg[4]~40 , rx_buf_reg[4]~40, timing, 1
instance = comp, \Selector277~2 , Selector277~2, timing, 1
instance = comp, \Selector277~3 , Selector277~3, timing, 1
instance = comp, \Selector277~4 , Selector277~4, timing, 1
instance = comp, \Selector277~5 , Selector277~5, timing, 1
instance = comp, \rx_buf_reg[5]~20 , rx_buf_reg[5]~20, timing, 1
instance = comp, \rx_buf_reg[8]~194 , rx_buf_reg[8]~194, timing, 1
instance = comp, \rx_buf_reg[8]~127 , rx_buf_reg[8]~127, timing, 1
instance = comp, \rx_buf_reg[8]~128 , rx_buf_reg[8]~128, timing, 1
instance = comp, \rx_buf_reg[8]~129 , rx_buf_reg[8]~129, timing, 1
instance = comp, \rx_buf_reg[8]~130 , rx_buf_reg[8]~130, timing, 1
instance = comp, \rx_buf_reg[8]~131 , rx_buf_reg[8]~131, timing, 1
instance = comp, \rx_buf_reg[8]~132 , rx_buf_reg[8]~132, timing, 1
instance = comp, \rx_buf_reg[8]~133 , rx_buf_reg[8]~133, timing, 1
instance = comp, \Selector277~24 , Selector277~24, timing, 1
instance = comp, \rx_buf_reg[8]~117 , rx_buf_reg[8]~117, timing, 1
instance = comp, \rx_buf_reg[8]~118 , rx_buf_reg[8]~118, timing, 1
instance = comp, \rx_buf_reg[8]~120 , rx_buf_reg[8]~120, timing, 1
instance = comp, \Selector277~25 , Selector277~25, timing, 1
instance = comp, \Selector277~26 , Selector277~26, timing, 1
instance = comp, \rx_buf_reg[8]~134 , rx_buf_reg[8]~134, timing, 1
instance = comp, \rx_buf_reg[8]~136 , rx_buf_reg[8]~136, timing, 1
instance = comp, \rx_buf_reg[8]~126 , rx_buf_reg[8]~126, timing, 1
instance = comp, \Selector277~27 , Selector277~27, timing, 1
instance = comp, \Selector277~28 , Selector277~28, timing, 1
instance = comp, \rx_buf_reg[8]~135 , rx_buf_reg[8]~135, timing, 1
instance = comp, \Selector277~29 , Selector277~29, timing, 1
instance = comp, \Selector277~30 , Selector277~30, timing, 1
instance = comp, \Selector277~31 , Selector277~31, timing, 1
instance = comp, \Selector277~32 , Selector277~32, timing, 1
instance = comp, \io_sta[5] , io_sta[5], timing, 1
instance = comp, \Selector277~33 , Selector277~33, timing, 1
instance = comp, \Selector277~34 , Selector277~34, timing, 1
instance = comp, \rx_buf_reg[8]~119 , rx_buf_reg[8]~119, timing, 1
instance = comp, \Selector277~35 , Selector277~35, timing, 1
instance = comp, \plc_mode_i~input , plc_mode_i~input, timing, 1
instance = comp, \plc_mode_reg~0 , plc_mode_reg~0, timing, 1
instance = comp, \plc_mode_regr~feeder , plc_mode_regr~feeder, timing, 1
instance = comp, \count_plcmode_l[0]~8 , count_plcmode_l[0]~8, timing, 1
instance = comp, \count_plcmode[0]~8 , count_plcmode[0]~8, timing, 1
instance = comp, \count_plcmode[0] , count_plcmode[0], timing, 1
instance = comp, \count_plcmode[1]~10 , count_plcmode[1]~10, timing, 1
instance = comp, \count_plcmode[1] , count_plcmode[1], timing, 1
instance = comp, \count_plcmode[2]~12 , count_plcmode[2]~12, timing, 1
instance = comp, \count_plcmode[2] , count_plcmode[2], timing, 1
instance = comp, \count_plcmode[3]~14 , count_plcmode[3]~14, timing, 1
instance = comp, \count_plcmode[3] , count_plcmode[3], timing, 1
instance = comp, \count_plcmode[4]~16 , count_plcmode[4]~16, timing, 1
instance = comp, \count_plcmode[4] , count_plcmode[4], timing, 1
instance = comp, \count_plcmode[5]~18 , count_plcmode[5]~18, timing, 1
instance = comp, \count_plcmode[5] , count_plcmode[5], timing, 1
instance = comp, \count_plcmode[6]~20 , count_plcmode[6]~20, timing, 1
instance = comp, \count_plcmode[6] , count_plcmode[6], timing, 1
instance = comp, \count_plcmode[7]~22 , count_plcmode[7]~22, timing, 1
instance = comp, \count_plcmode[7] , count_plcmode[7], timing, 1
instance = comp, \LessThan139~0 , LessThan139~0, timing, 1
instance = comp, \LessThan139~1 , LessThan139~1, timing, 1
instance = comp, \count_plcmode_l[0] , count_plcmode_l[0], timing, 1
instance = comp, \count_plcmode_l[1]~10 , count_plcmode_l[1]~10, timing, 1
instance = comp, \count_plcmode_l[1] , count_plcmode_l[1], timing, 1
instance = comp, \count_plcmode_l[2]~12 , count_plcmode_l[2]~12, timing, 1
instance = comp, \count_plcmode_l[2] , count_plcmode_l[2], timing, 1
instance = comp, \count_plcmode_l[3]~14 , count_plcmode_l[3]~14, timing, 1
instance = comp, \count_plcmode_l[3] , count_plcmode_l[3], timing, 1
instance = comp, \count_plcmode_l[4]~16 , count_plcmode_l[4]~16, timing, 1
instance = comp, \count_plcmode_l[4] , count_plcmode_l[4], timing, 1
instance = comp, \count_plcmode_l[5]~18 , count_plcmode_l[5]~18, timing, 1
instance = comp, \count_plcmode_l[5] , count_plcmode_l[5], timing, 1
instance = comp, \count_plcmode_l[6]~20 , count_plcmode_l[6]~20, timing, 1
instance = comp, \count_plcmode_l[6] , count_plcmode_l[6], timing, 1
instance = comp, \count_plcmode_l[7]~22 , count_plcmode_l[7]~22, timing, 1
instance = comp, \count_plcmode_l[7] , count_plcmode_l[7], timing, 1
instance = comp, \LessThan140~1 , LessThan140~1, timing, 1
instance = comp, \LessThan140~0 , LessThan140~0, timing, 1
instance = comp, \LessThan140~2 , LessThan140~2, timing, 1
instance = comp, \Selector277~17 , Selector277~17, timing, 1
instance = comp, \Selector277~18 , Selector277~18, timing, 1
instance = comp, \rx_buf_reg[8]~122 , rx_buf_reg[8]~122, timing, 1
instance = comp, \periodh_duty_reg[5]~_Duplicate_2 , periodh_duty_reg[5]~_Duplicate_2, timing, 1
instance = comp, \Selector277~19 , Selector277~19, timing, 1
instance = comp, \ctrl_reg[5] , ctrl_reg[5], timing, 1
instance = comp, \Selector277~20 , Selector277~20, timing, 1
instance = comp, \rx_buf_reg[8]~121 , rx_buf_reg[8]~121, timing, 1
instance = comp, \ang_frame_daset[5] , ang_frame_daset[5], timing, 1
instance = comp, \Selector277~6 , Selector277~6, timing, 1
instance = comp, \Selector277~7 , Selector277~7, timing, 1
instance = comp, \rx_buf_reg[8]~125 , rx_buf_reg[8]~125, timing, 1
instance = comp, \rx_buf_reg[8]~124 , rx_buf_reg[8]~124, timing, 1
instance = comp, \Selector277~8 , Selector277~8, timing, 1
instance = comp, \Selector277~9 , Selector277~9, timing, 1
instance = comp, \Selector277~10 , Selector277~10, timing, 1
instance = comp, \Selector277~11 , Selector277~11, timing, 1
instance = comp, \rx_buf_reg[8]~123 , rx_buf_reg[8]~123, timing, 1
instance = comp, \Selector277~12 , Selector277~12, timing, 1
instance = comp, \Selector277~13 , Selector277~13, timing, 1
instance = comp, \Selector277~14 , Selector277~14, timing, 1
instance = comp, \Selector277~15 , Selector277~15, timing, 1
instance = comp, \Selector277~36 , Selector277~36, timing, 1
instance = comp, \Selector277~39 , Selector277~39, timing, 1
instance = comp, \Selector277~40 , Selector277~40, timing, 1
instance = comp, \Selector277~16 , Selector277~16, timing, 1
instance = comp, \Selector277~21 , Selector277~21, timing, 1
instance = comp, \Selector277~22 , Selector277~22, timing, 1
instance = comp, \Selector277~23 , Selector277~23, timing, 1
instance = comp, \Selector277~37 , Selector277~37, timing, 1
instance = comp, \Selector277~38 , Selector277~38, timing, 1
instance = comp, \rx_buf_reg[5] , rx_buf_reg[5], timing, 1
instance = comp, \rx_buf_reg[5]~en , rx_buf_reg[5]~en, timing, 1
instance = comp, \rx_buf_reg[5]~41 , rx_buf_reg[5]~41, timing, 1
instance = comp, \rx_buf_reg[6]~137 , rx_buf_reg[6]~137, timing, 1
instance = comp, \rx_buf_reg[6]~138 , rx_buf_reg[6]~138, timing, 1
instance = comp, \rx_buf_reg[6]~139 , rx_buf_reg[6]~139, timing, 1
instance = comp, \rx_buf_reg[6]~140 , rx_buf_reg[6]~140, timing, 1
instance = comp, \rx_buf_reg[6]~141 , rx_buf_reg[6]~141, timing, 1
instance = comp, \rx_buf_reg[6]~142 , rx_buf_reg[6]~142, timing, 1
instance = comp, \rx_buf_reg[6]~143 , rx_buf_reg[6]~143, timing, 1
instance = comp, \Mux21~3 , Mux21~3, timing, 1
instance = comp, \Mux21~0 , Mux21~0, timing, 1
instance = comp, \Mux21~1 , Mux21~1, timing, 1
instance = comp, \Mux21~2 , Mux21~2, timing, 1
instance = comp, \Mux21~4 , Mux21~4, timing, 1
instance = comp, \Selector278~16 , Selector278~16, timing, 1
instance = comp, \Selector278~17 , Selector278~17, timing, 1
instance = comp, \Selector278~10 , Selector278~10, timing, 1
instance = comp, \Selector278~11 , Selector278~11, timing, 1
instance = comp, \ang_frame_daset[6] , ang_frame_daset[6], timing, 1
instance = comp, \Selector278~12 , Selector278~12, timing, 1
instance = comp, \Selector278~13 , Selector278~13, timing, 1
instance = comp, \Selector278~14 , Selector278~14, timing, 1
instance = comp, \Selector278~15 , Selector278~15, timing, 1
instance = comp, \Selector278~18 , Selector278~18, timing, 1
instance = comp, \Selector278~19 , Selector278~19, timing, 1
instance = comp, \Selector278~20 , Selector278~20, timing, 1
instance = comp, \Selector278~26 , Selector278~26, timing, 1
instance = comp, \Selector278~27 , Selector278~27, timing, 1
instance = comp, \ctrl_reg[6] , ctrl_reg[6], timing, 1
instance = comp, \plc_start_i~input , plc_start_i~input, timing, 1
instance = comp, \plc_start_reg~0 , plc_start_reg~0, timing, 1
instance = comp, \plc_start_regr~feeder , plc_start_regr~feeder, timing, 1
instance = comp, \count_plcstart_l[0]~8 , count_plcstart_l[0]~8, timing, 1
instance = comp, \count_plcstart_l[0] , count_plcstart_l[0], timing, 1
instance = comp, \count_plcstart_l[1]~10 , count_plcstart_l[1]~10, timing, 1
instance = comp, \count_plcstart_l[1] , count_plcstart_l[1], timing, 1
instance = comp, \count_plcstart_l[2]~12 , count_plcstart_l[2]~12, timing, 1
instance = comp, \count_plcstart_l[2] , count_plcstart_l[2], timing, 1
instance = comp, \count_plcstart_l[3]~14 , count_plcstart_l[3]~14, timing, 1
instance = comp, \count_plcstart_l[3] , count_plcstart_l[3], timing, 1
instance = comp, \count_plcstart_l[4]~16 , count_plcstart_l[4]~16, timing, 1
instance = comp, \count_plcstart_l[4] , count_plcstart_l[4], timing, 1
instance = comp, \count_plcstart_l[5]~18 , count_plcstart_l[5]~18, timing, 1
instance = comp, \count_plcstart_l[5] , count_plcstart_l[5], timing, 1
instance = comp, \count_plcstart_l[6]~20 , count_plcstart_l[6]~20, timing, 1
instance = comp, \count_plcstart_l[6] , count_plcstart_l[6], timing, 1
instance = comp, \count_plcstart_l[7]~22 , count_plcstart_l[7]~22, timing, 1
instance = comp, \count_plcstart_l[7] , count_plcstart_l[7], timing, 1
instance = comp, \LessThan138~1 , LessThan138~1, timing, 1
instance = comp, \LessThan138~0 , LessThan138~0, timing, 1
instance = comp, \LessThan138~2 , LessThan138~2, timing, 1
instance = comp, \Selector278~23 , Selector278~23, timing, 1
instance = comp, \Selector278~24 , Selector278~24, timing, 1
instance = comp, \periodh_duty_reg[6]~_Duplicate_2 , periodh_duty_reg[6]~_Duplicate_2, timing, 1
instance = comp, \Selector278~21 , Selector278~21, timing, 1
instance = comp, \Selector278~22 , Selector278~22, timing, 1
instance = comp, \Selector278~25 , Selector278~25, timing, 1
instance = comp, \Selector278~28 , Selector278~28, timing, 1
instance = comp, \Selector278~29 , Selector278~29, timing, 1
instance = comp, \Selector278~33 , Selector278~33, timing, 1
instance = comp, \Selector278~34 , Selector278~34, timing, 1
instance = comp, \Selector278~30 , Selector278~30, timing, 1
instance = comp, \Selector278~31 , Selector278~31, timing, 1
instance = comp, \Selector278~32 , Selector278~32, timing, 1
instance = comp, \Selector278~35 , Selector278~35, timing, 1
instance = comp, \Mux9~3 , Mux9~3, timing, 1
instance = comp, \Mux9~2 , Mux9~2, timing, 1
instance = comp, \Mux9~0 , Mux9~0, timing, 1
instance = comp, \Mux9~1 , Mux9~1, timing, 1
instance = comp, \Selector278~5 , Selector278~5, timing, 1
instance = comp, \Selector278~6 , Selector278~6, timing, 1
instance = comp, \Selector278~37 , Selector278~37, timing, 1
instance = comp, \Selector278~7 , Selector278~7, timing, 1
instance = comp, \Selector278~4 , Selector278~4, timing, 1
instance = comp, \Selector278~8 , Selector278~8, timing, 1
instance = comp, \Selector278~38 , Selector278~38, timing, 1
instance = comp, \Selector278~9 , Selector278~9, timing, 1
instance = comp, \Selector278~36 , Selector278~36, timing, 1
instance = comp, \rx_buf_reg[6]~21 , rx_buf_reg[6]~21, timing, 1
instance = comp, \rx_buf_reg[6] , rx_buf_reg[6], timing, 1
instance = comp, \rx_buf_reg[6]~en , rx_buf_reg[6]~en, timing, 1
instance = comp, \rx_buf_reg[6]~42 , rx_buf_reg[6]~42, timing, 1
instance = comp, \rx_buf_reg[7]~145 , rx_buf_reg[7]~145, timing, 1
instance = comp, \rx_buf_reg[7]~146 , rx_buf_reg[7]~146, timing, 1
instance = comp, \rx_buf_reg[7]~147 , rx_buf_reg[7]~147, timing, 1
instance = comp, \rx_buf_reg[7]~148 , rx_buf_reg[7]~148, timing, 1
instance = comp, \rx_buf_reg[7]~149 , rx_buf_reg[7]~149, timing, 1
instance = comp, \rx_buf_reg[7]~144 , rx_buf_reg[7]~144, timing, 1
instance = comp, \rx_buf_reg[7]~150 , rx_buf_reg[7]~150, timing, 1
instance = comp, \Selector279~22 , Selector279~22, timing, 1
instance = comp, \Selector279~23 , Selector279~23, timing, 1
instance = comp, \Selector279~24 , Selector279~24, timing, 1
instance = comp, \Selector279~25 , Selector279~25, timing, 1
instance = comp, \ctrl_reg[7] , ctrl_reg[7], timing, 1
instance = comp, \Selector279~26 , Selector279~26, timing, 1
instance = comp, \Selector279~40 , Selector279~40, timing, 1
instance = comp, \Selector279~27 , Selector279~27, timing, 1
instance = comp, \Selector279~28 , Selector279~28, timing, 1
instance = comp, \Selector279~29 , Selector279~29, timing, 1
instance = comp, \Selector279~30 , Selector279~30, timing, 1
instance = comp, \Mux20~2 , Mux20~2, timing, 1
instance = comp, \Mux20~0 , Mux20~0, timing, 1
instance = comp, \Mux20~1 , Mux20~1, timing, 1
instance = comp, \Mux20~3 , Mux20~3, timing, 1
instance = comp, \Mux20~4 , Mux20~4, timing, 1
instance = comp, \Selector279~19 , Selector279~19, timing, 1
instance = comp, \Selector279~20 , Selector279~20, timing, 1
instance = comp, \Selector279~13 , Selector279~13, timing, 1
instance = comp, \Selector279~14 , Selector279~14, timing, 1
instance = comp, \ang_frame_daset[7] , ang_frame_daset[7], timing, 1
instance = comp, \Selector279~15 , Selector279~15, timing, 1
instance = comp, \Selector279~16 , Selector279~16, timing, 1
instance = comp, \Selector279~17 , Selector279~17, timing, 1
instance = comp, \Selector279~18 , Selector279~18, timing, 1
instance = comp, \Selector279~21 , Selector279~21, timing, 1
instance = comp, \Selector279~31 , Selector279~31, timing, 1
instance = comp, \Selector279~34 , Selector279~34, timing, 1
instance = comp, \Selector279~35 , Selector279~35, timing, 1
instance = comp, \spi_ctrl_inst|adc_chnl_reg~3 , spi_ctrl_inst|adc_chnl_reg~3, timing, 1
instance = comp, \spi_ctrl_inst|adc_chnl_reg~1 , spi_ctrl_inst|adc_chnl_reg~1, timing, 1
instance = comp, \spi_ctrl_inst|adc_chnl_reg~2 , spi_ctrl_inst|adc_chnl_reg~2, timing, 1
instance = comp, \spi_ctrl_inst|adc_chnl_reg~4 , spi_ctrl_inst|adc_chnl_reg~4, timing, 1
instance = comp, \spi_ctrl_inst|adc_chnl_reg , spi_ctrl_inst|adc_chnl_reg, timing, 1
instance = comp, \cyc_ccsad_ptr~1 , cyc_ccsad_ptr~1, timing, 1
instance = comp, \ccs_ad_chsel1~0 , ccs_ad_chsel1~0, timing, 1
instance = comp, \io_sta[7] , io_sta[7], timing, 1
instance = comp, \Selector279~32 , Selector279~32, timing, 1
instance = comp, \Selector279~33 , Selector279~33, timing, 1
instance = comp, \Selector279~36 , Selector279~36, timing, 1
instance = comp, \Selector279~37 , Selector279~37, timing, 1
instance = comp, \Selector279~6 , Selector279~6, timing, 1
instance = comp, \Selector279~7 , Selector279~7, timing, 1
instance = comp, \Selector279~4 , Selector279~4, timing, 1
instance = comp, \Selector279~5 , Selector279~5, timing, 1
instance = comp, \Selector279~8 , Selector279~8, timing, 1
instance = comp, \Mux8~0 , Mux8~0, timing, 1
instance = comp, \Mux8~2 , Mux8~2, timing, 1
instance = comp, \Selector279~9 , Selector279~9, timing, 1
instance = comp, \Mux8~1 , Mux8~1, timing, 1
instance = comp, \Selector279~10 , Selector279~10, timing, 1
instance = comp, \Selector279~11 , Selector279~11, timing, 1
instance = comp, \Selector279~39 , Selector279~39, timing, 1
instance = comp, \Selector279~12 , Selector279~12, timing, 1
instance = comp, \Selector279~38 , Selector279~38, timing, 1
instance = comp, \rx_buf_reg[7]~22 , rx_buf_reg[7]~22, timing, 1
instance = comp, \rx_buf_reg[7] , rx_buf_reg[7], timing, 1
instance = comp, \rx_buf_reg[7]~en , rx_buf_reg[7]~en, timing, 1
instance = comp, \rx_buf_reg[7]~43 , rx_buf_reg[7]~43, timing, 1
instance = comp, \Selector280~0 , Selector280~0, timing, 1
instance = comp, \Selector280~1 , Selector280~1, timing, 1
instance = comp, \Selector280~2 , Selector280~2, timing, 1
instance = comp, \Selector280~3 , Selector280~3, timing, 1
instance = comp, \rx_buf_reg[8]~23 , rx_buf_reg[8]~23, timing, 1
instance = comp, \iopp_maxerr_count_reg[15] , iopp_maxerr_count_reg[15], timing, 1
instance = comp, \ioppinteg_err_maxcount~9 , ioppinteg_err_maxcount~9, timing, 1
instance = comp, \ioppinteg_err_maxcount[2]~3 , ioppinteg_err_maxcount[2]~3, timing, 1
instance = comp, \ioppinteg_err_maxcount[7] , ioppinteg_err_maxcount[7], timing, 1
instance = comp, \iopp_maxerr_count_reg[14] , iopp_maxerr_count_reg[14], timing, 1
instance = comp, \ioppinteg_err_maxcount~8 , ioppinteg_err_maxcount~8, timing, 1
instance = comp, \ioppinteg_err_maxcount[6] , ioppinteg_err_maxcount[6], timing, 1
instance = comp, \iopp_maxerr_count_reg[13]~feeder , iopp_maxerr_count_reg[13]~feeder, timing, 1
instance = comp, \iopp_maxerr_count_reg[13] , iopp_maxerr_count_reg[13], timing, 1
instance = comp, \ioppinteg_err_maxcount~7 , ioppinteg_err_maxcount~7, timing, 1
instance = comp, \ioppinteg_err_maxcount[5] , ioppinteg_err_maxcount[5], timing, 1
instance = comp, \iopp_maxerr_count_reg[12]~feeder , iopp_maxerr_count_reg[12]~feeder, timing, 1
instance = comp, \iopp_maxerr_count_reg[12] , iopp_maxerr_count_reg[12], timing, 1
instance = comp, \ioppinteg_err_maxcount~6 , ioppinteg_err_maxcount~6, timing, 1
instance = comp, \ioppinteg_err_maxcount[4] , ioppinteg_err_maxcount[4], timing, 1
instance = comp, \iopp_maxerr_count_reg[11] , iopp_maxerr_count_reg[11], timing, 1
instance = comp, \ioppinteg_err_maxcount~5 , ioppinteg_err_maxcount~5, timing, 1
instance = comp, \ioppinteg_err_maxcount[3] , ioppinteg_err_maxcount[3], timing, 1
instance = comp, \iopp_maxerr_count_reg[10] , iopp_maxerr_count_reg[10], timing, 1
instance = comp, \ioppinteg_err_maxcount~4 , ioppinteg_err_maxcount~4, timing, 1
instance = comp, \ioppinteg_err_maxcount[2] , ioppinteg_err_maxcount[2], timing, 1
instance = comp, \iopp_maxerr_count_reg[9] , iopp_maxerr_count_reg[9], timing, 1
instance = comp, \ioppinteg_err_maxcount~2 , ioppinteg_err_maxcount~2, timing, 1
instance = comp, \ioppinteg_err_maxcount[1] , ioppinteg_err_maxcount[1], timing, 1
instance = comp, \LessThan136~1 , LessThan136~1, timing, 1
instance = comp, \LessThan136~3 , LessThan136~3, timing, 1
instance = comp, \LessThan136~5 , LessThan136~5, timing, 1
instance = comp, \LessThan136~7 , LessThan136~7, timing, 1
instance = comp, \LessThan136~9 , LessThan136~9, timing, 1
instance = comp, \LessThan136~11 , LessThan136~11, timing, 1
instance = comp, \LessThan136~13 , LessThan136~13, timing, 1
instance = comp, \LessThan136~14 , LessThan136~14, timing, 1
instance = comp, \ioppinteg_err_maxcount~0 , ioppinteg_err_maxcount~0, timing, 1
instance = comp, \iopp_maxerr_count_reg[8] , iopp_maxerr_count_reg[8], timing, 1
instance = comp, \ioppinteg_err_maxcount~1 , ioppinteg_err_maxcount~1, timing, 1
instance = comp, \ioppinteg_err_maxcount[0] , ioppinteg_err_maxcount[0], timing, 1
instance = comp, \Selector280~11 , Selector280~11, timing, 1
instance = comp, \io_sta[8] , io_sta[8], timing, 1
instance = comp, \Selector280~12 , Selector280~12, timing, 1
instance = comp, \Selector280~8 , Selector280~8, timing, 1
instance = comp, \Selector280~6 , Selector280~6, timing, 1
instance = comp, \Selector280~7 , Selector280~7, timing, 1
instance = comp, \Selector280~9 , Selector280~9, timing, 1
instance = comp, \Selector280~4 , Selector280~4, timing, 1
instance = comp, \Selector280~5 , Selector280~5, timing, 1
instance = comp, \Selector280~10 , Selector280~10, timing, 1
instance = comp, \Selector280~13 , Selector280~13, timing, 1
instance = comp, \Selector280~19 , Selector280~19, timing, 1
instance = comp, \tlpw_cntlim_reg[8] , tlpw_cntlim_reg[8], timing, 1
instance = comp, \Selector280~20 , Selector280~20, timing, 1
instance = comp, \Selector280~21 , Selector280~21, timing, 1
instance = comp, \Selector280~27 , Selector280~27, timing, 1
instance = comp, \Selector280~28 , Selector280~28, timing, 1
instance = comp, \Selector280~29 , Selector280~29, timing, 1
instance = comp, \Selector280~26 , Selector280~26, timing, 1
instance = comp, \Selector280~30 , Selector280~30, timing, 1
instance = comp, \Selector280~31 , Selector280~31, timing, 1
instance = comp, \ang_frame_daset[8] , ang_frame_daset[8], timing, 1
instance = comp, \Selector280~22 , Selector280~22, timing, 1
instance = comp, \Selector280~23 , Selector280~23, timing, 1
instance = comp, \Selector280~24 , Selector280~24, timing, 1
instance = comp, \Selector280~25 , Selector280~25, timing, 1
instance = comp, \Selector280~32 , Selector280~32, timing, 1
instance = comp, \nsamp_reg[8] , nsamp_reg[8], timing, 1
instance = comp, \Selector280~14 , Selector280~14, timing, 1
instance = comp, \Selector280~15 , Selector280~15, timing, 1
instance = comp, \Selector280~16 , Selector280~16, timing, 1
instance = comp, \Selector280~17 , Selector280~17, timing, 1
instance = comp, \Selector280~18 , Selector280~18, timing, 1
instance = comp, \Selector280~33 , Selector280~33, timing, 1
instance = comp, \Selector280~34 , Selector280~34, timing, 1
instance = comp, \Selector280~35 , Selector280~35, timing, 1
instance = comp, \Selector280~36 , Selector280~36, timing, 1
instance = comp, \Selector280~37 , Selector280~37, timing, 1
instance = comp, \rx_buf_reg[8] , rx_buf_reg[8], timing, 1
instance = comp, \rx_buf_reg[8]~en , rx_buf_reg[8]~en, timing, 1
instance = comp, \rx_buf_reg[8]~44 , rx_buf_reg[8]~44, timing, 1
instance = comp, \rx_buf_reg[9]~152 , rx_buf_reg[9]~152, timing, 1
instance = comp, \rx_buf_reg[9]~153 , rx_buf_reg[9]~153, timing, 1
instance = comp, \rx_buf_reg[9]~154 , rx_buf_reg[9]~154, timing, 1
instance = comp, \rx_buf_reg[9]~155 , rx_buf_reg[9]~155, timing, 1
instance = comp, \rx_buf_reg[9]~156 , rx_buf_reg[9]~156, timing, 1
instance = comp, \rx_buf_reg[9]~151 , rx_buf_reg[9]~151, timing, 1
instance = comp, \rx_buf_reg[9]~157 , rx_buf_reg[9]~157, timing, 1
instance = comp, \Selector281~3 , Selector281~3, timing, 1
instance = comp, \Selector281~2 , Selector281~2, timing, 1
instance = comp, \Selector281~4 , Selector281~4, timing, 1
instance = comp, \Selector281~5 , Selector281~5, timing, 1
instance = comp, \Mux6~0 , Mux6~0, timing, 1
instance = comp, \Mux6~1 , Mux6~1, timing, 1
instance = comp, \Selector281~6 , Selector281~6, timing, 1
instance = comp, \Selector281~7 , Selector281~7, timing, 1
instance = comp, \rx_buf_reg[2]~158 , rx_buf_reg[2]~158, timing, 1
instance = comp, \Selector281~8 , Selector281~8, timing, 1
instance = comp, \Selector281~9 , Selector281~9, timing, 1
instance = comp, \Selector281~10 , Selector281~10, timing, 1
instance = comp, \Selector281~11 , Selector281~11, timing, 1
instance = comp, \ioppinteg_err_flag~3 , ioppinteg_err_flag~3, timing, 1
instance = comp, \ioppinteg_err_flag~4 , ioppinteg_err_flag~4, timing, 1
instance = comp, \Selector281~0 , Selector281~0, timing, 1
instance = comp, \ioppinteg_err_flag~2 , ioppinteg_err_flag~2, timing, 1
instance = comp, \ioppinteg_err_flag~5 , ioppinteg_err_flag~5, timing, 1
instance = comp, \Selector281~1 , Selector281~1, timing, 1
instance = comp, \Selector281~12 , Selector281~12, timing, 1
instance = comp, \tlpw_cntlim_reg[9] , tlpw_cntlim_reg[9], timing, 1
instance = comp, \ioppinteg_err_flag~9 , ioppinteg_err_flag~9, timing, 1
instance = comp, \ioppinteg_err_flag~7 , ioppinteg_err_flag~7, timing, 1
instance = comp, \ioppinteg_err_flag~8 , ioppinteg_err_flag~8, timing, 1
instance = comp, \Selector281~13 , Selector281~13, timing, 1
instance = comp, \ioppinteg_err_flag~6 , ioppinteg_err_flag~6, timing, 1
instance = comp, \Selector281~14 , Selector281~14, timing, 1
instance = comp, \ioppinteg_err_flag~19 , ioppinteg_err_flag~19, timing, 1
instance = comp, \ioppinteg_err_flag~22 , ioppinteg_err_flag~22, timing, 1
instance = comp, \ioppinteg_err_flag~21 , ioppinteg_err_flag~21, timing, 1
instance = comp, \ioppinteg_err_flag~20 , ioppinteg_err_flag~20, timing, 1
instance = comp, \Selector281~21 , Selector281~21, timing, 1
instance = comp, \Selector281~22 , Selector281~22, timing, 1
instance = comp, \ioppinteg_err_flag~11 , ioppinteg_err_flag~11, timing, 1
instance = comp, \nsamp_reg[9] , nsamp_reg[9], timing, 1
instance = comp, \ioppinteg_err_flag~12 , ioppinteg_err_flag~12, timing, 1
instance = comp, \Selector281~15 , Selector281~15, timing, 1
instance = comp, \ioppinteg_err_flag~10 , ioppinteg_err_flag~10, timing, 1
instance = comp, \ioppinteg_err_flag~13 , ioppinteg_err_flag~13, timing, 1
instance = comp, \Selector281~16 , Selector281~16, timing, 1
instance = comp, \ioppinteg_err_flag~16 , ioppinteg_err_flag~16, timing, 1
instance = comp, \ioppinteg_err_flag~17 , ioppinteg_err_flag~17, timing, 1
instance = comp, \Mux18~0 , Mux18~0, timing, 1
instance = comp, \Mux18~1 , Mux18~1, timing, 1
instance = comp, \ioppinteg_err_flag~15 , ioppinteg_err_flag~15, timing, 1
instance = comp, \ioppinteg_err_flag~18 , ioppinteg_err_flag~18, timing, 1
instance = comp, \ang_frame_daset[9] , ang_frame_daset[9], timing, 1
instance = comp, \ioppinteg_err_flag~14 , ioppinteg_err_flag~14, timing, 1
instance = comp, \Selector281~17 , Selector281~17, timing, 1
instance = comp, \Selector281~18 , Selector281~18, timing, 1
instance = comp, \Selector281~19 , Selector281~19, timing, 1
instance = comp, \Selector281~20 , Selector281~20, timing, 1
instance = comp, \Selector281~23 , Selector281~23, timing, 1
instance = comp, \Selector281~24 , Selector281~24, timing, 1
instance = comp, \rx_buf_reg[9]~24 , rx_buf_reg[9]~24, timing, 1
instance = comp, \rx_buf_reg[9] , rx_buf_reg[9], timing, 1
instance = comp, \rx_buf_reg[9]~en , rx_buf_reg[9]~en, timing, 1
instance = comp, \rx_buf_reg[9]~45 , rx_buf_reg[9]~45, timing, 1
instance = comp, \Selector282~30 , Selector282~30, timing, 1
instance = comp, \Selector282~31 , Selector282~31, timing, 1
instance = comp, \Selector282~32 , Selector282~32, timing, 1
instance = comp, \Selector282~33 , Selector282~33, timing, 1
instance = comp, \Selector282~21 , Selector282~21, timing, 1
instance = comp, \Selector282~24 , Selector282~24, timing, 1
instance = comp, \Selector282~25 , Selector282~25, timing, 1
instance = comp, \Selector282~26 , Selector282~26, timing, 1
instance = comp, \Selector282~27 , Selector282~27, timing, 1
instance = comp, \Selector282~22 , Selector282~22, timing, 1
instance = comp, \Selector282~23 , Selector282~23, timing, 1
instance = comp, \Selector282~28 , Selector282~28, timing, 1
instance = comp, \Selector282~0 , Selector282~0, timing, 1
instance = comp, \io_sta[10] , io_sta[10], timing, 1
instance = comp, \Selector282~1 , Selector282~1, timing, 1
instance = comp, \Selector282~9 , Selector282~9, timing, 1
instance = comp, \Selector282~10 , Selector282~10, timing, 1
instance = comp, \tlpw_cntlim_reg[10] , tlpw_cntlim_reg[10], timing, 1
instance = comp, \Selector282~11 , Selector282~11, timing, 1
instance = comp, \Selector282~5 , Selector282~5, timing, 1
instance = comp, \Selector282~6 , Selector282~6, timing, 1
instance = comp, \Selector282~7 , Selector282~7, timing, 1
instance = comp, \Selector282~8 , Selector282~8, timing, 1
instance = comp, \Selector282~12 , Selector282~12, timing, 1
instance = comp, \ang_frame_daset[10]~feeder , ang_frame_daset[10]~feeder, timing, 1
instance = comp, \ang_frame_daset[10] , ang_frame_daset[10], timing, 1
instance = comp, \Selector282~2 , Selector282~2, timing, 1
instance = comp, \Selector282~3 , Selector282~3, timing, 1
instance = comp, \Selector282~4 , Selector282~4, timing, 1
instance = comp, \Selector282~13 , Selector282~13, timing, 1
instance = comp, \ctrl_reg[10] , ctrl_reg[10], timing, 1
instance = comp, \nsamp_reg[10] , nsamp_reg[10], timing, 1
instance = comp, \Selector282~14 , Selector282~14, timing, 1
instance = comp, \Selector282~15 , Selector282~15, timing, 1
instance = comp, \Selector282~16 , Selector282~16, timing, 1
instance = comp, \Selector282~17 , Selector282~17, timing, 1
instance = comp, \Selector282~18 , Selector282~18, timing, 1
instance = comp, \Selector282~19 , Selector282~19, timing, 1
instance = comp, \Selector282~20 , Selector282~20, timing, 1
instance = comp, \Selector282~36 , Selector282~36, timing, 1
instance = comp, \Selector282~37 , Selector282~37, timing, 1
instance = comp, \Selector282~29 , Selector282~29, timing, 1
instance = comp, \Selector282~34 , Selector282~34, timing, 1
instance = comp, \Selector282~35 , Selector282~35, timing, 1
instance = comp, \rx_buf_reg[10] , rx_buf_reg[10], timing, 1
instance = comp, \rx_buf_reg[10]~en , rx_buf_reg[10]~en, timing, 1
instance = comp, \rx_buf_reg[10]~46 , rx_buf_reg[10]~46, timing, 1
instance = comp, \rx_buf_reg[11]~160 , rx_buf_reg[11]~160, timing, 1
instance = comp, \rx_buf_reg[11]~161 , rx_buf_reg[11]~161, timing, 1
instance = comp, \rx_buf_reg[11]~162 , rx_buf_reg[11]~162, timing, 1
instance = comp, \rx_buf_reg[11]~163 , rx_buf_reg[11]~163, timing, 1
instance = comp, \rx_buf_reg[11]~164 , rx_buf_reg[11]~164, timing, 1
instance = comp, \rx_buf_reg[11]~159 , rx_buf_reg[11]~159, timing, 1
instance = comp, \rx_buf_reg[11]~165 , rx_buf_reg[11]~165, timing, 1
instance = comp, \Selector283~0 , Selector283~0, timing, 1
instance = comp, \Selector283~3 , Selector283~3, timing, 1
instance = comp, \Selector283~1 , Selector283~1, timing, 1
instance = comp, \Selector283~2 , Selector283~2, timing, 1
instance = comp, \Selector283~4 , Selector283~4, timing, 1
instance = comp, \Selector283~6 , Selector283~6, timing, 1
instance = comp, \Selector283~5 , Selector283~5, timing, 1
instance = comp, \Selector283~7 , Selector283~7, timing, 1
instance = comp, \Selector283~8 , Selector283~8, timing, 1
instance = comp, \Selector283~9 , Selector283~9, timing, 1
instance = comp, \Selector283~10 , Selector283~10, timing, 1
instance = comp, \Mux4~0 , Mux4~0, timing, 1
instance = comp, \Mux4~1 , Mux4~1, timing, 1
instance = comp, \Selector283~11 , Selector283~11, timing, 1
instance = comp, \Selector283~12 , Selector283~12, timing, 1
instance = comp, \Selector283~13 , Selector283~13, timing, 1
instance = comp, \Selector283~14 , Selector283~14, timing, 1
instance = comp, \Selector283~15 , Selector283~15, timing, 1
instance = comp, \Selector280~50 , Selector280~50, timing, 1
instance = comp, \Selector280~53 , Selector280~53, timing, 1
instance = comp, \Selector280~51 , Selector280~51, timing, 1
instance = comp, \Selector280~52 , Selector280~52, timing, 1
instance = comp, \Selector283~24 , Selector283~24, timing, 1
instance = comp, \Selector283~25 , Selector283~25, timing, 1
instance = comp, \nsamp_reg[11] , nsamp_reg[11], timing, 1
instance = comp, \Selector280~40 , Selector280~40, timing, 1
instance = comp, \Selector280~39 , Selector280~39, timing, 1
instance = comp, \Selector283~16 , Selector283~16, timing, 1
instance = comp, \Selector280~41 , Selector280~41, timing, 1
instance = comp, \Selector280~38 , Selector280~38, timing, 1
instance = comp, \Selector283~17 , Selector283~17, timing, 1
instance = comp, \tlpw_cntlim_reg[11] , tlpw_cntlim_reg[11], timing, 1
instance = comp, \Selector280~45 , Selector280~45, timing, 1
instance = comp, \Selector280~42 , Selector280~42, timing, 1
instance = comp, \Selector280~43 , Selector280~43, timing, 1
instance = comp, \Selector280~44 , Selector280~44, timing, 1
instance = comp, \Selector283~18 , Selector283~18, timing, 1
instance = comp, \Selector283~19 , Selector283~19, timing, 1
instance = comp, \ang_frame_daset[11] , ang_frame_daset[11], timing, 1
instance = comp, \Selector280~46 , Selector280~46, timing, 1
instance = comp, \Selector280~47 , Selector280~47, timing, 1
instance = comp, \Selector280~48 , Selector280~48, timing, 1
instance = comp, \Mux16~0 , Mux16~0, timing, 1
instance = comp, \Mux16~1 , Mux16~1, timing, 1
instance = comp, \Selector280~49 , Selector280~49, timing, 1
instance = comp, \Selector283~20 , Selector283~20, timing, 1
instance = comp, \Selector283~21 , Selector283~21, timing, 1
instance = comp, \Selector283~22 , Selector283~22, timing, 1
instance = comp, \Selector283~23 , Selector283~23, timing, 1
instance = comp, \Selector283~26 , Selector283~26, timing, 1
instance = comp, \Selector283~27 , Selector283~27, timing, 1
instance = comp, \rx_buf_reg[11]~25 , rx_buf_reg[11]~25, timing, 1
instance = comp, \rx_buf_reg[11] , rx_buf_reg[11], timing, 1
instance = comp, \rx_buf_reg[11]~en , rx_buf_reg[11]~en, timing, 1
instance = comp, \rx_buf_reg[11]~47 , rx_buf_reg[11]~47, timing, 1
instance = comp, \Selector285~3 , Selector285~3, timing, 1
instance = comp, \Selector285~4 , Selector285~4, timing, 1
instance = comp, \Selector285~5 , Selector285~5, timing, 1
instance = comp, \Selector285~6 , Selector285~6, timing, 1
instance = comp, \Mux3~0 , Mux3~0, timing, 1
instance = comp, \Mux3~1 , Mux3~1, timing, 1
instance = comp, \Selector285~7 , Selector285~7, timing, 1
instance = comp, \Selector285~8 , Selector285~8, timing, 1
instance = comp, \rx_buf_reg[12]~166 , rx_buf_reg[12]~166, timing, 1
instance = comp, \rx_buf_reg[12]~168 , rx_buf_reg[12]~168, timing, 1
instance = comp, \rx_buf_reg[12]~169 , rx_buf_reg[12]~169, timing, 1
instance = comp, \rx_buf_reg[12]~167 , rx_buf_reg[12]~167, timing, 1
instance = comp, \rx_buf_reg[12]~170 , rx_buf_reg[12]~170, timing, 1
instance = comp, \rx_buf_reg[12]~171 , rx_buf_reg[12]~171, timing, 1
instance = comp, \rx_buf_reg[12]~172 , rx_buf_reg[12]~172, timing, 1
instance = comp, \Selector285~9 , Selector285~9, timing, 1
instance = comp, \Selector285~10 , Selector285~10, timing, 1
instance = comp, \WideOr39~0 , WideOr39~0, timing, 1
instance = comp, \io_sta[12] , io_sta[12], timing, 1
instance = comp, \ioppbk_oppmedthd_reg[12]~13 , ioppbk_oppmedthd_reg[12]~13, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[12] , ioppbk_oppmedthd_reg[12], timing, 1
instance = comp, \ioppinteg_err_flag~26 , ioppinteg_err_flag~26, timing, 1
instance = comp, \ioppinteg_err_flag~24 , ioppinteg_err_flag~24, timing, 1
instance = comp, \ioppinteg_err_flag~25 , ioppinteg_err_flag~25, timing, 1
instance = comp, \Selector285~1 , Selector285~1, timing, 1
instance = comp, \ioppbk_oppminthd_reg[12]~13 , ioppbk_oppminthd_reg[12]~13, timing, 1
instance = comp, \ioppbk_oppminthd_reg[12] , ioppbk_oppminthd_reg[12], timing, 1
instance = comp, \ioppinteg_err_flag~23 , ioppinteg_err_flag~23, timing, 1
instance = comp, \Selector285~2 , Selector285~2, timing, 1
instance = comp, \Selector285~11 , Selector285~11, timing, 1
instance = comp, \ioppinteg_err_flag~36 , ioppinteg_err_flag~36, timing, 1
instance = comp, \ioppinteg_err_flag~35 , ioppinteg_err_flag~35, timing, 1
instance = comp, \Selector285~20 , Selector285~20, timing, 1
instance = comp, \Selector285~23 , Selector285~23, timing, 1
instance = comp, \Selector285~24 , Selector285~24, timing, 1
instance = comp, \Selector285~17 , Selector285~17, timing, 1
instance = comp, \periodh_duty_reg[12] , periodh_duty_reg[12], timing, 1
instance = comp, \Selector285~16 , Selector285~16, timing, 1
instance = comp, \Selector285~18 , Selector285~18, timing, 1
instance = comp, \ioppinteg_err_flag~31 , ioppinteg_err_flag~31, timing, 1
instance = comp, \ioppinteg_err_flag~34 , ioppinteg_err_flag~34, timing, 1
instance = comp, \nsamp_reg[12] , nsamp_reg[12], timing, 1
instance = comp, \ioppinteg_err_flag~33 , ioppinteg_err_flag~33, timing, 1
instance = comp, \ioppinteg_err_flag~32 , ioppinteg_err_flag~32, timing, 1
instance = comp, \Selector285~14 , Selector285~14, timing, 1
instance = comp, \Selector285~15 , Selector285~15, timing, 1
instance = comp, \Selector285~19 , Selector285~19, timing, 1
instance = comp, \ioppinteg_err_flag~29 , ioppinteg_err_flag~29, timing, 1
instance = comp, \ioppinteg_err_flag~28 , ioppinteg_err_flag~28, timing, 1
instance = comp, \Selector285~12 , Selector285~12, timing, 1
instance = comp, \tlpw_cntlim_reg[12] , tlpw_cntlim_reg[12], timing, 1
instance = comp, \ioppinteg_err_flag~30 , ioppinteg_err_flag~30, timing, 1
instance = comp, \ioppinteg_err_flag~27 , ioppinteg_err_flag~27, timing, 1
instance = comp, \Selector285~13 , Selector285~13, timing, 1
instance = comp, \Selector285~21 , Selector285~21, timing, 1
instance = comp, \Selector285~22 , Selector285~22, timing, 1
instance = comp, \rx_buf_reg[12]~26 , rx_buf_reg[12]~26, timing, 1
instance = comp, \rx_buf_reg[12] , rx_buf_reg[12], timing, 1
instance = comp, \rx_buf_reg[12]~en , rx_buf_reg[12]~en, timing, 1
instance = comp, \rx_buf_reg[12]~48 , rx_buf_reg[12]~48, timing, 1
instance = comp, \rx_buf_reg[13]~175 , rx_buf_reg[13]~175, timing, 1
instance = comp, \rx_buf_reg[13]~176 , rx_buf_reg[13]~176, timing, 1
instance = comp, \rx_buf_reg[13]~174 , rx_buf_reg[13]~174, timing, 1
instance = comp, \rx_buf_reg[13]~177 , rx_buf_reg[13]~177, timing, 1
instance = comp, \rx_buf_reg[13]~178 , rx_buf_reg[13]~178, timing, 1
instance = comp, \rx_buf_reg[13]~173 , rx_buf_reg[13]~173, timing, 1
instance = comp, \rx_buf_reg[13]~179 , rx_buf_reg[13]~179, timing, 1
instance = comp, \io_sta[13] , io_sta[13], timing, 1
instance = comp, \Selector287~34 , Selector287~34, timing, 1
instance = comp, \Selector287~35 , Selector287~35, timing, 1
instance = comp, \ioppbk_oppminthd_reg[13]~14 , ioppbk_oppminthd_reg[13]~14, timing, 1
instance = comp, \ioppbk_oppminthd_reg[13] , ioppbk_oppminthd_reg[13], timing, 1
instance = comp, \Selector287~36 , Selector287~36, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[13]~14 , ioppbk_oppmedthd_reg[13]~14, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[13] , ioppbk_oppmedthd_reg[13], timing, 1
instance = comp, \Selector287~37 , Selector287~37, timing, 1
instance = comp, \Selector287~38 , Selector287~38, timing, 1
instance = comp, \Selector287~39 , Selector287~39, timing, 1
instance = comp, \Selector287~18 , Selector287~18, timing, 1
instance = comp, \Selector287~43 , Selector287~43, timing, 1
instance = comp, \Selector287~19 , Selector287~19, timing, 1
instance = comp, \Selector287~20 , Selector287~20, timing, 1
instance = comp, \tlpw_cntlim_reg[13] , tlpw_cntlim_reg[13], timing, 1
instance = comp, \Selector287~21 , Selector287~21, timing, 1
instance = comp, \Selector287~44 , Selector287~44, timing, 1
instance = comp, \Selector287~17 , Selector287~17, timing, 1
instance = comp, \Selector287~42 , Selector287~42, timing, 1
instance = comp, \Selector287~22 , Selector287~22, timing, 1
instance = comp, \Selector287~30 , Selector287~30, timing, 1
instance = comp, \Selector287~31 , Selector287~31, timing, 1
instance = comp, \Selector287~23 , Selector287~23, timing, 1
instance = comp, \Selector287~24 , Selector287~24, timing, 1
instance = comp, \periodh_duty_reg[13] , periodh_duty_reg[13], timing, 1
instance = comp, \nsamp_reg[13] , nsamp_reg[13], timing, 1
instance = comp, \Selector287~25 , Selector287~25, timing, 1
instance = comp, \Selector287~26 , Selector287~26, timing, 1
instance = comp, \Selector287~27 , Selector287~27, timing, 1
instance = comp, \Selector287~28 , Selector287~28, timing, 1
instance = comp, \Selector287~29 , Selector287~29, timing, 1
instance = comp, \Selector287~32 , Selector287~32, timing, 1
instance = comp, \Selector287~33 , Selector287~33, timing, 1
instance = comp, \Selector287~14 , Selector287~14, timing, 1
instance = comp, \Mux2~1 , Mux2~1, timing, 1
instance = comp, \Mux2~0 , Mux2~0, timing, 1
instance = comp, \Selector287~8 , Selector287~8, timing, 1
instance = comp, \Selector287~9 , Selector287~9, timing, 1
instance = comp, \Mux2~2 , Mux2~2, timing, 1
instance = comp, \Mux2~3 , Mux2~3, timing, 1
instance = comp, \Selector287~12 , Selector287~12, timing, 1
instance = comp, \Selector287~13 , Selector287~13, timing, 1
instance = comp, \Selector287~15 , Selector287~15, timing, 1
instance = comp, \opp_minadc_reg[0][13] , opp_minadc_reg[0][13], timing, 1
instance = comp, \Selector287~10 , Selector287~10, timing, 1
instance = comp, \opp_maxadc_reg[0][13] , opp_maxadc_reg[0][13], timing, 1
instance = comp, \Selector287~41 , Selector287~41, timing, 1
instance = comp, \Selector287~11 , Selector287~11, timing, 1
instance = comp, \Selector287~16 , Selector287~16, timing, 1
instance = comp, \Selector287~40 , Selector287~40, timing, 1
instance = comp, \rx_buf_reg[13]~27 , rx_buf_reg[13]~27, timing, 1
instance = comp, \rx_buf_reg[13] , rx_buf_reg[13], timing, 1
instance = comp, \rx_buf_reg[13]~en , rx_buf_reg[13]~en, timing, 1
instance = comp, \rx_buf_reg[13]~49 , rx_buf_reg[13]~49, timing, 1
instance = comp, \fsmc_db~33 , fsmc_db~33, timing, 1
instance = comp, \rx_buf_reg[14]~180 , rx_buf_reg[14]~180, timing, 1
instance = comp, \rx_buf_reg[14]~181 , rx_buf_reg[14]~181, timing, 1
instance = comp, \rx_buf_reg[14]~182 , rx_buf_reg[14]~182, timing, 1
instance = comp, \rx_buf_reg[14]~183 , rx_buf_reg[14]~183, timing, 1
instance = comp, \rx_buf_reg[14]~184 , rx_buf_reg[14]~184, timing, 1
instance = comp, \rx_buf_reg[14]~185 , rx_buf_reg[14]~185, timing, 1
instance = comp, \rx_buf_reg[14]~186 , rx_buf_reg[14]~186, timing, 1
instance = comp, \fsmc_data_irq_o~0 , fsmc_data_irq_o~0, timing, 1
instance = comp, \io_sta[14] , io_sta[14], timing, 1
instance = comp, \Selector289~34 , Selector289~34, timing, 1
instance = comp, \Selector289~35 , Selector289~35, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[14]~15 , ioppbk_oppmedthd_reg[14]~15, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[14] , ioppbk_oppmedthd_reg[14], timing, 1
instance = comp, \ioppbk_oppminthd_reg[14]~15 , ioppbk_oppminthd_reg[14]~15, timing, 1
instance = comp, \ioppbk_oppminthd_reg[14] , ioppbk_oppminthd_reg[14], timing, 1
instance = comp, \Selector289~36 , Selector289~36, timing, 1
instance = comp, \Selector289~37 , Selector289~37, timing, 1
instance = comp, \Selector289~38 , Selector289~38, timing, 1
instance = comp, \Selector289~39 , Selector289~39, timing, 1
instance = comp, \Selector289~12 , Selector289~12, timing, 1
instance = comp, \Mux1~0 , Mux1~0, timing, 1
instance = comp, \Mux1~1 , Mux1~1, timing, 1
instance = comp, \Mux1~3 , Mux1~3, timing, 1
instance = comp, \Mux1~2 , Mux1~2, timing, 1
instance = comp, \Selector289~13 , Selector289~13, timing, 1
instance = comp, \Selector289~14 , Selector289~14, timing, 1
instance = comp, \Selector289~41 , Selector289~41, timing, 1
instance = comp, \Selector289~15 , Selector289~15, timing, 1
instance = comp, \opp_minadc_reg[0][14] , opp_minadc_reg[0][14], timing, 1
instance = comp, \Selector289~16 , Selector289~16, timing, 1
instance = comp, \opp_maxadc_reg[0][14] , opp_maxadc_reg[0][14], timing, 1
instance = comp, \Selector289~42 , Selector289~42, timing, 1
instance = comp, \Selector289~17 , Selector289~17, timing, 1
instance = comp, \Selector289~18 , Selector289~18, timing, 1
instance = comp, \Selector289~43 , Selector289~43, timing, 1
instance = comp, \Selector289~20 , Selector289~20, timing, 1
instance = comp, \Selector289~19 , Selector289~19, timing, 1
instance = comp, \Selector289~44 , Selector289~44, timing, 1
instance = comp, \Selector289~21 , Selector289~21, timing, 1
instance = comp, \tlpw_cntlim_reg[14] , tlpw_cntlim_reg[14], timing, 1
instance = comp, \Selector289~22 , Selector289~22, timing, 1
instance = comp, \Selector289~45 , Selector289~45, timing, 1
instance = comp, \Selector289~23 , Selector289~23, timing, 1
instance = comp, \periodh_duty_reg[14] , periodh_duty_reg[14], timing, 1
instance = comp, \nsamp_reg[14] , nsamp_reg[14], timing, 1
instance = comp, \Selector289~26 , Selector289~26, timing, 1
instance = comp, \Selector289~27 , Selector289~27, timing, 1
instance = comp, \ctrl_reg[14] , ctrl_reg[14], timing, 1
instance = comp, \Selector289~28 , Selector289~28, timing, 1
instance = comp, \Selector289~46 , Selector289~46, timing, 1
instance = comp, \Selector289~29 , Selector289~29, timing, 1
instance = comp, \Selector289~24 , Selector289~24, timing, 1
instance = comp, \Selector289~25 , Selector289~25, timing, 1
instance = comp, \Selector289~30 , Selector289~30, timing, 1
instance = comp, \Selector289~31 , Selector289~31, timing, 1
instance = comp, \Selector289~32 , Selector289~32, timing, 1
instance = comp, \Selector289~33 , Selector289~33, timing, 1
instance = comp, \Selector289~40 , Selector289~40, timing, 1
instance = comp, \rx_buf_reg[14]~28 , rx_buf_reg[14]~28, timing, 1
instance = comp, \rx_buf_reg[14] , rx_buf_reg[14], timing, 1
instance = comp, \rx_buf_reg[14]~en , rx_buf_reg[14]~en, timing, 1
instance = comp, \rx_buf_reg[14]~50 , rx_buf_reg[14]~50, timing, 1
instance = comp, \rx_buf_reg[15]~189 , rx_buf_reg[15]~189, timing, 1
instance = comp, \rx_buf_reg[15]~188 , rx_buf_reg[15]~188, timing, 1
instance = comp, \rx_buf_reg[15]~190 , rx_buf_reg[15]~190, timing, 1
instance = comp, \rx_buf_reg[15]~191 , rx_buf_reg[15]~191, timing, 1
instance = comp, \rx_buf_reg[15]~192 , rx_buf_reg[15]~192, timing, 1
instance = comp, \rx_buf_reg[15]~187 , rx_buf_reg[15]~187, timing, 1
instance = comp, \rx_buf_reg[15]~193 , rx_buf_reg[15]~193, timing, 1
instance = comp, \Selector290~24 , Selector290~24, timing, 1
instance = comp, \Selector290~25 , Selector290~25, timing, 1
instance = comp, \Selector290~30 , Selector290~30, timing, 1
instance = comp, \Selector290~31 , Selector290~31, timing, 1
instance = comp, \nsamp_reg[15]~feeder , nsamp_reg[15]~feeder, timing, 1
instance = comp, \nsamp_reg[15] , nsamp_reg[15], timing, 1
instance = comp, \periodh_duty_reg[15] , periodh_duty_reg[15], timing, 1
instance = comp, \Selector290~26 , Selector290~26, timing, 1
instance = comp, \Selector290~27 , Selector290~27, timing, 1
instance = comp, \Selector290~28 , Selector290~28, timing, 1
instance = comp, \Selector290~46 , Selector290~46, timing, 1
instance = comp, \Selector290~29 , Selector290~29, timing, 1
instance = comp, \Selector290~32 , Selector290~32, timing, 1
instance = comp, \Selector290~18 , Selector290~18, timing, 1
instance = comp, \Selector290~43 , Selector290~43, timing, 1
instance = comp, \Selector290~19 , Selector290~19, timing, 1
instance = comp, \Selector290~44 , Selector290~44, timing, 1
instance = comp, \Selector290~20 , Selector290~20, timing, 1
instance = comp, \Selector290~21 , Selector290~21, timing, 1
instance = comp, \tlpw_cntlim_reg[15] , tlpw_cntlim_reg[15], timing, 1
instance = comp, \Selector290~22 , Selector290~22, timing, 1
instance = comp, \Selector290~45 , Selector290~45, timing, 1
instance = comp, \Selector290~23 , Selector290~23, timing, 1
instance = comp, \Selector290~33 , Selector290~33, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[15]~16 , ioppbk_oppmedthd_reg[15]~16, timing, 1
instance = comp, \ioppbk_oppmedthd_reg[15] , ioppbk_oppmedthd_reg[15], timing, 1
instance = comp, \ioppbk_oppminthd_reg[15]~16 , ioppbk_oppminthd_reg[15]~16, timing, 1
instance = comp, \ioppbk_oppminthd_reg[15] , ioppbk_oppminthd_reg[15], timing, 1
instance = comp, \Selector290~34 , Selector290~34, timing, 1
instance = comp, \Selector290~35 , Selector290~35, timing, 1
instance = comp, \Selector290~36 , Selector290~36, timing, 1
instance = comp, \Selector290~37 , Selector290~37, timing, 1
instance = comp, \Selector290~38 , Selector290~38, timing, 1
instance = comp, \Selector290~39 , Selector290~39, timing, 1
instance = comp, \Mux0~0 , Mux0~0, timing, 1
instance = comp, \Mux0~1 , Mux0~1, timing, 1
instance = comp, \Mux0~2 , Mux0~2, timing, 1
instance = comp, \Mux0~3 , Mux0~3, timing, 1
instance = comp, \Selector290~13 , Selector290~13, timing, 1
instance = comp, \Selector290~14 , Selector290~14, timing, 1
instance = comp, \Selector290~41 , Selector290~41, timing, 1
instance = comp, \Selector290~15 , Selector290~15, timing, 1
instance = comp, \Selector290~16 , Selector290~16, timing, 1
instance = comp, \Selector290~42 , Selector290~42, timing, 1
instance = comp, \Selector290~12 , Selector290~12, timing, 1
instance = comp, \Selector290~17 , Selector290~17, timing, 1
instance = comp, \Selector290~40 , Selector290~40, timing, 1
instance = comp, \rx_buf_reg[15]~29 , rx_buf_reg[15]~29, timing, 1
instance = comp, \rx_buf_reg[15] , rx_buf_reg[15], timing, 1
instance = comp, \rx_buf_reg[15]~en , rx_buf_reg[15]~en, timing, 1
instance = comp, \rx_buf_reg[15]~51 , rx_buf_reg[15]~51, timing, 1
instance = comp, \mpwr_en_o~0 , mpwr_en_o~0, timing, 1
instance = comp, \opp_spi_inst1|tx_delay_start , opp_spi_inst1|tx_delay_start, timing, 1
instance = comp, \opp_spi_inst1|nss_reg_flag~0 , opp_spi_inst1|nss_reg_flag~0, timing, 1
instance = comp, \opp_spi_inst1|nss_reg_flag , opp_spi_inst1|nss_reg_flag, timing, 1
instance = comp, \opp_ad_ncs~0 , opp_ad_ncs~0, timing, 1
instance = comp, \ang_spi_inst1|tx_delay_start , ang_spi_inst1|tx_delay_start, timing, 1
instance = comp, \ang_spi_inst1|nss_reg_flag~0 , ang_spi_inst1|nss_reg_flag~0, timing, 1
instance = comp, \ang_spi_inst1|nss_reg_flag , ang_spi_inst1|nss_reg_flag, timing, 1
instance = comp, \ccs1_spi_inst|tx_delay_start , ccs1_spi_inst|tx_delay_start, timing, 1
instance = comp, \ccs1_spi_inst|nss_reg_flag~0 , ccs1_spi_inst|nss_reg_flag~0, timing, 1
instance = comp, \ccs1_spi_inst|nss_reg_flag , ccs1_spi_inst|nss_reg_flag, timing, 1
instance = comp, \concat~0 , concat~0, timing, 1
instance = comp, \concat~1 , concat~1, timing, 1
instance = comp, \ccs2_spi_inst|tx_delay_start , ccs2_spi_inst|tx_delay_start, timing, 1
instance = comp, \ccs2_spi_inst|nss_reg_flag~0 , ccs2_spi_inst|nss_reg_flag~0, timing, 1
instance = comp, \ccs2_spi_inst|nss_reg_flag , ccs2_spi_inst|nss_reg_flag, timing, 1
instance = comp, \concat~2 , concat~2, timing, 1
instance = comp, \concat~3 , concat~3, timing, 1
instance = comp, \Add3~0 , Add3~0, timing, 1
instance = comp, \count_5ms~2 , count_5ms~2, timing, 1
instance = comp, \count_5ms[0] , count_5ms[0], timing, 1
instance = comp, \Add3~2 , Add3~2, timing, 1
instance = comp, \count_5ms[1] , count_5ms[1], timing, 1
instance = comp, \Add3~4 , Add3~4, timing, 1
instance = comp, \count_5ms[2] , count_5ms[2], timing, 1
instance = comp, \Add3~6 , Add3~6, timing, 1
instance = comp, \count_5ms~1 , count_5ms~1, timing, 1
instance = comp, \count_5ms[3] , count_5ms[3], timing, 1
instance = comp, \Equal3~1 , Equal3~1, timing, 1
instance = comp, \Add3~8 , Add3~8, timing, 1
instance = comp, \count_5ms~0 , count_5ms~0, timing, 1
instance = comp, \count_5ms[4] , count_5ms[4], timing, 1
instance = comp, \Add3~10 , Add3~10, timing, 1
instance = comp, \count_5ms[5] , count_5ms[5], timing, 1
instance = comp, \Add3~12 , Add3~12, timing, 1
instance = comp, \count_5ms[6] , count_5ms[6], timing, 1
instance = comp, \Add3~14 , Add3~14, timing, 1
instance = comp, \count_5ms[7] , count_5ms[7], timing, 1
instance = comp, \Equal3~0 , Equal3~0, timing, 1
instance = comp, \clk_5ms~0 , clk_5ms~0, timing, 1
instance = comp, \clk_5ms~clkctrl , clk_5ms~clkctrl, timing, 1
instance = comp, \Add4~0 , Add4~0, timing, 1
instance = comp, \count_2s[0] , count_2s[0], timing, 1
instance = comp, \Add4~2 , Add4~2, timing, 1
instance = comp, \count_2s[1] , count_2s[1], timing, 1
instance = comp, \Add4~4 , Add4~4, timing, 1
instance = comp, \count_2s[2] , count_2s[2], timing, 1
instance = comp, \Add4~6 , Add4~6, timing, 1
instance = comp, \count_2s~2 , count_2s~2, timing, 1
instance = comp, \count_2s[3] , count_2s[3], timing, 1
instance = comp, \Add4~8 , Add4~8, timing, 1
instance = comp, \count_2s[4] , count_2s[4], timing, 1
instance = comp, \Add4~10 , Add4~10, timing, 1
instance = comp, \count_2s[5] , count_2s[5], timing, 1
instance = comp, \Add4~12 , Add4~12, timing, 1
instance = comp, \count_2s~1 , count_2s~1, timing, 1
instance = comp, \count_2s[6] , count_2s[6], timing, 1
instance = comp, \Add4~14 , Add4~14, timing, 1
instance = comp, \count_2s~0 , count_2s~0, timing, 1
instance = comp, \count_2s[7] , count_2s[7], timing, 1
instance = comp, \Equal4~2 , Equal4~2, timing, 1
instance = comp, \Add4~16 , Add4~16, timing, 1
instance = comp, \count_2s[8] , count_2s[8], timing, 1
instance = comp, \Add4~18 , Add4~18, timing, 1
instance = comp, \count_2s[9] , count_2s[9], timing, 1
instance = comp, \Add4~20 , Add4~20, timing, 1
instance = comp, \count_2s[10] , count_2s[10], timing, 1
instance = comp, \Add4~22 , Add4~22, timing, 1
instance = comp, \count_2s[11] , count_2s[11], timing, 1
instance = comp, \Equal4~1 , Equal4~1, timing, 1
instance = comp, \Equal4~3 , Equal4~3, timing, 1
instance = comp, \Add4~24 , Add4~24, timing, 1
instance = comp, \count_2s[12] , count_2s[12], timing, 1
instance = comp, \Add4~26 , Add4~26, timing, 1
instance = comp, \count_2s[13] , count_2s[13], timing, 1
instance = comp, \Add4~28 , Add4~28, timing, 1
instance = comp, \count_2s[14] , count_2s[14], timing, 1
instance = comp, \Add4~30 , Add4~30, timing, 1
instance = comp, \count_2s[15] , count_2s[15], timing, 1
instance = comp, \Equal4~0 , Equal4~0, timing, 1
instance = comp, \Equal4~4 , Equal4~4, timing, 1
instance = comp, \clk_2s~0 , clk_2s~0, timing, 1
instance = comp, \led_out2~0 , led_out2~0, timing, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, timing, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, timing, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, timing, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~8, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~9, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_on_enable_bit:trigger_condition_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_on_enable_bit:trigger_condition_deserialize|dffs[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector_setup_bits|dffs[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector_setup_bits|dffs[7]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector_setup_bits|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector_setup_bits|dffs[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector_setup_bits|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector_setup_bits|dffs[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector_setup_bits|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector_setup_bits|dffs[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector_setup_bits|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector_setup_bits|dffs[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector_setup_bits|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector_setup_bits|dffs[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector_setup_bits|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector_setup_bits|dffs[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector_setup_bits|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector_setup_bits|dffs[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector_setup_bits|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector_setup_bits|dffs[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:2:td|previous~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:2:td|previous~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:2:td|previous , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:2:td|previous, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:2:td|transition_found~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:2:td|transition_found~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:2:td|transition_found~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:2:td|transition_found~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:2:td|transition_found , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:2:td|transition_found, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:3:td|previous~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:3:td|previous~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:3:td|previous , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:3:td|previous, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:3:td|transition_found~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:3:td|transition_found~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:3:td|transition_found~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:3:td|transition_found~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:3:td|transition_found , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:3:td|transition_found, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:0:td|previous~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:0:td|previous~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:0:td|previous , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:0:td|previous, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:0:td|transition_found~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:0:td|transition_found~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:0:td|transition_found , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:0:td|transition_found, timing, 1
instance = comp, \ccs_sw_ctl1|ccs_sw~_wirecell , ccs_sw_ctl1|ccs_sw~_wirecell, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:1:td|previous~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:1:td|previous~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:1:td|previous , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:1:td|previous, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:1:td|transition_found~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:1:td|transition_found~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:1:td|transition_found~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:1:td|transition_found~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:1:td|transition_found , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:1:td|transition_found, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|transition_detected~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|transition_detected~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:6:td|previous~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:6:td|previous~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:6:td|previous , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:6:td|previous, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:6:td|transition_found~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:6:td|transition_found~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:6:td|transition_found~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:6:td|transition_found~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:6:td|transition_found , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:6:td|transition_found, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:5:td|previous~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:5:td|previous~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:5:td|previous , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:5:td|previous, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:5:td|transition_found~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:5:td|transition_found~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:5:td|transition_found~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:5:td|transition_found~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:5:td|transition_found , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:5:td|transition_found, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:4:td|previous~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:4:td|previous~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:4:td|previous , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:4:td|previous, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:4:td|transition_found~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:4:td|transition_found~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:4:td|transition_found , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:4:td|transition_found, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:7:td|previous~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:7:td|previous~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:7:td|previous , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:7:td|previous, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:7:td|transition_found~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:7:td|transition_found~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|td:7:td|transition_found , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:7:td|transition_found, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|transition_detected~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|transition_detected~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_transition:transition_detector|transition_detected~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|transition_detected~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[1]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|storage_enable_delay_reg[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|buffer_enable_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|buffer_enable_out~0, timing, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[0] , auto_signaltap_0|acq_trigger_in_reg[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff, timing, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[6] , auto_signaltap_0|acq_trigger_in_reg[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff, timing, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[7] , auto_signaltap_0|acq_trigger_in_reg[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff, timing, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[5] , auto_signaltap_0|acq_trigger_in_reg[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1, timing, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[3] , auto_signaltap_0|acq_trigger_in_reg[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff, timing, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[1] , auto_signaltap_0|acq_trigger_in_reg[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff, timing, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[4] , auto_signaltap_0|acq_trigger_in_reg[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff, timing, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[2] , auto_signaltap_0|acq_trigger_in_reg[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_trigger_processed, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~11, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~12, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~31 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~31, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~32 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~32, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~13, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~8, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~7, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~6, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~5, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~9, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~10, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:done , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:done, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:base_address[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~17, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:collecting_post_data_var~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:collecting_post_data_var~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:collecting_post_data_var , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:collecting_post_data_var, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~6, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~8, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~10, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~12, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~14, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~16, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[8]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~18, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add1~20, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:next_address[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[10], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[10]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[10], timing, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0]~feeder , auto_signaltap_0|acq_data_in_reg[0]~feeder, timing, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0] , auto_signaltap_0|acq_data_in_reg[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0, timing, 1
instance = comp, \auto_signaltap_0|~GND , auto_signaltap_0|~GND, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10], timing, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[1]~feeder , auto_signaltap_0|acq_data_in_reg[1]~feeder, timing, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[1] , auto_signaltap_0|acq_data_in_reg[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1], timing, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[2]~feeder , auto_signaltap_0|acq_data_in_reg[2]~feeder, timing, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[2] , auto_signaltap_0|acq_data_in_reg[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2], timing, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[3]~feeder , auto_signaltap_0|acq_data_in_reg[3]~feeder, timing, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[3] , auto_signaltap_0|acq_data_in_reg[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0, timing, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[4]~feeder , auto_signaltap_0|acq_data_in_reg[4]~feeder, timing, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[4] , auto_signaltap_0|acq_data_in_reg[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4], timing, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[5]~feeder , auto_signaltap_0|acq_data_in_reg[5]~feeder, timing, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[5] , auto_signaltap_0|acq_data_in_reg[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5], timing, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[6]~feeder , auto_signaltap_0|acq_data_in_reg[6]~feeder, timing, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[6] , auto_signaltap_0|acq_data_in_reg[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6], timing, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[7] , auto_signaltap_0|acq_data_in_reg[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:gap_detect_on:gap_detector|prev_value , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:gap_detect_on:gap_detector|prev_value, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:gap_detect_on:gap_detector|process_0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:gap_detect_on:gap_detector|process_0~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:gap_detect_on:gap_detector|q~reg0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:gap_detect_on:gap_detector|q~reg0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[9]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[5]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[4]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[3]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[1]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[0]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:last_trigger_address_var[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:last_trigger_address_var[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~8, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~5, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~13, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~34 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~34, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[0]~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~13, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[12], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~12, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[11], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~11, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[10], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~10, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~9, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~8, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~7, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~6, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~5, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_1~3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:is_buffer_wrapped , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|storage_qualifier_buffer_manager:segment_shift_var , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\storage_qualifier_buffer_manager:segment_shift_var, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0], timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6, timing, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, timing, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, timing, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, timing, 1
instance = comp, \red_laser_i~input , red_laser_i~input, timing, 1
