

================================================================
== Vitis HLS Report for 'prep_Pipeline_VITIS_LOOP_243_1'
================================================================
* Date:           Mon May  2 01:13:06 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.007 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_243_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    121|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     49|    -|
|Register         |        -|    -|      99|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      99|    170|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln253_fu_78_p2   |         +|   0|  0|  39|          32|           1|
    |icmp_ln243_fu_72_p2  |      icmp|   0|  0|   9|           5|           1|
    |icmp_ln248_fu_92_p2  |      icmp|   0|  0|   9|           5|           5|
    |or_ln250_fu_98_p2    |        or|   0|  0|  32|          32|           1|
    |val_2_fu_104_p3      |    select|   0|  0|  32|           1|          32|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 121|          75|          40|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  13|          3|    1|          3|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_load  |   9|          2|   32|         64|
    |idx_fu_26                  |   9|          2|   32|         64|
    |val_fu_30                  |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  49|         11|   98|        197|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   2|   0|    2|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |idx_fu_26         |  32|   0|   32|          0|
    |idx_load_reg_141  |  32|   0|   32|          0|
    |val_fu_30         |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  99|   0|   99|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_243_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_243_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_243_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_243_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_243_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_243_1|  return value|
|splitBlock_address0  |  out|    6|   ap_memory|                      splitBlock|         array|
|splitBlock_ce0       |  out|    1|   ap_memory|                      splitBlock|         array|
|splitBlock_q0        |   in|    5|   ap_memory|                      splitBlock|         array|
|val_out              |  out|   32|      ap_vld|                         val_out|       pointer|
|val_out_ap_vld       |  out|    1|      ap_vld|                         val_out|       pointer|
+---------------------+-----+-----+------------+--------------------------------+--------------+

