module comparator (
  input [7:0] a,
  input [7:0] b,
  output reg [11:0] result // output is a 12-bit vector
);

always @ (a, b) begin // using the always block
  if (a > b) begin // if statement to compare inputs
    result = a + 8; // assigning result based on input values
  end
  else if (a < b) begin // else if statement for alternate comparison
    result = b - 8;
  end
  else begin // else statement for catch-all case
    result = a * b;
  end
end

endmodule