{"Source Block": ["hdl/library/util_adcfifo/util_adcfifo.v@114:142@HdlStmProcess", "        adc_xfer_enable <= 1'b0;\n      end\n    end\n  end\n\n  always @(posedge adc_clk or posedge adc_rst) begin\n    if (adc_rst == 1'b1) begin\n      adc_wr_int <= 'd0;\n      adc_wdata_int <= 'd0;\n      adc_waddr_int <= 'd0;\n    end else begin\n      if (adc_xfer_init == 1'b1) begin\n        adc_wr_int <= 'd0;\n        adc_wdata_int <= 'd0;\n        adc_waddr_int <= 'd0;\n      end else begin\n        adc_wr_int <= adc_wr & adc_xfer_enable;\n        adc_wdata_int <= adc_wdata;\n        if (adc_wr_int == 1'b1) begin\n          adc_waddr_int <= adc_waddr_int + 1'b1;\n        end\n      end\n    end\n  end\n\n  always @(posedge adc_clk or posedge adc_rst) begin\n    if (adc_rst == 1'b1) begin\n      adc_waddr_rel_t <= 'd0;\n      adc_waddr_rel <= 'd0;\n"], "Clone Blocks": [["hdl/library/util_adcfifo/util_adcfifo.v@97:122", "\n  // write interface\n\n  assign adc_wovf = 1'd0;\n\n  always @(posedge adc_clk or posedge adc_rst) begin\n    if (adc_rst == 1'b1) begin\n      adc_xfer_req_m <= 'd0;\n      adc_xfer_init <= 'd0;\n      adc_xfer_enable <= 'd0;\n    end else begin\n      adc_xfer_req_m <= {adc_xfer_req_m[1:0], dma_xfer_req};\n      adc_xfer_init <= adc_xfer_req_m[1] & ~adc_xfer_req_m[2];\n      if (adc_xfer_init == 1'b1) begin\n        adc_xfer_enable <= 1'b1;\n      end else if ((adc_waddr_int >= ADC_ADDR_LIMIT - 1) ||\n        (adc_xfer_req_m[2] == 1'b0)) begin\n        adc_xfer_enable <= 1'b0;\n      end\n    end\n  end\n\n  always @(posedge adc_clk or posedge adc_rst) begin\n    if (adc_rst == 1'b1) begin\n      adc_wr_int <= 'd0;\n      adc_wdata_int <= 'd0;\n"]], "Diff Content": {"Delete": [[119, "  always @(posedge adc_clk or posedge adc_rst) begin\n"], [120, "    if (adc_rst == 1'b1) begin\n"]], "Add": [[120, "  always @(posedge adc_clk) begin\n"], [120, "    if (adc_rst_s == 1'b1) begin\n"]]}}