{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Full Version " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 13 12:25:22 2008 " "Info: Processing started: Mon Oct 13 12:25:22 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off memoriaROM -c memoriaROM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off memoriaROM -c memoriaROM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "memoriaROM.vhd" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/memoriaROM.vhd" 5 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|ram_block1a0~porta_address_reg0 chipenable clk 4.385 ns memory " "Info: tsu for memory \"altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"chipenable\", clock pin = \"clk\") is 4.385 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.779 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns chipenable 1 PIN PIN_74 8 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_74; Fanout = 8; PIN Node = 'chipenable'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { chipenable } "NODE_NAME" } } { "memoriaROM.vhd" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/memoriaROM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.275 ns) + CELL(0.632 ns) 6.779 ns altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X11_Y1 8 " "Info: 2: + IC(5.275 ns) + CELL(0.632 ns) = 6.779 ns; Loc. = M4K_X11_Y1; Fanout = 8; MEM Node = 'altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.907 ns" { chipenable altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_upv.tdf" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/db/altsyncram_upv.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 22.19 % ) " "Info: Total cell delay = 1.504 ns ( 22.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.275 ns ( 77.81 % ) " "Info: Total interconnect delay = 5.275 ns ( 77.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.779 ns" { chipenable altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.779 ns" { chipenable {} chipenable~combout {} altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 5.275ns } { 0.000ns 0.872ns 0.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_upv.tdf" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/db/altsyncram_upv.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.429 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "memoriaROM.vhd" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/memoriaROM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "memoriaROM.vhd" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/memoriaROM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.661 ns) 2.429 ns altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X11_Y1 8 " "Info: 3: + IC(0.657 ns) + CELL(0.661 ns) = 2.429 ns; Loc. = M4K_X11_Y1; Fanout = 8; MEM Node = 'altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { clk~clkctrl altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_upv.tdf" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/db/altsyncram_upv.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 67.93 % ) " "Info: Total cell delay = 1.650 ns ( 67.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.779 ns ( 32.07 % ) " "Info: Total interconnect delay = 0.779 ns ( 32.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.429 ns" { clk clk~clkctrl altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.429 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.657ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.779 ns" { chipenable altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.779 ns" { chipenable {} chipenable~combout {} altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 5.275ns } { 0.000ns 0.872ns 0.632ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.429 ns" { clk clk~clkctrl altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.429 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.657ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk saida\[5\] altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|ram_block1a0~porta_address_reg0 10.304 ns memory " "Info: tco from clock \"clk\" to destination pin \"saida\[5\]\" through memory \"altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|ram_block1a0~porta_address_reg0\" is 10.304 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.429 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "memoriaROM.vhd" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/memoriaROM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "memoriaROM.vhd" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/memoriaROM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.661 ns) 2.429 ns altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X11_Y1 8 " "Info: 3: + IC(0.657 ns) + CELL(0.661 ns) = 2.429 ns; Loc. = M4K_X11_Y1; Fanout = 8; MEM Node = 'altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { clk~clkctrl altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_upv.tdf" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/db/altsyncram_upv.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 67.93 % ) " "Info: Total cell delay = 1.650 ns ( 67.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.779 ns ( 32.07 % ) " "Info: Total interconnect delay = 0.779 ns ( 32.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.429 ns" { clk clk~clkctrl altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.429 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.657ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_upv.tdf" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/db/altsyncram_upv.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.666 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X11_Y1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y1; Fanout = 8; MEM Node = 'altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_upv.tdf" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/db/altsyncram_upv.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|q_a\[5\] 2 MEM M4K_X11_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X11_Y1; Fanout = 1; MEM Node = 'altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|q_a\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_upv.tdf" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/db/altsyncram_upv.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(2.662 ns) 7.666 ns saida\[5\] 3 PIN PIN_3 0 " "Info: 3: + IC(2.011 ns) + CELL(2.662 ns) = 7.666 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'saida\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.673 ns" { altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|q_a[5] saida[5] } "NODE_NAME" } } { "memoriaROM.vhd" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/memoriaROM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.655 ns ( 73.77 % ) " "Info: Total cell delay = 5.655 ns ( 73.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.011 ns ( 26.23 % ) " "Info: Total interconnect delay = 2.011 ns ( 26.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.666 ns" { altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|q_a[5] saida[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.666 ns" { altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 {} altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|q_a[5] {} saida[5] {} } { 0.000ns 0.000ns 2.011ns } { 0.000ns 2.993ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.429 ns" { clk clk~clkctrl altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.429 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.657ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.666 ns" { altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|q_a[5] saida[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.666 ns" { altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg0 {} altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|q_a[5] {} saida[5] {} } { 0.000ns 0.000ns 2.011ns } { 0.000ns 2.993ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|ram_block1a0~porta_address_reg6 endereco\[6\] clk 0.047 ns memory " "Info: th for memory \"altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|ram_block1a0~porta_address_reg6\" (data pin = \"endereco\[6\]\", clock pin = \"clk\") is 0.047 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.429 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "memoriaROM.vhd" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/memoriaROM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "memoriaROM.vhd" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/memoriaROM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.661 ns) 2.429 ns altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|ram_block1a0~porta_address_reg6 3 MEM M4K_X11_Y1 8 " "Info: 3: + IC(0.657 ns) + CELL(0.661 ns) = 2.429 ns; Loc. = M4K_X11_Y1; Fanout = 8; MEM Node = 'altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { clk~clkctrl altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_upv.tdf" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/db/altsyncram_upv.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 67.93 % ) " "Info: Total cell delay = 1.650 ns ( 67.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.779 ns ( 32.07 % ) " "Info: Total interconnect delay = 0.779 ns ( 32.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.429 ns" { clk clk~clkctrl altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.429 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 0.122ns 0.657ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_upv.tdf" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/db/altsyncram_upv.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.616 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns endereco\[6\] 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'endereco\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { endereco[6] } "NODE_NAME" } } { "memoriaROM.vhd" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/memoriaROM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.142 ns) 2.616 ns altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|ram_block1a0~porta_address_reg6 2 MEM M4K_X11_Y1 8 " "Info: 2: + IC(1.475 ns) + CELL(0.142 ns) = 2.616 ns; Loc. = M4K_X11_Y1; Fanout = 8; MEM Node = 'altsyncram:Mux7_rtl_0\|altsyncram_upv:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { endereco[6] altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_upv.tdf" "" { Text "D:/UNIFEI/Disciplinas1/ELT806/2008/ELT806_inicio_curso_2008/ROM/db/altsyncram_upv.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.141 ns ( 43.62 % ) " "Info: Total cell delay = 1.141 ns ( 43.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.475 ns ( 56.38 % ) " "Info: Total interconnect delay = 1.475 ns ( 56.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { endereco[6] altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { endereco[6] {} endereco[6]~combout {} altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 1.475ns } { 0.000ns 0.999ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.429 ns" { clk clk~clkctrl altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.429 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 0.122ns 0.657ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { endereco[6] altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { endereco[6] {} endereco[6]~combout {} altsyncram:Mux7_rtl_0|altsyncram_upv:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 1.475ns } { 0.000ns 0.999ns 0.142ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 13 12:25:23 2008 " "Info: Processing ended: Mon Oct 13 12:25:23 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
