# Top level design name
TARGET ?= devg_test_alsu_marble
FPGA_APPLICATION ?= devg_test_alsu

include ../devg_marble/Makefile
