#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 19 16:58:18 2019
# Process ID: 4696
# Current directory: C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4336 C:\Users\Jesus Luciano\Desktop\MIPS_CPU\Execution_Unit\Execution_Unit.xpr
# Log file: C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/vivado.log
# Journal file: C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Jesus Luciano/Desktop/Execution_Unit' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 791.891 ; gain = 85.508
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:321]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000004 | IR = 3c011234
T =   60.0 ps | State = LUI    | Next State = WB_imm | PC = 00000004 | IR = 3c011234
T =   70.0 ps | State = WB_imm | Next State = FETCH | PC = 00000004 | IR = 3c011234
T =   80.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 3c011234
T =   90.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000008 | IR = 34215678
T =  100.0 ps | State = ORI    | Next State = WB_imm | PC = 00000008 | IR = 34215678
T =  110.0 ps | State = WB_imm | Next State = FETCH | PC = 00000008 | IR = 34215678
T =  120.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 34215678
T =  130.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000000c | IR = 3c028765
T =  140.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 3c028765
T =  150.0 ps | State = WB_imm | Next State = FETCH | PC = 0000000c | IR = 3c028765
T =  160.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 3c028765
T =  170.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000010 | IR = 34424321
T =  180.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 34424321
T =  190.0 ps | State = WB_imm | Next State = FETCH | PC = 00000010 | IR = 34424321
T =  200.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 34424321
T =  210.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000014 | IR = 3c03abcd
T =  220.0 ps | State = LUI    | Next State = WB_imm | PC = 00000014 | IR = 3c03abcd
T =  230.0 ps | State = WB_imm | Next State = FETCH | PC = 00000014 | IR = 3c03abcd
T =  240.0 ps | State = FETCH  | Next State = DECODE | PC = 00000014 | IR = 3c03abcd
T =  250.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000018 | IR = 3463ef01
T =  260.0 ps | State = ORI    | Next State = WB_imm | PC = 00000018 | IR = 3463ef01
T =  270.0 ps | State = WB_imm | Next State = FETCH | PC = 00000018 | IR = 3463ef01
T =  280.0 ps | State = FETCH  | Next State = DECODE | PC = 00000018 | IR = 3463ef01
T =  290.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000001c | IR = 3c0401fe
T =  300.0 ps | State = LUI    | Next State = WB_imm | PC = 0000001c | IR = 3c0401fe
T =  310.0 ps | State = WB_imm | Next State = FETCH | PC = 0000001c | IR = 3c0401fe
T =  320.0 ps | State = FETCH  | Next State = DECODE | PC = 0000001c | IR = 3c0401fe
T =  330.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000020 | IR = 3484dcba
T =  340.0 ps | State = ORI    | Next State = WB_imm | PC = 00000020 | IR = 3484dcba
T =  350.0 ps | State = WB_imm | Next State = FETCH | PC = 00000020 | IR = 3484dcba
T =  360.0 ps | State = FETCH  | Next State = DECODE | PC = 00000020 | IR = 3484dcba
T =  370.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000024 | IR = 3c055a5a
T =  380.0 ps | State = LUI    | Next State = WB_imm | PC = 00000024 | IR = 3c055a5a
T =  390.0 ps | State = WB_imm | Next State = FETCH | PC = 00000024 | IR = 3c055a5a
T =  400.0 ps | State = FETCH  | Next State = DECODE | PC = 00000024 | IR = 3c055a5a
T =  410.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000028 | IR = 34a55a5a
T =  420.0 ps | State = ORI    | Next State = WB_imm | PC = 00000028 | IR = 34a55a5a
T =  430.0 ps | State = WB_imm | Next State = FETCH | PC = 00000028 | IR = 34a55a5a
T =  440.0 ps | State = FETCH  | Next State = DECODE | PC = 00000028 | IR = 34a55a5a
T =  450.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000002c | IR = 3c06ffff
T =  460.0 ps | State = LUI    | Next State = WB_imm | PC = 0000002c | IR = 3c06ffff
T =  470.0 ps | State = WB_imm | Next State = FETCH | PC = 0000002c | IR = 3c06ffff
T =  480.0 ps | State = FETCH  | Next State = DECODE | PC = 0000002c | IR = 3c06ffff
T =  490.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000030 | IR = 34c6ffff
T =  500.0 ps | State = ORI    | Next State = WB_imm | PC = 00000030 | IR = 34c6ffff
T =  510.0 ps | State = WB_imm | Next State = FETCH | PC = 00000030 | IR = 34c6ffff
T =  520.0 ps | State = FETCH  | Next State = DECODE | PC = 00000030 | IR = 34c6ffff
T =  530.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000034 | IR = 3c07ffff
T =  540.0 ps | State = LUI    | Next State = WB_imm | PC = 00000034 | IR = 3c07ffff
T =  550.0 ps | State = WB_imm | Next State = FETCH | PC = 00000034 | IR = 3c07ffff
T =  560.0 ps | State = FETCH  | Next State = DECODE | PC = 00000034 | IR = 3c07ffff
T =  570.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000038 | IR = 34e7ff00
T =  580.0 ps | State = ORI    | Next State = WB_imm | PC = 00000038 | IR = 34e7ff00
T =  590.0 ps | State = WB_imm | Next State = FETCH | PC = 00000038 | IR = 34e7ff00
T =  600.0 ps | State = FETCH  | Next State = DECODE | PC = 00000038 | IR = 34e7ff00
T =  610.0 ps | State = DECODE | Next State = R-Type | PC = 0000003c | IR = 00c74020
T =  620.0 ps | State = ADD    | Next State = WB_alu | PC = 0000003c | IR = 00c74020
T =  630.0 ps | State = WB_alu | Next State = FETCH | PC = 0000003c | IR = 00c74020
T =  640.0 ps | State = FETCH  | Next State = DECODE | PC = 0000003c | IR = 00c74020
T =  650.0 ps | State = DECODE | Next State = R-Type | PC = 00000040 | IR = 00c84820
T =  660.0 ps | State = ADD    | Next State = WB_alu | PC = 00000040 | IR = 00c84820
T =  670.0 ps | State = WB_alu | Next State = FETCH | PC = 00000040 | IR = 00c84820
T =  680.0 ps | State = FETCH  | Next State = DECODE | PC = 00000040 | IR = 00c84820
T =  690.0 ps | State = DECODE | Next State = R-Type | PC = 00000044 | IR = 00c95020
T =  700.0 ps | State = ADD    | Next State = WB_alu | PC = 00000044 | IR = 00c95020
T =  710.0 ps | State = WB_alu | Next State = FETCH | PC = 00000044 | IR = 00c95020
T =  720.0 ps | State = FETCH  | Next State = DECODE | PC = 00000044 | IR = 00c95020
T =  730.0 ps | State = DECODE | Next State = R-Type | PC = 00000048 | IR = 00ca5820
T =  740.0 ps | State = ADD    | Next State = WB_alu | PC = 00000048 | IR = 00ca5820
T =  750.0 ps | State = WB_alu | Next State = FETCH | PC = 00000048 | IR = 00ca5820
T =  760.0 ps | State = FETCH  | Next State = DECODE | PC = 00000048 | IR = 00ca5820
T =  770.0 ps | State = DECODE | Next State = R-Type | PC = 0000004c | IR = 00cb6020
T =  780.0 ps | State = ADD    | Next State = WB_alu | PC = 0000004c | IR = 00cb6020
T =  790.0 ps | State = WB_alu | Next State = FETCH | PC = 0000004c | IR = 00cb6020
T =  800.0 ps | State = FETCH  | Next State = DECODE | PC = 0000004c | IR = 00cb6020
T =  810.0 ps | State = DECODE | Next State = R-Type | PC = 00000050 | IR = 00cc6820
T =  820.0 ps | State = ADD    | Next State = WB_alu | PC = 00000050 | IR = 00cc6820
T =  830.0 ps | State = WB_alu | Next State = FETCH | PC = 00000050 | IR = 00cc6820
T =  840.0 ps | State = FETCH  | Next State = DECODE | PC = 00000050 | IR = 00cc6820
T =  850.0 ps | State = DECODE | Next State = R-Type | PC = 00000054 | IR = 00cd7020
T =  860.0 ps | State = ADD    | Next State = WB_alu | PC = 00000054 | IR = 00cd7020
T =  870.0 ps | State = WB_alu | Next State = FETCH | PC = 00000054 | IR = 00cd7020
T =  880.0 ps | State = FETCH  | Next State = DECODE | PC = 00000054 | IR = 00cd7020
T =  890.0 ps | State = DECODE | Next State = R-Type | PC = 00000058 | IR = 00ce7820
T =  900.0 ps | State = ADD    | Next State = WB_alu | PC = 00000058 | IR = 00ce7820
T =  910.0 ps | State = WB_alu | Next State = FETCH | PC = 00000058 | IR = 00ce7820
T =  920.0 ps | State = FETCH  | Next State = DECODE | PC = 00000058 | IR = 00ce7820
T =  930.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000005c | IR = 3c071001
T =  940.0 ps | State = LUI    | Next State = WB_imm | PC = 0000005c | IR = 3c071001
T =  950.0 ps | State = WB_imm | Next State = FETCH | PC = 0000005c | IR = 3c071001
T =  960.0 ps | State = FETCH  | Next State = DECODE | PC = 0000005c | IR = 3c071001
T =  970.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000060 | IR = 34e703f0
T =  980.0 ps | State = ORI    | Next State = WB_imm | PC = 00000060 | IR = 34e703f0
T =  990.0 ps | State = WB_imm | Next State = FETCH | PC = 00000060 | IR = 34e703f0
T = 1000.0 ps | State = FETCH  | Next State = DECODE | PC = 00000060 | IR = 34e703f0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 849.309 ; gain = 22.543
run all
T = 1010.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000064 | IR = acef0000
T = 1020.0 ps | State = SW     | Next State = WB_mem | PC = 00000064 | IR = acef0000
T = 1030.0 ps | State = WB_mem | Next State = FETCH | PC = 00000064 | IR = acef0000
T = 1040.0 ps | State = FETCH  | Next State = DECODE | PC = 00000064 | IR = acef0000
T = 1050.0 ps | State = DECODE | Next State = R-Type | PC = 00000068 | IR = 0000000d
BREAK INSTRUCTION FETCHED 1055.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1065.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1075.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1085.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1095.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1105.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1115.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1125.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1135.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1145.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1155.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1165.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1175.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1185.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1195.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1205.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1215.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1225.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1235.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1245.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1255.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1265.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1275.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1285.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1295.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1305.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1315.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1325.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1335.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1345.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1355.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1365.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1375.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1385.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1395.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1405.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1415.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1425.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1435.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1445.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1455.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1465.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1475.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1485.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1495.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1505.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1515.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1525.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1535.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1545.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1555.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1565.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1575.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1585.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1595.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1605.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1615.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1625.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1635.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1645.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1655.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1665.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1675.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1685.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1695.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1705.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1715.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1725.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1735.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1745.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1755.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1765.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1775.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1785.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1795.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1805.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1815.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1825.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1835.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1845.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1855.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1865.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1875.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1885.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1895.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1905.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1915.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1925.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1935.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1945.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1955.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1965.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1975.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1985.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1995.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 2005.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 2015.0 ps
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R[ 0] = 00000000
R[ 1] = xxxxxxxx
R[ 2] = xxxxxxxx
R[ 3] = xxxxxxxx
R[ 4] = xxxxxxxx
R[ 5] = xxxxxxxx
R[ 6] = xxxxxxxx
R[ 7] = xxxxxxxx
R[ 8] = xxxxxxxx
R[ 9] = xxxxxxxx
R[10] = xxxxxxxx
R[11] = xxxxxxxx
R[12] = xxxxxxxx
R[13] = xxxxxxxx
R[14] = xxxxxxxx
R[15] = xxxxxxxx
 
dMem[3f0] = 0xxxxxxxxx
$finish called at time : 2020 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" Line 90
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:336]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000004 | IR = 3c011234
T =   60.0 ps | State = LUI    | Next State = WB_imm | PC = 00000004 | IR = 3c011234
T =   70.0 ps | State = WB_imm | Next State = FETCH | PC = 00000004 | IR = 3c011234
T =   80.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 3c011234
T =   90.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000008 | IR = 34215678
T =  100.0 ps | State = ORI    | Next State = WB_imm | PC = 00000008 | IR = 34215678
T =  110.0 ps | State = WB_imm | Next State = FETCH | PC = 00000008 | IR = 34215678
T =  120.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 34215678
T =  130.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000000c | IR = 3c028765
T =  140.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 3c028765
T =  150.0 ps | State = WB_imm | Next State = FETCH | PC = 0000000c | IR = 3c028765
T =  160.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 3c028765
T =  170.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000010 | IR = 34424321
T =  180.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 34424321
T =  190.0 ps | State = WB_imm | Next State = FETCH | PC = 00000010 | IR = 34424321
T =  200.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 34424321
T =  210.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000014 | IR = 3c03abcd
T =  220.0 ps | State = LUI    | Next State = WB_imm | PC = 00000014 | IR = 3c03abcd
T =  230.0 ps | State = WB_imm | Next State = FETCH | PC = 00000014 | IR = 3c03abcd
T =  240.0 ps | State = FETCH  | Next State = DECODE | PC = 00000014 | IR = 3c03abcd
T =  250.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000018 | IR = 3463ef01
T =  260.0 ps | State = ORI    | Next State = WB_imm | PC = 00000018 | IR = 3463ef01
T =  270.0 ps | State = WB_imm | Next State = FETCH | PC = 00000018 | IR = 3463ef01
T =  280.0 ps | State = FETCH  | Next State = DECODE | PC = 00000018 | IR = 3463ef01
T =  290.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000001c | IR = 3c0401fe
T =  300.0 ps | State = LUI    | Next State = WB_imm | PC = 0000001c | IR = 3c0401fe
T =  310.0 ps | State = WB_imm | Next State = FETCH | PC = 0000001c | IR = 3c0401fe
T =  320.0 ps | State = FETCH  | Next State = DECODE | PC = 0000001c | IR = 3c0401fe
T =  330.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000020 | IR = 3484dcba
T =  340.0 ps | State = ORI    | Next State = WB_imm | PC = 00000020 | IR = 3484dcba
T =  350.0 ps | State = WB_imm | Next State = FETCH | PC = 00000020 | IR = 3484dcba
T =  360.0 ps | State = FETCH  | Next State = DECODE | PC = 00000020 | IR = 3484dcba
T =  370.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000024 | IR = 3c055a5a
T =  380.0 ps | State = LUI    | Next State = WB_imm | PC = 00000024 | IR = 3c055a5a
T =  390.0 ps | State = WB_imm | Next State = FETCH | PC = 00000024 | IR = 3c055a5a
T =  400.0 ps | State = FETCH  | Next State = DECODE | PC = 00000024 | IR = 3c055a5a
T =  410.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000028 | IR = 34a55a5a
T =  420.0 ps | State = ORI    | Next State = WB_imm | PC = 00000028 | IR = 34a55a5a
T =  430.0 ps | State = WB_imm | Next State = FETCH | PC = 00000028 | IR = 34a55a5a
T =  440.0 ps | State = FETCH  | Next State = DECODE | PC = 00000028 | IR = 34a55a5a
T =  450.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000002c | IR = 3c06ffff
T =  460.0 ps | State = LUI    | Next State = WB_imm | PC = 0000002c | IR = 3c06ffff
T =  470.0 ps | State = WB_imm | Next State = FETCH | PC = 0000002c | IR = 3c06ffff
T =  480.0 ps | State = FETCH  | Next State = DECODE | PC = 0000002c | IR = 3c06ffff
T =  490.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000030 | IR = 34c6ffff
T =  500.0 ps | State = ORI    | Next State = WB_imm | PC = 00000030 | IR = 34c6ffff
T =  510.0 ps | State = WB_imm | Next State = FETCH | PC = 00000030 | IR = 34c6ffff
T =  520.0 ps | State = FETCH  | Next State = DECODE | PC = 00000030 | IR = 34c6ffff
T =  530.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000034 | IR = 3c07ffff
T =  540.0 ps | State = LUI    | Next State = WB_imm | PC = 00000034 | IR = 3c07ffff
T =  550.0 ps | State = WB_imm | Next State = FETCH | PC = 00000034 | IR = 3c07ffff
T =  560.0 ps | State = FETCH  | Next State = DECODE | PC = 00000034 | IR = 3c07ffff
T =  570.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000038 | IR = 34e7ff00
T =  580.0 ps | State = ORI    | Next State = WB_imm | PC = 00000038 | IR = 34e7ff00
T =  590.0 ps | State = WB_imm | Next State = FETCH | PC = 00000038 | IR = 34e7ff00
T =  600.0 ps | State = FETCH  | Next State = DECODE | PC = 00000038 | IR = 34e7ff00
T =  610.0 ps | State = DECODE | Next State = R-Type | PC = 0000003c | IR = 00c74020
T =  620.0 ps | State = ADD    | Next State = WB_alu | PC = 0000003c | IR = 00c74020
T =  630.0 ps | State = WB_alu | Next State = FETCH | PC = 0000003c | IR = 00c74020
T =  640.0 ps | State = FETCH  | Next State = DECODE | PC = 0000003c | IR = 00c74020
T =  650.0 ps | State = DECODE | Next State = R-Type | PC = 00000040 | IR = 00c84820
T =  660.0 ps | State = ADD    | Next State = WB_alu | PC = 00000040 | IR = 00c84820
T =  670.0 ps | State = WB_alu | Next State = FETCH | PC = 00000040 | IR = 00c84820
T =  680.0 ps | State = FETCH  | Next State = DECODE | PC = 00000040 | IR = 00c84820
T =  690.0 ps | State = DECODE | Next State = R-Type | PC = 00000044 | IR = 00c95020
T =  700.0 ps | State = ADD    | Next State = WB_alu | PC = 00000044 | IR = 00c95020
T =  710.0 ps | State = WB_alu | Next State = FETCH | PC = 00000044 | IR = 00c95020
T =  720.0 ps | State = FETCH  | Next State = DECODE | PC = 00000044 | IR = 00c95020
T =  730.0 ps | State = DECODE | Next State = R-Type | PC = 00000048 | IR = 00ca5820
T =  740.0 ps | State = ADD    | Next State = WB_alu | PC = 00000048 | IR = 00ca5820
T =  750.0 ps | State = WB_alu | Next State = FETCH | PC = 00000048 | IR = 00ca5820
T =  760.0 ps | State = FETCH  | Next State = DECODE | PC = 00000048 | IR = 00ca5820
T =  770.0 ps | State = DECODE | Next State = R-Type | PC = 0000004c | IR = 00cb6020
T =  780.0 ps | State = ADD    | Next State = WB_alu | PC = 0000004c | IR = 00cb6020
T =  790.0 ps | State = WB_alu | Next State = FETCH | PC = 0000004c | IR = 00cb6020
T =  800.0 ps | State = FETCH  | Next State = DECODE | PC = 0000004c | IR = 00cb6020
T =  810.0 ps | State = DECODE | Next State = R-Type | PC = 00000050 | IR = 00cc6820
T =  820.0 ps | State = ADD    | Next State = WB_alu | PC = 00000050 | IR = 00cc6820
T =  830.0 ps | State = WB_alu | Next State = FETCH | PC = 00000050 | IR = 00cc6820
T =  840.0 ps | State = FETCH  | Next State = DECODE | PC = 00000050 | IR = 00cc6820
T =  850.0 ps | State = DECODE | Next State = R-Type | PC = 00000054 | IR = 00cd7020
T =  860.0 ps | State = ADD    | Next State = WB_alu | PC = 00000054 | IR = 00cd7020
T =  870.0 ps | State = WB_alu | Next State = FETCH | PC = 00000054 | IR = 00cd7020
T =  880.0 ps | State = FETCH  | Next State = DECODE | PC = 00000054 | IR = 00cd7020
T =  890.0 ps | State = DECODE | Next State = R-Type | PC = 00000058 | IR = 00ce7820
T =  900.0 ps | State = ADD    | Next State = WB_alu | PC = 00000058 | IR = 00ce7820
T =  910.0 ps | State = WB_alu | Next State = FETCH | PC = 00000058 | IR = 00ce7820
T =  920.0 ps | State = FETCH  | Next State = DECODE | PC = 00000058 | IR = 00ce7820
T =  930.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000005c | IR = 3c071001
T =  940.0 ps | State = LUI    | Next State = WB_imm | PC = 0000005c | IR = 3c071001
T =  950.0 ps | State = WB_imm | Next State = FETCH | PC = 0000005c | IR = 3c071001
T =  960.0 ps | State = FETCH  | Next State = DECODE | PC = 0000005c | IR = 3c071001
T =  970.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000060 | IR = 34e703f0
T =  980.0 ps | State = ORI    | Next State = WB_imm | PC = 00000060 | IR = 34e703f0
T =  990.0 ps | State = WB_imm | Next State = FETCH | PC = 00000060 | IR = 34e703f0
T = 1000.0 ps | State = FETCH  | Next State = DECODE | PC = 00000060 | IR = 34e703f0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 855.094 ; gain = 0.000
run all
T = 1010.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000064 | IR = acef0000
T = 1020.0 ps | State = SW     | Next State = WB_mem | PC = 00000064 | IR = acef0000
T = 1030.0 ps | State = WB_mem | Next State = FETCH | PC = 00000064 | IR = acef0000
T = 1040.0 ps | State = FETCH  | Next State = DECODE | PC = 00000064 | IR = acef0000
T = 1050.0 ps | State = DECODE | Next State = R-Type | PC = 00000068 | IR = 0000000d
BREAK INSTRUCTION FETCHED 1055.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1065.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1075.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1085.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1095.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1105.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1115.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1125.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1135.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1145.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1155.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1165.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1175.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1185.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1195.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1205.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1215.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1225.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1235.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1245.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1255.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1265.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1275.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1285.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1295.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1305.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1315.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1325.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1335.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1345.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1355.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1365.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1375.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1385.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1395.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1405.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1415.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1425.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1435.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1445.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1455.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1465.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1475.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1485.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1495.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1505.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1515.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1525.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1535.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1545.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1555.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1565.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1575.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1585.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1595.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1605.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1615.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1625.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1635.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1645.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1655.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1665.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1675.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1685.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1695.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1705.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1715.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1725.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1735.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1745.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1755.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1765.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1775.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1785.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1795.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1805.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1815.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1825.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1835.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1845.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1855.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1865.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1875.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1885.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1895.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1905.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1915.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1925.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1935.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1945.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1955.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1965.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1975.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1985.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 1995.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 2005.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
BREAK INSTRUCTION FETCHED 2015.0 ps
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R[ 0] = 00000000
R[ 1] = 12345678
R[ 2] = 87654321
R[ 3] = abcdef01
R[ 4] = 01fedcba
R[ 5] = 5a5a5a5a
R[ 6] = ffffffff
R[ 7] = 100103f0
R[ 8] = fffffeff
R[ 9] = fffffefe
R[10] = fffffefd
R[11] = fffffefc
R[12] = fffffefb
R[13] = fffffefa
R[14] = fffffef9
R[15] = fffffef8
 
dMem[3f0] = 0xfffffef8
$finish called at time : 2020 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" Line 90
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] Memory is not declared [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:350]
ERROR: [VRFC 10-91] Memory is not declared [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:351]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] Memory is not declared [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:350]
ERROR: [VRFC 10-91] Memory is not declared [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v:351]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000004 | IR = 3c011234
T =   60.0 ps | State = LUI    | Next State = WB_imm | PC = 00000004 | IR = 3c011234
T =   70.0 ps | State = WB_imm | Next State = FETCH | PC = 00000004 | IR = 3c011234
T =   80.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 3c011234
T =   90.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000008 | IR = 34215678
T =  100.0 ps | State = ORI    | Next State = WB_imm | PC = 00000008 | IR = 34215678
T =  110.0 ps | State = WB_imm | Next State = FETCH | PC = 00000008 | IR = 34215678
T =  120.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 34215678
T =  130.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000000c | IR = 3c028765
T =  140.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 3c028765
T =  150.0 ps | State = WB_imm | Next State = FETCH | PC = 0000000c | IR = 3c028765
T =  160.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 3c028765
T =  170.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000010 | IR = 34424321
T =  180.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 34424321
T =  190.0 ps | State = WB_imm | Next State = FETCH | PC = 00000010 | IR = 34424321
T =  200.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 34424321
T =  210.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000014 | IR = 3c03abcd
T =  220.0 ps | State = LUI    | Next State = WB_imm | PC = 00000014 | IR = 3c03abcd
T =  230.0 ps | State = WB_imm | Next State = FETCH | PC = 00000014 | IR = 3c03abcd
T =  240.0 ps | State = FETCH  | Next State = DECODE | PC = 00000014 | IR = 3c03abcd
T =  250.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000018 | IR = 3463ef01
T =  260.0 ps | State = ORI    | Next State = WB_imm | PC = 00000018 | IR = 3463ef01
T =  270.0 ps | State = WB_imm | Next State = FETCH | PC = 00000018 | IR = 3463ef01
T =  280.0 ps | State = FETCH  | Next State = DECODE | PC = 00000018 | IR = 3463ef01
T =  290.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000001c | IR = 3c0401fe
T =  300.0 ps | State = LUI    | Next State = WB_imm | PC = 0000001c | IR = 3c0401fe
T =  310.0 ps | State = WB_imm | Next State = FETCH | PC = 0000001c | IR = 3c0401fe
T =  320.0 ps | State = FETCH  | Next State = DECODE | PC = 0000001c | IR = 3c0401fe
T =  330.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000020 | IR = 3484dcba
T =  340.0 ps | State = ORI    | Next State = WB_imm | PC = 00000020 | IR = 3484dcba
T =  350.0 ps | State = WB_imm | Next State = FETCH | PC = 00000020 | IR = 3484dcba
T =  360.0 ps | State = FETCH  | Next State = DECODE | PC = 00000020 | IR = 3484dcba
T =  370.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000024 | IR = 3c055a5a
T =  380.0 ps | State = LUI    | Next State = WB_imm | PC = 00000024 | IR = 3c055a5a
T =  390.0 ps | State = WB_imm | Next State = FETCH | PC = 00000024 | IR = 3c055a5a
T =  400.0 ps | State = FETCH  | Next State = DECODE | PC = 00000024 | IR = 3c055a5a
T =  410.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000028 | IR = 34a55a5a
T =  420.0 ps | State = ORI    | Next State = WB_imm | PC = 00000028 | IR = 34a55a5a
T =  430.0 ps | State = WB_imm | Next State = FETCH | PC = 00000028 | IR = 34a55a5a
T =  440.0 ps | State = FETCH  | Next State = DECODE | PC = 00000028 | IR = 34a55a5a
T =  450.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000002c | IR = 3c06ffff
T =  460.0 ps | State = LUI    | Next State = WB_imm | PC = 0000002c | IR = 3c06ffff
T =  470.0 ps | State = WB_imm | Next State = FETCH | PC = 0000002c | IR = 3c06ffff
T =  480.0 ps | State = FETCH  | Next State = DECODE | PC = 0000002c | IR = 3c06ffff
T =  490.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000030 | IR = 34c6ffff
T =  500.0 ps | State = ORI    | Next State = WB_imm | PC = 00000030 | IR = 34c6ffff
T =  510.0 ps | State = WB_imm | Next State = FETCH | PC = 00000030 | IR = 34c6ffff
T =  520.0 ps | State = FETCH  | Next State = DECODE | PC = 00000030 | IR = 34c6ffff
T =  530.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000034 | IR = 3c07ffff
T =  540.0 ps | State = LUI    | Next State = WB_imm | PC = 00000034 | IR = 3c07ffff
T =  550.0 ps | State = WB_imm | Next State = FETCH | PC = 00000034 | IR = 3c07ffff
T =  560.0 ps | State = FETCH  | Next State = DECODE | PC = 00000034 | IR = 3c07ffff
T =  570.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000038 | IR = 34e7ff00
T =  580.0 ps | State = ORI    | Next State = WB_imm | PC = 00000038 | IR = 34e7ff00
T =  590.0 ps | State = WB_imm | Next State = FETCH | PC = 00000038 | IR = 34e7ff00
T =  600.0 ps | State = FETCH  | Next State = DECODE | PC = 00000038 | IR = 34e7ff00
T =  610.0 ps | State = DECODE | Next State = R-Type | PC = 0000003c | IR = 00c74020
T =  620.0 ps | State = ADD    | Next State = WB_alu | PC = 0000003c | IR = 00c74020
T =  630.0 ps | State = WB_alu | Next State = FETCH | PC = 0000003c | IR = 00c74020
T =  640.0 ps | State = FETCH  | Next State = DECODE | PC = 0000003c | IR = 00c74020
T =  650.0 ps | State = DECODE | Next State = R-Type | PC = 00000040 | IR = 00c84820
T =  660.0 ps | State = ADD    | Next State = WB_alu | PC = 00000040 | IR = 00c84820
T =  670.0 ps | State = WB_alu | Next State = FETCH | PC = 00000040 | IR = 00c84820
T =  680.0 ps | State = FETCH  | Next State = DECODE | PC = 00000040 | IR = 00c84820
T =  690.0 ps | State = DECODE | Next State = R-Type | PC = 00000044 | IR = 00c95020
T =  700.0 ps | State = ADD    | Next State = WB_alu | PC = 00000044 | IR = 00c95020
T =  710.0 ps | State = WB_alu | Next State = FETCH | PC = 00000044 | IR = 00c95020
T =  720.0 ps | State = FETCH  | Next State = DECODE | PC = 00000044 | IR = 00c95020
T =  730.0 ps | State = DECODE | Next State = R-Type | PC = 00000048 | IR = 00ca5820
T =  740.0 ps | State = ADD    | Next State = WB_alu | PC = 00000048 | IR = 00ca5820
T =  750.0 ps | State = WB_alu | Next State = FETCH | PC = 00000048 | IR = 00ca5820
T =  760.0 ps | State = FETCH  | Next State = DECODE | PC = 00000048 | IR = 00ca5820
T =  770.0 ps | State = DECODE | Next State = R-Type | PC = 0000004c | IR = 00cb6020
T =  780.0 ps | State = ADD    | Next State = WB_alu | PC = 0000004c | IR = 00cb6020
T =  790.0 ps | State = WB_alu | Next State = FETCH | PC = 0000004c | IR = 00cb6020
T =  800.0 ps | State = FETCH  | Next State = DECODE | PC = 0000004c | IR = 00cb6020
T =  810.0 ps | State = DECODE | Next State = R-Type | PC = 00000050 | IR = 00cc6820
T =  820.0 ps | State = ADD    | Next State = WB_alu | PC = 00000050 | IR = 00cc6820
T =  830.0 ps | State = WB_alu | Next State = FETCH | PC = 00000050 | IR = 00cc6820
T =  840.0 ps | State = FETCH  | Next State = DECODE | PC = 00000050 | IR = 00cc6820
T =  850.0 ps | State = DECODE | Next State = R-Type | PC = 00000054 | IR = 00cd7020
T =  860.0 ps | State = ADD    | Next State = WB_alu | PC = 00000054 | IR = 00cd7020
T =  870.0 ps | State = WB_alu | Next State = FETCH | PC = 00000054 | IR = 00cd7020
T =  880.0 ps | State = FETCH  | Next State = DECODE | PC = 00000054 | IR = 00cd7020
T =  890.0 ps | State = DECODE | Next State = R-Type | PC = 00000058 | IR = 00ce7820
T =  900.0 ps | State = ADD    | Next State = WB_alu | PC = 00000058 | IR = 00ce7820
T =  910.0 ps | State = WB_alu | Next State = FETCH | PC = 00000058 | IR = 00ce7820
T =  920.0 ps | State = FETCH  | Next State = DECODE | PC = 00000058 | IR = 00ce7820
T =  930.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000005c | IR = 3c071001
T =  940.0 ps | State = LUI    | Next State = WB_imm | PC = 0000005c | IR = 3c071001
T =  950.0 ps | State = WB_imm | Next State = FETCH | PC = 0000005c | IR = 3c071001
T =  960.0 ps | State = FETCH  | Next State = DECODE | PC = 0000005c | IR = 3c071001
T =  970.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000060 | IR = 34e703f0
T =  980.0 ps | State = ORI    | Next State = WB_imm | PC = 00000060 | IR = 34e703f0
T =  990.0 ps | State = WB_imm | Next State = FETCH | PC = 00000060 | IR = 34e703f0
T = 1000.0 ps | State = FETCH  | Next State = DECODE | PC = 00000060 | IR = 34e703f0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 877.289 ; gain = 0.000
run all
T = 1010.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000064 | IR = acef0000
T = 1020.0 ps | State = SW     | Next State = WB_mem | PC = 00000064 | IR = acef0000
T = 1030.0 ps | State = WB_mem | Next State = FETCH | PC = 00000064 | IR = acef0000
T = 1040.0 ps | State = FETCH  | Next State = DECODE | PC = 00000064 | IR = acef0000
T = 1050.0 ps | State = DECODE | Next State = R-Type | PC = 00000068 | IR = 0000000d
BREAK INSTRUCTION FETCHED 1055.0 ps
R e g i s t e r s   A f t e r   B r e a k
 
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R[ 0] = 00000000
R[ 1] = 12345678
R[ 2] = 87654321
R[ 3] = abcdef01
R[ 4] = 01fedcba
R[ 5] = 5a5a5a5a
R[ 6] = ffffffff
R[ 7] = 100103f0
R[ 8] = fffffeff
R[ 9] = fffffefe
R[10] = fffffefd
R[11] = fffffefc
R[12] = fffffefb
R[13] = fffffefa
R[14] = fffffef9
R[15] = fffffef8
 
D a t a   M e m o r y   a f t e r   B r e a k
 
dMem[3f0] = 0xfffffef8
$finish called at time : 1060 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" Line 274
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000004 | IR = 3c011234
T =   60.0 ps | State = LUI    | Next State = WB_imm | PC = 00000004 | IR = 3c011234
T =   70.0 ps | State = WB_imm | Next State = FETCH | PC = 00000004 | IR = 3c011234
T =   80.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 3c011234
T =   90.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000008 | IR = 34215678
T =  100.0 ps | State = ORI    | Next State = WB_imm | PC = 00000008 | IR = 34215678
T =  110.0 ps | State = WB_imm | Next State = FETCH | PC = 00000008 | IR = 34215678
T =  120.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 34215678
T =  130.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000000c | IR = 3c028765
T =  140.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 3c028765
T =  150.0 ps | State = WB_imm | Next State = FETCH | PC = 0000000c | IR = 3c028765
T =  160.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 3c028765
T =  170.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000010 | IR = 34424321
T =  180.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 34424321
T =  190.0 ps | State = WB_imm | Next State = FETCH | PC = 00000010 | IR = 34424321
T =  200.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 34424321
T =  210.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000014 | IR = 3c03abcd
T =  220.0 ps | State = LUI    | Next State = WB_imm | PC = 00000014 | IR = 3c03abcd
T =  230.0 ps | State = WB_imm | Next State = FETCH | PC = 00000014 | IR = 3c03abcd
T =  240.0 ps | State = FETCH  | Next State = DECODE | PC = 00000014 | IR = 3c03abcd
T =  250.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000018 | IR = 3463ef01
T =  260.0 ps | State = ORI    | Next State = WB_imm | PC = 00000018 | IR = 3463ef01
T =  270.0 ps | State = WB_imm | Next State = FETCH | PC = 00000018 | IR = 3463ef01
T =  280.0 ps | State = FETCH  | Next State = DECODE | PC = 00000018 | IR = 3463ef01
T =  290.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000001c | IR = 3c0401fe
T =  300.0 ps | State = LUI    | Next State = WB_imm | PC = 0000001c | IR = 3c0401fe
T =  310.0 ps | State = WB_imm | Next State = FETCH | PC = 0000001c | IR = 3c0401fe
T =  320.0 ps | State = FETCH  | Next State = DECODE | PC = 0000001c | IR = 3c0401fe
T =  330.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000020 | IR = 3484dcba
T =  340.0 ps | State = ORI    | Next State = WB_imm | PC = 00000020 | IR = 3484dcba
T =  350.0 ps | State = WB_imm | Next State = FETCH | PC = 00000020 | IR = 3484dcba
T =  360.0 ps | State = FETCH  | Next State = DECODE | PC = 00000020 | IR = 3484dcba
T =  370.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000024 | IR = 3c055a5a
T =  380.0 ps | State = LUI    | Next State = WB_imm | PC = 00000024 | IR = 3c055a5a
T =  390.0 ps | State = WB_imm | Next State = FETCH | PC = 00000024 | IR = 3c055a5a
T =  400.0 ps | State = FETCH  | Next State = DECODE | PC = 00000024 | IR = 3c055a5a
T =  410.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000028 | IR = 34a55a5a
T =  420.0 ps | State = ORI    | Next State = WB_imm | PC = 00000028 | IR = 34a55a5a
T =  430.0 ps | State = WB_imm | Next State = FETCH | PC = 00000028 | IR = 34a55a5a
T =  440.0 ps | State = FETCH  | Next State = DECODE | PC = 00000028 | IR = 34a55a5a
T =  450.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000002c | IR = 3c06ffff
T =  460.0 ps | State = LUI    | Next State = WB_imm | PC = 0000002c | IR = 3c06ffff
T =  470.0 ps | State = WB_imm | Next State = FETCH | PC = 0000002c | IR = 3c06ffff
T =  480.0 ps | State = FETCH  | Next State = DECODE | PC = 0000002c | IR = 3c06ffff
T =  490.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000030 | IR = 34c6ffff
T =  500.0 ps | State = ORI    | Next State = WB_imm | PC = 00000030 | IR = 34c6ffff
T =  510.0 ps | State = WB_imm | Next State = FETCH | PC = 00000030 | IR = 34c6ffff
T =  520.0 ps | State = FETCH  | Next State = DECODE | PC = 00000030 | IR = 34c6ffff
T =  530.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000034 | IR = 3c07ffff
T =  540.0 ps | State = LUI    | Next State = WB_imm | PC = 00000034 | IR = 3c07ffff
T =  550.0 ps | State = WB_imm | Next State = FETCH | PC = 00000034 | IR = 3c07ffff
T =  560.0 ps | State = FETCH  | Next State = DECODE | PC = 00000034 | IR = 3c07ffff
T =  570.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000038 | IR = 34e7ff00
T =  580.0 ps | State = ORI    | Next State = WB_imm | PC = 00000038 | IR = 34e7ff00
T =  590.0 ps | State = WB_imm | Next State = FETCH | PC = 00000038 | IR = 34e7ff00
T =  600.0 ps | State = FETCH  | Next State = DECODE | PC = 00000038 | IR = 34e7ff00
T =  610.0 ps | State = DECODE | Next State = R-Type | PC = 0000003c | IR = 00c74020
T =  620.0 ps | State = ADD    | Next State = WB_alu | PC = 0000003c | IR = 00c74020
T =  630.0 ps | State = WB_alu | Next State = FETCH | PC = 0000003c | IR = 00c74020
T =  640.0 ps | State = FETCH  | Next State = DECODE | PC = 0000003c | IR = 00c74020
T =  650.0 ps | State = DECODE | Next State = R-Type | PC = 00000040 | IR = 00c84820
T =  660.0 ps | State = ADD    | Next State = WB_alu | PC = 00000040 | IR = 00c84820
T =  670.0 ps | State = WB_alu | Next State = FETCH | PC = 00000040 | IR = 00c84820
T =  680.0 ps | State = FETCH  | Next State = DECODE | PC = 00000040 | IR = 00c84820
T =  690.0 ps | State = DECODE | Next State = R-Type | PC = 00000044 | IR = 00c95020
T =  700.0 ps | State = ADD    | Next State = WB_alu | PC = 00000044 | IR = 00c95020
T =  710.0 ps | State = WB_alu | Next State = FETCH | PC = 00000044 | IR = 00c95020
T =  720.0 ps | State = FETCH  | Next State = DECODE | PC = 00000044 | IR = 00c95020
T =  730.0 ps | State = DECODE | Next State = R-Type | PC = 00000048 | IR = 00ca5820
T =  740.0 ps | State = ADD    | Next State = WB_alu | PC = 00000048 | IR = 00ca5820
T =  750.0 ps | State = WB_alu | Next State = FETCH | PC = 00000048 | IR = 00ca5820
T =  760.0 ps | State = FETCH  | Next State = DECODE | PC = 00000048 | IR = 00ca5820
T =  770.0 ps | State = DECODE | Next State = R-Type | PC = 0000004c | IR = 00cb6020
T =  780.0 ps | State = ADD    | Next State = WB_alu | PC = 0000004c | IR = 00cb6020
T =  790.0 ps | State = WB_alu | Next State = FETCH | PC = 0000004c | IR = 00cb6020
T =  800.0 ps | State = FETCH  | Next State = DECODE | PC = 0000004c | IR = 00cb6020
T =  810.0 ps | State = DECODE | Next State = R-Type | PC = 00000050 | IR = 00cc6820
T =  820.0 ps | State = ADD    | Next State = WB_alu | PC = 00000050 | IR = 00cc6820
T =  830.0 ps | State = WB_alu | Next State = FETCH | PC = 00000050 | IR = 00cc6820
T =  840.0 ps | State = FETCH  | Next State = DECODE | PC = 00000050 | IR = 00cc6820
T =  850.0 ps | State = DECODE | Next State = R-Type | PC = 00000054 | IR = 00cd7020
T =  860.0 ps | State = ADD    | Next State = WB_alu | PC = 00000054 | IR = 00cd7020
T =  870.0 ps | State = WB_alu | Next State = FETCH | PC = 00000054 | IR = 00cd7020
T =  880.0 ps | State = FETCH  | Next State = DECODE | PC = 00000054 | IR = 00cd7020
T =  890.0 ps | State = DECODE | Next State = R-Type | PC = 00000058 | IR = 00ce7820
T =  900.0 ps | State = ADD    | Next State = WB_alu | PC = 00000058 | IR = 00ce7820
T =  910.0 ps | State = WB_alu | Next State = FETCH | PC = 00000058 | IR = 00ce7820
T =  920.0 ps | State = FETCH  | Next State = DECODE | PC = 00000058 | IR = 00ce7820
T =  930.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000005c | IR = 3c071001
T =  940.0 ps | State = LUI    | Next State = WB_imm | PC = 0000005c | IR = 3c071001
T =  950.0 ps | State = WB_imm | Next State = FETCH | PC = 0000005c | IR = 3c071001
T =  960.0 ps | State = FETCH  | Next State = DECODE | PC = 0000005c | IR = 3c071001
T =  970.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000060 | IR = 34e703f0
T =  980.0 ps | State = ORI    | Next State = WB_imm | PC = 00000060 | IR = 34e703f0
T =  990.0 ps | State = WB_imm | Next State = FETCH | PC = 00000060 | IR = 34e703f0
T = 1000.0 ps | State = FETCH  | Next State = DECODE | PC = 00000060 | IR = 34e703f0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 877.289 ; gain = 0.000
run all
T = 1010.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000064 | IR = acef0000
T = 1020.0 ps | State = SW     | Next State = WB_mem | PC = 00000064 | IR = acef0000
T = 1030.0 ps | State = WB_mem | Next State = FETCH | PC = 00000064 | IR = acef0000
T = 1040.0 ps | State = FETCH  | Next State = DECODE | PC = 00000064 | IR = acef0000
T = 1050.0 ps | State = DECODE | Next State = R-Type | PC = 00000068 | IR = 0000000d
BREAK INSTRUCTION FETCHED 1055.0 ps
 
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R[ 0] = 00000000
R[ 1] = 12345678
R[ 2] = 87654321
R[ 3] = abcdef01
R[ 4] = 01fedcba
R[ 5] = 5a5a5a5a
R[ 6] = ffffffff
R[ 7] = 100103f0
R[ 8] = fffffeff
R[ 9] = fffffefe
R[10] = fffffefd
R[11] = fffffefc
R[12] = fffffefb
R[13] = fffffefa
R[14] = fffffef9
R[15] = fffffef8
 
D a t a   M e m o r y   a f t e r   B r e a k
 
dMem[3f0] = 0xfffffef8
$finish called at time : 1060 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" Line 273
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000004 | IR = 3c011234
T =   60.0 ps | State = LUI    | Next State = WB_imm | PC = 00000004 | IR = 3c011234
T =   70.0 ps | State = WB_imm | Next State = FETCH | PC = 00000004 | IR = 3c011234
T =   80.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 3c011234
T =   90.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000008 | IR = 34215678
T =  100.0 ps | State = ORI    | Next State = WB_imm | PC = 00000008 | IR = 34215678
T =  110.0 ps | State = WB_imm | Next State = FETCH | PC = 00000008 | IR = 34215678
T =  120.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 34215678
T =  130.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000000c | IR = 3c028765
T =  140.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 3c028765
T =  150.0 ps | State = WB_imm | Next State = FETCH | PC = 0000000c | IR = 3c028765
T =  160.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 3c028765
T =  170.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000010 | IR = 34424321
T =  180.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 34424321
T =  190.0 ps | State = WB_imm | Next State = FETCH | PC = 00000010 | IR = 34424321
T =  200.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 34424321
T =  210.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000014 | IR = 3c03abcd
T =  220.0 ps | State = LUI    | Next State = WB_imm | PC = 00000014 | IR = 3c03abcd
T =  230.0 ps | State = WB_imm | Next State = FETCH | PC = 00000014 | IR = 3c03abcd
T =  240.0 ps | State = FETCH  | Next State = DECODE | PC = 00000014 | IR = 3c03abcd
T =  250.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000018 | IR = 3463ef01
T =  260.0 ps | State = ORI    | Next State = WB_imm | PC = 00000018 | IR = 3463ef01
T =  270.0 ps | State = WB_imm | Next State = FETCH | PC = 00000018 | IR = 3463ef01
T =  280.0 ps | State = FETCH  | Next State = DECODE | PC = 00000018 | IR = 3463ef01
T =  290.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000001c | IR = 3c0401fe
T =  300.0 ps | State = LUI    | Next State = WB_imm | PC = 0000001c | IR = 3c0401fe
T =  310.0 ps | State = WB_imm | Next State = FETCH | PC = 0000001c | IR = 3c0401fe
T =  320.0 ps | State = FETCH  | Next State = DECODE | PC = 0000001c | IR = 3c0401fe
T =  330.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000020 | IR = 3484dcba
T =  340.0 ps | State = ORI    | Next State = WB_imm | PC = 00000020 | IR = 3484dcba
T =  350.0 ps | State = WB_imm | Next State = FETCH | PC = 00000020 | IR = 3484dcba
T =  360.0 ps | State = FETCH  | Next State = DECODE | PC = 00000020 | IR = 3484dcba
T =  370.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000024 | IR = 3c055a5a
T =  380.0 ps | State = LUI    | Next State = WB_imm | PC = 00000024 | IR = 3c055a5a
T =  390.0 ps | State = WB_imm | Next State = FETCH | PC = 00000024 | IR = 3c055a5a
T =  400.0 ps | State = FETCH  | Next State = DECODE | PC = 00000024 | IR = 3c055a5a
T =  410.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000028 | IR = 34a55a5a
T =  420.0 ps | State = ORI    | Next State = WB_imm | PC = 00000028 | IR = 34a55a5a
T =  430.0 ps | State = WB_imm | Next State = FETCH | PC = 00000028 | IR = 34a55a5a
T =  440.0 ps | State = FETCH  | Next State = DECODE | PC = 00000028 | IR = 34a55a5a
T =  450.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000002c | IR = 3c06ffff
T =  460.0 ps | State = LUI    | Next State = WB_imm | PC = 0000002c | IR = 3c06ffff
T =  470.0 ps | State = WB_imm | Next State = FETCH | PC = 0000002c | IR = 3c06ffff
T =  480.0 ps | State = FETCH  | Next State = DECODE | PC = 0000002c | IR = 3c06ffff
T =  490.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000030 | IR = 34c6ffff
T =  500.0 ps | State = ORI    | Next State = WB_imm | PC = 00000030 | IR = 34c6ffff
T =  510.0 ps | State = WB_imm | Next State = FETCH | PC = 00000030 | IR = 34c6ffff
T =  520.0 ps | State = FETCH  | Next State = DECODE | PC = 00000030 | IR = 34c6ffff
T =  530.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000034 | IR = 3c07ffff
T =  540.0 ps | State = LUI    | Next State = WB_imm | PC = 00000034 | IR = 3c07ffff
T =  550.0 ps | State = WB_imm | Next State = FETCH | PC = 00000034 | IR = 3c07ffff
T =  560.0 ps | State = FETCH  | Next State = DECODE | PC = 00000034 | IR = 3c07ffff
T =  570.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000038 | IR = 34e7ff00
T =  580.0 ps | State = ORI    | Next State = WB_imm | PC = 00000038 | IR = 34e7ff00
T =  590.0 ps | State = WB_imm | Next State = FETCH | PC = 00000038 | IR = 34e7ff00
T =  600.0 ps | State = FETCH  | Next State = DECODE | PC = 00000038 | IR = 34e7ff00
T =  610.0 ps | State = DECODE | Next State = R-Type | PC = 0000003c | IR = 00c74020
T =  620.0 ps | State = ADD    | Next State = WB_alu | PC = 0000003c | IR = 00c74020
T =  630.0 ps | State = WB_alu | Next State = FETCH | PC = 0000003c | IR = 00c74020
T =  640.0 ps | State = FETCH  | Next State = DECODE | PC = 0000003c | IR = 00c74020
T =  650.0 ps | State = DECODE | Next State = R-Type | PC = 00000040 | IR = 00c84820
T =  660.0 ps | State = ADD    | Next State = WB_alu | PC = 00000040 | IR = 00c84820
T =  670.0 ps | State = WB_alu | Next State = FETCH | PC = 00000040 | IR = 00c84820
T =  680.0 ps | State = FETCH  | Next State = DECODE | PC = 00000040 | IR = 00c84820
T =  690.0 ps | State = DECODE | Next State = R-Type | PC = 00000044 | IR = 00c95020
T =  700.0 ps | State = ADD    | Next State = WB_alu | PC = 00000044 | IR = 00c95020
T =  710.0 ps | State = WB_alu | Next State = FETCH | PC = 00000044 | IR = 00c95020
T =  720.0 ps | State = FETCH  | Next State = DECODE | PC = 00000044 | IR = 00c95020
T =  730.0 ps | State = DECODE | Next State = R-Type | PC = 00000048 | IR = 00ca5820
T =  740.0 ps | State = ADD    | Next State = WB_alu | PC = 00000048 | IR = 00ca5820
T =  750.0 ps | State = WB_alu | Next State = FETCH | PC = 00000048 | IR = 00ca5820
T =  760.0 ps | State = FETCH  | Next State = DECODE | PC = 00000048 | IR = 00ca5820
T =  770.0 ps | State = DECODE | Next State = R-Type | PC = 0000004c | IR = 00cb6020
T =  780.0 ps | State = ADD    | Next State = WB_alu | PC = 0000004c | IR = 00cb6020
T =  790.0 ps | State = WB_alu | Next State = FETCH | PC = 0000004c | IR = 00cb6020
T =  800.0 ps | State = FETCH  | Next State = DECODE | PC = 0000004c | IR = 00cb6020
T =  810.0 ps | State = DECODE | Next State = R-Type | PC = 00000050 | IR = 00cc6820
T =  820.0 ps | State = ADD    | Next State = WB_alu | PC = 00000050 | IR = 00cc6820
T =  830.0 ps | State = WB_alu | Next State = FETCH | PC = 00000050 | IR = 00cc6820
T =  840.0 ps | State = FETCH  | Next State = DECODE | PC = 00000050 | IR = 00cc6820
T =  850.0 ps | State = DECODE | Next State = R-Type | PC = 00000054 | IR = 00cd7020
T =  860.0 ps | State = ADD    | Next State = WB_alu | PC = 00000054 | IR = 00cd7020
T =  870.0 ps | State = WB_alu | Next State = FETCH | PC = 00000054 | IR = 00cd7020
T =  880.0 ps | State = FETCH  | Next State = DECODE | PC = 00000054 | IR = 00cd7020
T =  890.0 ps | State = DECODE | Next State = R-Type | PC = 00000058 | IR = 00ce7820
T =  900.0 ps | State = ADD    | Next State = WB_alu | PC = 00000058 | IR = 00ce7820
T =  910.0 ps | State = WB_alu | Next State = FETCH | PC = 00000058 | IR = 00ce7820
T =  920.0 ps | State = FETCH  | Next State = DECODE | PC = 00000058 | IR = 00ce7820
T =  930.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000005c | IR = 3c071001
T =  940.0 ps | State = LUI    | Next State = WB_imm | PC = 0000005c | IR = 3c071001
T =  950.0 ps | State = WB_imm | Next State = FETCH | PC = 0000005c | IR = 3c071001
T =  960.0 ps | State = FETCH  | Next State = DECODE | PC = 0000005c | IR = 3c071001
T =  970.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000060 | IR = 34e703f0
T =  980.0 ps | State = ORI    | Next State = WB_imm | PC = 00000060 | IR = 34e703f0
T =  990.0 ps | State = WB_imm | Next State = FETCH | PC = 00000060 | IR = 34e703f0
T = 1000.0 ps | State = FETCH  | Next State = DECODE | PC = 00000060 | IR = 34e703f0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 877.289 ; gain = 0.000
run all
T = 1010.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000064 | IR = acef0000
T = 1020.0 ps | State = SW     | Next State = WB_mem | PC = 00000064 | IR = acef0000
T = 1030.0 ps | State = WB_mem | Next State = FETCH | PC = 00000064 | IR = acef0000
T = 1040.0 ps | State = FETCH  | Next State = DECODE | PC = 00000064 | IR = acef0000
T = 1050.0 ps | State = DECODE | Next State = R-Type | PC = 00000068 | IR = 0000000d
BREAK INSTRUCTION FETCHED 1055.0 ps
 
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R[ 0] = 00000000
R[ 1] = 12345678
R[ 2] = 87654321
R[ 3] = abcdef01
R[ 4] = 01fedcba
R[ 5] = 5a5a5a5a
R[ 6] = ffffffff
R[ 7] = 100103f0
R[ 8] = fffffeff
R[ 9] = fffffefe
R[10] = fffffefd
R[11] = fffffefc
R[12] = fffffefb
R[13] = fffffefa
R[14] = fffffef9
R[15] = fffffef8
 
D a t a   M e m o r y   a f t e r   B r e a k
 
dMem[3f0] = 0xfffffef8
 
$finish called at time : 1060 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" Line 274
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Execution_Unit_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/dMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr_commented.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim/iMem_Lab6_with_isr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Execution_Unit_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sim_1/new/Execution_Unit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Unit_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execution_Unit_TB_behav xil_defaultlib.Execution_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.Execution_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execution_Unit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Execution_Unit_TB_behav -key {Behavioral:sim_1:Functional:Execution_Unit_TB} -tclbatch {Execution_Unit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Execution_Unit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000004 | IR = 3c011234
T =   60.0 ps | State = LUI    | Next State = WB_imm | PC = 00000004 | IR = 3c011234
T =   70.0 ps | State = WB_imm | Next State = FETCH | PC = 00000004 | IR = 3c011234
T =   80.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 3c011234
T =   90.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000008 | IR = 34215678
T =  100.0 ps | State = ORI    | Next State = WB_imm | PC = 00000008 | IR = 34215678
T =  110.0 ps | State = WB_imm | Next State = FETCH | PC = 00000008 | IR = 34215678
T =  120.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 34215678
T =  130.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000000c | IR = 3c028765
T =  140.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 3c028765
T =  150.0 ps | State = WB_imm | Next State = FETCH | PC = 0000000c | IR = 3c028765
T =  160.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 3c028765
T =  170.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000010 | IR = 34424321
T =  180.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 34424321
T =  190.0 ps | State = WB_imm | Next State = FETCH | PC = 00000010 | IR = 34424321
T =  200.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 34424321
T =  210.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000014 | IR = 3c03abcd
T =  220.0 ps | State = LUI    | Next State = WB_imm | PC = 00000014 | IR = 3c03abcd
T =  230.0 ps | State = WB_imm | Next State = FETCH | PC = 00000014 | IR = 3c03abcd
T =  240.0 ps | State = FETCH  | Next State = DECODE | PC = 00000014 | IR = 3c03abcd
T =  250.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000018 | IR = 3463ef01
T =  260.0 ps | State = ORI    | Next State = WB_imm | PC = 00000018 | IR = 3463ef01
T =  270.0 ps | State = WB_imm | Next State = FETCH | PC = 00000018 | IR = 3463ef01
T =  280.0 ps | State = FETCH  | Next State = DECODE | PC = 00000018 | IR = 3463ef01
T =  290.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000001c | IR = 3c0401fe
T =  300.0 ps | State = LUI    | Next State = WB_imm | PC = 0000001c | IR = 3c0401fe
T =  310.0 ps | State = WB_imm | Next State = FETCH | PC = 0000001c | IR = 3c0401fe
T =  320.0 ps | State = FETCH  | Next State = DECODE | PC = 0000001c | IR = 3c0401fe
T =  330.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000020 | IR = 3484dcba
T =  340.0 ps | State = ORI    | Next State = WB_imm | PC = 00000020 | IR = 3484dcba
T =  350.0 ps | State = WB_imm | Next State = FETCH | PC = 00000020 | IR = 3484dcba
T =  360.0 ps | State = FETCH  | Next State = DECODE | PC = 00000020 | IR = 3484dcba
T =  370.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000024 | IR = 3c055a5a
T =  380.0 ps | State = LUI    | Next State = WB_imm | PC = 00000024 | IR = 3c055a5a
T =  390.0 ps | State = WB_imm | Next State = FETCH | PC = 00000024 | IR = 3c055a5a
T =  400.0 ps | State = FETCH  | Next State = DECODE | PC = 00000024 | IR = 3c055a5a
T =  410.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000028 | IR = 34a55a5a
T =  420.0 ps | State = ORI    | Next State = WB_imm | PC = 00000028 | IR = 34a55a5a
T =  430.0 ps | State = WB_imm | Next State = FETCH | PC = 00000028 | IR = 34a55a5a
T =  440.0 ps | State = FETCH  | Next State = DECODE | PC = 00000028 | IR = 34a55a5a
T =  450.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000002c | IR = 3c06ffff
T =  460.0 ps | State = LUI    | Next State = WB_imm | PC = 0000002c | IR = 3c06ffff
T =  470.0 ps | State = WB_imm | Next State = FETCH | PC = 0000002c | IR = 3c06ffff
T =  480.0 ps | State = FETCH  | Next State = DECODE | PC = 0000002c | IR = 3c06ffff
T =  490.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000030 | IR = 34c6ffff
T =  500.0 ps | State = ORI    | Next State = WB_imm | PC = 00000030 | IR = 34c6ffff
T =  510.0 ps | State = WB_imm | Next State = FETCH | PC = 00000030 | IR = 34c6ffff
T =  520.0 ps | State = FETCH  | Next State = DECODE | PC = 00000030 | IR = 34c6ffff
T =  530.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000034 | IR = 3c07ffff
T =  540.0 ps | State = LUI    | Next State = WB_imm | PC = 00000034 | IR = 3c07ffff
T =  550.0 ps | State = WB_imm | Next State = FETCH | PC = 00000034 | IR = 3c07ffff
T =  560.0 ps | State = FETCH  | Next State = DECODE | PC = 00000034 | IR = 3c07ffff
T =  570.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000038 | IR = 34e7ff00
T =  580.0 ps | State = ORI    | Next State = WB_imm | PC = 00000038 | IR = 34e7ff00
T =  590.0 ps | State = WB_imm | Next State = FETCH | PC = 00000038 | IR = 34e7ff00
T =  600.0 ps | State = FETCH  | Next State = DECODE | PC = 00000038 | IR = 34e7ff00
T =  610.0 ps | State = DECODE | Next State = R-Type | PC = 0000003c | IR = 00c74020
T =  620.0 ps | State = ADD    | Next State = WB_alu | PC = 0000003c | IR = 00c74020
T =  630.0 ps | State = WB_alu | Next State = FETCH | PC = 0000003c | IR = 00c74020
T =  640.0 ps | State = FETCH  | Next State = DECODE | PC = 0000003c | IR = 00c74020
T =  650.0 ps | State = DECODE | Next State = R-Type | PC = 00000040 | IR = 00c84820
T =  660.0 ps | State = ADD    | Next State = WB_alu | PC = 00000040 | IR = 00c84820
T =  670.0 ps | State = WB_alu | Next State = FETCH | PC = 00000040 | IR = 00c84820
T =  680.0 ps | State = FETCH  | Next State = DECODE | PC = 00000040 | IR = 00c84820
T =  690.0 ps | State = DECODE | Next State = R-Type | PC = 00000044 | IR = 00c95020
T =  700.0 ps | State = ADD    | Next State = WB_alu | PC = 00000044 | IR = 00c95020
T =  710.0 ps | State = WB_alu | Next State = FETCH | PC = 00000044 | IR = 00c95020
T =  720.0 ps | State = FETCH  | Next State = DECODE | PC = 00000044 | IR = 00c95020
T =  730.0 ps | State = DECODE | Next State = R-Type | PC = 00000048 | IR = 00ca5820
T =  740.0 ps | State = ADD    | Next State = WB_alu | PC = 00000048 | IR = 00ca5820
T =  750.0 ps | State = WB_alu | Next State = FETCH | PC = 00000048 | IR = 00ca5820
T =  760.0 ps | State = FETCH  | Next State = DECODE | PC = 00000048 | IR = 00ca5820
T =  770.0 ps | State = DECODE | Next State = R-Type | PC = 0000004c | IR = 00cb6020
T =  780.0 ps | State = ADD    | Next State = WB_alu | PC = 0000004c | IR = 00cb6020
T =  790.0 ps | State = WB_alu | Next State = FETCH | PC = 0000004c | IR = 00cb6020
T =  800.0 ps | State = FETCH  | Next State = DECODE | PC = 0000004c | IR = 00cb6020
T =  810.0 ps | State = DECODE | Next State = R-Type | PC = 00000050 | IR = 00cc6820
T =  820.0 ps | State = ADD    | Next State = WB_alu | PC = 00000050 | IR = 00cc6820
T =  830.0 ps | State = WB_alu | Next State = FETCH | PC = 00000050 | IR = 00cc6820
T =  840.0 ps | State = FETCH  | Next State = DECODE | PC = 00000050 | IR = 00cc6820
T =  850.0 ps | State = DECODE | Next State = R-Type | PC = 00000054 | IR = 00cd7020
T =  860.0 ps | State = ADD    | Next State = WB_alu | PC = 00000054 | IR = 00cd7020
T =  870.0 ps | State = WB_alu | Next State = FETCH | PC = 00000054 | IR = 00cd7020
T =  880.0 ps | State = FETCH  | Next State = DECODE | PC = 00000054 | IR = 00cd7020
T =  890.0 ps | State = DECODE | Next State = R-Type | PC = 00000058 | IR = 00ce7820
T =  900.0 ps | State = ADD    | Next State = WB_alu | PC = 00000058 | IR = 00ce7820
T =  910.0 ps | State = WB_alu | Next State = FETCH | PC = 00000058 | IR = 00ce7820
T =  920.0 ps | State = FETCH  | Next State = DECODE | PC = 00000058 | IR = 00ce7820
T =  930.0 ps | State = DECODE | Next State = I/J-Type | PC = 0000005c | IR = 3c071001
T =  940.0 ps | State = LUI    | Next State = WB_imm | PC = 0000005c | IR = 3c071001
T =  950.0 ps | State = WB_imm | Next State = FETCH | PC = 0000005c | IR = 3c071001
T =  960.0 ps | State = FETCH  | Next State = DECODE | PC = 0000005c | IR = 3c071001
T =  970.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000060 | IR = 34e703f0
T =  980.0 ps | State = ORI    | Next State = WB_imm | PC = 00000060 | IR = 34e703f0
T =  990.0 ps | State = WB_imm | Next State = FETCH | PC = 00000060 | IR = 34e703f0
T = 1000.0 ps | State = FETCH  | Next State = DECODE | PC = 00000060 | IR = 34e703f0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Execution_Unit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 877.289 ; gain = 0.000
run all
T = 1010.0 ps | State = DECODE | Next State = I/J-Type | PC = 00000064 | IR = acef0000
T = 1020.0 ps | State = SW     | Next State = WB_mem | PC = 00000064 | IR = acef0000
T = 1030.0 ps | State = WB_mem | Next State = FETCH | PC = 00000064 | IR = acef0000
T = 1040.0 ps | State = FETCH  | Next State = DECODE | PC = 00000064 | IR = acef0000
T = 1050.0 ps | State = DECODE | Next State = R-Type | PC = 00000068 | IR = 0000000d
BREAK INSTRUCTION FETCHED 1055.0 ps
 
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R[ 0] = 00000000
R[ 1] = 12345678
R[ 2] = 87654321
R[ 3] = abcdef01
R[ 4] = 01fedcba
R[ 5] = 5a5a5a5a
R[ 6] = ffffffff
R[ 7] = 100103f0
R[ 8] = fffffeff
R[ 9] = fffffefe
R[10] = fffffefd
R[11] = fffffefc
R[12] = fffffefb
R[13] = fffffefa
R[14] = fffffef9
R[15] = fffffef8
 
D a t a   M e m o r y   a f t e r   B r e a k
 
dMem[3f0] = 0xfffffef8
 
$finish called at time : 1060 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit/Execution_Unit.srcs/sources_1/new/MCU.v" Line 274
close_sim
INFO: [Simtcl 6-16] Simulation closed
