
---------- Begin Simulation Statistics ----------
final_tick                                 8701583500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 168432                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867412                       # Number of bytes of host memory used
host_op_rate                                   168889                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    59.37                       # Real time elapsed on the host
host_tick_rate                              146562133                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      10027169                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008702                       # Number of seconds simulated
sim_ticks                                  8701583500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.930511                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3006997                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3009088                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22710                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3039014                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1692                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2469                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              777                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3053255                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5637                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          232                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7997253                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8031459                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             22149                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2501415                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6537                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          788177                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10019633                       # Number of instructions committed
system.cpu.commit.committedOps               10046800                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     17198689                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.584161                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.328608                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     13904163     80.84%     80.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       792514      4.61%     85.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       210611      1.22%     86.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       400349      2.33%     89.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1858274     10.80%     99.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        17596      0.10%     99.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1870      0.01%     99.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6775      0.04%     99.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         6537      0.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     17198689                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4620                       # Number of function calls committed.
system.cpu.commit.int_insts                   7546090                       # Number of committed integer instructions.
system.cpu.commit.loads                         35385                       # Number of loads committed
system.cpu.commit.membars                         138                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7555307     75.20%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             384      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               94      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              8      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              10      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             72      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35385      0.35%     75.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2455478     24.44%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10046800                       # Class of committed instruction
system.cpu.commit.refs                        2490863                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2101                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      10027169                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.740316                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.740316                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              15128729                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   593                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              2786122                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11366804                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   542857                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1040859                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26972                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1991                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                568947                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3053255                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     31765                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      17048907                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1726                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12228396                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           132                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   55110                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.175442                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             231701                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3014326                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.702653                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           17308364                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.708362                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.549163                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 14275679     82.48%     82.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4396      0.03%     82.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4717      0.03%     82.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5853      0.03%     82.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2972351     17.17%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     4843      0.03%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2195      0.01%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4227      0.02%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    34103      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             17308364                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           94804                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                22807                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2685030                       # Number of branches executed
system.cpu.iew.exec_nop                         20721                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.622053                       # Inst execution rate
system.cpu.iew.exec_refs                      2698670                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2659172                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   83139                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 40016                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                199                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             19389                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2682937                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10977063                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 39498                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             40726                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10825688                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   731                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26972                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   743                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        179728                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2198                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          628                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4631                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       227455                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             37                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1767                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          21040                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  14874301                       # num instructions consuming a value
system.cpu.iew.wb_count                      10705507                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.364742                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5425281                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.615147                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10823911                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13513910                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5490261                       # number of integer regfile writes
system.cpu.ipc                               0.574608                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.574608                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                26      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8155240     75.05%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  386      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    96      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 39      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  80      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                40069      0.37%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2670420     24.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10866418                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        3021                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000278                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     727     24.06%     24.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     24.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     24.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     24.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     24.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     24.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     24.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     24.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     24.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     24.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     24.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     24.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     24.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.03%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.07%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     24.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1285     42.54%     66.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1006     33.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10866769                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           39039288                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10703232                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11882245                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10956143                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10866418                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 199                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          929155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               306                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             25                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       469185                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      17308364                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.627813                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.331414                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13741438     79.39%     79.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              512832      2.96%     82.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              546306      3.16%     85.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              793222      4.58%     90.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1701134      9.83%     99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                6803      0.04%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4284      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1707      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 638      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        17308364                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.624393                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2644                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               5235                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2275                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              3287                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1818                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              807                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                40016                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2682937                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8002331                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    561                       # number of misc regfile writes
system.cpu.numCycles                         17403168                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   84193                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12530631                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     45                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   843348                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    854                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22064388                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11107933                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13851829                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1299877                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               15042037                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26972                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              15037018                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1321163                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13819100                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          16956                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                796                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   4489700                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            196                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2682                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     27964742                       # The number of ROB reads
system.cpu.rob.rob_writes                    21779686                       # The number of ROB writes
system.cpu.timesIdled                            7598                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2222                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     180                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       271927                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        576688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       312945                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           65                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       626981                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             65                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                972                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       271049                       # Transaction distribution
system.membus.trans_dist::CleanEvict              878                       # Transaction distribution
system.membus.trans_dist::ReadExReq            303707                       # Transaction distribution
system.membus.trans_dist::ReadExResp           303706                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           972                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            82                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       881366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 881366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36846528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36846528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            304761                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  304761    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              304761                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1738119500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1591063750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8701583500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             10245                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       573883                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         9914                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1141                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           303709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          303707                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          9978                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          267                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           82                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           82                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        29870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       911145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                941015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1273088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     38835648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40108736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          271993                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17347200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           586029                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000133                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011536                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 585951     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     78      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             586029                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          626237500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         456003996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          14967000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8701583500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 9160                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  114                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9274                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                9160                       # number of overall hits
system.l2.overall_hits::.cpu.data                 114                       # number of overall hits
system.l2.overall_hits::total                    9274                       # number of overall hits
system.l2.demand_misses::.cpu.inst                818                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             303862                       # number of demand (read+write) misses
system.l2.demand_misses::total                 304680                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               818                       # number of overall misses
system.l2.overall_misses::.cpu.data            303862                       # number of overall misses
system.l2.overall_misses::total                304680                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     63971000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  31690923000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31754894000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63971000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  31690923000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31754894000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             9978                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           303976                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               313954                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            9978                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          303976                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              313954                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.081980                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999625                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.970461                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.081980                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999625                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.970461                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78204.156479                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104293.801133                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104223.756072                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78204.156479                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104293.801133                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104223.756072                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              271050                       # number of writebacks
system.l2.writebacks::total                    271050                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        303862                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            304680                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       303862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           304680                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55791000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  28652323000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28708114000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55791000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  28652323000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28708114000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.081980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.970461                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.081980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.970461                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68204.156479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94293.866953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94223.821715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68204.156479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94293.866953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94223.821715                       # average overall mshr miss latency
system.l2.replacements                         271993                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       302833                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           302833                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       302833                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       302833                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         9901                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             9901                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         9901                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         9901                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          303708                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              303708                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  31678170000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31678170000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        303709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            303709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104304.693982                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104304.693982                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       303708                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         303708                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  28641110000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28641110000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94304.759835                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94304.759835                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           9160                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               9160                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63971000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63971000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         9978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           9978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.081980                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.081980                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78204.156479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78204.156479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55791000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55791000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.081980                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.081980                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68204.156479                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68204.156479                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12753000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12753000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.576779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.576779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82811.688312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82811.688312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11213000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11213000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.576779                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.576779                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72811.688312                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72811.688312                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           82                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              82                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           82                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            82                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           82                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           82                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1542500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1542500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18810.975610                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18810.975610                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8701583500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30896.655462                       # Cycle average of tags in use
system.l2.tags.total_refs                      626884                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    304761                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.056969                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.091117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        72.441749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30818.122596                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.940494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.942891                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          348                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3064                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        29356                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5320505                       # Number of tag accesses
system.l2.tags.data_accesses                  5320505                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8701583500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          52352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19447040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19499392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17347136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17347136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          303860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              304678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       271049                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             271049                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6016376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2234885179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2240901555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6016376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6016376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1993560827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1993560827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1993560827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6016376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2234885179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4234462383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    271049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    303861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000316856500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16936                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16937                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              780254                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             254572                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      304679                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     271049                       # Number of write requests accepted
system.mem_ctrls.readBursts                    304679                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   271049                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16913                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10233898000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1523390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15946610500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33589.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.98                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52339.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   282397                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  251856                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                304679                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               271049                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   78144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   90807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   58325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    889.071815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   793.540270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.333259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1283      3.10%      3.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          978      2.36%      5.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1847      4.46%      9.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          938      2.26%     12.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1580      3.81%     15.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          618      1.49%     17.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2078      5.01%     22.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1066      2.57%     25.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31052     74.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41440                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.988900                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.019775                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    247.429875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        16936     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16937                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.053741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16902     99.80%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      0.17%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16936                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19499392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17345152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19499456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17347136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2240.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1993.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2240.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1993.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   15.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8701571500                       # Total gap between requests
system.mem_ctrls.avgGap                      15114.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19447040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17345152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 6016376.214742982760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2234885179.232032775879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1993332822.698305368423                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          818                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       303861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       271049                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22124000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  15924486500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 203201892750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27046.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52407.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    749686.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            148719060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             79038465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1088664360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          708380100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     686552880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2279406060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1421908320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6412669245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        736.954285                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3594938000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    290420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4816225500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            147176820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             78226335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1086736560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          706318200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     686552880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2244070620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1451664480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6400745895                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        735.584034                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3670352000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    290420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4740811500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8701583500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        21303                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            21303                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        21303                       # number of overall hits
system.cpu.icache.overall_hits::total           21303                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        10462                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10462                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        10462                       # number of overall misses
system.cpu.icache.overall_misses::total         10462                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    203292000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    203292000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    203292000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    203292000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        31765                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        31765                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        31765                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        31765                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.329356                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.329356                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.329356                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.329356                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 19431.466259                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19431.466259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 19431.466259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19431.466259                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          480                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         9914                       # number of writebacks
system.cpu.icache.writebacks::total              9914                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          484                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          484                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          484                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          484                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         9978                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9978                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         9978                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9978                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    177883500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    177883500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    177883500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    177883500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.314119                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.314119                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.314119                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.314119                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17827.570655                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17827.570655                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17827.570655                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17827.570655                       # average overall mshr miss latency
system.cpu.icache.replacements                   9914                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        21303                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           21303                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        10462                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10462                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    203292000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    203292000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        31765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        31765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.329356                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.329356                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 19431.466259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19431.466259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          484                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          484                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         9978                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9978                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    177883500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    177883500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.314119                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.314119                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17827.570655                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17827.570655                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8701583500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.981216                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               31281                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9978                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.134997                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.981216                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             73508                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            73508                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8701583500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8701583500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8701583500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8701583500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8701583500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        61913                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            61913                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        62045                       # number of overall hits
system.cpu.dcache.overall_hits::total           62045                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2429604                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2429604                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2429611                       # number of overall misses
system.cpu.dcache.overall_misses::total       2429611                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 208258667783                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 208258667783                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 208258667783                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 208258667783                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2491517                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2491517                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2491656                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2491656                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.975150                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.975150                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.975099                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.975099                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 85717.124183                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85717.124183                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 85716.877221                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85716.877221                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     14485919                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            265863                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.486405                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       302834                       # number of writebacks
system.cpu.dcache.writebacks::total            302834                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2125553                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2125553                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2125553                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2125553                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       304051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       304051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       304058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       304058                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32239829465                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32239829465                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32240355965                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32240355965                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.122034                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.122034                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.122030                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.122030                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 106034.281963                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106034.281963                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 106033.572427                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 106033.572427                       # average overall mshr miss latency
system.cpu.dcache.replacements                 303032                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        35610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           35610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          553                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           553                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29383000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29383000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        36163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        36163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53133.815552                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53133.815552                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          294                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          294                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13736000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13736000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53034.749035                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53034.749035                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26259                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26259                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2428993                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2428993                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 208227446313                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 208227446313                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2455252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2455252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.989305                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.989305                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85725.832192                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85725.832192                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2125259                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2125259                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       303734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       303734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  32224312995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  32224312995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.123708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.123708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 106093.861718                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106093.861718                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          132                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           132                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          139                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          139                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050360                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050360                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       526500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       526500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050360                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050360                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75214.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75214.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1838470                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1838470                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31697.758621                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31697.758621                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1780470                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1780470                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30697.758621                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30697.758621                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       173000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       173000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.012579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.012579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8701583500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.150571                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              366396                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            304056                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.205028                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.150571                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984522                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984522                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          676                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5287962                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5287962                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8701583500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   8701583500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
