

================================================================
== Vitis HLS Report for 'nondf_kernel_cov_x1'
================================================================
* Date:           Fri Sep 16 06:04:19 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.390 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1081625|  1081625|  3.605 ms|  3.605 ms|  1081625|  1081625|     none|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- nondf_kernel_cov_x1_loop_1                                                        |    12416|    12416|       194|          -|          -|      64|        no|
        | + nondf_kernel_cov_x1_loop_2                                                       |      192|      192|         3|          -|          -|      64|        no|
        |- nondf_kernel_cov_x1_loop_3_nondf_kernel_cov_x1_loop_4                             |     4099|     4099|         5|          1|          1|    4096|       yes|
        |- nondf_kernel_cov_x1_loop_5_nondf_kernel_cov_x1_loop_6                             |     4099|     4099|         5|          1|          1|    4096|       yes|
        |- nondf_kernel_cov_x1_loop_7_nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9  |  1048587|  1048587|        16|          4|          4|  262144|       yes|
        |- nondf_kernel_cov_x1_loop_10                                                       |    12416|    12416|       194|          -|          -|      64|        no|
        | + nondf_kernel_cov_x1_loop_11                                                      |      192|      192|         3|          -|          -|      64|        no|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1279|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     72|      882|      498|     -|
|Memory               |       62|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      470|     -|
|Register             |        -|      -|     2487|      256|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       62|     72|     3369|     2503|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        4|      2|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        1|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------+-------------------------+---------+----+-----+-----+-----+
    |            Instance           |          Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+-------------------------+---------+----+-----+-----+-----+
    |mul_128ns_130ns_257_5_1_U1090  |mul_128ns_130ns_257_5_1  |        0|  42|  441|  249|    0|
    |mul_128s_128s_128_5_1_U1089    |mul_128s_128s_128_5_1    |        0|  30|  441|  249|    0|
    +-------------------------------+-------------------------+---------+----+-----+-----+-----+
    |Total                          |                         |        0|  72|  882|  498|    0|
    +-------------------------------+-------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cov_V_U   |nondf_kernel_cov_x1_cov_V   |       29|  0|   0|    0|  4096|  119|     1|       487424|
    |data_V_U  |nondf_kernel_cov_x1_data_V  |       29|  0|   0|    0|  4096|  128|     1|       524288|
    |mean_V_U  |nondf_kernel_cov_x1_mean_V  |        4|  0|   0|    0|    64|  118|     1|         7552|
    +----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                            |       62|  0|   0|    0|  8256|  365|     3|      1019264|
    +----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln101_fu_897_p2      |         +|   0|  0|   14|           7|           1|
    |add_ln102_fu_921_p2      |         +|   0|  0|   14|           7|           1|
    |add_ln208_fu_931_p2      |         +|   0|  0|   19|          12|          12|
    |add_ln215_1_fu_825_p2    |         +|   0|  0|   19|          12|          12|
    |add_ln215_fu_814_p2      |         +|   0|  0|   19|          12|          12|
    |add_ln691_1_fu_873_p2    |         +|   0|  0|  135|         128|         128|
    |add_ln691_2_fu_547_p2    |         +|   0|  0|   19|          12|          12|
    |add_ln691_fu_565_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln692_fu_649_p2      |         +|   0|  0|   19|          12|          12|
    |add_ln73_fu_430_p2       |         +|   0|  0|   14|           7|           1|
    |add_ln74_fu_454_p2       |         +|   0|  0|   14|           7|           1|
    |add_ln75_fu_464_p2       |         +|   0|  0|   19|          12|          12|
    |add_ln79_1_fu_481_p2     |         +|   0|  0|   20|          13|           1|
    |add_ln79_fu_493_p2       |         +|   0|  0|   14|           7|           1|
    |add_ln82_fu_525_p2       |         +|   0|  0|   14|           7|           1|
    |add_ln87_1_fu_585_p2     |         +|   0|  0|   20|          13|           1|
    |add_ln87_fu_597_p2       |         +|   0|  0|   14|           7|           1|
    |add_ln88_fu_629_p2       |         +|   0|  0|   14|           7|           1|
    |add_ln91_1_fu_847_p2     |         +|   0|  0|   26|          19|           1|
    |add_ln91_fu_675_p2       |         +|   0|  0|   14|           7|           1|
    |add_ln92_1_fu_761_p2     |         +|   0|  0|   21|          14|           1|
    |add_ln92_fu_725_p2       |         +|   0|  0|   14|           7|           1|
    |add_ln94_fu_801_p2       |         +|   0|  0|   19|          12|          12|
    |add_ln95_fu_836_p2       |         +|   0|  0|   14|           7|           1|
    |add_ln98_fu_795_p2       |         +|   0|  0|   19|          12|          12|
    |sub_ln692_fu_663_p2      |         -|   0|  0|  135|         128|         128|
    |and_ln91_fu_719_p2       |       and|   0|  0|    2|           1|           1|
    |icmp_ln101_fu_915_p2     |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln102_fu_941_p2     |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln73_fu_448_p2      |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln74_fu_475_p2      |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln79_fu_487_p2      |      icmp|   0|  0|   12|          13|          14|
    |icmp_ln82_1_fu_531_p2    |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln82_fu_499_p2      |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln87_fu_591_p2      |      icmp|   0|  0|   12|          13|          14|
    |icmp_ln88_fu_603_p2      |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln91_fu_669_p2      |      icmp|   0|  0|   14|          19|          20|
    |icmp_ln92_fu_681_p2      |      icmp|   0|  0|   12|          14|          13|
    |icmp_ln95_1_fu_841_p2    |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln95_fu_713_p2      |      icmp|   0|  0|   11|           7|           8|
    |or_ln92_fu_731_p2        |        or|   0|  0|    2|           1|           1|
    |select_ln79_1_fu_558_p3  |    select|   0|  0|  123|           1|           1|
    |select_ln79_2_fu_513_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln79_fu_505_p3    |    select|   0|  0|    7|           1|           1|
    |select_ln87_1_fu_617_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln87_fu_609_p3    |    select|   0|  0|    7|           1|           1|
    |select_ln91_1_fu_695_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln91_fu_687_p3    |    select|   0|  0|    7|           1|           1|
    |select_ln92_1_fu_858_p3  |    select|   0|  0|  123|           1|           1|
    |select_ln92_2_fu_745_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln92_3_fu_767_p3  |    select|   0|  0|   14|           1|           1|
    |select_ln92_fu_737_p3    |    select|   0|  0|    7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|    2|           2|           1|
    |xor_ln91_fu_707_p2       |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1279|         759|         675|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |add_i3113_reg_291                          |   9|          2|  128|        256|
    |ap_NS_fsm                                  |  91|         19|    1|         19|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4                    |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2                    |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3                    |  14|          3|    1|          3|
    |ap_phi_mux_add_i3113_phi_fu_295_p4         |   9|          2|  128|        256|
    |ap_phi_mux_conv3_i2112_phi_fu_396_p4       |   9|          2|  128|        256|
    |ap_phi_mux_i_1_phi_fu_318_p4               |   9|          2|    7|         14|
    |ap_phi_mux_i_2_phi_fu_284_p4               |   9|          2|    7|         14|
    |ap_phi_mux_i_3_phi_fu_352_p4               |   9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten21_phi_fu_363_p4  |   9|          2|   14|         28|
    |ap_phi_mux_indvar_flatten36_phi_fu_340_p4  |   9|          2|   19|         38|
    |ap_phi_mux_j_3_phi_fu_374_p4               |   9|          2|    7|         14|
    |ap_phi_mux_j_phi_fu_273_p4                 |   9|          2|    7|         14|
    |ap_phi_mux_k_phi_fu_385_p4                 |   9|          2|    7|         14|
    |conv3_i2112_reg_392                        |   9|          2|  128|        256|
    |cov_V_address1                             |  14|          3|   12|         36|
    |data_V_address0                            |  20|          4|   12|         48|
    |data_V_address1                            |  20|          4|   12|         48|
    |data_V_d1                                  |  14|          3|  128|        384|
    |i_1_reg_314                                |   9|          2|    7|         14|
    |i_2_reg_280                                |   9|          2|    7|         14|
    |i_3_reg_348                                |   9|          2|    7|         14|
    |i_4_reg_403                                |   9|          2|    7|         14|
    |i_reg_236                                  |   9|          2|    7|         14|
    |indvar_flatten21_reg_359                   |   9|          2|   14|         28|
    |indvar_flatten36_reg_336                   |   9|          2|   19|         38|
    |indvar_flatten8_reg_303                    |   9|          2|   13|         26|
    |indvar_flatten_reg_258                     |   9|          2|   13|         26|
    |j_1_reg_247                                |   9|          2|    7|         14|
    |j_2_reg_325                                |   9|          2|    7|         14|
    |j_3_reg_370                                |   9|          2|    7|         14|
    |j_4_reg_414                                |   9|          2|    7|         14|
    |j_reg_269                                  |   9|          2|    7|         14|
    |k_reg_381                                  |   9|          2|    7|         14|
    |reg_425                                    |   9|          2|  128|        256|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 470|        102| 1022|       2250|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |add_i3113_reg_291                    |  128|   0|  128|          0|
    |add_ln101_reg_1197                   |    7|   0|    7|          0|
    |add_ln102_reg_1210                   |    7|   0|    7|          0|
    |add_ln691_1_reg_1181                 |  128|   0|  128|          0|
    |add_ln691_reg_1024                   |  128|   0|  128|          0|
    |add_ln73_reg_947                     |    7|   0|    7|          0|
    |add_ln74_reg_961                     |    7|   0|    7|          0|
    |add_ln82_reg_1010                    |    7|   0|    7|          0|
    |add_ln91_1_reg_1161                  |   19|   0|   19|          0|
    |add_ln94_reg_1132                    |   12|   0|   12|          0|
    |add_ln94_reg_1132_pp2_iter1_reg      |   12|   0|   12|          0|
    |add_ln95_reg_1147                    |    7|   0|    7|          0|
    |add_ln98_reg_1127                    |   12|   0|   12|          0|
    |add_ln98_reg_1127_pp2_iter1_reg      |   12|   0|   12|          0|
    |ap_CS_fsm                            |   18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3              |    1|   0|    1|          0|
    |conv3_i2112_reg_392                  |  128|   0|  128|          0|
    |cov_V_addr_2_reg_1176                |   12|   0|   12|          0|
    |cov_V_addr_2_reg_1176_pp2_iter3_reg  |   12|   0|   12|          0|
    |cov_V_addr_reg_1171                  |   12|   0|   12|          0|
    |cov_V_addr_reg_1171_pp2_iter3_reg    |   12|   0|   12|          0|
    |cov_V_load_reg_1228                  |  119|   0|  119|          0|
    |data_V_addr_2_reg_1060               |   12|   0|   12|          0|
    |data_V_addr_reg_966                  |   12|   0|   12|          0|
    |data_V_load_3_reg_1156               |  128|   0|  128|          0|
    |i_1_reg_314                          |    7|   0|    7|          0|
    |i_2_reg_280                          |    7|   0|    7|          0|
    |i_3_reg_348                          |    7|   0|    7|          0|
    |i_4_reg_403                          |    7|   0|    7|          0|
    |i_reg_236                            |    7|   0|    7|          0|
    |icmp_ln79_reg_989                    |    1|   0|    1|          0|
    |icmp_ln82_1_reg_1015                 |    1|   0|    1|          0|
    |icmp_ln82_reg_993                    |    1|   0|    1|          0|
    |icmp_ln87_reg_1035                   |    1|   0|    1|          0|
    |icmp_ln91_reg_1081                   |    1|   0|    1|          0|
    |icmp_ln95_1_reg_1152                 |    1|   0|    1|          0|
    |indvar_flatten21_reg_359             |   14|   0|   14|          0|
    |indvar_flatten36_reg_336             |   19|   0|   19|          0|
    |indvar_flatten8_reg_303              |   13|   0|   13|          0|
    |indvar_flatten_reg_258               |   13|   0|   13|          0|
    |j_1_reg_247                          |    7|   0|    7|          0|
    |j_2_reg_325                          |    7|   0|    7|          0|
    |j_3_reg_370                          |    7|   0|    7|          0|
    |j_4_reg_414                          |    7|   0|    7|          0|
    |j_reg_269                            |    7|   0|    7|          0|
    |k_reg_381                            |    7|   0|    7|          0|
    |mean_V_load_reg_1071                 |  118|   0|  118|          0|
    |mul_ln691_reg_1166                   |  128|   0|  128|          0|
    |or_ln92_reg_1096                     |    1|   0|    1|          0|
    |or_ln92_reg_1096_pp2_iter1_reg       |    1|   0|    1|          0|
    |reg_425                              |  128|   0|  128|          0|
    |select_ln79_2_reg_998                |    7|   0|    7|          0|
    |select_ln87_1_reg_1045               |    7|   0|    7|          0|
    |select_ln87_reg_1039                 |    7|   0|    7|          0|
    |select_ln91_1_reg_1085               |    7|   0|    7|          0|
    |select_ln92_2_reg_1106               |    7|   0|    7|          0|
    |select_ln92_3_reg_1122               |   14|   0|   14|          0|
    |select_ln92_reg_1101                 |    7|   0|    7|          0|
    |sub_ln692_reg_1076                   |  128|   0|  128|          0|
    |tmp_9_cast_reg_1202                  |    6|   0|   12|          6|
    |tmp_cast_reg_952                     |    6|   0|   12|          6|
    |trunc_ln215_reg_1117                 |    6|   0|    6|          0|
    |trunc_ln691_reg_1005                 |    6|   0|    6|          0|
    |trunc_ln692_reg_1050                 |    6|   0|    6|          0|
    |trunc_ln693_1_reg_1192               |  119|   0|  119|          0|
    |trunc_ln94_reg_1091                  |    6|   0|    6|          0|
    |trunc_ln98_reg_1112                  |    6|   0|    6|          0|
    |xout_load_reg_979                    |  128|   0|  128|          0|
    |zext_ln208_1_reg_1215                |   12|   0|   64|         52|
    |data_V_addr_2_reg_1060               |   64|  32|   12|          0|
    |icmp_ln79_reg_989                    |   64|  32|    1|          0|
    |icmp_ln82_1_reg_1015                 |   64|  32|    1|          0|
    |icmp_ln82_reg_993                    |   64|  32|    1|          0|
    |icmp_ln87_reg_1035                   |   64|  32|    1|          0|
    |icmp_ln91_reg_1081                   |   64|  32|    1|          0|
    |icmp_ln95_1_reg_1152                 |   64|  32|    1|          0|
    |select_ln79_2_reg_998                |   64|  32|    7|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 2487| 256| 2064|         64|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------+-----+-----+------------+---------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  nondf_kernel_cov_x1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  nondf_kernel_cov_x1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  nondf_kernel_cov_x1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  nondf_kernel_cov_x1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  nondf_kernel_cov_x1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  nondf_kernel_cov_x1|  return value|
|xout_address0  |  out|   12|   ap_memory|                 xout|         array|
|xout_ce0       |  out|    1|   ap_memory|                 xout|         array|
|xout_q0        |   in|  128|   ap_memory|                 xout|         array|
|xin_address0   |  out|   12|   ap_memory|                  xin|         array|
|xin_ce0        |  out|    1|   ap_memory|                  xin|         array|
|xin_we0        |  out|    1|   ap_memory|                  xin|         array|
|xin_d0         |  out|  119|   ap_memory|                  xin|         array|
+---------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 5
  * Pipeline-2: initiation interval (II) = 4, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 3
  Pipeline-0 : II = 1, D = 5, States = { 6 7 8 9 10 }
  Pipeline-1 : II = 1, D = 5, States = { 12 13 14 15 16 }
  Pipeline-2 : II = 4, D = 16, States = { 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 11 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 12 
12 --> 17 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 12 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 34 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 18 
34 --> 35 
35 --> 36 
36 --> 37 35 
37 --> 38 
38 --> 36 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 39 [1/1] (1.20ns)   --->   "%mean_V = alloca i64 1" [./dut.cpp:69]   --->   Operation 39 'alloca' 'mean_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_1 : Operation 40 [1/1] (1.23ns)   --->   "%data_V = alloca i64 1" [./dut.cpp:70]   --->   Operation 40 'alloca' 'data_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_1 : Operation 41 [1/1] (1.23ns)   --->   "%cov_V = alloca i64 1" [./dut.cpp:71]   --->   Operation 41 'alloca' 'cov_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln69 = specmemcore void @_ssdm_op_SpecMemCore, i118 %mean_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:69]   --->   Operation 42 'specmemcore' 'specmemcore_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln70 = specmemcore void @_ssdm_op_SpecMemCore, i128 %data_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:70]   --->   Operation 43 'specmemcore' 'specmemcore_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i119 %cov_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:71]   --->   Operation 44 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln73 = br void" [./dut.cpp:73]   --->   Operation 45 'br' 'br_ln73' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln73, void, i7 0, void" [./dut.cpp:73]   --->   Operation 46 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln73 = add i7 %i, i7 1" [./dut.cpp:73]   --->   Operation 47 'add' 'add_ln73' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i7 %i" [./dut.cpp:75]   --->   Operation 48 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln75, i6 0" [./dut.cpp:73]   --->   Operation 49 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.59ns)   --->   "%icmp_ln73 = icmp_eq  i7 %i, i7 64" [./dut.cpp:73]   --->   Operation 50 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %.split20, void %.preheader2.preheader.preheader" [./dut.cpp:73]   --->   Operation 52 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [./dut.cpp:68]   --->   Operation 53 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.38ns)   --->   "%br_ln74 = br void" [./dut.cpp:74]   --->   Operation 54 'br' 'br_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.38>
ST_2 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln68 = br void %.preheader2.preheader" [./dut.cpp:68]   --->   Operation 55 'br' 'br_ln68' <Predicate = (icmp_ln73)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%j_1 = phi i7 %add_ln74, void %.split18, i7 0, void %.split20" [./dut.cpp:74]   --->   Operation 56 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln74 = add i7 %j_1, i7 1" [./dut.cpp:74]   --->   Operation 57 'add' 'add_ln74' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i7 %j_1" [./dut.cpp:75]   --->   Operation 58 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.74ns)   --->   "%add_ln75 = add i12 %tmp_cast, i12 %zext_ln75" [./dut.cpp:75]   --->   Operation 59 'add' 'add_ln75' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i12 %add_ln75" [./dut.cpp:75]   --->   Operation 60 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr i128 %data_V, i64 0, i64 %zext_ln75_1" [./dut.cpp:75]   --->   Operation 61 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.59ns)   --->   "%icmp_ln74 = icmp_eq  i7 %j_1, i7 64" [./dut.cpp:74]   --->   Operation 62 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %.split18, void" [./dut.cpp:74]   --->   Operation 64 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%xout_addr = getelementptr i128 %xout, i64 0, i64 %zext_ln75_1"   --->   Operation 65 'getelementptr' 'xout_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (1.64ns)   --->   "%xout_load = load i12 %xout_addr"   --->   Operation 66 'load' 'xout_load' <Predicate = (!icmp_ln74)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 68 [1/2] (1.64ns)   --->   "%xout_load = load i12 %xout_addr"   --->   Operation 68 'load' 'xout_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_292" [./dut.cpp:68]   --->   Operation 69 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln75 = store i128 %xout_load, i12 %data_V_addr" [./dut.cpp:75]   --->   Operation 70 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.21>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 %add_ln79_1, void %ifFalse, i13 0, void %.preheader2.preheader.preheader" [./dut.cpp:79]   --->   Operation 72 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%j = phi i7 %select_ln79_2, void %ifFalse, i7 0, void %.preheader2.preheader.preheader" [./dut.cpp:79]   --->   Operation 73 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%i_2 = phi i7 %add_ln82, void %ifFalse, i7 0, void %.preheader2.preheader.preheader" [./dut.cpp:82]   --->   Operation 74 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%add_i3113 = phi i128 %add_ln691, void %ifFalse, i128 0, void %.preheader2.preheader.preheader"   --->   Operation 75 'phi' 'add_i3113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.75ns)   --->   "%add_ln79_1 = add i13 %indvar_flatten, i13 1" [./dut.cpp:79]   --->   Operation 76 'add' 'add_ln79_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.64ns)   --->   "%icmp_ln79 = icmp_eq  i13 %indvar_flatten, i13 4096" [./dut.cpp:79]   --->   Operation 77 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %.preheader2, void %.preheader1.preheader.preheader" [./dut.cpp:79]   --->   Operation 78 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.70ns)   --->   "%add_ln79 = add i7 %j, i7 1" [./dut.cpp:79]   --->   Operation 79 'add' 'add_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.59ns)   --->   "%icmp_ln82 = icmp_eq  i7 %i_2, i7 64" [./dut.cpp:82]   --->   Operation 80 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.30ns)   --->   "%select_ln79 = select i1 %icmp_ln82, i7 0, i7 %i_2" [./dut.cpp:79]   --->   Operation 81 'select' 'select_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.30ns)   --->   "%select_ln79_2 = select i1 %icmp_ln82, i7 %add_ln79, i7 %j" [./dut.cpp:79]   --->   Operation 82 'select' 'select_ln79_2' <Predicate = (!icmp_ln79)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln691 = trunc i7 %select_ln79"   --->   Operation 83 'trunc' 'trunc_ln691' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.70ns)   --->   "%add_ln82 = add i7 %select_ln79, i7 1" [./dut.cpp:82]   --->   Operation 84 'add' 'add_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.59ns)   --->   "%icmp_ln82_1 = icmp_eq  i7 %add_ln82, i7 64" [./dut.cpp:82]   --->   Operation 85 'icmp' 'icmp_ln82_1' <Predicate = (!icmp_ln79)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82_1, void %ifFalse, void %ifTrue" [./dut.cpp:82]   --->   Operation 86 'br' 'br_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2.preheader"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.97>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i7 %select_ln79_2"   --->   Operation 88 'zext' 'zext_ln691' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln691, i6 0"   --->   Operation 89 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.74ns)   --->   "%add_ln691_2 = add i12 %tmp_3_cast, i12 %zext_ln691"   --->   Operation 90 'add' 'add_ln691_2' <Predicate = (!icmp_ln79)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln691_1 = zext i12 %add_ln691_2"   --->   Operation 91 'zext' 'zext_ln691_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr i128 %data_V, i64 0, i64 %zext_ln691_1"   --->   Operation 92 'getelementptr' 'data_V_addr_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 93 [2/2] (1.23ns)   --->   "%data_V_load = load i12 %data_V_addr_1"   --->   Operation 93 'load' 'data_V_load' <Predicate = (!icmp_ln79)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 8 <SV = 4> <Delay = 1.23>
ST_8 : Operation 94 [1/2] (1.23ns)   --->   "%data_V_load = load i12 %data_V_addr_1"   --->   Operation 94 'load' 'data_V_load' <Predicate = (!icmp_ln79)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 9 <SV = 5> <Delay = 1.49>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln691)   --->   "%select_ln79_1 = select i1 %icmp_ln82, i128 0, i128 %add_i3113" [./dut.cpp:79]   --->   Operation 95 'select' 'select_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (1.49ns) (out node of the LUT)   --->   "%add_ln691 = add i128 %data_V_load, i128 %select_ln79_1"   --->   Operation 96 'add' 'add_ln691' <Predicate = (!icmp_ln79)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 1.20>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x1_loop_3_nondf_kernel_cov_x1_loop_4_str"   --->   Operation 97 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i7 %select_ln79_2" [./dut.cpp:79]   --->   Operation 99 'zext' 'zext_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_49" [./dut.cpp:68]   --->   Operation 100 'specpipeline' 'specpipeline_ln68' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [./dut.cpp:68]   --->   Operation 101 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i118 @_ssdm_op_PartSelect.i118.i128.i32.i32, i128 %add_ln691, i32 10, i32 127"   --->   Operation 102 'partselect' 'trunc_ln' <Predicate = (icmp_ln82_1)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%mean_V_addr = getelementptr i118 %mean_V, i64 0, i64 %zext_ln79" [./dut.cpp:81]   --->   Operation 103 'getelementptr' 'mean_V_addr' <Predicate = (icmp_ln82_1)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (1.20ns)   --->   "%store_ln693 = store i118 %trunc_ln, i6 %mean_V_addr"   --->   Operation 104 'store' 'store_ln693' <Predicate = (icmp_ln82_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 105 'br' 'br_ln0' <Predicate = (icmp_ln82_1)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.38>
ST_11 : Operation 106 [1/1] (0.38ns)   --->   "%br_ln68 = br void %.preheader1.preheader" [./dut.cpp:68]   --->   Operation 106 'br' 'br_ln68' <Predicate = true> <Delay = 0.38>

State 12 <SV = 4> <Delay = 1.61>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i13 %add_ln87_1, void %.preheader1, i13 0, void %.preheader1.preheader.preheader" [./dut.cpp:87]   --->   Operation 107 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %select_ln87_1, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [./dut.cpp:87]   --->   Operation 108 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%j_2 = phi i7 %add_ln88, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [./dut.cpp:88]   --->   Operation 109 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.75ns)   --->   "%add_ln87_1 = add i13 %indvar_flatten8, i13 1" [./dut.cpp:87]   --->   Operation 110 'add' 'add_ln87_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.64ns)   --->   "%icmp_ln87 = icmp_eq  i13 %indvar_flatten8, i13 4096" [./dut.cpp:87]   --->   Operation 111 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.preheader1, void %.preheader25.preheader.preheader" [./dut.cpp:87]   --->   Operation 112 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.70ns)   --->   "%add_ln87 = add i7 %i_1, i7 1" [./dut.cpp:87]   --->   Operation 113 'add' 'add_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.59ns)   --->   "%icmp_ln88 = icmp_eq  i7 %j_2, i7 64" [./dut.cpp:88]   --->   Operation 114 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.30ns)   --->   "%select_ln87 = select i1 %icmp_ln88, i7 0, i7 %j_2" [./dut.cpp:87]   --->   Operation 115 'select' 'select_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.30ns)   --->   "%select_ln87_1 = select i1 %icmp_ln88, i7 %add_ln87, i7 %i_1" [./dut.cpp:87]   --->   Operation 116 'select' 'select_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln692 = trunc i7 %select_ln87_1"   --->   Operation 117 'trunc' 'trunc_ln692' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.70ns)   --->   "%add_ln88 = add i7 %select_ln87, i7 1" [./dut.cpp:88]   --->   Operation 118 'add' 'add_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 5> <Delay = 1.97>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln692, i6 0" [./dut.cpp:88]   --->   Operation 119 'bitconcatenate' 'tmp_4_cast' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i7 %select_ln87" [./dut.cpp:88]   --->   Operation 120 'zext' 'zext_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i7 %select_ln87"   --->   Operation 121 'zext' 'zext_ln692' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.74ns)   --->   "%add_ln692 = add i12 %tmp_4_cast, i12 %zext_ln692"   --->   Operation 122 'add' 'add_ln692' <Predicate = (!icmp_ln87)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln692_1 = zext i12 %add_ln692"   --->   Operation 123 'zext' 'zext_ln692_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%data_V_addr_2 = getelementptr i128 %data_V, i64 0, i64 %zext_ln692_1"   --->   Operation 124 'getelementptr' 'data_V_addr_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%mean_V_addr_1 = getelementptr i118 %mean_V, i64 0, i64 %zext_ln88"   --->   Operation 125 'getelementptr' 'mean_V_addr_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_13 : Operation 126 [2/2] (1.20ns)   --->   "%mean_V_load = load i6 %mean_V_addr_1"   --->   Operation 126 'load' 'mean_V_load' <Predicate = (!icmp_ln87)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_13 : Operation 127 [2/2] (1.23ns)   --->   "%data_V_load_1 = load i12 %data_V_addr_2"   --->   Operation 127 'load' 'data_V_load_1' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 14 <SV = 6> <Delay = 1.23>
ST_14 : Operation 128 [1/2] (1.20ns)   --->   "%mean_V_load = load i6 %mean_V_addr_1"   --->   Operation 128 'load' 'mean_V_load' <Predicate = (!icmp_ln87)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_14 : Operation 129 [1/2] (1.23ns)   --->   "%data_V_load_1 = load i12 %data_V_addr_2"   --->   Operation 129 'load' 'data_V_load_1' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 15 <SV = 7> <Delay = 1.49>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%mean_V_load_cast = zext i118 %mean_V_load"   --->   Operation 130 'zext' 'mean_V_load_cast' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (1.49ns)   --->   "%sub_ln692 = sub i128 %data_V_load_1, i128 %mean_V_load_cast"   --->   Operation 131 'sub' 'sub_ln692' <Predicate = (!icmp_ln87)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 1.23>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x1_loop_5_nondf_kernel_cov_x1_loop_6_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 133 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_49" [./dut.cpp:68]   --->   Operation 134 'specpipeline' 'specpipeline_ln68' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1658" [./dut.cpp:68]   --->   Operation 135 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (1.23ns)   --->   "%store_ln692 = store i128 %sub_ln692, i12 %data_V_addr_2"   --->   Operation 136 'store' 'store_ln692' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 137 'br' 'br_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 0.38>
ST_17 : Operation 138 [1/1] (0.38ns)   --->   "%br_ln68 = br void %.preheader25.preheader" [./dut.cpp:68]   --->   Operation 138 'br' 'br_ln68' <Predicate = true> <Delay = 0.38>

State 18 <SV = 6> <Delay = 1.97>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%indvar_flatten36 = phi i19 %add_ln91_1, void %ifFalse13, i19 0, void %.preheader25.preheader.preheader" [./dut.cpp:91]   --->   Operation 139 'phi' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%i_3 = phi i7 %select_ln91_1, void %ifFalse13, i7 0, void %.preheader25.preheader.preheader" [./dut.cpp:91]   --->   Operation 140 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i14 %select_ln92_3, void %ifFalse13, i14 0, void %.preheader25.preheader.preheader" [./dut.cpp:92]   --->   Operation 141 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%j_3 = phi i7 %select_ln92_2, void %ifFalse13, i7 0, void %.preheader25.preheader.preheader" [./dut.cpp:92]   --->   Operation 142 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%k = phi i7 %add_ln95, void %ifFalse13, i7 0, void %.preheader25.preheader.preheader" [./dut.cpp:95]   --->   Operation 143 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.71ns)   --->   "%icmp_ln91 = icmp_eq  i19 %indvar_flatten36, i19 262144" [./dut.cpp:91]   --->   Operation 144 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.preheader25, void %.preheader.preheader" [./dut.cpp:91]   --->   Operation 145 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.70ns)   --->   "%add_ln91 = add i7 %i_3, i7 1" [./dut.cpp:91]   --->   Operation 146 'add' 'add_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [1/1] (0.65ns)   --->   "%icmp_ln92 = icmp_eq  i14 %indvar_flatten21, i14 4096" [./dut.cpp:92]   --->   Operation 147 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 148 [1/1] (0.30ns)   --->   "%select_ln91 = select i1 %icmp_ln92, i7 0, i7 %j_3" [./dut.cpp:91]   --->   Operation 148 'select' 'select_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 149 [1/1] (0.30ns)   --->   "%select_ln91_1 = select i1 %icmp_ln92, i7 %add_ln91, i7 %i_3" [./dut.cpp:91]   --->   Operation 149 'select' 'select_ln91_1' <Predicate = (!icmp_ln91)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i7 %select_ln91_1" [./dut.cpp:94]   --->   Operation 150 'trunc' 'trunc_ln94' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln91)   --->   "%xor_ln91 = xor i1 %icmp_ln92, i1 1" [./dut.cpp:91]   --->   Operation 151 'xor' 'xor_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (0.59ns)   --->   "%icmp_ln95 = icmp_eq  i7 %k, i7 64" [./dut.cpp:95]   --->   Operation 152 'icmp' 'icmp_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 153 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln91 = and i1 %icmp_ln95, i1 %xor_ln91" [./dut.cpp:91]   --->   Operation 153 'and' 'and_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [1/1] (0.70ns)   --->   "%add_ln92 = add i7 %select_ln91, i7 1" [./dut.cpp:92]   --->   Operation 154 'add' 'add_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 155 [1/1] (0.12ns)   --->   "%or_ln92 = or i1 %and_ln91, i1 %icmp_ln92" [./dut.cpp:92]   --->   Operation 155 'or' 'or_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 156 [1/1] (0.30ns)   --->   "%select_ln92 = select i1 %or_ln92, i7 0, i7 %k" [./dut.cpp:92]   --->   Operation 156 'select' 'select_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 157 [1/1] (0.30ns)   --->   "%select_ln92_2 = select i1 %and_ln91, i7 %add_ln92, i7 %select_ln91" [./dut.cpp:92]   --->   Operation 157 'select' 'select_ln92_2' <Predicate = (!icmp_ln91)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i7 %select_ln92_2" [./dut.cpp:98]   --->   Operation 158 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i7 %select_ln92"   --->   Operation 159 'trunc' 'trunc_ln215' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (0.76ns)   --->   "%add_ln92_1 = add i14 %indvar_flatten21, i14 1" [./dut.cpp:92]   --->   Operation 160 'add' 'add_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 161 [1/1] (0.34ns)   --->   "%select_ln92_3 = select i1 %icmp_ln92, i14 1, i14 %add_ln92_1" [./dut.cpp:92]   --->   Operation 161 'select' 'select_ln92_3' <Predicate = (!icmp_ln91)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader25.preheader"   --->   Operation 162 'br' 'br_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 19 <SV = 7> <Delay = 1.97>
ST_19 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i7 %select_ln91_1" [./dut.cpp:94]   --->   Operation 163 'zext' 'zext_ln94' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln94, i6 0" [./dut.cpp:92]   --->   Operation 164 'bitconcatenate' 'tmp_5_cast' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i7 %select_ln92_2" [./dut.cpp:98]   --->   Operation 165 'zext' 'zext_ln98' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln98, i6 0" [./dut.cpp:98]   --->   Operation 166 'bitconcatenate' 'tmp_7_cast' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.74ns)   --->   "%add_ln98 = add i12 %tmp_7_cast, i12 %zext_ln94" [./dut.cpp:98]   --->   Operation 167 'add' 'add_ln98' <Predicate = (!icmp_ln91)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 168 [1/1] (0.74ns)   --->   "%add_ln94 = add i12 %tmp_5_cast, i12 %zext_ln98" [./dut.cpp:94]   --->   Operation 168 'add' 'add_ln94' <Predicate = (!icmp_ln91)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_8_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln215, i6 0"   --->   Operation 169 'bitconcatenate' 'tmp_8_cast' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (0.74ns)   --->   "%add_ln215 = add i12 %tmp_8_cast, i12 %zext_ln94"   --->   Operation 170 'add' 'add_ln215' <Predicate = (!icmp_ln91)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i12 %add_ln215"   --->   Operation 171 'zext' 'zext_ln215' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%data_V_addr_3 = getelementptr i128 %data_V, i64 0, i64 %zext_ln215"   --->   Operation 172 'getelementptr' 'data_V_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.74ns)   --->   "%add_ln215_1 = add i12 %tmp_8_cast, i12 %zext_ln98"   --->   Operation 173 'add' 'add_ln215_1' <Predicate = (!icmp_ln91)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i12 %add_ln215_1"   --->   Operation 174 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%data_V_addr_4 = getelementptr i128 %data_V, i64 0, i64 %zext_ln215_1"   --->   Operation 175 'getelementptr' 'data_V_addr_4' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 176 [2/2] (1.23ns)   --->   "%data_V_load_2 = load i12 %data_V_addr_3"   --->   Operation 176 'load' 'data_V_load_2' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_19 : Operation 177 [2/2] (1.23ns)   --->   "%data_V_load_3 = load i12 %data_V_addr_4"   --->   Operation 177 'load' 'data_V_load_3' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_19 : Operation 178 [1/1] (0.70ns)   --->   "%add_ln95 = add i7 %select_ln92, i7 1" [./dut.cpp:95]   --->   Operation 178 'add' 'add_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 179 [1/1] (0.59ns)   --->   "%icmp_ln95_1 = icmp_eq  i7 %add_ln95, i7 64" [./dut.cpp:95]   --->   Operation 179 'icmp' 'icmp_ln95_1' <Predicate = (!icmp_ln91)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95_1, void %ifFalse13, void %ifTrue12" [./dut.cpp:95]   --->   Operation 180 'br' 'br_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 20 <SV = 8> <Delay = 1.23>
ST_20 : Operation 181 [1/2] (1.23ns)   --->   "%data_V_load_2 = load i12 %data_V_addr_3"   --->   Operation 181 'load' 'data_V_load_2' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_20 : Operation 182 [1/2] (1.23ns)   --->   "%data_V_load_3 = load i12 %data_V_addr_4"   --->   Operation 182 'load' 'data_V_load_3' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 21 <SV = 9> <Delay = 2.15>
ST_21 : Operation 183 [1/1] (0.80ns)   --->   "%add_ln91_1 = add i19 %indvar_flatten36, i19 1" [./dut.cpp:91]   --->   Operation 183 'add' 'add_ln91_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 184 [5/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 184 'mul' 'mul_ln691' <Predicate = (!icmp_ln91)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 10> <Delay = 2.15>
ST_22 : Operation 185 [4/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 185 'mul' 'mul_ln691' <Predicate = (!icmp_ln91)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 2.15>
ST_23 : Operation 186 [3/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 186 'mul' 'mul_ln691' <Predicate = (!icmp_ln91)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 2.15>
ST_24 : Operation 187 [2/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 187 'mul' 'mul_ln691' <Predicate = (!icmp_ln91)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 2.15>
ST_25 : Operation 188 [1/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 188 'mul' 'mul_ln691' <Predicate = (!icmp_ln91)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 1.49>
ST_26 : Operation 189 [1/1] (0.00ns)   --->   "%conv3_i2112 = phi i128 %add_ln691_1, void %ifFalse13, i128 0, void %.preheader25.preheader.preheader"   --->   Operation 189 'phi' 'conv3_i2112' <Predicate = (!or_ln92)> <Delay = 0.00>
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x1_loop_7_nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9_str"   --->   Operation 190 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144"   --->   Operation 191 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9_str"   --->   Operation 192 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln691_1)   --->   "%select_ln92_1 = select i1 %or_ln92, i128 0, i128 %conv3_i2112" [./dut.cpp:92]   --->   Operation 193 'select' 'select_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i12 %add_ln98" [./dut.cpp:98]   --->   Operation 194 'zext' 'zext_ln98_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%cov_V_addr = getelementptr i119 %cov_V, i64 0, i64 %zext_ln98_1" [./dut.cpp:98]   --->   Operation 195 'getelementptr' 'cov_V_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i12 %add_ln94" [./dut.cpp:94]   --->   Operation 196 'zext' 'zext_ln94_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%cov_V_addr_2 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln94_1" [./dut.cpp:94]   --->   Operation 197 'getelementptr' 'cov_V_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_49" [./dut.cpp:68]   --->   Operation 198 'specpipeline' 'specpipeline_ln68' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1190" [./dut.cpp:68]   --->   Operation 199 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (1.49ns) (out node of the LUT)   --->   "%add_ln691_1 = add i128 %mul_ln691, i128 %select_ln92_1"   --->   Operation 200 'add' 'add_ln691_1' <Predicate = (!icmp_ln91)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 2.15>
ST_27 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln693 = zext i128 %add_ln691_1"   --->   Operation 201 'zext' 'zext_ln693' <Predicate = (!icmp_ln91 & icmp_ln95_1)> <Delay = 0.00>
ST_27 : Operation 202 [5/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 202 'mul' 'mul_ln693' <Predicate = (!icmp_ln91 & icmp_ln95_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 16> <Delay = 2.15>
ST_28 : Operation 203 [4/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 203 'mul' 'mul_ln693' <Predicate = (!icmp_ln91 & icmp_ln95_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 17> <Delay = 2.15>
ST_29 : Operation 204 [3/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 204 'mul' 'mul_ln693' <Predicate = (!icmp_ln91 & icmp_ln95_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 18> <Delay = 2.15>
ST_30 : Operation 205 [2/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 205 'mul' 'mul_ln693' <Predicate = (icmp_ln95_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 19> <Delay = 2.15>
ST_31 : Operation 206 [1/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 206 'mul' 'mul_ln693' <Predicate = (icmp_ln95_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln693_1 = partselect i119 @_ssdm_op_PartSelect.i119.i257.i32.i32, i257 %mul_ln693, i32 138, i32 256"   --->   Operation 207 'partselect' 'trunc_ln693_1' <Predicate = (icmp_ln95_1)> <Delay = 0.00>

State 32 <SV = 20> <Delay = 1.23>
ST_32 : Operation 208 [1/1] (1.23ns)   --->   "%store_ln693 = store i119 %trunc_ln693_1, i12 %cov_V_addr_2"   --->   Operation 208 'store' 'store_ln693' <Predicate = (icmp_ln95_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>

State 33 <SV = 21> <Delay = 1.23>
ST_33 : Operation 209 [1/1] (1.23ns)   --->   "%store_ln98 = store i119 %trunc_ln693_1, i12 %cov_V_addr" [./dut.cpp:98]   --->   Operation 209 'store' 'store_ln98' <Predicate = (icmp_ln95_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_33 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse13"   --->   Operation 210 'br' 'br_ln0' <Predicate = (icmp_ln95_1)> <Delay = 0.00>

State 34 <SV = 15> <Delay = 0.38>
ST_34 : Operation 211 [1/1] (0.38ns)   --->   "%br_ln208 = br void %.preheader"   --->   Operation 211 'br' 'br_ln208' <Predicate = true> <Delay = 0.38>

State 35 <SV = 16> <Delay = 0.70>
ST_35 : Operation 212 [1/1] (0.00ns)   --->   "%i_4 = phi i7 %add_ln101, void, i7 0, void %.preheader.preheader" [./dut.cpp:101]   --->   Operation 212 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 213 [1/1] (0.70ns)   --->   "%add_ln101 = add i7 %i_4, i7 1" [./dut.cpp:101]   --->   Operation 213 'add' 'add_ln101' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i7 %i_4"   --->   Operation 214 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln208, i6 0" [./dut.cpp:101]   --->   Operation 215 'bitconcatenate' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 216 [1/1] (0.59ns)   --->   "%icmp_ln101 = icmp_eq  i7 %i_4, i7 64" [./dut.cpp:101]   --->   Operation 216 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 217 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 217 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %.split2, void" [./dut.cpp:101]   --->   Operation 218 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_309" [./dut.cpp:68]   --->   Operation 219 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_35 : Operation 220 [1/1] (0.38ns)   --->   "%br_ln102 = br void" [./dut.cpp:102]   --->   Operation 220 'br' 'br_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.38>
ST_35 : Operation 221 [1/1] (0.00ns)   --->   "%ret_ln106 = ret" [./dut.cpp:106]   --->   Operation 221 'ret' 'ret_ln106' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 36 <SV = 17> <Delay = 1.97>
ST_36 : Operation 222 [1/1] (0.00ns)   --->   "%j_4 = phi i7 %add_ln102, void %.split, i7 0, void %.split2" [./dut.cpp:102]   --->   Operation 222 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 223 [1/1] (0.70ns)   --->   "%add_ln102 = add i7 %j_4, i7 1" [./dut.cpp:102]   --->   Operation 223 'add' 'add_ln102' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i7 %j_4"   --->   Operation 224 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 225 [1/1] (0.74ns)   --->   "%add_ln208 = add i12 %tmp_9_cast, i12 %zext_ln208"   --->   Operation 225 'add' 'add_ln208' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i12 %add_ln208"   --->   Operation 226 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 227 [1/1] (0.00ns)   --->   "%cov_V_addr_1 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln208_1"   --->   Operation 227 'getelementptr' 'cov_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 228 [1/1] (0.59ns)   --->   "%icmp_ln102 = icmp_eq  i7 %j_4, i7 64" [./dut.cpp:102]   --->   Operation 228 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 229 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 229 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %.split, void" [./dut.cpp:102]   --->   Operation 230 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 231 [2/2] (1.23ns)   --->   "%cov_V_load = load i12 %cov_V_addr_1"   --->   Operation 231 'load' 'cov_V_load' <Predicate = (!icmp_ln102)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_36 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 232 'br' 'br_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>

State 37 <SV = 18> <Delay = 1.23>
ST_37 : Operation 233 [1/2] (1.23ns)   --->   "%cov_V_load = load i12 %cov_V_addr_1"   --->   Operation 233 'load' 'cov_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>

State 38 <SV = 19> <Delay = 1.64>
ST_38 : Operation 234 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1722" [./dut.cpp:68]   --->   Operation 234 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 235 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i119 %xin, i64 0, i64 %zext_ln208_1" [./dut.cpp:103]   --->   Operation 235 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 236 [1/1] (1.64ns)   --->   "%store_ln103 = store i119 %cov_V_load, i12 %xin_addr" [./dut.cpp:103]   --->   Operation 236 'store' 'store_ln103' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_38 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 237 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ xout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xin]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mean_V                (alloca           ) [ 001111111111111110000000000000000000000]
data_V                (alloca           ) [ 001111111111111111111111111111111100000]
cov_V                 (alloca           ) [ 001111111111111111111111111111111111111]
specmemcore_ln69      (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln70      (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln71      (specmemcore      ) [ 000000000000000000000000000000000000000]
br_ln73               (br               ) [ 011111000000000000000000000000000000000]
i                     (phi              ) [ 001000000000000000000000000000000000000]
add_ln73              (add              ) [ 011111000000000000000000000000000000000]
trunc_ln75            (trunc            ) [ 000000000000000000000000000000000000000]
tmp_cast              (bitconcatenate   ) [ 000111000000000000000000000000000000000]
icmp_ln73             (icmp             ) [ 001111111110000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000]
br_ln73               (br               ) [ 000000000000000000000000000000000000000]
specloopname_ln68     (specloopname     ) [ 000000000000000000000000000000000000000]
br_ln74               (br               ) [ 001111000000000000000000000000000000000]
br_ln68               (br               ) [ 001111111110000000000000000000000000000]
j_1                   (phi              ) [ 000100000000000000000000000000000000000]
add_ln74              (add              ) [ 001111000000000000000000000000000000000]
zext_ln75             (zext             ) [ 000000000000000000000000000000000000000]
add_ln75              (add              ) [ 000000000000000000000000000000000000000]
zext_ln75_1           (zext             ) [ 000000000000000000000000000000000000000]
data_V_addr           (getelementptr    ) [ 000011000000000000000000000000000000000]
icmp_ln74             (icmp             ) [ 001111000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000]
br_ln74               (br               ) [ 000000000000000000000000000000000000000]
xout_addr             (getelementptr    ) [ 000010000000000000000000000000000000000]
br_ln0                (br               ) [ 011111000000000000000000000000000000000]
xout_load             (load             ) [ 000001000000000000000000000000000000000]
specloopname_ln68     (specloopname     ) [ 000000000000000000000000000000000000000]
store_ln75            (store            ) [ 000000000000000000000000000000000000000]
br_ln0                (br               ) [ 001111000000000000000000000000000000000]
indvar_flatten        (phi              ) [ 000000111110000000000000000000000000000]
j                     (phi              ) [ 000000111110000000000000000000000000000]
i_2                   (phi              ) [ 000000111110000000000000000000000000000]
add_i3113             (phi              ) [ 000000111110000000000000000000000000000]
add_ln79_1            (add              ) [ 001000111110000000000000000000000000000]
icmp_ln79             (icmp             ) [ 000000111110000000000000000000000000000]
br_ln79               (br               ) [ 000000000000000000000000000000000000000]
add_ln79              (add              ) [ 000000000000000000000000000000000000000]
icmp_ln82             (icmp             ) [ 000000111100000000000000000000000000000]
select_ln79           (select           ) [ 000000000000000000000000000000000000000]
select_ln79_2         (select           ) [ 001000111110000000000000000000000000000]
trunc_ln691           (trunc            ) [ 000000110000000000000000000000000000000]
add_ln82              (add              ) [ 001000111110000000000000000000000000000]
icmp_ln82_1           (icmp             ) [ 000000111110000000000000000000000000000]
br_ln82               (br               ) [ 000000000000000000000000000000000000000]
br_ln0                (br               ) [ 001000111110000000000000000000000000000]
zext_ln691            (zext             ) [ 000000000000000000000000000000000000000]
tmp_3_cast            (bitconcatenate   ) [ 000000000000000000000000000000000000000]
add_ln691_2           (add              ) [ 000000000000000000000000000000000000000]
zext_ln691_1          (zext             ) [ 000000000000000000000000000000000000000]
data_V_addr_1         (getelementptr    ) [ 000000101000000000000000000000000000000]
data_V_load           (load             ) [ 000000100100000000000000000000000000000]
select_ln79_1         (select           ) [ 000000000000000000000000000000000000000]
add_ln691             (add              ) [ 001000100010000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000]
zext_ln79             (zext             ) [ 000000000000000000000000000000000000000]
specpipeline_ln68     (specpipeline     ) [ 000000000000000000000000000000000000000]
specloopname_ln68     (specloopname     ) [ 000000000000000000000000000000000000000]
trunc_ln              (partselect       ) [ 000000000000000000000000000000000000000]
mean_V_addr           (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln693           (store            ) [ 000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000000000000]
br_ln68               (br               ) [ 000000000001111110000000000000000000000]
indvar_flatten8       (phi              ) [ 000000000000100000000000000000000000000]
i_1                   (phi              ) [ 000000000000100000000000000000000000000]
j_2                   (phi              ) [ 000000000000100000000000000000000000000]
add_ln87_1            (add              ) [ 000000000001111110000000000000000000000]
icmp_ln87             (icmp             ) [ 000000000000111110000000000000000000000]
br_ln87               (br               ) [ 000000000000000000000000000000000000000]
add_ln87              (add              ) [ 000000000000000000000000000000000000000]
icmp_ln88             (icmp             ) [ 000000000000000000000000000000000000000]
select_ln87           (select           ) [ 000000000000110000000000000000000000000]
select_ln87_1         (select           ) [ 000000000001111110000000000000000000000]
trunc_ln692           (trunc            ) [ 000000000000110000000000000000000000000]
add_ln88              (add              ) [ 000000000001111110000000000000000000000]
tmp_4_cast            (bitconcatenate   ) [ 000000000000000000000000000000000000000]
zext_ln88             (zext             ) [ 000000000000000000000000000000000000000]
zext_ln692            (zext             ) [ 000000000000000000000000000000000000000]
add_ln692             (add              ) [ 000000000000000000000000000000000000000]
zext_ln692_1          (zext             ) [ 000000000000000000000000000000000000000]
data_V_addr_2         (getelementptr    ) [ 000000000000101110000000000000000000000]
mean_V_addr_1         (getelementptr    ) [ 000000000000101000000000000000000000000]
mean_V_load           (load             ) [ 000000000000100100000000000000000000000]
data_V_load_1         (load             ) [ 000000000000100100000000000000000000000]
mean_V_load_cast      (zext             ) [ 000000000000000000000000000000000000000]
sub_ln692             (sub              ) [ 000000000000100010000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000]
specpipeline_ln68     (specpipeline     ) [ 000000000000000000000000000000000000000]
specloopname_ln68     (specloopname     ) [ 000000000000000000000000000000000000000]
store_ln692           (store            ) [ 000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000001111110000000000000000000000]
br_ln68               (br               ) [ 000000000000000001111111111111111100000]
indvar_flatten36      (phi              ) [ 000000000000000000111111111111111100000]
i_3                   (phi              ) [ 000000000000000000111111111111111100000]
indvar_flatten21      (phi              ) [ 000000000000000000111111111111111100000]
j_3                   (phi              ) [ 000000000000000000111111111111111100000]
k                     (phi              ) [ 000000000000000000111111111111111100000]
icmp_ln91             (icmp             ) [ 000000000000000000111111111111111100000]
br_ln91               (br               ) [ 000000000000000000000000000000000000000]
add_ln91              (add              ) [ 000000000000000000000000000000000000000]
icmp_ln92             (icmp             ) [ 000000000000000000000000000000000000000]
select_ln91           (select           ) [ 000000000000000000000000000000000000000]
select_ln91_1         (select           ) [ 000000000000000001111111111111111100000]
trunc_ln94            (trunc            ) [ 000000000000000000010000000000000000000]
xor_ln91              (xor              ) [ 000000000000000000000000000000000000000]
icmp_ln95             (icmp             ) [ 000000000000000000000000000000000000000]
and_ln91              (and              ) [ 000000000000000000000000000000000000000]
add_ln92              (add              ) [ 000000000000000000000000000000000000000]
or_ln92               (or               ) [ 000000000000000000111111111000000000000]
select_ln92           (select           ) [ 000000000000000000010000000000000000000]
select_ln92_2         (select           ) [ 000000000000000001111111111111111100000]
trunc_ln98            (trunc            ) [ 000000000000000000010000000000000000000]
trunc_ln215           (trunc            ) [ 000000000000000000010000000000000000000]
add_ln92_1            (add              ) [ 000000000000000000000000000000000000000]
select_ln92_3         (select           ) [ 000000000000000001111111111111111100000]
br_ln0                (br               ) [ 000000000000000001111111111111111100000]
zext_ln94             (zext             ) [ 000000000000000000000000000000000000000]
tmp_5_cast            (bitconcatenate   ) [ 000000000000000000000000000000000000000]
zext_ln98             (zext             ) [ 000000000000000000000000000000000000000]
tmp_7_cast            (bitconcatenate   ) [ 000000000000000000000000000000000000000]
add_ln98              (add              ) [ 000000000000000000111111111000000000000]
add_ln94              (add              ) [ 000000000000000000111111111000000000000]
tmp_8_cast            (bitconcatenate   ) [ 000000000000000000000000000000000000000]
add_ln215             (add              ) [ 000000000000000000000000000000000000000]
zext_ln215            (zext             ) [ 000000000000000000000000000000000000000]
data_V_addr_3         (getelementptr    ) [ 000000000000000000001000000000000000000]
add_ln215_1           (add              ) [ 000000000000000000000000000000000000000]
zext_ln215_1          (zext             ) [ 000000000000000000000000000000000000000]
data_V_addr_4         (getelementptr    ) [ 000000000000000000001000000000000000000]
add_ln95              (add              ) [ 000000000000000001111111111111111100000]
icmp_ln95_1           (icmp             ) [ 000000000000000000111111111111111100000]
br_ln95               (br               ) [ 000000000000000000000000000000000000000]
data_V_load_2         (load             ) [ 000000000000000000111111110000000000000]
data_V_load_3         (load             ) [ 000000000000000000111111110000000000000]
add_ln91_1            (add              ) [ 000000000000000001111111111111111100000]
mul_ln691             (mul              ) [ 000000000000000000100000001000000000000]
conv3_i2112           (phi              ) [ 000000000000000000111111111000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000000000000000]
select_ln92_1         (select           ) [ 000000000000000000000000000000000000000]
zext_ln98_1           (zext             ) [ 000000000000000000000000000000000000000]
cov_V_addr            (getelementptr    ) [ 000000000000000000111100000111111100000]
zext_ln94_1           (zext             ) [ 000000000000000000000000000000000000000]
cov_V_addr_2          (getelementptr    ) [ 000000000000000000111100000111111000000]
specpipeline_ln68     (specpipeline     ) [ 000000000000000000000000000000000000000]
specloopname_ln68     (specloopname     ) [ 000000000000000000000000000000000000000]
add_ln691_1           (add              ) [ 000000000000000001111111111111111100000]
zext_ln693            (zext             ) [ 000000000000000000111100000011110000000]
mul_ln693             (mul              ) [ 000000000000000000000000000000000000000]
trunc_ln693_1         (partselect       ) [ 000000000000000000001100000000001100000]
store_ln693           (store            ) [ 000000000000000000000000000000000000000]
store_ln98            (store            ) [ 000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000000000000]
br_ln208              (br               ) [ 000000000000000000000000000000000011111]
i_4                   (phi              ) [ 000000000000000000000000000000000001000]
add_ln101             (add              ) [ 000000000000000000000000000000000011111]
trunc_ln208           (trunc            ) [ 000000000000000000000000000000000000000]
tmp_9_cast            (bitconcatenate   ) [ 000000000000000000000000000000000000111]
icmp_ln101            (icmp             ) [ 000000000000000000000000000000000001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000]
br_ln101              (br               ) [ 000000000000000000000000000000000000000]
specloopname_ln68     (specloopname     ) [ 000000000000000000000000000000000000000]
br_ln102              (br               ) [ 000000000000000000000000000000000001111]
ret_ln106             (ret              ) [ 000000000000000000000000000000000000000]
j_4                   (phi              ) [ 000000000000000000000000000000000000100]
add_ln102             (add              ) [ 000000000000000000000000000000000001111]
zext_ln208            (zext             ) [ 000000000000000000000000000000000000000]
add_ln208             (add              ) [ 000000000000000000000000000000000000000]
zext_ln208_1          (zext             ) [ 000000000000000000000000000000000000011]
cov_V_addr_1          (getelementptr    ) [ 000000000000000000000000000000000000010]
icmp_ln102            (icmp             ) [ 000000000000000000000000000000000001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000]
br_ln102              (br               ) [ 000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000000011111]
cov_V_load            (load             ) [ 000000000000000000000000000000000000001]
specloopname_ln68     (specloopname     ) [ 000000000000000000000000000000000000000]
xin_addr              (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln103           (store            ) [ 000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="xout">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xin">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_292"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nondf_kernel_cov_x1_loop_3_nondf_kernel_cov_x1_loop_4_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i118.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nondf_kernel_cov_x1_loop_5_nondf_kernel_cov_x1_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1658"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nondf_kernel_cov_x1_loop_7_nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1190"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i119.i257.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_309"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1722"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="mean_V_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="118" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="cov_V_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="119" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cov_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="data_V_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="12" slack="0"/>
<pin id="120" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="xout_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="128" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="12" slack="0"/>
<pin id="126" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xout_addr/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="12" slack="0"/>
<pin id="131" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xout_load/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="12" slack="0"/>
<pin id="137" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="0"/>
<pin id="140" dir="0" index="4" bw="12" slack="1"/>
<pin id="141" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="128" slack="1"/>
<pin id="143" dir="1" index="7" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln75/5 data_V_load/7 data_V_load_1/13 store_ln692/16 data_V_load_2/19 data_V_load_3/19 "/>
</bind>
</comp>

<comp id="144" class="1004" name="data_V_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="12" slack="0"/>
<pin id="148" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr_1/7 "/>
</bind>
</comp>

<comp id="151" class="1004" name="mean_V_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="118" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="7" slack="0"/>
<pin id="155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_V_addr/10 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="0" index="1" bw="118" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="0"/>
<pin id="162" dir="0" index="4" bw="6" slack="0"/>
<pin id="163" dir="0" index="5" bw="118" slack="2147483647"/>
<pin id="164" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="118" slack="1"/>
<pin id="165" dir="1" index="7" bw="118" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln693/10 mean_V_load/13 "/>
</bind>
</comp>

<comp id="167" class="1004" name="data_V_addr_2_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="12" slack="0"/>
<pin id="171" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr_2/13 "/>
</bind>
</comp>

<comp id="173" class="1004" name="mean_V_addr_1_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="118" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_V_addr_1/13 "/>
</bind>
</comp>

<comp id="181" class="1004" name="data_V_addr_3_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="12" slack="0"/>
<pin id="185" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr_3/19 "/>
</bind>
</comp>

<comp id="187" class="1004" name="data_V_addr_4_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="12" slack="0"/>
<pin id="191" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr_4/19 "/>
</bind>
</comp>

<comp id="195" class="1004" name="cov_V_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="119" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="12" slack="0"/>
<pin id="199" dir="1" index="3" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cov_V_addr/26 "/>
</bind>
</comp>

<comp id="201" class="1004" name="cov_V_addr_2_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="119" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="12" slack="0"/>
<pin id="205" dir="1" index="3" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cov_V_addr_2/26 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="12" slack="0"/>
<pin id="209" dir="0" index="1" bw="119" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="6"/>
<pin id="212" dir="0" index="4" bw="12" slack="1"/>
<pin id="213" dir="0" index="5" bw="119" slack="2147483647"/>
<pin id="214" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="119" slack="1"/>
<pin id="215" dir="1" index="7" bw="119" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln693/32 store_ln98/33 cov_V_load/36 "/>
</bind>
</comp>

<comp id="216" class="1004" name="cov_V_addr_1_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="119" slack="2147483647"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="12" slack="0"/>
<pin id="220" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cov_V_addr_1/36 "/>
</bind>
</comp>

<comp id="223" class="1004" name="xin_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="119" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="12" slack="2"/>
<pin id="227" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_addr/38 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln103_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="0" index="1" bw="119" slack="1"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="119" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/38 "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="1"/>
<pin id="238" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="j_1_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="1"/>
<pin id="249" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="j_1_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="1" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="258" class="1005" name="indvar_flatten_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="13" slack="1"/>
<pin id="260" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="indvar_flatten_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="13" slack="0"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="1" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/6 "/>
</bind>
</comp>

<comp id="269" class="1005" name="j_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="1"/>
<pin id="271" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="j_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="0"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="1" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="280" class="1005" name="i_2_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="1"/>
<pin id="282" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="i_2_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="1" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="291" class="1005" name="add_i3113_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="128" slack="1"/>
<pin id="293" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_i3113 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_i3113_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="128" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="1"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_i3113/6 "/>
</bind>
</comp>

<comp id="303" class="1005" name="indvar_flatten8_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="13" slack="1"/>
<pin id="305" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="indvar_flatten8_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="13" slack="0"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="1" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/12 "/>
</bind>
</comp>

<comp id="314" class="1005" name="i_1_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="1"/>
<pin id="316" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="i_1_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="1" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/12 "/>
</bind>
</comp>

<comp id="325" class="1005" name="j_2_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="1"/>
<pin id="327" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="j_2_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="1" slack="1"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/12 "/>
</bind>
</comp>

<comp id="336" class="1005" name="indvar_flatten36_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="19" slack="1"/>
<pin id="338" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten36 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="indvar_flatten36_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="19" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="1" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten36/18 "/>
</bind>
</comp>

<comp id="348" class="1005" name="i_3_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="1"/>
<pin id="350" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="i_3_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/18 "/>
</bind>
</comp>

<comp id="359" class="1005" name="indvar_flatten21_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="14" slack="1"/>
<pin id="361" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="indvar_flatten21_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="14" slack="0"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="1" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/18 "/>
</bind>
</comp>

<comp id="370" class="1005" name="j_3_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="1"/>
<pin id="372" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="j_3_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="1" slack="1"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/18 "/>
</bind>
</comp>

<comp id="381" class="1005" name="k_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="1"/>
<pin id="383" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="k_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="1"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="1" slack="1"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/18 "/>
</bind>
</comp>

<comp id="392" class="1005" name="conv3_i2112_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="128" slack="9"/>
<pin id="394" dir="1" index="1" bw="128" slack="9"/>
</pin_list>
<bind>
<opset="conv3_i2112 (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="conv3_i2112_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="128" slack="0"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="1" slack="9"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv3_i2112/26 "/>
</bind>
</comp>

<comp id="403" class="1005" name="i_4_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="1"/>
<pin id="405" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="407" class="1004" name="i_4_phi_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="1" slack="1"/>
<pin id="411" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/35 "/>
</bind>
</comp>

<comp id="414" class="1005" name="j_4_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="1"/>
<pin id="416" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_4 (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="j_4_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="1" slack="1"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_4/36 "/>
</bind>
</comp>

<comp id="425" class="1005" name="reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="128" slack="1"/>
<pin id="427" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="data_V_load data_V_load_1 data_V_load_2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln73_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln75_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_cast_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="12" slack="0"/>
<pin id="442" dir="0" index="1" bw="6" slack="0"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln73_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="0" index="1" bw="7" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln74_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln75_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln75_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="12" slack="1"/>
<pin id="466" dir="0" index="1" bw="7" slack="0"/>
<pin id="467" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln75_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="12" slack="0"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln74_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="0"/>
<pin id="477" dir="0" index="1" bw="7" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln79_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="13" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln79_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="13" slack="0"/>
<pin id="489" dir="0" index="1" bw="13" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln79_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="7" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln82_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="0"/>
<pin id="501" dir="0" index="1" bw="7" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="select_ln79_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="7" slack="0"/>
<pin id="508" dir="0" index="2" bw="7" slack="0"/>
<pin id="509" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln79_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="7" slack="0"/>
<pin id="516" dir="0" index="2" bw="7" slack="0"/>
<pin id="517" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_2/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln691_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="0"/>
<pin id="523" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln691/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln82_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="7" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln82_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="7" slack="0"/>
<pin id="533" dir="0" index="1" bw="7" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82_1/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln691_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="1"/>
<pin id="539" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln691/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_3_cast_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="12" slack="0"/>
<pin id="542" dir="0" index="1" bw="6" slack="1"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln691_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="12" slack="0"/>
<pin id="549" dir="0" index="1" bw="7" slack="0"/>
<pin id="550" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_2/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln691_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="12" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln691_1/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="select_ln79_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="3"/>
<pin id="560" dir="0" index="1" bw="128" slack="0"/>
<pin id="561" dir="0" index="2" bw="128" slack="3"/>
<pin id="562" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln691_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="128" slack="1"/>
<pin id="567" dir="0" index="1" bw="128" slack="0"/>
<pin id="568" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln79_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="4"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/10 "/>
</bind>
</comp>

<comp id="575" class="1004" name="trunc_ln_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="118" slack="0"/>
<pin id="577" dir="0" index="1" bw="128" slack="1"/>
<pin id="578" dir="0" index="2" bw="5" slack="0"/>
<pin id="579" dir="0" index="3" bw="8" slack="0"/>
<pin id="580" dir="1" index="4" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln87_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="13" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_1/12 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln87_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="13" slack="0"/>
<pin id="593" dir="0" index="1" bw="13" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/12 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln87_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="7" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/12 "/>
</bind>
</comp>

<comp id="603" class="1004" name="icmp_ln88_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="0"/>
<pin id="605" dir="0" index="1" bw="7" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/12 "/>
</bind>
</comp>

<comp id="609" class="1004" name="select_ln87_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="7" slack="0"/>
<pin id="612" dir="0" index="2" bw="7" slack="0"/>
<pin id="613" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87/12 "/>
</bind>
</comp>

<comp id="617" class="1004" name="select_ln87_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="7" slack="0"/>
<pin id="620" dir="0" index="2" bw="7" slack="0"/>
<pin id="621" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87_1/12 "/>
</bind>
</comp>

<comp id="625" class="1004" name="trunc_ln692_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="7" slack="0"/>
<pin id="627" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln692/12 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln88_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/12 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_4_cast_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="12" slack="0"/>
<pin id="637" dir="0" index="1" bw="6" slack="1"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_cast/13 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln88_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="7" slack="1"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/13 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln692_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="7" slack="1"/>
<pin id="648" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln692/13 "/>
</bind>
</comp>

<comp id="649" class="1004" name="add_ln692_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="12" slack="0"/>
<pin id="651" dir="0" index="1" bw="7" slack="0"/>
<pin id="652" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln692/13 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln692_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="12" slack="0"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln692_1/13 "/>
</bind>
</comp>

<comp id="660" class="1004" name="mean_V_load_cast_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="118" slack="1"/>
<pin id="662" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mean_V_load_cast/15 "/>
</bind>
</comp>

<comp id="663" class="1004" name="sub_ln692_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="128" slack="1"/>
<pin id="665" dir="0" index="1" bw="118" slack="0"/>
<pin id="666" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln692/15 "/>
</bind>
</comp>

<comp id="669" class="1004" name="icmp_ln91_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="19" slack="0"/>
<pin id="671" dir="0" index="1" bw="19" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/18 "/>
</bind>
</comp>

<comp id="675" class="1004" name="add_ln91_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="7" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/18 "/>
</bind>
</comp>

<comp id="681" class="1004" name="icmp_ln92_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="14" slack="0"/>
<pin id="683" dir="0" index="1" bw="14" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/18 "/>
</bind>
</comp>

<comp id="687" class="1004" name="select_ln91_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="7" slack="0"/>
<pin id="690" dir="0" index="2" bw="7" slack="0"/>
<pin id="691" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/18 "/>
</bind>
</comp>

<comp id="695" class="1004" name="select_ln91_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="7" slack="0"/>
<pin id="698" dir="0" index="2" bw="7" slack="0"/>
<pin id="699" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91_1/18 "/>
</bind>
</comp>

<comp id="703" class="1004" name="trunc_ln94_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="7" slack="0"/>
<pin id="705" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln94/18 "/>
</bind>
</comp>

<comp id="707" class="1004" name="xor_ln91_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln91/18 "/>
</bind>
</comp>

<comp id="713" class="1004" name="icmp_ln95_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="7" slack="0"/>
<pin id="715" dir="0" index="1" bw="7" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/18 "/>
</bind>
</comp>

<comp id="719" class="1004" name="and_ln91_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln91/18 "/>
</bind>
</comp>

<comp id="725" class="1004" name="add_ln92_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="7" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/18 "/>
</bind>
</comp>

<comp id="731" class="1004" name="or_ln92_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln92/18 "/>
</bind>
</comp>

<comp id="737" class="1004" name="select_ln92_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="7" slack="0"/>
<pin id="740" dir="0" index="2" bw="7" slack="0"/>
<pin id="741" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/18 "/>
</bind>
</comp>

<comp id="745" class="1004" name="select_ln92_2_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="7" slack="0"/>
<pin id="748" dir="0" index="2" bw="7" slack="0"/>
<pin id="749" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_2/18 "/>
</bind>
</comp>

<comp id="753" class="1004" name="trunc_ln98_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="7" slack="0"/>
<pin id="755" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/18 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln215_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="7" slack="0"/>
<pin id="759" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215/18 "/>
</bind>
</comp>

<comp id="761" class="1004" name="add_ln92_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="14" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/18 "/>
</bind>
</comp>

<comp id="767" class="1004" name="select_ln92_3_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="14" slack="0"/>
<pin id="770" dir="0" index="2" bw="14" slack="0"/>
<pin id="771" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_3/18 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln94_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="7" slack="1"/>
<pin id="777" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/19 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_5_cast_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="12" slack="0"/>
<pin id="780" dir="0" index="1" bw="6" slack="1"/>
<pin id="781" dir="0" index="2" bw="1" slack="0"/>
<pin id="782" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_cast/19 "/>
</bind>
</comp>

<comp id="785" class="1004" name="zext_ln98_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="7" slack="1"/>
<pin id="787" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/19 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_7_cast_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="12" slack="0"/>
<pin id="790" dir="0" index="1" bw="6" slack="1"/>
<pin id="791" dir="0" index="2" bw="1" slack="0"/>
<pin id="792" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_cast/19 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln98_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="12" slack="0"/>
<pin id="797" dir="0" index="1" bw="7" slack="0"/>
<pin id="798" dir="1" index="2" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/19 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln94_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="12" slack="0"/>
<pin id="803" dir="0" index="1" bw="7" slack="0"/>
<pin id="804" dir="1" index="2" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/19 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_8_cast_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="12" slack="0"/>
<pin id="809" dir="0" index="1" bw="6" slack="1"/>
<pin id="810" dir="0" index="2" bw="1" slack="0"/>
<pin id="811" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8_cast/19 "/>
</bind>
</comp>

<comp id="814" class="1004" name="add_ln215_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="12" slack="0"/>
<pin id="816" dir="0" index="1" bw="7" slack="0"/>
<pin id="817" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/19 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln215_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="12" slack="0"/>
<pin id="822" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/19 "/>
</bind>
</comp>

<comp id="825" class="1004" name="add_ln215_1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="12" slack="0"/>
<pin id="827" dir="0" index="1" bw="7" slack="0"/>
<pin id="828" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_1/19 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln215_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="12" slack="0"/>
<pin id="833" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/19 "/>
</bind>
</comp>

<comp id="836" class="1004" name="add_ln95_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="7" slack="1"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/19 "/>
</bind>
</comp>

<comp id="841" class="1004" name="icmp_ln95_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="7" slack="0"/>
<pin id="843" dir="0" index="1" bw="7" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95_1/19 "/>
</bind>
</comp>

<comp id="847" class="1004" name="add_ln91_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="19" slack="3"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_1/21 "/>
</bind>
</comp>

<comp id="853" class="1004" name="grp_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="128" slack="1"/>
<pin id="855" dir="0" index="1" bw="128" slack="1"/>
<pin id="856" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691/21 "/>
</bind>
</comp>

<comp id="858" class="1004" name="select_ln92_1_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="8"/>
<pin id="860" dir="0" index="1" bw="128" slack="0"/>
<pin id="861" dir="0" index="2" bw="128" slack="0"/>
<pin id="862" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_1/26 "/>
</bind>
</comp>

<comp id="865" class="1004" name="zext_ln98_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="12" slack="7"/>
<pin id="867" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_1/26 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln94_1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="12" slack="7"/>
<pin id="871" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_1/26 "/>
</bind>
</comp>

<comp id="873" class="1004" name="add_ln691_1_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="128" slack="1"/>
<pin id="875" dir="0" index="1" bw="128" slack="0"/>
<pin id="876" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1/26 "/>
</bind>
</comp>

<comp id="878" class="1004" name="zext_ln693_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="128" slack="1"/>
<pin id="880" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln693/27 "/>
</bind>
</comp>

<comp id="881" class="1004" name="grp_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="128" slack="0"/>
<pin id="883" dir="0" index="1" bw="130" slack="0"/>
<pin id="884" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln693/27 "/>
</bind>
</comp>

<comp id="887" class="1004" name="trunc_ln693_1_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="119" slack="0"/>
<pin id="889" dir="0" index="1" bw="257" slack="0"/>
<pin id="890" dir="0" index="2" bw="9" slack="0"/>
<pin id="891" dir="0" index="3" bw="10" slack="0"/>
<pin id="892" dir="1" index="4" bw="119" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln693_1/31 "/>
</bind>
</comp>

<comp id="897" class="1004" name="add_ln101_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="7" slack="0"/>
<pin id="899" dir="0" index="1" bw="1" slack="0"/>
<pin id="900" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/35 "/>
</bind>
</comp>

<comp id="903" class="1004" name="trunc_ln208_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="7" slack="0"/>
<pin id="905" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln208/35 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_9_cast_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="12" slack="0"/>
<pin id="909" dir="0" index="1" bw="6" slack="0"/>
<pin id="910" dir="0" index="2" bw="1" slack="0"/>
<pin id="911" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_cast/35 "/>
</bind>
</comp>

<comp id="915" class="1004" name="icmp_ln101_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="7" slack="0"/>
<pin id="917" dir="0" index="1" bw="7" slack="0"/>
<pin id="918" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/35 "/>
</bind>
</comp>

<comp id="921" class="1004" name="add_ln102_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="7" slack="0"/>
<pin id="923" dir="0" index="1" bw="1" slack="0"/>
<pin id="924" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/36 "/>
</bind>
</comp>

<comp id="927" class="1004" name="zext_ln208_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="7" slack="0"/>
<pin id="929" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/36 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln208_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="12" slack="1"/>
<pin id="933" dir="0" index="1" bw="7" slack="0"/>
<pin id="934" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/36 "/>
</bind>
</comp>

<comp id="936" class="1004" name="zext_ln208_1_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="12" slack="0"/>
<pin id="938" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_1/36 "/>
</bind>
</comp>

<comp id="941" class="1004" name="icmp_ln102_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="7" slack="0"/>
<pin id="943" dir="0" index="1" bw="7" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/36 "/>
</bind>
</comp>

<comp id="947" class="1005" name="add_ln73_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="7" slack="0"/>
<pin id="949" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln73 "/>
</bind>
</comp>

<comp id="952" class="1005" name="tmp_cast_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="12" slack="1"/>
<pin id="954" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="957" class="1005" name="icmp_ln73_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="1"/>
<pin id="959" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="961" class="1005" name="add_ln74_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="7" slack="0"/>
<pin id="963" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln74 "/>
</bind>
</comp>

<comp id="966" class="1005" name="data_V_addr_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="12" slack="2"/>
<pin id="968" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="974" class="1005" name="xout_addr_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="12" slack="1"/>
<pin id="976" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="xout_addr "/>
</bind>
</comp>

<comp id="979" class="1005" name="xout_load_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="128" slack="1"/>
<pin id="981" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="xout_load "/>
</bind>
</comp>

<comp id="984" class="1005" name="add_ln79_1_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="13" slack="0"/>
<pin id="986" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln79_1 "/>
</bind>
</comp>

<comp id="989" class="1005" name="icmp_ln79_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="1"/>
<pin id="991" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="993" class="1005" name="icmp_ln82_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="3"/>
<pin id="995" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln82 "/>
</bind>
</comp>

<comp id="998" class="1005" name="select_ln79_2_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="7" slack="0"/>
<pin id="1000" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln79_2 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="trunc_ln691_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="6" slack="1"/>
<pin id="1007" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln691 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="add_ln82_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="7" slack="0"/>
<pin id="1012" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="icmp_ln82_1_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="4"/>
<pin id="1017" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln82_1 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="data_V_addr_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="12" slack="1"/>
<pin id="1021" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="add_ln691_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="128" slack="1"/>
<pin id="1026" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="add_ln87_1_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="13" slack="0"/>
<pin id="1032" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln87_1 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="icmp_ln87_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="1"/>
<pin id="1037" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="select_ln87_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="7" slack="1"/>
<pin id="1041" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln87 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="select_ln87_1_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="7" slack="0"/>
<pin id="1047" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln87_1 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="trunc_ln692_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="6" slack="1"/>
<pin id="1052" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln692 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="add_ln88_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="7" slack="0"/>
<pin id="1057" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln88 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="data_V_addr_2_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="12" slack="1"/>
<pin id="1062" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr_2 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="mean_V_addr_1_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="6" slack="1"/>
<pin id="1068" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mean_V_addr_1 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="mean_V_load_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="118" slack="1"/>
<pin id="1073" dir="1" index="1" bw="118" slack="1"/>
</pin_list>
<bind>
<opset="mean_V_load "/>
</bind>
</comp>

<comp id="1076" class="1005" name="sub_ln692_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="128" slack="1"/>
<pin id="1078" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln692 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="icmp_ln91_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="1"/>
<pin id="1083" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="select_ln91_1_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="7" slack="0"/>
<pin id="1087" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln91_1 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="trunc_ln94_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="6" slack="1"/>
<pin id="1093" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln94 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="or_ln92_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="8"/>
<pin id="1098" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="or_ln92 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="select_ln92_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="7" slack="1"/>
<pin id="1103" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln92 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="select_ln92_2_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="7" slack="0"/>
<pin id="1108" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln92_2 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="trunc_ln98_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="6" slack="1"/>
<pin id="1114" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln98 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="trunc_ln215_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="6" slack="1"/>
<pin id="1119" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln215 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="select_ln92_3_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="14" slack="0"/>
<pin id="1124" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="select_ln92_3 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="add_ln98_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="12" slack="7"/>
<pin id="1129" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="add_ln98 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="add_ln94_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="12" slack="7"/>
<pin id="1134" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="add_ln94 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="data_V_addr_3_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="12" slack="1"/>
<pin id="1139" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr_3 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="data_V_addr_4_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="12" slack="1"/>
<pin id="1144" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr_4 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="add_ln95_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="7" slack="1"/>
<pin id="1149" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="icmp_ln95_1_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="8"/>
<pin id="1154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln95_1 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="data_V_load_3_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="128" slack="1"/>
<pin id="1158" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="data_V_load_3 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="add_ln91_1_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="19" slack="1"/>
<pin id="1163" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln91_1 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="mul_ln691_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="128" slack="1"/>
<pin id="1168" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln691 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="cov_V_addr_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="12" slack="7"/>
<pin id="1173" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="cov_V_addr "/>
</bind>
</comp>

<comp id="1176" class="1005" name="cov_V_addr_2_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="12" slack="6"/>
<pin id="1178" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="cov_V_addr_2 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="add_ln691_1_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="128" slack="0"/>
<pin id="1183" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="zext_ln693_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="257" slack="1"/>
<pin id="1189" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln693 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="trunc_ln693_1_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="119" slack="1"/>
<pin id="1194" dir="1" index="1" bw="119" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln693_1 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="add_ln101_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="7" slack="0"/>
<pin id="1199" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln101 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="tmp_9_cast_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="12" slack="1"/>
<pin id="1204" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="1210" class="1005" name="add_ln102_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="7" slack="0"/>
<pin id="1212" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln102 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="zext_ln208_1_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="64" slack="2"/>
<pin id="1217" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln208_1 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="cov_V_addr_1_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="12" slack="1"/>
<pin id="1222" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="cov_V_addr_1 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="cov_V_load_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="119" slack="1"/>
<pin id="1230" dir="1" index="1" bw="119" slack="1"/>
</pin_list>
<bind>
<opset="cov_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="144" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="166"><net_src comp="151" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="173" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="180"><net_src comp="167" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="216" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="272"><net_src comp="14" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="302"><net_src comp="295" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="317"><net_src comp="14" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="328"><net_src comp="14" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="339"><net_src comp="68" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="347"><net_src comp="340" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="351"><net_src comp="14" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="362"><net_src comp="70" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="373"><net_src comp="14" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="384"><net_src comp="14" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="395"><net_src comp="38" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="406"><net_src comp="14" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="417"><net_src comp="14" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="414" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="428"><net_src comp="135" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="135" pin="7"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="240" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="16" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="240" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="18" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="20" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="452"><net_src comp="240" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="22" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="251" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="16" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="251" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="464" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="479"><net_src comp="251" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="22" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="262" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="40" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="262" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="42" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="273" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="16" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="284" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="22" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="510"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="14" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="284" pin="4"/><net_sink comp="505" pin=2"/></net>

<net id="518"><net_src comp="499" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="493" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="273" pin="4"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="505" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="505" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="16" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="22" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="545"><net_src comp="18" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="20" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="540" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="537" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="563"><net_src comp="38" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="564"><net_src comp="291" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="425" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="558" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="571" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="581"><net_src comp="58" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="60" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="583"><net_src comp="62" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="584"><net_src comp="575" pin="4"/><net_sink comp="157" pin=4"/></net>

<net id="589"><net_src comp="307" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="40" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="307" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="42" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="318" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="16" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="329" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="22" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="614"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="14" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="329" pin="4"/><net_sink comp="609" pin=2"/></net>

<net id="622"><net_src comp="603" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="597" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="318" pin="4"/><net_sink comp="617" pin=2"/></net>

<net id="628"><net_src comp="617" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="609" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="16" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="640"><net_src comp="18" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="20" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="645"><net_src comp="642" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="653"><net_src comp="635" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="667"><net_src comp="425" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="340" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="72" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="352" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="16" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="363" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="74" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="692"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="14" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="374" pin="4"/><net_sink comp="687" pin=2"/></net>

<net id="700"><net_src comp="681" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="675" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="352" pin="4"/><net_sink comp="695" pin=2"/></net>

<net id="706"><net_src comp="695" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="681" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="76" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="385" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="22" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="707" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="687" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="16" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="719" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="681" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="742"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="14" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="385" pin="4"/><net_sink comp="737" pin=2"/></net>

<net id="750"><net_src comp="719" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="725" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="687" pin="3"/><net_sink comp="745" pin=2"/></net>

<net id="756"><net_src comp="745" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="737" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="363" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="78" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="772"><net_src comp="681" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="78" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="761" pin="2"/><net_sink comp="767" pin=2"/></net>

<net id="783"><net_src comp="18" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="20" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="793"><net_src comp="18" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="20" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="799"><net_src comp="788" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="775" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="778" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="785" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="812"><net_src comp="18" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="20" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="818"><net_src comp="807" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="775" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="814" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="829"><net_src comp="807" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="785" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="834"><net_src comp="825" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="840"><net_src comp="16" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="845"><net_src comp="836" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="22" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="336" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="80" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="425" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="38" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="864"><net_src comp="396" pin="4"/><net_sink comp="858" pin=2"/></net>

<net id="868"><net_src comp="865" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="872"><net_src comp="869" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="877"><net_src comp="858" pin="3"/><net_sink comp="873" pin=1"/></net>

<net id="885"><net_src comp="878" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="92" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="893"><net_src comp="94" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="881" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="895"><net_src comp="96" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="896"><net_src comp="98" pin="0"/><net_sink comp="887" pin=3"/></net>

<net id="901"><net_src comp="407" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="16" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="906"><net_src comp="407" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="912"><net_src comp="18" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="903" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="914"><net_src comp="20" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="919"><net_src comp="407" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="22" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="418" pin="4"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="16" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="930"><net_src comp="418" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="935"><net_src comp="927" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="939"><net_src comp="931" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="945"><net_src comp="418" pin="4"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="22" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="950"><net_src comp="430" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="955"><net_src comp="440" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="960"><net_src comp="448" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="964"><net_src comp="454" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="969"><net_src comp="116" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="977"><net_src comp="122" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="982"><net_src comp="129" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="135" pin=4"/></net>

<net id="987"><net_src comp="481" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="992"><net_src comp="487" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="499" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1001"><net_src comp="513" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1003"><net_src comp="998" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1004"><net_src comp="998" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1008"><net_src comp="521" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1013"><net_src comp="525" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1018"><net_src comp="531" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1022"><net_src comp="144" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1027"><net_src comp="565" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1033"><net_src comp="585" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1038"><net_src comp="591" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="609" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1048"><net_src comp="617" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1053"><net_src comp="625" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1058"><net_src comp="629" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1063"><net_src comp="167" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="1069"><net_src comp="173" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1074"><net_src comp="157" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1079"><net_src comp="663" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="135" pin=4"/></net>

<net id="1084"><net_src comp="669" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1088"><net_src comp="695" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1090"><net_src comp="1085" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1094"><net_src comp="703" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1099"><net_src comp="731" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1104"><net_src comp="737" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1109"><net_src comp="745" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1111"><net_src comp="1106" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1115"><net_src comp="753" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1120"><net_src comp="757" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="1125"><net_src comp="767" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1130"><net_src comp="795" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1135"><net_src comp="801" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1140"><net_src comp="181" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="1145"><net_src comp="187" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1150"><net_src comp="836" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1155"><net_src comp="841" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1159"><net_src comp="135" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1164"><net_src comp="847" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1169"><net_src comp="853" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1174"><net_src comp="195" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="1179"><net_src comp="201" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="1184"><net_src comp="873" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1186"><net_src comp="1181" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1190"><net_src comp="878" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1195"><net_src comp="887" pin="4"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="1200"><net_src comp="897" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1205"><net_src comp="907" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1213"><net_src comp="921" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1218"><net_src comp="936" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1223"><net_src comp="216" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="1231"><net_src comp="207" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="230" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: xin | {38 }
 - Input state : 
	Port: nondf_kernel_cov_x1 : xout | {3 4 }
  - Chain level:
	State 1
		specmemcore_ln69 : 1
		specmemcore_ln70 : 1
		specmemcore_ln71 : 1
	State 2
		add_ln73 : 1
		trunc_ln75 : 1
		tmp_cast : 2
		icmp_ln73 : 1
		br_ln73 : 2
	State 3
		add_ln74 : 1
		zext_ln75 : 1
		add_ln75 : 2
		zext_ln75_1 : 3
		data_V_addr : 4
		icmp_ln74 : 1
		br_ln74 : 2
		xout_addr : 4
		xout_load : 5
	State 4
	State 5
	State 6
		add_ln79_1 : 1
		icmp_ln79 : 1
		br_ln79 : 2
		add_ln79 : 1
		icmp_ln82 : 1
		select_ln79 : 2
		select_ln79_2 : 2
		trunc_ln691 : 3
		add_ln82 : 3
		icmp_ln82_1 : 4
		br_ln82 : 5
	State 7
		add_ln691_2 : 1
		zext_ln691_1 : 2
		data_V_addr_1 : 3
		data_V_load : 4
	State 8
	State 9
		add_ln691 : 1
	State 10
		mean_V_addr : 1
		store_ln693 : 2
	State 11
	State 12
		add_ln87_1 : 1
		icmp_ln87 : 1
		br_ln87 : 2
		add_ln87 : 1
		icmp_ln88 : 1
		select_ln87 : 2
		select_ln87_1 : 2
		trunc_ln692 : 3
		add_ln88 : 3
	State 13
		add_ln692 : 1
		zext_ln692_1 : 2
		data_V_addr_2 : 3
		mean_V_addr_1 : 1
		mean_V_load : 2
		data_V_load_1 : 4
	State 14
	State 15
		sub_ln692 : 1
	State 16
	State 17
	State 18
		icmp_ln91 : 1
		br_ln91 : 2
		add_ln91 : 1
		icmp_ln92 : 1
		select_ln91 : 2
		select_ln91_1 : 2
		trunc_ln94 : 3
		xor_ln91 : 2
		icmp_ln95 : 1
		and_ln91 : 2
		add_ln92 : 3
		or_ln92 : 2
		select_ln92 : 2
		select_ln92_2 : 2
		trunc_ln98 : 3
		trunc_ln215 : 3
		add_ln92_1 : 1
		select_ln92_3 : 2
	State 19
		add_ln98 : 1
		add_ln94 : 1
		add_ln215 : 1
		zext_ln215 : 2
		data_V_addr_3 : 3
		add_ln215_1 : 1
		zext_ln215_1 : 2
		data_V_addr_4 : 3
		data_V_load_2 : 4
		data_V_load_3 : 4
		icmp_ln95_1 : 1
		br_ln95 : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		select_ln92_1 : 1
		cov_V_addr : 1
		cov_V_addr_2 : 1
		add_ln691_1 : 2
	State 27
		mul_ln693 : 1
	State 28
	State 29
	State 30
	State 31
		trunc_ln693_1 : 1
	State 32
	State 33
	State 34
	State 35
		add_ln101 : 1
		trunc_ln208 : 1
		tmp_9_cast : 2
		icmp_ln101 : 1
		br_ln101 : 2
	State 36
		add_ln102 : 1
		zext_ln208 : 1
		add_ln208 : 2
		zext_ln208_1 : 3
		cov_V_addr_1 : 4
		icmp_ln102 : 1
		br_ln102 : 2
		cov_V_load : 5
	State 37
	State 38
		store_ln103 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_853       |    30   |   441   |   249   |
|          |        grp_fu_881       |    42   |   441   |   249   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln73_fu_430     |    0    |    0    |    14   |
|          |     add_ln74_fu_454     |    0    |    0    |    14   |
|          |     add_ln75_fu_464     |    0    |    0    |    19   |
|          |    add_ln79_1_fu_481    |    0    |    0    |    20   |
|          |     add_ln79_fu_493     |    0    |    0    |    14   |
|          |     add_ln82_fu_525     |    0    |    0    |    14   |
|          |    add_ln691_2_fu_547   |    0    |    0    |    19   |
|          |     add_ln691_fu_565    |    0    |    0    |   135   |
|          |    add_ln87_1_fu_585    |    0    |    0    |    20   |
|          |     add_ln87_fu_597     |    0    |    0    |    14   |
|          |     add_ln88_fu_629     |    0    |    0    |    14   |
|          |     add_ln692_fu_649    |    0    |    0    |    19   |
|    add   |     add_ln91_fu_675     |    0    |    0    |    14   |
|          |     add_ln92_fu_725     |    0    |    0    |    14   |
|          |    add_ln92_1_fu_761    |    0    |    0    |    21   |
|          |     add_ln98_fu_795     |    0    |    0    |    19   |
|          |     add_ln94_fu_801     |    0    |    0    |    19   |
|          |     add_ln215_fu_814    |    0    |    0    |    19   |
|          |    add_ln215_1_fu_825   |    0    |    0    |    19   |
|          |     add_ln95_fu_836     |    0    |    0    |    14   |
|          |    add_ln91_1_fu_847    |    0    |    0    |    26   |
|          |    add_ln691_1_fu_873   |    0    |    0    |   135   |
|          |     add_ln101_fu_897    |    0    |    0    |    14   |
|          |     add_ln102_fu_921    |    0    |    0    |    14   |
|          |     add_ln208_fu_931    |    0    |    0    |    19   |
|----------|-------------------------|---------|---------|---------|
|          |    select_ln79_fu_505   |    0    |    0    |    7    |
|          |   select_ln79_2_fu_513  |    0    |    0    |    7    |
|          |   select_ln79_1_fu_558  |    0    |    0    |   123   |
|          |    select_ln87_fu_609   |    0    |    0    |    7    |
|          |   select_ln87_1_fu_617  |    0    |    0    |    7    |
|  select  |    select_ln91_fu_687   |    0    |    0    |    7    |
|          |   select_ln91_1_fu_695  |    0    |    0    |    7    |
|          |    select_ln92_fu_737   |    0    |    0    |    7    |
|          |   select_ln92_2_fu_745  |    0    |    0    |    7    |
|          |   select_ln92_3_fu_767  |    0    |    0    |    14   |
|          |   select_ln92_1_fu_858  |    0    |    0    |   123   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln73_fu_448    |    0    |    0    |    10   |
|          |     icmp_ln74_fu_475    |    0    |    0    |    10   |
|          |     icmp_ln79_fu_487    |    0    |    0    |    12   |
|          |     icmp_ln82_fu_499    |    0    |    0    |    10   |
|          |    icmp_ln82_1_fu_531   |    0    |    0    |    10   |
|          |     icmp_ln87_fu_591    |    0    |    0    |    12   |
|   icmp   |     icmp_ln88_fu_603    |    0    |    0    |    10   |
|          |     icmp_ln91_fu_669    |    0    |    0    |    14   |
|          |     icmp_ln92_fu_681    |    0    |    0    |    12   |
|          |     icmp_ln95_fu_713    |    0    |    0    |    10   |
|          |    icmp_ln95_1_fu_841   |    0    |    0    |    10   |
|          |    icmp_ln101_fu_915    |    0    |    0    |    10   |
|          |    icmp_ln102_fu_941    |    0    |    0    |    10   |
|----------|-------------------------|---------|---------|---------|
|    sub   |     sub_ln692_fu_663    |    0    |    0    |   135   |
|----------|-------------------------|---------|---------|---------|
|    xor   |     xor_ln91_fu_707     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    and   |     and_ln91_fu_719     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    or    |      or_ln92_fu_731     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln75_fu_436    |    0    |    0    |    0    |
|          |    trunc_ln691_fu_521   |    0    |    0    |    0    |
|          |    trunc_ln692_fu_625   |    0    |    0    |    0    |
|   trunc  |    trunc_ln94_fu_703    |    0    |    0    |    0    |
|          |    trunc_ln98_fu_753    |    0    |    0    |    0    |
|          |    trunc_ln215_fu_757   |    0    |    0    |    0    |
|          |    trunc_ln208_fu_903   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     tmp_cast_fu_440     |    0    |    0    |    0    |
|          |    tmp_3_cast_fu_540    |    0    |    0    |    0    |
|          |    tmp_4_cast_fu_635    |    0    |    0    |    0    |
|bitconcatenate|    tmp_5_cast_fu_778    |    0    |    0    |    0    |
|          |    tmp_7_cast_fu_788    |    0    |    0    |    0    |
|          |    tmp_8_cast_fu_807    |    0    |    0    |    0    |
|          |    tmp_9_cast_fu_907    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln75_fu_460    |    0    |    0    |    0    |
|          |    zext_ln75_1_fu_469   |    0    |    0    |    0    |
|          |    zext_ln691_fu_537    |    0    |    0    |    0    |
|          |   zext_ln691_1_fu_553   |    0    |    0    |    0    |
|          |     zext_ln79_fu_571    |    0    |    0    |    0    |
|          |     zext_ln88_fu_642    |    0    |    0    |    0    |
|          |    zext_ln692_fu_646    |    0    |    0    |    0    |
|          |   zext_ln692_1_fu_655   |    0    |    0    |    0    |
|   zext   | mean_V_load_cast_fu_660 |    0    |    0    |    0    |
|          |     zext_ln94_fu_775    |    0    |    0    |    0    |
|          |     zext_ln98_fu_785    |    0    |    0    |    0    |
|          |    zext_ln215_fu_820    |    0    |    0    |    0    |
|          |   zext_ln215_1_fu_831   |    0    |    0    |    0    |
|          |    zext_ln98_1_fu_865   |    0    |    0    |    0    |
|          |    zext_ln94_1_fu_869   |    0    |    0    |    0    |
|          |    zext_ln693_fu_878    |    0    |    0    |    0    |
|          |    zext_ln208_fu_927    |    0    |    0    |    0    |
|          |   zext_ln208_1_fu_936   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_575     |    0    |    0    |    0    |
|          |   trunc_ln693_1_fu_887  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    72   |   882   |   1758  |
|----------|-------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
| cov_V|   29   |    0   |    0   |
|data_V|   29   |    0   |    0   |
|mean_V|    4   |    0   |    0   |
+------+--------+--------+--------+
| Total|   62   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_i3113_reg_291   |   128  |
|   add_ln101_reg_1197   |    7   |
|   add_ln102_reg_1210   |    7   |
|  add_ln691_1_reg_1181  |   128  |
|   add_ln691_reg_1024   |   128  |
|    add_ln73_reg_947    |    7   |
|    add_ln74_reg_961    |    7   |
|   add_ln79_1_reg_984   |   13   |
|    add_ln82_reg_1010   |    7   |
|   add_ln87_1_reg_1030  |   13   |
|    add_ln88_reg_1055   |    7   |
|   add_ln91_1_reg_1161  |   19   |
|    add_ln94_reg_1132   |   12   |
|    add_ln95_reg_1147   |    7   |
|    add_ln98_reg_1127   |   12   |
|   conv3_i2112_reg_392  |   128  |
|  cov_V_addr_1_reg_1220 |   12   |
|  cov_V_addr_2_reg_1176 |   12   |
|   cov_V_addr_reg_1171  |   12   |
|   cov_V_load_reg_1228  |   119  |
| data_V_addr_1_reg_1019 |   12   |
| data_V_addr_2_reg_1060 |   12   |
| data_V_addr_3_reg_1137 |   12   |
| data_V_addr_4_reg_1142 |   12   |
|   data_V_addr_reg_966  |   12   |
| data_V_load_3_reg_1156 |   128  |
|       i_1_reg_314      |    7   |
|       i_2_reg_280      |    7   |
|       i_3_reg_348      |    7   |
|       i_4_reg_403      |    7   |
|        i_reg_236       |    7   |
|    icmp_ln73_reg_957   |    1   |
|    icmp_ln79_reg_989   |    1   |
|  icmp_ln82_1_reg_1015  |    1   |
|    icmp_ln82_reg_993   |    1   |
|   icmp_ln87_reg_1035   |    1   |
|   icmp_ln91_reg_1081   |    1   |
|  icmp_ln95_1_reg_1152  |    1   |
|indvar_flatten21_reg_359|   14   |
|indvar_flatten36_reg_336|   19   |
| indvar_flatten8_reg_303|   13   |
| indvar_flatten_reg_258 |   13   |
|       j_1_reg_247      |    7   |
|       j_2_reg_325      |    7   |
|       j_3_reg_370      |    7   |
|       j_4_reg_414      |    7   |
|        j_reg_269       |    7   |
|        k_reg_381       |    7   |
| mean_V_addr_1_reg_1066 |    6   |
|  mean_V_load_reg_1071  |   118  |
|   mul_ln691_reg_1166   |   128  |
|    or_ln92_reg_1096    |    1   |
|         reg_425        |   128  |
|  select_ln79_2_reg_998 |    7   |
| select_ln87_1_reg_1045 |    7   |
|  select_ln87_reg_1039  |    7   |
| select_ln91_1_reg_1085 |    7   |
| select_ln92_2_reg_1106 |    7   |
| select_ln92_3_reg_1122 |   14   |
|  select_ln92_reg_1101  |    7   |
|   sub_ln692_reg_1076   |   128  |
|   tmp_9_cast_reg_1202  |   12   |
|    tmp_cast_reg_952    |   12   |
|  trunc_ln215_reg_1117  |    6   |
|  trunc_ln691_reg_1005  |    6   |
|  trunc_ln692_reg_1050  |    6   |
| trunc_ln693_1_reg_1192 |   119  |
|   trunc_ln94_reg_1091  |    6   |
|   trunc_ln98_reg_1112  |    6   |
|    xout_addr_reg_974   |   12   |
|    xout_load_reg_979   |   128  |
|  zext_ln208_1_reg_1215 |   64   |
|   zext_ln693_reg_1187  |   257  |
+------------------------+--------+
|          Total         |  2315  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_129    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_access_fu_135    |  p0  |   6  |  12  |   72   ||    31   |
|     grp_access_fu_135    |  p2  |   4  |   0  |    0   ||    20   |
|     grp_access_fu_135    |  p4  |   2  |  12  |   24   ||    9    |
|     grp_access_fu_157    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_207    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_access_fu_207    |  p2  |   2  |   0  |    0   ||    9    |
|     add_i3113_reg_291    |  p0  |   2  |  128 |   256  ||    9    |
| indvar_flatten36_reg_336 |  p0  |   2  |  19  |   38   ||    9    |
|          reg_425         |  p0  |   2  |  128 |   256  ||    9    |
|        grp_fu_881        |  p0  |   2  |  128 |   256  ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   962  || 4.45414 ||   132   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   72   |    -   |   882  |  1758  |
|   Memory  |   62   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   132  |
|  Register |    -   |    -   |    -   |  2315  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   62   |   72   |    4   |  3197  |  1890  |
+-----------+--------+--------+--------+--------+--------+
