#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec 16 21:53:22 2024
# Process ID: 16444
# Current directory: D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado
# Command line: vivado.exe .\ahb_sram.xpr
# Log file: D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado/vivado.log
# Journal file: D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project ./ahb_sram.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
[Mon Dec 16 21:53:47 2024] Launched synth_1...
Run output will be captured here: D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado/ahb_sram.runs/synth_1/runme.log
[Mon Dec 16 21:53:47 2024] Launched impl_1...
Run output will be captured here: D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado/ahb_sram.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: ahb_sram_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 887.633 ; gain = 67.395
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ahb_sram_top' [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/src/ahb_sram_top.v:1]
	Parameter ADDR_DEPTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ahb_slave_if' [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/src/ahb_slave_if.v:1]
	Parameter ADDR_DEPTH bound to: 10 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter BUSY bound to: 2'b01 
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/src/ahb_slave_if.v:88]
WARNING: [Synth 8-6014] Unused sequential element hburst_r_reg was removed.  [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/src/ahb_slave_if.v:107]
INFO: [Synth 8-6155] done synthesizing module 'ahb_slave_if' (1#1) [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/src/ahb_slave_if.v:1]
WARNING: [Synth 8-689] width (12) of port connection 'sram_addr' does not match port width (10) of module 'ahb_slave_if' [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/src/ahb_sram_top.v:56]
INFO: [Synth 8-6157] synthesizing module 'sram' [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/src/sram.v:1]
	Parameter ADDR_DEPTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sram' (2#1) [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/src/sram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ahb_sram_top' (3#1) [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/src/ahb_sram_top.v:1]
WARNING: [Synth 8-3331] design ahb_slave_if has unconnected port hburst[2]
WARNING: [Synth 8-3331] design ahb_slave_if has unconnected port hburst[1]
WARNING: [Synth 8-3331] design ahb_slave_if has unconnected port hburst[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1181.781 ; gain = 361.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1181.781 ; gain = 361.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1181.781 ; gain = 361.543
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado/script/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado/script/top.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado/script/top.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'rst_n'. [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado/script/top.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports rst_n]'. [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado/script/top.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado/script/top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1867.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:09 ; elapsed = 00:00:55 . Memory (MB): peak = 1867.309 ; gain = 1047.070
12 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:55 . Memory (MB): peak = 1867.309 ; gain = 1047.070
reset_run synth_1
launch_runs impl_1 -jobs 8
[Mon Dec 16 22:04:17 2024] Launched synth_1...
Run output will be captured here: D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado/ahb_sram.runs/synth_1/runme.log
[Mon Dec 16 22:04:17 2024] Launched impl_1...
Run output will be captured here: D:/A_my_project/FPGA/Digital_IC_class/ahb_sram/rtl/syn/syn_vivado/ahb_sram.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2108.098 ; gain = 42.691
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2108.098 ; gain = 42.691
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2108.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2186.160 ; gain = 318.852
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 22:17:26 2024...
