{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 21:21:06 2016 " "Info: Processing started: Fri Jul 29 21:21:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sss_step_mot -c sss_step_mot " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sss_step_mot -c sss_step_mot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sss_step_mot.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sss_step_mot.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sss_step_mot " "Info: Found entity 1: sss_step_mot" {  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "sss_step_mot " "Info: Elaborating entity \"sss_step_mot\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "div_glob_clk\[24..13\] " "Warning: Not all bits in bus \"div_glob_clk\[24..13\]\" are used" {  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 600 1128 1272 616 "div_glob_clk\[24\]" "" } { 696 1456 1592 712 "div_glob_clk\[13\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst21 " "Warning: Primitive \"NOT\" of instance \"inst21\" not used" {  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 512 1584 1632 544 "inst21" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst60 " "Warning: Primitive \"WIRE\" of instance \"inst60\" not used" {  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 400 2624 2672 432 "inst60" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst65 " "Warning: Primitive \"GND\" of instance \"inst65\" not used" {  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 776 2752 2784 808 "inst65" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst185 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst185\"" {  } { { "sss_step_mot.bdf" "inst185" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 432 1840 1976 632 "inst185" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst185 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst185\"" {  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 432 1840 1976 632 "inst185" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst185 " "Info: Instantiated megafunction \"LPM_COUNTER:inst185\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 432 1840 1976 632 "inst185" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_counter_f10ke LPM_COUNTER:inst185\|alt_counter_f10ke:wysi_counter " "Info: Elaborating entity \"alt_counter_f10ke\" for hierarchy \"LPM_COUNTER:inst185\|alt_counter_f10ke:wysi_counter\"" {  } { { "LPM_COUNTER.tdf" "wysi_counter" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 425 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_COUNTER:inst185\|alt_counter_f10ke:wysi_counter LPM_COUNTER:inst185 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst185\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"LPM_COUNTER:inst185\"" {  } { { "LPM_COUNTER.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 425 4 0 } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 432 1840 1976 632 "inst185" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst174 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst174\"" {  } { { "sss_step_mot.bdf" "inst174" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 264 1584 1696 312 "inst174" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst174 " "Info: Elaborated megafunction instantiation \"LPM_CONSTANT:inst174\"" {  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 264 1584 1696 312 "inst174" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst174 " "Info: Instantiated megafunction \"LPM_CONSTANT:inst174\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 10 " "Info: Parameter \"LPM_CVALUE\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 264 1584 1696 312 "inst174" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LPM_SHIFTREG:inst171 " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LPM_SHIFTREG:inst171\"" {  } { { "sss_step_mot.bdf" "inst171" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 448 1344 1480 592 "inst171" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_SHIFTREG:inst171 " "Info: Elaborated megafunction instantiation \"LPM_SHIFTREG:inst171\"" {  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 448 1344 1480 592 "inst171" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_SHIFTREG:inst171 " "Info: Instantiated megafunction \"LPM_SHIFTREG:inst171\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 448 1344 1480 592 "inst171" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB LPM_ADD_SUB:inst175 " "Info: Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"LPM_ADD_SUB:inst175\"" {  } { { "sss_step_mot.bdf" "inst175" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 440 944 1104 608 "inst175" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ADD_SUB:inst175 " "Info: Elaborated megafunction instantiation \"LPM_ADD_SUB:inst175\"" {  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 440 944 1104 608 "inst175" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ADD_SUB:inst175 " "Info: Instantiated megafunction \"LPM_ADD_SUB:inst175\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 440 944 1104 608 "inst175" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore LPM_ADD_SUB:inst175\|addcore:adder " "Info: Elaborating entity \"addcore\" for hierarchy \"LPM_ADD_SUB:inst175\|addcore:adder\"" {  } { { "LPM_ADD_SUB.tdf" "adder" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 268 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ADD_SUB:inst175\|addcore:adder LPM_ADD_SUB:inst175 " "Info: Elaborated megafunction instantiation \"LPM_ADD_SUB:inst175\|addcore:adder\", which is child of megafunction instantiation \"LPM_ADD_SUB:inst175\"" {  } { { "LPM_ADD_SUB.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 268 4 0 } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 440 944 1104 608 "inst175" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer LPM_ADD_SUB:inst175\|addcore:adder\|a_csnbuffer:oflow_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"LPM_ADD_SUB:inst175\|addcore:adder\|a_csnbuffer:oflow_node\"" {  } { { "addcore.tdf" "oflow_node" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ADD_SUB:inst175\|addcore:adder\|a_csnbuffer:oflow_node LPM_ADD_SUB:inst175 " "Info: Elaborated megafunction instantiation \"LPM_ADD_SUB:inst175\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"LPM_ADD_SUB:inst175\"" {  } { { "addcore.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 440 944 1104 608 "inst175" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer LPM_ADD_SUB:inst175\|addcore:adder\|a_csnbuffer:result_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"LPM_ADD_SUB:inst175\|addcore:adder\|a_csnbuffer:result_node\"" {  } { { "addcore.tdf" "result_node" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ADD_SUB:inst175\|addcore:adder\|a_csnbuffer:result_node LPM_ADD_SUB:inst175 " "Info: Elaborated megafunction instantiation \"LPM_ADD_SUB:inst175\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"LPM_ADD_SUB:inst175\"" {  } { { "addcore.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 440 944 1104 608 "inst175" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift LPM_ADD_SUB:inst175\|altshift:result_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"LPM_ADD_SUB:inst175\|altshift:result_ext_latency_ffs\"" {  } { { "LPM_ADD_SUB.tdf" "result_ext_latency_ffs" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 286 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ADD_SUB:inst175\|altshift:result_ext_latency_ffs LPM_ADD_SUB:inst175 " "Info: Elaborated megafunction instantiation \"LPM_ADD_SUB:inst175\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"LPM_ADD_SUB:inst175\"" {  } { { "LPM_ADD_SUB.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 286 2 0 } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 440 944 1104 608 "inst175" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift LPM_ADD_SUB:inst175\|altshift:carry_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"LPM_ADD_SUB:inst175\|altshift:carry_ext_latency_ffs\"" {  } { { "LPM_ADD_SUB.tdf" "carry_ext_latency_ffs" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 288 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ADD_SUB:inst175\|altshift:carry_ext_latency_ffs LPM_ADD_SUB:inst175 " "Info: Elaborated megafunction instantiation \"LPM_ADD_SUB:inst175\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"LPM_ADD_SUB:inst175\"" {  } { { "LPM_ADD_SUB.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 288 2 0 } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 440 944 1104 608 "inst175" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst173 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst173\"" {  } { { "sss_step_mot.bdf" "inst173" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 480 568 680 528 "inst173" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst173 " "Info: Elaborated megafunction instantiation \"LPM_CONSTANT:inst173\"" {  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 480 568 680 528 "inst173" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst173 " "Info: Instantiated megafunction \"LPM_CONSTANT:inst173\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 100 " "Info: Parameter \"LPM_CVALUE\" = \"100\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 480 568 680 528 "inst173" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Info: Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Info: Implemented 21 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 21:21:10 2016 " "Info: Processing ended: Fri Jul 29 21:21:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 21:21:12 2016 " "Info: Processing started: Fri Jul 29 21:21:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sss_step_mot -c sss_step_mot " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sss_step_mot -c sss_step_mot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "sss_step_mot EPF10K10LC84-4 " "Info: Selected device EPF10K10LC84-4 for design \"sss_step_mot\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "2 " "Info: Inserted 2 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Fri Jul 29 2016 21:21:13 " "Info: Started fitting attempt 1 on Fri Jul 29 2016 at 21:21:13" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 21:21:15 2016 " "Info: Processing ended: Fri Jul 29 21:21:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 21:21:17 2016 " "Info: Processing started: Fri Jul 29 21:21:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sss_step_mot -c sss_step_mot " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off sss_step_mot -c sss_step_mot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 21:21:19 2016 " "Info: Processing ended: Fri Jul 29 21:21:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 21:21:20 2016 " "Info: Processing started: Fri Jul 29 21:21:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sss_step_mot -c sss_step_mot " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sss_step_mot -c sss_step_mot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "step_mot_clk " "Info: Assuming node \"step_mot_clk\" is an undefined clock" {  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 720 1272 1440 736 "step_mot_clk" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "step_mot_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst188 " "Info: Detected ripple clock \"inst188\" as buffer" {  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 536 2208 2272 616 "inst188" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst188" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "step_mot_clk register lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|q\[0\] register lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|q\[14\] 53.48 MHz 18.7 ns Internal " "Info: Clock \"step_mot_clk\" has Internal fmax of 53.48 MHz between source register \"lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|q\[0\]\" and destination register \"lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|q\[14\]\" (period= 18.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.100 ns + Longest register register " "Info: + Longest register to register delay is 15.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|q\[0\] 1 REG LC1_C14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C14; Fanout = 2; REG Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 1.200 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT 2 COMB LC1_C14 2 " "Info: 2: + IC(0.000 ns) + CELL(1.200 ns) = 1.200 ns; Loc. = LC1_C14; Fanout = 2; COMB Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[0] lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 1.500 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT 3 COMB LC2_C14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 1.500 ns; Loc. = LC2_C14; Fanout = 2; COMB Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 1.800 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT 4 COMB LC3_C14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC3_C14; Fanout = 2; COMB Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 2.100 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT 5 COMB LC4_C14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 2.100 ns; Loc. = LC4_C14; Fanout = 2; COMB Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 2.400 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT 6 COMB LC5_C14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 2.400 ns; Loc. = LC5_C14; Fanout = 2; COMB Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 2.700 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT 7 COMB LC6_C14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 2.700 ns; Loc. = LC6_C14; Fanout = 2; COMB Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 3.000 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT 8 COMB LC7_C14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 3.000 ns; Loc. = LC7_C14; Fanout = 2; COMB Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 3.300 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT 9 COMB LC8_C14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.300 ns) = 3.300 ns; Loc. = LC8_C14; Fanout = 2; COMB Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.300 ns) 4.400 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[8\]~COUT 10 COMB LC1_C16 2 " "Info: 10: + IC(0.800 ns) + CELL(0.300 ns) = 4.400 ns; Loc. = LC1_C16; Fanout = 2; COMB Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[8\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.700 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~COUT 11 COMB LC2_C16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.300 ns) = 4.700 ns; Loc. = LC2_C16; Fanout = 2; COMB Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.000 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\]~COUT 12 COMB LC3_C16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.300 ns) = 5.000 ns; Loc. = LC3_C16; Fanout = 2; COMB Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.300 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[11\]~COUT 13 COMB LC4_C16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.300 ns) = 5.300 ns; Loc. = LC4_C16; Fanout = 2; COMB Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[11\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.600 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]~COUT 14 COMB LC5_C16 2 " "Info: 14: + IC(0.000 ns) + CELL(0.300 ns) = 5.600 ns; Loc. = LC5_C16; Fanout = 2; COMB Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.900 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]~COUT 15 COMB LC6_C16 2 " "Info: 15: + IC(0.000 ns) + CELL(0.300 ns) = 5.900 ns; Loc. = LC6_C16; Fanout = 2; COMB Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 6.200 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]~COUT 16 COMB LC7_C16 1 " "Info: 16: + IC(0.000 ns) + CELL(0.300 ns) = 6.200 ns; Loc. = LC7_C16; Fanout = 1; COMB Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 7.500 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|cout 17 COMB LC8_C16 2 " "Info: 17: + IC(0.000 ns) + CELL(1.300 ns) = 7.500 ns; Loc. = LC8_C16; Fanout = 2; COMB Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|cout'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|cout } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 824 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 11.500 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|cout~_wirecell 18 COMB LC3_C13 15 " "Info: 18: + IC(2.200 ns) + CELL(1.800 ns) = 11.500 ns; Loc. = LC3_C13; Fanout = 15; COMB Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|cout~_wirecell'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|cout lpm_counter:inst185|alt_counter_f10ke:wysi_counter|cout~_wirecell } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 824 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.200 ns) 15.100 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|q\[14\] 19 REG LC7_C16 2 " "Info: 19: + IC(2.400 ns) + CELL(1.200 ns) = 15.100 ns; Loc. = LC7_C16; Fanout = 2; REG Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|q\[14\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|cout~_wirecell lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[14] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.700 ns ( 64.24 % ) " "Info: Total cell delay = 9.700 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.400 ns ( 35.76 % ) " "Info: Total interconnect delay = 5.400 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[0] lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|cout lpm_counter:inst185|alt_counter_f10ke:wysi_counter|cout~_wirecell lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[14] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[0] {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|cout {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|cout~_wirecell {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[14] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.200ns 2.400ns } { 0.000ns 1.200ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.300ns 1.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "step_mot_clk destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"step_mot_clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns step_mot_clk 1 CLK PIN_43 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 16; CLK Node = 'step_mot_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { step_mot_clk } "NODE_NAME" } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 720 1272 1440 736 "step_mot_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|q\[14\] 2 REG LC7_C16 2 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC7_C16; Fanout = 2; REG Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|q\[14\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { step_mot_clk lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[14] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { step_mot_clk lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[14] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { step_mot_clk {} step_mot_clk~out {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[14] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "step_mot_clk source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"step_mot_clk\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns step_mot_clk 1 CLK PIN_43 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 16; CLK Node = 'step_mot_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { step_mot_clk } "NODE_NAME" } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 720 1272 1440 736 "step_mot_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|q\[0\] 2 REG LC1_C14 2 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC1_C14; Fanout = 2; REG Node = 'lpm_counter:inst185\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { step_mot_clk lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { step_mot_clk lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { step_mot_clk {} step_mot_clk~out {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { step_mot_clk lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[14] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { step_mot_clk {} step_mot_clk~out {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[14] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { step_mot_clk lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { step_mot_clk {} step_mot_clk~out {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[0] lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT lpm_counter:inst185|alt_counter_f10ke:wysi_counter|cout lpm_counter:inst185|alt_counter_f10ke:wysi_counter|cout~_wirecell lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[14] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[0] {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|cout {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|cout~_wirecell {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[14] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.200ns 2.400ns } { 0.000ns 1.200ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.300ns 1.800ns 1.200ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { step_mot_clk lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[14] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { step_mot_clk {} step_mot_clk~out {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[14] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { step_mot_clk lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { step_mot_clk {} step_mot_clk~out {} lpm_counter:inst185|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst15 step_mot_right_left step_mot_clk -2.900 ns register " "Info: tsu for register \"inst15\" (data pin = \"step_mot_right_left\", clock pin = \"step_mot_clk\") is -2.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.600 ns + Longest pin register " "Info: + Longest pin to register delay is 5.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns step_mot_right_left 1 PIN PIN_44 4 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_44; Fanout = 4; PIN Node = 'step_mot_right_left'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { step_mot_right_left } "NODE_NAME" } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 624 2280 2472 640 "step_mot_right_left" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.200 ns) 5.600 ns inst15 2 REG LC2_B7 3 " "Info: 2: + IC(1.600 ns) + CELL(1.200 ns) = 5.600 ns; Loc. = LC2_B7; Fanout = 3; REG Node = 'inst15'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { step_mot_right_left inst15 } "NODE_NAME" } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 472 2832 2896 552 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 71.43 % ) " "Info: Total cell delay = 4.000 ns ( 71.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 28.57 % ) " "Info: Total interconnect delay = 1.600 ns ( 28.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { step_mot_right_left inst15 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { step_mot_right_left {} step_mot_right_left~out {} inst15 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 472 2832 2896 552 "inst15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "step_mot_clk destination 11.000 ns - Shortest register " "Info: - Shortest clock path from clock \"step_mot_clk\" to destination register is 11.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns step_mot_clk 1 CLK PIN_43 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 16; CLK Node = 'step_mot_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { step_mot_clk } "NODE_NAME" } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 720 1272 1440 736 "step_mot_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns inst188 2 REG LC1_C13 4 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_C13; Fanout = 4; REG Node = 'inst188'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { step_mot_clk inst188 } "NODE_NAME" } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 536 2208 2272 616 "inst188" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 11.000 ns inst15 3 REG LC2_B7 3 " "Info: 3: + IC(4.600 ns) + CELL(0.000 ns) = 11.000 ns; Loc. = LC2_B7; Fanout = 3; REG Node = 'inst15'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { inst188 inst15 } "NODE_NAME" } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 472 2832 2896 552 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 35.45 % ) " "Info: Total cell delay = 3.900 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.100 ns ( 64.55 % ) " "Info: Total interconnect delay = 7.100 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { step_mot_clk inst188 inst15 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { step_mot_clk {} step_mot_clk~out {} inst188 {} inst15 {} } { 0.000ns 0.000ns 2.500ns 4.600ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { step_mot_right_left inst15 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { step_mot_right_left {} step_mot_right_left~out {} inst15 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 1.200ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { step_mot_clk inst188 inst15 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { step_mot_clk {} step_mot_clk~out {} inst188 {} inst15 {} } { 0.000ns 0.000ns 2.500ns 4.600ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "step_mot_clk step_mot_phase_d inst16~1 18.800 ns register " "Info: tco from clock \"step_mot_clk\" to destination pin \"step_mot_phase_d\" through register \"inst16~1\" is 18.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "step_mot_clk source 11.000 ns + Longest register " "Info: + Longest clock path from clock \"step_mot_clk\" to source register is 11.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns step_mot_clk 1 CLK PIN_43 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 16; CLK Node = 'step_mot_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { step_mot_clk } "NODE_NAME" } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 720 1272 1440 736 "step_mot_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns inst188 2 REG LC1_C13 4 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_C13; Fanout = 4; REG Node = 'inst188'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { step_mot_clk inst188 } "NODE_NAME" } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 536 2208 2272 616 "inst188" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 11.000 ns inst16~1 3 REG LC6_B7 1 " "Info: 3: + IC(4.600 ns) + CELL(0.000 ns) = 11.000 ns; Loc. = LC6_B7; Fanout = 1; REG Node = 'inst16~1'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { inst188 inst16~1 } "NODE_NAME" } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 600 2832 2896 680 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 35.45 % ) " "Info: Total cell delay = 3.900 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.100 ns ( 64.55 % ) " "Info: Total interconnect delay = 7.100 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { step_mot_clk inst188 inst16~1 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { step_mot_clk {} step_mot_clk~out {} inst188 {} inst16~1 {} } { 0.000ns 0.000ns 2.500ns 4.600ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 600 2832 2896 680 "inst16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.700 ns + Longest register pin " "Info: + Longest register to pin delay is 6.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst16~1 1 REG LC6_B7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_B7; Fanout = 1; REG Node = 'inst16~1'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst16~1 } "NODE_NAME" } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 600 2832 2896 680 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(5.100 ns) 6.700 ns step_mot_phase_d 2 PIN PIN_24 0 " "Info: 2: + IC(1.600 ns) + CELL(5.100 ns) = 6.700 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'step_mot_phase_d'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { inst16~1 step_mot_phase_d } "NODE_NAME" } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 640 3152 3340 656 "step_mot_phase_d" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.100 ns ( 76.12 % ) " "Info: Total cell delay = 5.100 ns ( 76.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 23.88 % ) " "Info: Total interconnect delay = 1.600 ns ( 23.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { inst16~1 step_mot_phase_d } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { inst16~1 {} step_mot_phase_d {} } { 0.000ns 1.600ns } { 0.000ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { step_mot_clk inst188 inst16~1 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { step_mot_clk {} step_mot_clk~out {} inst188 {} inst16~1 {} } { 0.000ns 0.000ns 2.500ns 4.600ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { inst16~1 step_mot_phase_d } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { inst16~1 {} step_mot_phase_d {} } { 0.000ns 1.600ns } { 0.000ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst15 step_mot_right_left step_mot_clk 7.000 ns register " "Info: th for register \"inst15\" (data pin = \"step_mot_right_left\", clock pin = \"step_mot_clk\") is 7.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "step_mot_clk destination 11.000 ns + Longest register " "Info: + Longest clock path from clock \"step_mot_clk\" to destination register is 11.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns step_mot_clk 1 CLK PIN_43 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 16; CLK Node = 'step_mot_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { step_mot_clk } "NODE_NAME" } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 720 1272 1440 736 "step_mot_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns inst188 2 REG LC1_C13 4 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_C13; Fanout = 4; REG Node = 'inst188'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { step_mot_clk inst188 } "NODE_NAME" } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 536 2208 2272 616 "inst188" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 11.000 ns inst15 3 REG LC2_B7 3 " "Info: 3: + IC(4.600 ns) + CELL(0.000 ns) = 11.000 ns; Loc. = LC2_B7; Fanout = 3; REG Node = 'inst15'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { inst188 inst15 } "NODE_NAME" } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 472 2832 2896 552 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 35.45 % ) " "Info: Total cell delay = 3.900 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.100 ns ( 64.55 % ) " "Info: Total interconnect delay = 7.100 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { step_mot_clk inst188 inst15 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { step_mot_clk {} step_mot_clk~out {} inst188 {} inst15 {} } { 0.000ns 0.000ns 2.500ns 4.600ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 472 2832 2896 552 "inst15" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns step_mot_right_left 1 PIN PIN_44 4 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_44; Fanout = 4; PIN Node = 'step_mot_right_left'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { step_mot_right_left } "NODE_NAME" } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 624 2280 2472 640 "step_mot_right_left" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.200 ns) 5.600 ns inst15 2 REG LC2_B7 3 " "Info: 2: + IC(1.600 ns) + CELL(1.200 ns) = 5.600 ns; Loc. = LC2_B7; Fanout = 3; REG Node = 'inst15'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { step_mot_right_left inst15 } "NODE_NAME" } } { "sss_step_mot.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_step_mot/sss_step_mot.bdf" { { 472 2832 2896 552 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 71.43 % ) " "Info: Total cell delay = 4.000 ns ( 71.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 28.57 % ) " "Info: Total interconnect delay = 1.600 ns ( 28.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { step_mot_right_left inst15 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { step_mot_right_left {} step_mot_right_left~out {} inst15 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { step_mot_clk inst188 inst15 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { step_mot_clk {} step_mot_clk~out {} inst188 {} inst15 {} } { 0.000ns 0.000ns 2.500ns 4.600ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { step_mot_right_left inst15 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { step_mot_right_left {} step_mot_right_left~out {} inst15 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 21:21:22 2016 " "Info: Processing ended: Fri Jul 29 21:21:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
