
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7073 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1431.969 ; gain = 86.855 ; free physical = 16815 ; free virtual = 27779
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/Top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'XOR_NN' [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:3]
INFO: [Synth 8-6157] synthesizing module 'FC_Neuron' [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:87]
	Parameter weights bound to: 36'b000000010000000000000000010000000000 
	Parameter bias bound to: 18'sb111111110111111111 
INFO: [Synth 8-6157] synthesizing module 'Mult_Add_NC' [/home/andrew/infernet/misc/XOR_NN/XOR_NN.runs/synth_1/.Xil/Vivado-7058-andrew-debian/realtime/Mult_Add_NC_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Mult_Add_NC' (1#1) [/home/andrew/infernet/misc/XOR_NN/XOR_NN.runs/synth_1/.Xil/Vivado-7058-andrew-debian/realtime/Mult_Add_NC_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Mult_Add_COL' [/home/andrew/infernet/misc/XOR_NN/XOR_NN.runs/synth_1/.Xil/Vivado-7058-andrew-debian/realtime/Mult_Add_COL_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Mult_Add_COL' (2#1) [/home/andrew/infernet/misc/XOR_NN/XOR_NN.runs/synth_1/.Xil/Vivado-7058-andrew-debian/realtime/Mult_Add_COL_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FW_FP_Converter' [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv:7]
	Parameter NUM_M bound to: 7 - type: integer 
	Parameter NUM_F bound to: 10 - type: integer 
	Parameter NUM_P bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FW_FP_Converter' (3#1) [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv:7]
WARNING: [Synth 8-350] instance 'rounding' of module 'FW_FP_Converter' requires 5 connections, but only 2 given [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:147]
INFO: [Synth 8-6157] synthesizing module 'Hard_Threshold' [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:165]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Hard_Threshold' (4#1) [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:165]
INFO: [Synth 8-6155] done synthesizing module 'FC_Neuron' (5#1) [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:87]
INFO: [Synth 8-6157] synthesizing module 'FC_Neuron__parameterized0' [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:87]
	Parameter weights bound to: 36'b000000010000000000000000010000000000 
	Parameter bias bound to: 18'sb111111100111111111 
WARNING: [Synth 8-350] instance 'rounding' of module 'FW_FP_Converter' requires 5 connections, but only 2 given [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'FC_Neuron__parameterized0' (5#1) [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:87]
INFO: [Synth 8-6157] synthesizing module 'FC_Neuron__parameterized1' [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:87]
	Parameter weights bound to: 36'b000000010000000000111111101111111111 
	Parameter bias bound to: 18'sb111111110111111111 
WARNING: [Synth 8-350] instance 'rounding' of module 'FW_FP_Converter' requires 5 connections, but only 2 given [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'FC_Neuron__parameterized1' (5#1) [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'XOR_NN' (6#1) [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv:3]
WARNING: [Synth 8-350] instance 'NN' of module 'XOR_NN' requires 7 connections, but only 5 given [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/Top.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'Top' (7#1) [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/Top.sv:3]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[16]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[15]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[14]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[13]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[12]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[11]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[10]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[9]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[8]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[7]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[6]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[5]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[4]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[3]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[2]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[1]
WARNING: [Synth 8-3331] design Hard_Threshold has unconnected port in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1477.719 ; gain = 132.605 ; free physical = 16823 ; free virtual = 27789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin NN:start to constant 0 [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/new/Top.sv:26]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1477.719 ; gain = 132.605 ; free physical = 16820 ; free virtual = 27786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1477.719 ; gain = 132.605 ; free physical = 16820 ; free virtual = 27786
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC/Mult_Add_NC_in_context.xdc] for cell 'NN/N1/M0'
Finished Parsing XDC File [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC/Mult_Add_NC_in_context.xdc] for cell 'NN/N1/M0'
Parsing XDC File [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC/Mult_Add_NC_in_context.xdc] for cell 'NN/N2/M0'
Finished Parsing XDC File [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC/Mult_Add_NC_in_context.xdc] for cell 'NN/N2/M0'
Parsing XDC File [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC/Mult_Add_NC_in_context.xdc] for cell 'NN/N3/M0'
Finished Parsing XDC File [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC/Mult_Add_NC_in_context.xdc] for cell 'NN/N3/M0'
Parsing XDC File [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL/Mult_Add_COL_in_context.xdc] for cell 'NN/N1/M1'
Finished Parsing XDC File [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL/Mult_Add_COL_in_context.xdc] for cell 'NN/N1/M1'
Parsing XDC File [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL/Mult_Add_COL_in_context.xdc] for cell 'NN/N2/M1'
Finished Parsing XDC File [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL/Mult_Add_COL_in_context.xdc] for cell 'NN/N2/M1'
Parsing XDC File [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL/Mult_Add_COL_in_context.xdc] for cell 'NN/N3/M1'
Finished Parsing XDC File [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL/Mult_Add_COL_in_context.xdc] for cell 'NN/N3/M1'
Parsing XDC File [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/constrs_1/new/Main_Constr.xdc]
Finished Parsing XDC File [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/constrs_1/new/Main_Constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/andrew/infernet/misc/XOR_NN/XOR_NN.srcs/constrs_1/new/Main_Constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1808.586 ; gain = 0.000 ; free physical = 16452 ; free virtual = 27485
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1808.586 ; gain = 0.000 ; free physical = 16453 ; free virtual = 27485
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1808.586 ; gain = 0.000 ; free physical = 16453 ; free virtual = 27485
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1808.586 ; gain = 0.000 ; free physical = 16453 ; free virtual = 27485
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'NN/N1/M0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'NN/N1/M1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'NN/N2/M0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'NN/N2/M1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'NN/N3/M0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'NN/N3/M1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1808.586 ; gain = 463.473 ; free physical = 16531 ; free virtual = 27540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1808.586 ; gain = 463.473 ; free physical = 16531 ; free virtual = 27540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for NN/N1/M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NN/N2/M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NN/N3/M0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NN/N1/M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NN/N2/M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NN/N3/M1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1808.586 ; gain = 463.473 ; free physical = 16525 ; free virtual = 27534
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1808.586 ; gain = 463.473 ; free physical = 16519 ; free virtual = 27528
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module FW_FP_Converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module Hard_Threshold 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module XOR_NN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1808.586 ; gain = 463.473 ; free physical = 16506 ; free virtual = 27518
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1808.586 ; gain = 463.473 ; free physical = 16360 ; free virtual = 27382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1808.586 ; gain = 463.473 ; free physical = 16360 ; free virtual = 27382
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1808.586 ; gain = 463.473 ; free physical = 16359 ; free virtual = 27380
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1808.586 ; gain = 463.473 ; free physical = 16360 ; free virtual = 27381
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1808.586 ; gain = 463.473 ; free physical = 16360 ; free virtual = 27381
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1808.586 ; gain = 463.473 ; free physical = 16360 ; free virtual = 27381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1808.586 ; gain = 463.473 ; free physical = 16360 ; free virtual = 27381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1808.586 ; gain = 463.473 ; free physical = 16360 ; free virtual = 27381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1808.586 ; gain = 463.473 ; free physical = 16360 ; free virtual = 27381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Mult_Add_NC   |         3|
|2     |Mult_Add_COL  |         3|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |Mult_Add_COL    |     1|
|2     |Mult_Add_COL__3 |     1|
|3     |Mult_Add_COL__4 |     1|
|4     |Mult_Add_NC     |     1|
|5     |Mult_Add_NC__3  |     1|
|6     |Mult_Add_NC__4  |     1|
|7     |BUFG            |     1|
|8     |CARRY4          |    30|
|9     |LUT1            |     4|
|10    |LUT2            |     3|
|11    |FDRE            |     3|
|12    |IBUF            |     4|
|13    |OBUF            |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+--------------------------+------+
|      |Instance |Module                    |Cells |
+------+---------+--------------------------+------+
|1     |top      |                          |   622|
|2     |  NN     |XOR_NN                    |   612|
|3     |    N1   |FC_Neuron                 |   203|
|4     |    N2   |FC_Neuron__parameterized0 |   203|
|5     |    N3   |FC_Neuron__parameterized1 |   206|
+------+---------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1808.586 ; gain = 463.473 ; free physical = 16360 ; free virtual = 27381
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1808.586 ; gain = 132.605 ; free physical = 16411 ; free virtual = 27432
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1808.594 ; gain = 463.473 ; free physical = 16411 ; free virtual = 27432
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1808.594 ; gain = 0.000 ; free physical = 16344 ; free virtual = 27366
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1808.594 ; gain = 475.078 ; free physical = 16398 ; free virtual = 27420
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1808.594 ; gain = 0.000 ; free physical = 16398 ; free virtual = 27420
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andrew/infernet/misc/XOR_NN/XOR_NN.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 24 18:29:47 2021...
