
---------- Begin Simulation Statistics ----------
final_tick                               163054395000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    804                       # Simulator instruction rate (inst/s)
host_mem_usage                               36163464                       # Number of bytes of host memory used
host_op_rate                                      824                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                169611.95                       # Real time elapsed on the host
host_tick_rate                                 330390                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   136317518                       # Number of instructions simulated
sim_ops                                     139784003                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.056038                       # Number of seconds simulated
sim_ticks                                 56038065000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.014280                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  497123                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               606142                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4690                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             38791                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            632687                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              66957                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           76624                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9667                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1082350                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  178637                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7146                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6713389                       # Number of instructions committed
system.cpu.committedOps                       7203392                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.543884                       # CPI: cycles per instruction
system.cpu.discardedOps                        106192                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4657980                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1102587                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           492911                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8970982                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.393100                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4534                       # number of quiesce instructions executed
system.cpu.numCycles                         17078086                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4534                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5234483     72.67%     72.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                  19117      0.27%     72.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                1204241     16.72%     89.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite                745551     10.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7203392                       # Class of committed instruction
system.cpu.quiesceCycles                     72582818                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         8107104                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1467                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         47916                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1903138                       # Transaction distribution
system.membus.trans_dist::ReadResp            1924817                       # Transaction distribution
system.membus.trans_dist::WriteReq             704183                       # Transaction distribution
system.membus.trans_dist::WriteResp            704179                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5304                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18558                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2363                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2363                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          16555                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5124                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        49485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        49485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        76208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       116983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5120116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5120116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5286584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1059520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1059520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36628                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       814400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       100795                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       956047                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    163843000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    163843000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               165858567                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2633504                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000567                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023795                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632012     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1492      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2633504                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5970666110                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            96505748                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            47806077                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18224750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           94692435                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11242697995                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           83845250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3508472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       877118                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4385590                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       877118                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3508472                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4385590                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4385590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4385590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      8771181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1384977                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1384963                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3897167                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3897167                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        40040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        76208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10200090                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10265626                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10564274                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        44044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        54867                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       100795                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    163201132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    164249708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    167909011                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18322146125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.7                       # Network utilization (%)
system.acctest.local_bus.numRequests         11334598                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          679                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15084000405                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8054360000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      7016945                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2631354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3508472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13156771                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3508472                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2631354                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6139827                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      7016945                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6139827                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6139827                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     19296598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       215056                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149572                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2631354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6139827                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8771181                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2631354                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1206323                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3837677                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2631354                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8771181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1206323                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12608858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1898559                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1898559                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       661501                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       661496                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5067259                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5120115                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    162152268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    163843000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3000873                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3000873    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3000873                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6366586735                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10154255000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     37976800                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9049784                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    641442277                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17542362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18711852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    677696491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     17542362                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     17562277                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     35104638                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    658984638                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     35104638                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18711852                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    712801129                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    230162444                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     41108000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    271663660                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    131203072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    122093580                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    253296652                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     57540611                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1284625                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     58837524                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     32800768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3815427                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     36616195                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3508472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4107251812                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    733572796                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3508472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4847841552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2341320529                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2178761526                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4520082055                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3508472                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6448572341                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2912334321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3508472                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9367923607                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1059520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1063744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1059520                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1059520                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        16555                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           66                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        16621                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18907148                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        75377                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18982526                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18907148                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18907148                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18907148                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        75377                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18982526                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    121045004                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         474944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          121981880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       339456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     41107264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42675520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1891331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1905980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5304                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       642301                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             666805                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      7036860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2160049673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1206323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8475382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2176768238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6057597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17542362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    733559662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3508472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       877118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            761545210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6057597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     24579221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2893609335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3508472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       877118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1206323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8475382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2938313448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2532186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000421538000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1485                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1486                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3417268                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             708750                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1905980                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     666805                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1905980                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   666805                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1457                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            119045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            119027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            119013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            119053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            118983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            119076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            119059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            118991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            119059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            119063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           119066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           119032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           119050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           118972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           118989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           119045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41680                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  61912004610                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9522615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            111905733360                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32507.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58757.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2129                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1776307                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  618237                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     7                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1905973                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               666805                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1671735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   66954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   66221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   66012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  48398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 111316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 106138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5941                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       176786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.866109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   840.726380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.558635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5648      3.19%      3.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5281      2.99%      6.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2636      1.49%      7.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2600      1.47%      9.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2911      1.65%     10.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2201      1.25%     12.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2443      1.38%     13.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2866      1.62%     15.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       150200     84.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       176786                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1281.660834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1850.738932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           876     58.95%     58.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.20%     59.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.20%     59.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.07%     59.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.07%     59.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.20%     59.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.13%     59.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          131      8.82%     68.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.20%     68.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.07%     68.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.07%     68.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.13%     69.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           38      2.56%     71.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.07%     71.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.07%     71.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           16      1.08%     72.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          231     15.55%     88.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.07%     88.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.07%     88.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            6      0.40%     88.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           18      1.21%     90.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.07%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           44      2.96%     93.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           53      3.57%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5759            1      0.07%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5760-5887            1      0.07%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           44      2.96%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1486                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     448.855219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     99.542723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    498.767823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            821     55.29%     55.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      0.88%     56.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      0.27%     56.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.13%     56.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.20%     56.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.27%     57.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.07%     57.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.20%     57.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.07%     57.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.13%     57.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.07%     57.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.07%     57.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.07%     57.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.13%     57.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           14      0.94%     58.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          612     41.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1485                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              121889472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   93248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42675776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               121981880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42675520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2175.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       761.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2176.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    761.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   56038079125                       # Total gap between requests
system.mem_ctrls.avgGap                      21781.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    120952460                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       474240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       340864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     41106112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 7036859.677435329184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2158398224.492583751678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1206322.880706177093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8462818.978492565453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6082722.520843644626                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17542361.607239652425                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 733539104.178561568260                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3508472.321447930299                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 877118.080361982575                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1891331                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5304                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       642301                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    581272525                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 110948255250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     79458145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    296747440                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 170629333325                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  26330082490                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 952032516065                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4961303500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    437849425                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     94240.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58661.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     74960.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39987.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32169934.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1714198.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1482221.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1615007.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    570116.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         87234579.449995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         60884753.999995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3463873031.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       926686689.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     536458009.499879                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     940245104.774926                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     402972616.800047                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6418354785.525253                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        114.535625                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20667050670                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3031350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32340672330                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9068                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4534                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10005753.970004                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2177909.093290                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4534    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        63500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     18886875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4534                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    117688306500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  45366088500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2155195                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2155195                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2155195                       # number of overall hits
system.cpu.icache.overall_hits::total         2155195                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        16555                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          16555                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        16555                       # number of overall misses
system.cpu.icache.overall_misses::total         16555                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    719137500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    719137500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    719137500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    719137500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2171750                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2171750                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2171750                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2171750                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007623                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007623                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007623                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007623                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43439.293265                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43439.293265                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43439.293265                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43439.293265                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        16555                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16555                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        16555                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16555                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    693277250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    693277250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    693277250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    693277250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007623                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007623                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007623                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007623                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41877.212323                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41877.212323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41877.212323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41877.212323                       # average overall mshr miss latency
system.cpu.icache.replacements                  16375                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2155195                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2155195                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        16555                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         16555                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    719137500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    719137500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2171750                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2171750                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007623                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007623                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43439.293265                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43439.293265                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        16555                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16555                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    693277250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    693277250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007623                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007623                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41877.212323                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41877.212323                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           478.972150                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11309748                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             16375                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            690.671634                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   478.972150                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.935492                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.935492                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4360055                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4360055                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1901544                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1901544                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1901544                       # number of overall hits
system.cpu.dcache.overall_hits::total         1901544                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9790                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9790                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9790                       # number of overall misses
system.cpu.dcache.overall_misses::total          9790                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    721062000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    721062000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    721062000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    721062000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1911334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1911334                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1911334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1911334                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005122                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005122                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005122                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005122                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73652.911134                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73652.911134                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73652.911134                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73652.911134                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5304                       # number of writebacks
system.cpu.dcache.writebacks::total              5304                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2303                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2303                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7487                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7487                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        47261                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        47261                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    542787250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    542787250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    542787250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    542787250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     99646125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     99646125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003917                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003917                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003917                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003917                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72497.295312                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72497.295312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72497.295312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72497.295312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2108.421849                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2108.421849                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7487                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1206448                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1206448                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5577                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5577                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    419638375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    419638375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1212025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1212025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004601                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004601                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75244.463869                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75244.463869                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          451                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          451                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5126                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5126                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4579                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4579                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    379589875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    379589875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     99646125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     99646125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74051.867928                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74051.867928                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21761.547281                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21761.547281                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       695096                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         695096                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    301423625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    301423625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       699309                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       699309                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006025                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006025                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71546.077617                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71546.077617                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1852                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1852                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2361                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2361                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        42682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        42682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    163197375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    163197375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69122.141042                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69122.141042                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              873895                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7487                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            116.721651                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7652823                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7652823                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163054395000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               163056536250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    804                       # Simulator instruction rate (inst/s)
host_mem_usage                               36163464                       # Number of bytes of host memory used
host_op_rate                                      824                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                169612.07                       # Real time elapsed on the host
host_tick_rate                                 330402                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   136319481                       # Number of instructions simulated
sim_ops                                     139786427                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.056040                       # Number of seconds simulated
sim_ticks                                 56040206250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.007923                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  497237                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               606328                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4690                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             38808                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            632734                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              66957                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           76624                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9667                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1082641                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  178731                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7146                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6715352                       # Number of instructions committed
system.cpu.committedOps                       7205816                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.543651                       # CPI: cycles per instruction
system.cpu.discardedOps                        106235                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4659140                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1103066                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           493101                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8972087                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.393136                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4534                       # number of quiesce instructions executed
system.cpu.numCycles                         17081512                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4534                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5235884     72.66%     72.66% # Class of committed instruction
system.cpu.op_class_0::IntMult                  19117      0.27%     72.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                1204802     16.72%     89.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite                746012     10.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7205816                       # Class of committed instruction
system.cpu.quiesceCycles                     72582818                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         8109425                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1467                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23894                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         47928                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1903138                       # Transaction distribution
system.membus.trans_dist::ReadResp            1924823                       # Transaction distribution
system.membus.trans_dist::WriteReq             704517                       # Transaction distribution
system.membus.trans_dist::WriteResp            704513                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5306                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18562                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2363                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2363                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          16557                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5128                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        49491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        49491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        76208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       116995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5120784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5120784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5287270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1059648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1059648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36628                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       814784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       100795                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       956431                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    163864376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    163864376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               165880455                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2633845                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000567                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023802                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632352     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1493      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2633845                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5972354110                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            96505748                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            47812077                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18224750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           94713810                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11243037369                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           83856000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3508338                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       877085                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4385423                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       877085                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3508338                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4385423                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4385423                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4385423                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      8770846                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1385660                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1385659                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3897167                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3897167                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        40040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        76208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10201469                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10267005                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10565653                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        44044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        54867                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       100795                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    163223404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    164271980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    167931283                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18324236375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.7                       # Network utilization (%)
system.acctest.local_bus.numRequests         11336318                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          679                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15085282148                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8056448000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      7016677                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2631254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3508338                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13156268                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3508338                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2631254                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6139592                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      7016677                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6139592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6139592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     19295860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       215056                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149572                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2631254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6139592                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8770846                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2631254                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1206277                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3837530                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2631254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8770846                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1206277                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12608376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1898559                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1898559                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       661835                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       661830                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5067927                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5120783                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    162173644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    163864376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3001542                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3001542    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3001542                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6368591985                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10154589000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     37976800                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9049784                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    641417768                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17541691                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18711137                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    677670597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     17541691                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     17561606                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     35103297                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    658959459                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     35103297                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18711137                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    712773893                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    230162444                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     41129856                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    271685516                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    131203072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    122093580                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    253296652                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     57540611                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1285308                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     58838207                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     32800768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3815427                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     36616195                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3508338                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4107094877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    733934772                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3508338                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4848046326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2341231069                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2178678277                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4519909346                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3508338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6448325946                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2912613049                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3508338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9367955672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1059648                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1063872                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1059648                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1059648                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        16557                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           66                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        16623                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18908710                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        75374                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18984084                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18908710                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18908710                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18908710                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        75374                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18984084                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    121045004                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         475200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          121982136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       339584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     41128640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42697024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1891331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1905984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5306                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       642635                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             667141                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      7036591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2159967140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1206277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8479626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2176689633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6059649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17541691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    733913073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3508338                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       877085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            761899837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6059649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     24578282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2893880213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3508338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       877085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1206277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8479626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2938589470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2532520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000421538000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1489                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1490                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3417271                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             709076                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1905984                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     667141                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1905984                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   667141                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1457                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            119045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            119027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            119013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            119053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            118983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            119076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            119061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            118991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            119059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            119063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           119066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           119032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           119050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           118972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           118990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           119046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41680                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  61912400235                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9522635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            111906233985                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32508.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58758.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2130                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1776307                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  618512                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     7                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1905977                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               667141                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1671735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   66954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   66221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   66012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  48405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 111337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 106158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5946                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       176815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.824195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   840.629971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.620065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5656      3.20%      3.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5281      2.99%      6.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2638      1.49%      7.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2601      1.47%      9.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2911      1.65%     10.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2202      1.25%     12.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2443      1.38%     13.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2867      1.62%     15.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       150216     84.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       176815                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1278.222819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1849.439705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           880     59.06%     59.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.20%     59.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.20%     59.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.07%     59.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.07%     59.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.20%     59.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.13%     59.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          131      8.79%     68.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.20%     68.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.07%     68.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.07%     69.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.13%     69.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           38      2.55%     71.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.07%     71.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.07%     71.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           16      1.07%     72.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          231     15.50%     88.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.07%     88.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.07%     88.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            6      0.40%     88.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           18      1.21%     90.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.07%     90.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           44      2.95%     93.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           53      3.56%     96.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5759            1      0.07%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5760-5887            1      0.07%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           44      2.95%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1490                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     447.992612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     99.535896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    498.395441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            821     55.14%     55.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      1.01%     56.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      0.27%     56.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.13%     56.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.27%     56.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.27%     57.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.07%     57.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.20%     57.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.13%     57.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.13%     57.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.07%     57.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.07%     57.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.07%     57.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.13%     57.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           14      0.94%     58.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          612     41.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1489                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              121889728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   93248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42694848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               121982136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42697024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2175.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       761.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2176.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    761.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   56040221250                       # Total gap between requests
system.mem_ctrls.avgGap                      21779.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    120952460                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       474496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       340992                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     41125056                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 7036590.804838445969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2158315753.878939151764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1206276.788105147192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8467063.769951773807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6084774.179431218654                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17541691.328090000898                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 733849119.265152573586                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3508338.265617999714                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 877084.566404499928                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1891331                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7425                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5306                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       642635                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    581272525                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 110948255250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     79458145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    297248065                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 170629698825                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  26330082490                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 952123305190                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4961303500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    437849425                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     94240.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58661.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     74960.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40033.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32157877.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1714198.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1481592.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1615007.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    570116.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         87247901.924995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         60895085.999995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3463880306.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          927102225                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     536495173.199879                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     940302002.924926                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     402973304.100047                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6418895999.400253                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        114.540906                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20667050670                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3031560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32342603580                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9068                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4534                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10005753.970004                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2177909.093290                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4534    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        63500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     18886875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4534                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    117690447750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  45366088500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2155829                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2155829                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2155829                       # number of overall hits
system.cpu.icache.overall_hits::total         2155829                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        16557                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          16557                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        16557                       # number of overall misses
system.cpu.icache.overall_misses::total         16557                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    719226250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    719226250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    719226250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    719226250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2172386                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2172386                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2172386                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2172386                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007622                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007622                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007622                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007622                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43439.406293                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43439.406293                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43439.406293                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43439.406293                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        16557                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16557                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        16557                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16557                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    693362875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    693362875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    693362875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    693362875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007622                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007622                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007622                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007622                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41877.325300                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41877.325300                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41877.325300                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41877.325300                       # average overall mshr miss latency
system.cpu.icache.replacements                  16377                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2155829                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2155829                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        16557                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         16557                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    719226250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    719226250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2172386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2172386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007622                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007622                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43439.406293                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43439.406293                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        16557                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16557                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    693362875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    693362875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007622                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007622                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41877.325300                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41877.325300                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           478.972265                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35965273                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             16859                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2133.298120                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   478.972265                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.935493                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.935493                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4361329                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4361329                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1902578                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1902578                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1902578                       # number of overall hits
system.cpu.dcache.overall_hits::total         1902578                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9794                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9794                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9794                       # number of overall misses
system.cpu.dcache.overall_misses::total          9794                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    721702000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    721702000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    721702000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    721702000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1912372                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1912372                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1912372                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1912372                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005121                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005121                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005121                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005121                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73688.176435                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73688.176435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73688.176435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73688.176435                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5306                       # number of writebacks
system.cpu.dcache.writebacks::total              5306                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2303                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2303                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7491                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7491                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7491                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7491                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        47261                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        47261                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    543421125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    543421125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    543421125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    543421125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     99646125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     99646125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003917                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003917                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003917                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003917                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72543.201842                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72543.201842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72543.201842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72543.201842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2108.421849                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2108.421849                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7491                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1207021                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1207021                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5581                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5581                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    420278375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    420278375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1212602                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1212602                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75305.209640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75305.209640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          451                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          451                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4579                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4579                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    380223750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    380223750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     99646125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     99646125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74117.690058                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74117.690058                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21761.547281                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21761.547281                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       695557                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         695557                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    301423625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    301423625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       699770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       699770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71546.077617                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71546.077617                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1852                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1852                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2361                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2361                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        42682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        42682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    163197375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    163197375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69122.141042                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69122.141042                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1913811                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8003                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            239.136699                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7656979                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7656979                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163056536250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
