Adya, S. N. and Markov, I. L. 2001. Fixed-outline floorplanning through better local search. IEEE Trans. VLSI Syst., 328--333.
Saurabh N. Adya , Igor L. Markov, Consistent placement of macro-blocks using floorplanning and standard-cell placement, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA[doi>10.1145/505388.505392]
Adya, S. N. and Markov, I. L. 2003. Fixed-Outline floorplanning: Enabling hierarchical design. In Proceedings of the International Conference on Computer Design, 1120--1135.
Chang, C. C., Cong, J., Pan, D. Z., and Yuan, X. 2000. Interconnect-Driven floorplanning with fast global wiring planning and optimization. In Proceedings of the SRC Techcon Conference, 21.
Hung-Ming Chen , Hai Zhou , F. Y. YOung , D. F. Wong , Hannah H. Yang , Naveed Sherwani, Integrated floorplanning and interconnect planning, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.354-357, November 07-11, 1999, San Jose, California, USA
R. Kastner , E. Bozorgzadeh , M. Sarrafzadeh, Pattern routing: use and theory for increasing predictability and avoiding coupling, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.7, p.777-790, November 2006[doi>10.1109/TCAD.2002.1013891]
Steve T.  W. Lai , Evangeline F.  Y. Young , Chris C.  N. Chu, A New and Efficient Congestion Evaluation Model in Floorplanning: Wire Density Control with Twin Binary Trees, Proceedings of the conference on Design, Automation and Test in Europe, p.10856, March 03-07, 2003
Jinan Lou , Shankar Krishnamoorthy , Henry S. Sheng, Estimating routing congestion using probabilistic analysis, Proceedings of the 2001 international symposium on Physical design, p.112-117, April 01-04, 2001, Sonoma, California, USA[doi>10.1145/369691.369749]
M. C. Jeske, B. Y. W. and Greenwood, G. 2003. Floorplanning with performance-based clustering. In Proceedings of the IEEE International Symposium on Circuits and Systems, 724--727.
Yuchun Ma , Xianlong Hong , Sheqin Dong , Song Chen , Yici Cai , C. K. Cheng , Jun Gu, Dynamic global buffer planning optimization based on detail block locating and congestion analysis, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776036]
Hiroshi Murata , Kunihiro Fujiyoshi , Shigetoshi Nakatake , Yoji Kajitani, Rectangle-packing-based module placement, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.472-479, November 05-09, 1995, San Jose, California, USA
H. Murata , K. Fujiyoshi , S. Nakatake , Y. Kajitani, VLSI module placement based on rectangle-packing by the sequence-pair, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.12, p.1518-1524, December 1996[doi>10.1109/43.552084]
Hiroshi Murata , Ernest S. Kuh, Sequence-pair based placement method for hard/soft/pre-placed modules, Proceedings of the 1998 international symposium on Physical design, p.167-172, April 06-08, 1998, Monterey, California, USA[doi>10.1145/274535.274560]
Chiu-Wing Sham , E. F.Y. Young, Routability-driven floorplanner with buffer block planning, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.4, p.470-480, November 2006[doi>10.1109/TCAD.2003.809649]
Maogang Wang , Majid Sarrafzadeh, Modeling and minimization of routing congestion, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.185-190, January 2000, Yokohama, Japan[doi>10.1145/368434.368601]
