// Seed: 1382374782
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  assign id_3 = id_1 ? id_2 : id_2;
  id_4(
      .id_0(id_3), .id_1(id_1)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2[1] = 1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  wire id_5;
  wire id_6;
  assign id_1 = (1);
  wire id_7;
  wire id_8 = !id_3;
endmodule
