P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		  128 B
associativity 		4-way
n_set 			128
n_cache_line 	512
tag: 18, index: 7, offset: 7
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		234942
0.n_misses 		15059
0.hit_rate 		93.98
0.miss_rate 		6.02
0.n_upgrade_miss 	2064
0.n_bus_snoops 	17398
0.n_snoop_hits 	1471
0.n_writebacks 	3248
Memory Traffic:
0.B_written_bus_to_cache 	1927552
0.B_written_cache_to_bus_wb 	415744
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	2343296
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		232601
1.n_misses 		17398
1.hit_rate 		93.04
1.miss_rate 		6.96
1.n_upgrade_miss 	3022
1.n_bus_snoops 	15059
1.n_snoop_hits 	1521
1.n_writebacks 	5825
Memory Traffic:
1.B_written_bus_to_cache 	2226944
1.B_written_cache_to_bus_wb 	745600
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	2972544
1.B_total_traffic_wt 	0
