

================================================================
== Vivado HLS Report for 'matrix_multiply_alt2'
================================================================
* Date:           Wed Jul 14 11:34:19 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_matrix_multiply
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 4.808 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       43| 0.207 us | 0.207 us |   43|   43|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- a_col_loop_a_row_loop_b_col_loop  |       41|       41|        16|          1|          1|    27|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     227|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      3|     500|     545|    -|
|Memory           |        2|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     102|    -|
|Register         |        0|      -|     568|     224|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      3|    1068|    1098|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |matrix_multiply_tcud_U1  |matrix_multiply_tcud  |        0|      0|  335|  400|    0|
    |matrix_multiply_tdEe_U2  |matrix_multiply_tdEe  |        0|      3|  165|  145|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      3|  500|  545|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |sum_mult_U  |matrix_multiply_abkb  |        2|  0|   0|    0|     9|   32|     1|          288|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                      |        2|  0|   0|    0|     9|   32|     1|          288|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln318_fu_190_p2       |     +    |      0|  0|  15|           5|           1|
    |add_ln319_fu_316_p2       |     +    |      0|  0|  13|           4|           1|
    |add_ln335_fu_395_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln60_1_fu_384_p2      |     +    |      0|  0|   8|           5|           5|
    |add_ln60_fu_370_p2        |     +    |      0|  0|  15|           5|           5|
    |c_fu_310_p2               |     +    |      0|  0|  10|           2|           1|
    |k_fu_196_p2               |     +    |      0|  0|  10|           2|           1|
    |r_fu_282_p2               |     +    |      0|  0|  10|           2|           1|
    |sub_ln60_1_fu_364_p2      |     -    |      0|  0|  15|           5|           5|
    |sub_ln60_fu_344_p2        |     -    |      0|  0|   8|           5|           5|
    |and_ln330_fu_276_p2       |    and   |      0|  0|   6|           1|           1|
    |icmp_ln318_fu_184_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln319_fu_202_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln320_fu_270_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln330_1_fu_222_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln330_fu_216_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln333_1_fu_242_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln333_fu_236_p2      |   icmp   |      0|  0|   9|           2|           3|
    |or_ln332_fu_288_p2        |    or    |      0|  0|   6|           1|           1|
    |select_ln319_fu_322_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln330_1_fu_228_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln330_2_fu_248_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln330_3_fu_256_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln330_fu_208_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln332_1_fu_302_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln332_fu_294_p3    |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   6|           2|           1|
    |xor_ln330_fu_264_p2       |    xor   |      0|  0|   6|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 227|          72|          64|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |Col_assign_2_reg_127                   |   9|          2|    2|          4|
    |Col_assign_reg_160                     |   9|          2|    2|          4|
    |Row_assign_reg_149                     |   9|          2|    2|          4|
    |ap_NS_fsm                              |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter15               |   9|          2|    1|          2|
    |ap_phi_mux_Col_assign_2_phi_fu_131_p4  |   9|          2|    2|          4|
    |ap_phi_mux_Row_assign_phi_fu_153_p4    |   9|          2|    2|          4|
    |indvar_flatten14_reg_116               |   9|          2|    5|         10|
    |indvar_flatten_reg_138                 |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 102|         22|   22|         46|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |C_addr_reg_477            |   4|   0|    4|          0|
    |Col_assign_2_reg_127      |   2|   0|    2|          0|
    |Col_assign_reg_160        |   2|   0|    2|          0|
    |Row_assign_reg_149        |   2|   0|    2|          0|
    |add_ln335_reg_462         |   5|   0|    5|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |icmp_ln318_reg_406        |   1|   0|    1|          0|
    |indvar_flatten14_reg_116  |   5|   0|    5|          0|
    |indvar_flatten_reg_138    |   4|   0|    4|          0|
    |mult_reg_488              |  32|   0|   32|          0|
    |select_ln330_1_reg_415    |   1|   0|    1|          0|
    |select_ln330_2_reg_419    |   1|   0|    1|          0|
    |select_ln330_3_reg_423    |   2|   0|    2|          0|
    |select_ln332_1_reg_435    |   2|   0|    2|          0|
    |select_ln332_reg_430      |   2|   0|    2|          0|
    |sum_mult_addr_reg_482     |   4|   0|    4|          0|
    |sum_mult_load_reg_493     |  32|   0|   32|          0|
    |C_addr_reg_477            |  64|  32|    4|          0|
    |add_ln335_reg_462         |  64|  32|    5|          0|
    |icmp_ln318_reg_406        |  64|  32|    1|          0|
    |mult_reg_488              |  64|  32|   32|          0|
    |select_ln330_1_reg_415    |  64|  32|    1|          0|
    |select_ln330_2_reg_419    |  64|  32|    1|          0|
    |sum_mult_addr_reg_482     |  64|  32|    4|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 568| 224|  168|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------+-----+-----+------------+----------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | matrix_multiply_alt2 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | matrix_multiply_alt2 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | matrix_multiply_alt2 | return value |
|ap_done     | out |    1| ap_ctrl_hs | matrix_multiply_alt2 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | matrix_multiply_alt2 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | matrix_multiply_alt2 | return value |
|A_address0  | out |    4|  ap_memory |           A          |     array    |
|A_ce0       | out |    1|  ap_memory |           A          |     array    |
|A_q0        |  in |   32|  ap_memory |           A          |     array    |
|B_address0  | out |    4|  ap_memory |           B          |     array    |
|B_ce0       | out |    1|  ap_memory |           B          |     array    |
|B_q0        |  in |   32|  ap_memory |           B          |     array    |
|C_address0  | out |    4|  ap_memory |           C          |     array    |
|C_ce0       | out |    1|  ap_memory |           C          |     array    |
|C_we0       | out |    1|  ap_memory |           C          |     array    |
|C_d0        | out |   32|  ap_memory |           C          |     array    |
+------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 18 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 19 [1/1] (1.42ns)   --->   "%sum_mult = alloca [9 x float], align 4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 19 'alloca' 'sum_mult' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 20 [1/1] (1.06ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten14 = phi i5 [ 0, %0 ], [ %add_ln318, %b_col_loop_end ]" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318]   --->   Operation 21 'phi' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%Col_assign_2 = phi i2 [ 0, %0 ], [ %select_ln330_3, %b_col_loop_end ]" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 22 'phi' 'Col_assign_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln319, %b_col_loop_end ]" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%Row_assign = phi i2 [ 0, %0 ], [ %select_ln332_1, %b_col_loop_end ]" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 24 'phi' 'Row_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%Col_assign = phi i2 [ 0, %0 ], [ %c, %b_col_loop_end ]"   --->   Operation 25 'phi' 'Col_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.11ns)   --->   "%icmp_ln318 = icmp eq i5 %indvar_flatten14, -5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318]   --->   Operation 26 'icmp' 'icmp_ln318' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.33ns)   --->   "%add_ln318 = add i5 %indvar_flatten14, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318]   --->   Operation 27 'add' 'add_ln318' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln318, label %7, label %b_col_loop_begin" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.00ns)   --->   "%k = add i2 %Col_assign_2, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318]   --->   Operation 29 'add' 'k' <Predicate = (!icmp_ln318)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.08ns)   --->   "%icmp_ln319 = icmp eq i4 %indvar_flatten, -7" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319]   --->   Operation 30 'icmp' 'icmp_ln319' <Predicate = (!icmp_ln318)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.62ns)   --->   "%select_ln330 = select i1 %icmp_ln319, i2 0, i2 %Row_assign" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 31 'select' 'select_ln330' <Predicate = (!icmp_ln318)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.64ns)   --->   "%icmp_ln330 = icmp eq i2 %k, 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 32 'icmp' 'icmp_ln330' <Predicate = (!icmp_ln318)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.64ns)   --->   "%icmp_ln330_1 = icmp eq i2 %Col_assign_2, 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 33 'icmp' 'icmp_ln330_1' <Predicate = (!icmp_ln318)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.62ns)   --->   "%select_ln330_1 = select i1 %icmp_ln319, i1 %icmp_ln330, i1 %icmp_ln330_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 34 'select' 'select_ln330_1' <Predicate = (!icmp_ln318)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.64ns)   --->   "%icmp_ln333 = icmp eq i2 %k, -2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:333]   --->   Operation 35 'icmp' 'icmp_ln333' <Predicate = (!icmp_ln318)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.64ns)   --->   "%icmp_ln333_1 = icmp eq i2 %Col_assign_2, -2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:333]   --->   Operation 36 'icmp' 'icmp_ln333_1' <Predicate = (!icmp_ln318)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.62ns)   --->   "%select_ln330_2 = select i1 %icmp_ln319, i1 %icmp_ln333, i1 %icmp_ln333_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 37 'select' 'select_ln330_2' <Predicate = (!icmp_ln318)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.62ns)   --->   "%select_ln330_3 = select i1 %icmp_ln319, i2 %k, i2 %Col_assign_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 38 'select' 'select_ln330_3' <Predicate = (!icmp_ln318)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln330)   --->   "%xor_ln330 = xor i1 %icmp_ln319, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 39 'xor' 'xor_ln330' <Predicate = (!icmp_ln318)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.64ns)   --->   "%icmp_ln320 = icmp eq i2 %Col_assign, -1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:320]   --->   Operation 40 'icmp' 'icmp_ln320' <Predicate = (!icmp_ln318)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln330 = and i1 %icmp_ln320, %xor_ln330" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 41 'and' 'and_ln330' <Predicate = (!icmp_ln318)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.00ns)   --->   "%r = add i2 %select_ln330, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319]   --->   Operation 42 'add' 'r' <Predicate = (!icmp_ln318)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln332)   --->   "%or_ln332 = or i1 %and_ln330, %icmp_ln319" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 43 'or' 'or_ln332' <Predicate = (!icmp_ln318)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln332 = select i1 %or_ln332, i2 0, i2 %Col_assign" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 44 'select' 'select_ln332' <Predicate = (!icmp_ln318)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.62ns)   --->   "%select_ln332_1 = select i1 %and_ln330, i2 %r, i2 %select_ln330" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 45 'select' 'select_ln332_1' <Predicate = (!icmp_ln318)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %select_ln330_1, label %2, label %3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 46 'br' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %select_ln330_2, label %4, label %5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:333]   --->   Operation 47 'br' <Predicate = (!icmp_ln318 & !select_ln330_1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.00ns)   --->   "%c = add i2 %select_ln332, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:320]   --->   Operation 48 'add' 'c' <Predicate = (!icmp_ln318)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.32ns)   --->   "%add_ln319 = add i4 %indvar_flatten, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319]   --->   Operation 49 'add' 'add_ln319' <Predicate = (!icmp_ln318)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.66ns)   --->   "%select_ln319 = select i1 %icmp_ln319, i4 1, i4 %add_ln319" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319]   --->   Operation 50 'select' 'select_ln319' <Predicate = (!icmp_ln318)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.08>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i2 %select_ln330_3 to i5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 51 'zext' 'zext_ln60' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln330_3, i2 0)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 52 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i4 %tmp_6 to i5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 53 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln60 = sub i5 %zext_ln60_1, %zext_ln60" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 54 'sub' 'sub_ln60' <Predicate = (!icmp_ln318)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln332 = zext i2 %select_ln332_1 to i5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 55 'zext' 'zext_ln332' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln332_1, i2 0)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 56 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i4 %tmp_1 to i5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 57 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.32ns)   --->   "%sub_ln60_1 = sub i5 %zext_ln60_2, %zext_ln332" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 58 'sub' 'sub_ln60_1' <Predicate = (!icmp_ln318)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.33ns)   --->   "%add_ln60 = add i5 %zext_ln60, %sub_ln60_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 59 'add' 'add_ln60' <Predicate = (!icmp_ln318)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i5 %add_ln60 to i64" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 60 'zext' 'zext_ln60_3' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [9 x float]* %A, i64 0, i64 %zext_ln60_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 61 'getelementptr' 'A_addr' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (1.42ns)   --->   "%cast_in_a = load float* %A_addr, align 4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 62 'load' 'cast_in_a' <Predicate = (!icmp_ln318)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i2 %select_ln332 to i5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 63 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.20ns) (root node of TernaryAdder)   --->   "%add_ln60_1 = add i5 %zext_ln60_4, %sub_ln60" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 64 'add' 'add_ln60_1' <Predicate = (!icmp_ln318)> <Delay = 2.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i5 %add_ln60_1 to i64" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 65 'sext' 'sext_ln60' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [9 x float]* %B, i64 0, i64 %sext_ln60" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 66 'getelementptr' 'B_addr' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.33ns)   --->   "%add_ln335 = add i5 %zext_ln60_4, %sub_ln60_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 67 'add' 'add_ln335' <Predicate = (!icmp_ln318)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [2/2] (1.42ns)   --->   "%cast_in_b = load float* %B_addr, align 4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 68 'load' 'cast_in_b' <Predicate = (!icmp_ln318)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 4.69>
ST_4 : Operation 69 [1/2] (1.42ns)   --->   "%cast_in_a = load float* %A_addr, align 4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 69 'load' 'cast_in_a' <Predicate = (!icmp_ln318)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 70 [1/2] (1.42ns)   --->   "%cast_in_b = load float* %B_addr, align 4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:60->C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 70 'load' 'cast_in_b' <Predicate = (!icmp_ln318)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 71 [6/6] (3.27ns)   --->   "%mult = fmul float %cast_in_a, %cast_in_b" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326]   --->   Operation 71 'fmul' 'mult' <Predicate = (!icmp_ln318)> <Delay = 3.27> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.27>
ST_5 : Operation 72 [5/6] (3.27ns)   --->   "%mult = fmul float %cast_in_a, %cast_in_b" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326]   --->   Operation 72 'fmul' 'mult' <Predicate = (!icmp_ln318)> <Delay = 3.27> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.27>
ST_6 : Operation 73 [4/6] (3.27ns)   --->   "%mult = fmul float %cast_in_a, %cast_in_b" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326]   --->   Operation 73 'fmul' 'mult' <Predicate = (!icmp_ln318)> <Delay = 3.27> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.27>
ST_7 : Operation 74 [3/6] (3.27ns)   --->   "%mult = fmul float %cast_in_a, %cast_in_b" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326]   --->   Operation 74 'fmul' 'mult' <Predicate = (!icmp_ln318)> <Delay = 3.27> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.27>
ST_8 : Operation 75 [2/6] (3.27ns)   --->   "%mult = fmul float %cast_in_a, %cast_in_b" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326]   --->   Operation 75 'fmul' 'mult' <Predicate = (!icmp_ln318)> <Delay = 3.27> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.69>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln335 = zext i5 %add_ln335 to i64" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 76 'zext' 'zext_ln335' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [9 x float]* %C, i64 0, i64 %zext_ln335" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 77 'getelementptr' 'C_addr' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%sum_mult_addr = getelementptr [9 x float]* %sum_mult, i64 0, i64 %zext_ln335" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 78 'getelementptr' 'sum_mult_addr' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_9 : Operation 79 [1/6] (3.27ns)   --->   "%mult = fmul float %cast_in_a, %cast_in_b" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326]   --->   Operation 79 'fmul' 'mult' <Predicate = (!icmp_ln318)> <Delay = 3.27> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [2/2] (1.42ns)   --->   "%sum_mult_load = load float* %sum_mult_addr, align 4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 80 'load' 'sum_mult_load' <Predicate = (!select_ln330_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 81 [1/1] (1.42ns)   --->   "store float %mult, float* %sum_mult_addr, align 4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 81 'store' <Predicate = (select_ln330_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 10 <SV = 9> <Delay = 1.42>
ST_10 : Operation 82 [1/2] (1.42ns)   --->   "%sum_mult_load = load float* %sum_mult_addr, align 4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 82 'load' 'sum_mult_load' <Predicate = (!select_ln330_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 11 <SV = 10> <Delay = 3.38>
ST_11 : Operation 83 [7/7] (3.38ns)   --->   "%tmp = fadd float %sum_mult_load, %mult" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 83 'fadd' 'tmp' <Predicate = (!select_ln330_1)> <Delay = 3.38> <Core = "FAddSub_nodsp">   --->   Core 129 'FAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.38>
ST_12 : Operation 84 [6/7] (3.38ns)   --->   "%tmp = fadd float %sum_mult_load, %mult" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 84 'fadd' 'tmp' <Predicate = (!select_ln330_1)> <Delay = 3.38> <Core = "FAddSub_nodsp">   --->   Core 129 'FAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.38>
ST_13 : Operation 85 [5/7] (3.38ns)   --->   "%tmp = fadd float %sum_mult_load, %mult" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 85 'fadd' 'tmp' <Predicate = (!select_ln330_1)> <Delay = 3.38> <Core = "FAddSub_nodsp">   --->   Core 129 'FAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.38>
ST_14 : Operation 86 [4/7] (3.38ns)   --->   "%tmp = fadd float %sum_mult_load, %mult" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 86 'fadd' 'tmp' <Predicate = (!select_ln330_1)> <Delay = 3.38> <Core = "FAddSub_nodsp">   --->   Core 129 'FAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.38>
ST_15 : Operation 87 [3/7] (3.38ns)   --->   "%tmp = fadd float %sum_mult_load, %mult" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 87 'fadd' 'tmp' <Predicate = (!select_ln330_1)> <Delay = 3.38> <Core = "FAddSub_nodsp">   --->   Core 129 'FAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.38>
ST_16 : Operation 88 [2/7] (3.38ns)   --->   "%tmp = fadd float %sum_mult_load, %mult" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 88 'fadd' 'tmp' <Predicate = (!select_ln330_1)> <Delay = 3.38> <Core = "FAddSub_nodsp">   --->   Core 129 'FAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.80>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @a_col_loop_a_row_loo)"   --->   Operation 89 'specloopname' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 27, i64 27, i64 27)"   --->   Operation 90 'speclooptripcount' 'empty_11' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @a_row_loop_b_col_loo)"   --->   Operation 91 'specloopname' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:320]   --->   Operation 92 'specloopname' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:320]   --->   Operation 93 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:321]   --->   Operation 94 'specpipeline' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_17 : Operation 95 [1/7] (3.38ns)   --->   "%tmp = fadd float %sum_mult_load, %mult" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 95 'fadd' 'tmp' <Predicate = (!select_ln330_1)> <Delay = 3.38> <Core = "FAddSub_nodsp">   --->   Core 129 'FAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 96 [1/1] (1.42ns)   --->   "store float %tmp, float* %sum_mult_addr, align 4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:338]   --->   Operation 96 'store' <Predicate = (!select_ln330_1 & !select_ln330_2)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 97 'br' <Predicate = (!select_ln330_1 & !select_ln330_2)> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (1.42ns)   --->   "store float %tmp, float* %C_addr, align 4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 98 'store' <Predicate = (!select_ln330_1 & select_ln330_2)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "br label %6" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:336]   --->   Operation 99 'br' <Predicate = (!select_ln330_1 & select_ln330_2)> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "br label %b_col_loop_end"   --->   Operation 100 'br' <Predicate = (!select_ln330_1)> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "br label %b_col_loop_end" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:333]   --->   Operation 101 'br' <Predicate = (select_ln330_1)> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_5)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:340]   --->   Operation 102 'specregionend' 'empty' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 103 'br' <Predicate = (!icmp_ln318)> <Delay = 0.00>

State 18 <SV = 2> <Delay = 0.00>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:343]   --->   Operation 104 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_mult           (alloca           ) [ 0011111111111111110]
br_ln318           (br               ) [ 0111111111111111110]
indvar_flatten14   (phi              ) [ 0010000000000000000]
Col_assign_2       (phi              ) [ 0010000000000000000]
indvar_flatten     (phi              ) [ 0010000000000000000]
Row_assign         (phi              ) [ 0010000000000000000]
Col_assign         (phi              ) [ 0010000000000000000]
icmp_ln318         (icmp             ) [ 0011111111111111110]
add_ln318          (add              ) [ 0111111111111111110]
br_ln318           (br               ) [ 0000000000000000000]
k                  (add              ) [ 0000000000000000000]
icmp_ln319         (icmp             ) [ 0000000000000000000]
select_ln330       (select           ) [ 0000000000000000000]
icmp_ln330         (icmp             ) [ 0000000000000000000]
icmp_ln330_1       (icmp             ) [ 0000000000000000000]
select_ln330_1     (select           ) [ 0011111111111111110]
icmp_ln333         (icmp             ) [ 0000000000000000000]
icmp_ln333_1       (icmp             ) [ 0000000000000000000]
select_ln330_2     (select           ) [ 0011111111111111110]
select_ln330_3     (select           ) [ 0111111111111111110]
xor_ln330          (xor              ) [ 0000000000000000000]
icmp_ln320         (icmp             ) [ 0000000000000000000]
and_ln330          (and              ) [ 0000000000000000000]
r                  (add              ) [ 0000000000000000000]
or_ln332           (or               ) [ 0000000000000000000]
select_ln332       (select           ) [ 0011000000000000000]
select_ln332_1     (select           ) [ 0111111111111111110]
br_ln330           (br               ) [ 0000000000000000000]
br_ln333           (br               ) [ 0000000000000000000]
c                  (add              ) [ 0111111111111111110]
add_ln319          (add              ) [ 0000000000000000000]
select_ln319       (select           ) [ 0111111111111111110]
zext_ln60          (zext             ) [ 0000000000000000000]
tmp_6              (bitconcatenate   ) [ 0000000000000000000]
zext_ln60_1        (zext             ) [ 0000000000000000000]
sub_ln60           (sub              ) [ 0000000000000000000]
zext_ln332         (zext             ) [ 0000000000000000000]
tmp_1              (bitconcatenate   ) [ 0000000000000000000]
zext_ln60_2        (zext             ) [ 0000000000000000000]
sub_ln60_1         (sub              ) [ 0000000000000000000]
add_ln60           (add              ) [ 0000000000000000000]
zext_ln60_3        (zext             ) [ 0000000000000000000]
A_addr             (getelementptr    ) [ 0010100000000000000]
zext_ln60_4        (zext             ) [ 0000000000000000000]
add_ln60_1         (add              ) [ 0000000000000000000]
sext_ln60          (sext             ) [ 0000000000000000000]
B_addr             (getelementptr    ) [ 0010100000000000000]
add_ln335          (add              ) [ 0010111111000000000]
cast_in_a          (load             ) [ 0010011111000000000]
cast_in_b          (load             ) [ 0010011111000000000]
zext_ln335         (zext             ) [ 0000000000000000000]
C_addr             (getelementptr    ) [ 0010000000111111110]
sum_mult_addr      (getelementptr    ) [ 0010000000111111110]
mult               (fmul             ) [ 0010000000111111110]
store_ln332        (store            ) [ 0000000000000000000]
sum_mult_load      (load             ) [ 0010000000011111110]
specloopname_ln0   (specloopname     ) [ 0000000000000000000]
empty_11           (speclooptripcount) [ 0000000000000000000]
specloopname_ln0   (specloopname     ) [ 0000000000000000000]
specloopname_ln320 (specloopname     ) [ 0000000000000000000]
tmp_5              (specregionbegin  ) [ 0000000000000000000]
specpipeline_ln321 (specpipeline     ) [ 0000000000000000000]
tmp                (fadd             ) [ 0000000000000000000]
store_ln338        (store            ) [ 0000000000000000000]
br_ln0             (br               ) [ 0000000000000000000]
store_ln335        (store            ) [ 0000000000000000000]
br_ln336           (br               ) [ 0000000000000000000]
br_ln0             (br               ) [ 0000000000000000000]
br_ln333           (br               ) [ 0000000000000000000]
empty              (specregionend    ) [ 0000000000000000000]
br_ln0             (br               ) [ 0111111111111111110]
ret_ln343          (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_col_loop_a_row_loo"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_row_loop_b_col_loo"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="sum_mult_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_mult/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="A_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="5" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cast_in_a/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="B_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="5" slack="0"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cast_in_b/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="C_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="1" index="3" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/9 "/>
</bind>
</comp>

<comp id="95" class="1004" name="sum_mult_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="5" slack="0"/>
<pin id="99" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_mult_addr/9 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="8"/>
<pin id="107" dir="0" index="4" bw="4" slack="0"/>
<pin id="108" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="1"/>
<pin id="110" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_mult_load/9 store_ln332/9 store_ln338/17 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln335_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="8"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln335/17 "/>
</bind>
</comp>

<comp id="116" class="1005" name="indvar_flatten14_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="1"/>
<pin id="118" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten14 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten14_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten14/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="Col_assign_2_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="1"/>
<pin id="129" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="Col_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="Col_assign_2_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="2" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Col_assign_2/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="indvar_flatten_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="1"/>
<pin id="140" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="Row_assign_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="1"/>
<pin id="151" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="Row_assign (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="Row_assign_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="2" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Row_assign/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="Col_assign_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="1"/>
<pin id="162" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="Col_assign (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="Col_assign_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="2" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Col_assign/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="0" index="1" bw="32" slack="2"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mult/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln318_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="5" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln318/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln318_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln318/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="k_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln319_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln319/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="select_ln330_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="0" index="2" bw="2" slack="0"/>
<pin id="212" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln330/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln330_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln330/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln330_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln330_1/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln330_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln330_1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln333_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="2" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln333/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln333_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="0" index="1" bw="2" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln333_1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln330_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln330_2/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="select_ln330_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="2" slack="0"/>
<pin id="259" dir="0" index="2" bw="2" slack="0"/>
<pin id="260" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln330_3/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="xor_ln330_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln330/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln320_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="0" index="1" bw="2" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln320/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="and_ln330_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln330/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="r_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="or_ln332_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln332/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln332_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="0"/>
<pin id="297" dir="0" index="2" bw="2" slack="0"/>
<pin id="298" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln332/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln332_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="2" slack="0"/>
<pin id="305" dir="0" index="2" bw="2" slack="0"/>
<pin id="306" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln332_1/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="c_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln319_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln319/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln319_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln319/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln60_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="1"/>
<pin id="332" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_6_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="2" slack="1"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln60_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sub_ln60_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="0" index="1" bw="2" slack="0"/>
<pin id="347" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln60/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln332_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="1"/>
<pin id="352" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln332/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="2" slack="1"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln60_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sub_ln60_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="2" slack="0"/>
<pin id="367" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln60_1/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln60_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="0"/>
<pin id="372" dir="0" index="1" bw="5" slack="0"/>
<pin id="373" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln60_3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_3/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln60_4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="1"/>
<pin id="383" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_4/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln60_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="5" slack="0"/>
<pin id="387" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln60_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln335_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="0"/>
<pin id="397" dir="0" index="1" bw="5" slack="0"/>
<pin id="398" dir="1" index="2" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln335/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln335_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="6"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln335/9 "/>
</bind>
</comp>

<comp id="406" class="1005" name="icmp_ln318_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln318 "/>
</bind>
</comp>

<comp id="410" class="1005" name="add_ln318_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="0"/>
<pin id="412" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln318 "/>
</bind>
</comp>

<comp id="415" class="1005" name="select_ln330_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="7"/>
<pin id="417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln330_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="select_ln330_2_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="15"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln330_2 "/>
</bind>
</comp>

<comp id="423" class="1005" name="select_ln330_3_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="0"/>
<pin id="425" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln330_3 "/>
</bind>
</comp>

<comp id="430" class="1005" name="select_ln332_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="1"/>
<pin id="432" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln332 "/>
</bind>
</comp>

<comp id="435" class="1005" name="select_ln332_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln332_1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="c_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="0"/>
<pin id="444" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="447" class="1005" name="select_ln319_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln319 "/>
</bind>
</comp>

<comp id="452" class="1005" name="A_addr_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="1"/>
<pin id="454" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="457" class="1005" name="B_addr_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="1"/>
<pin id="459" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="462" class="1005" name="add_ln335_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="6"/>
<pin id="464" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="add_ln335 "/>
</bind>
</comp>

<comp id="467" class="1005" name="cast_in_a_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast_in_a "/>
</bind>
</comp>

<comp id="472" class="1005" name="cast_in_b_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast_in_b "/>
</bind>
</comp>

<comp id="477" class="1005" name="C_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="8"/>
<pin id="479" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="482" class="1005" name="sum_mult_addr_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="1"/>
<pin id="484" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sum_mult_addr "/>
</bind>
</comp>

<comp id="488" class="1005" name="mult_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="2"/>
<pin id="490" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mult "/>
</bind>
</comp>

<comp id="493" class="1005" name="sum_mult_load_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_mult_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="32" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="95" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="171" pin="2"/><net_sink comp="101" pin=4"/></net>

<net id="176"><net_src comp="171" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="181"><net_src comp="177" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="182"><net_src comp="69" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="82" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="120" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="120" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="131" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="142" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="153" pin="4"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="196" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="131" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="202" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="216" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="222" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="196" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="131" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="22" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="202" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="236" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="242" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="202" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="196" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="131" pin="4"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="202" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="164" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="264" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="208" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="18" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="276" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="202" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="10" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="164" pin="4"/><net_sink comp="294" pin=2"/></net>

<net id="307"><net_src comp="276" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="282" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="208" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="294" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="18" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="142" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="28" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="202" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="28" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="316" pin="2"/><net_sink comp="322" pin=2"/></net>

<net id="338"><net_src comp="30" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="10" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="343"><net_src comp="333" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="330" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="358"><net_src comp="30" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="10" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="363"><net_src comp="353" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="350" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="330" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="344" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="399"><net_src comp="381" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="364" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="401" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="409"><net_src comp="184" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="190" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="418"><net_src comp="228" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="248" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="256" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="433"><net_src comp="294" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="438"><net_src comp="302" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="445"><net_src comp="310" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="450"><net_src comp="322" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="455"><net_src comp="62" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="460"><net_src comp="75" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="465"><net_src comp="395" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="470"><net_src comp="69" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="475"><net_src comp="82" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="480"><net_src comp="88" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="485"><net_src comp="95" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="491"><net_src comp="177" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="496"><net_src comp="101" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="171" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {17 }
 - Input state : 
	Port: matrix_multiply_alt2 : A | {3 4 }
	Port: matrix_multiply_alt2 : B | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln318 : 1
		add_ln318 : 1
		br_ln318 : 2
		k : 1
		icmp_ln319 : 1
		select_ln330 : 2
		icmp_ln330 : 2
		icmp_ln330_1 : 1
		select_ln330_1 : 3
		icmp_ln333 : 2
		icmp_ln333_1 : 1
		select_ln330_2 : 3
		select_ln330_3 : 2
		xor_ln330 : 2
		icmp_ln320 : 1
		and_ln330 : 2
		r : 3
		or_ln332 : 2
		select_ln332 : 2
		select_ln332_1 : 2
		br_ln330 : 4
		br_ln333 : 4
		c : 3
		add_ln319 : 1
		select_ln319 : 2
	State 3
		zext_ln60_1 : 1
		sub_ln60 : 2
		zext_ln60_2 : 1
		sub_ln60_1 : 2
		add_ln60 : 3
		zext_ln60_3 : 4
		A_addr : 5
		cast_in_a : 6
		add_ln60_1 : 3
		sext_ln60 : 4
		B_addr : 5
		add_ln335 : 3
		cast_in_b : 6
	State 4
		mult : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		C_addr : 1
		sum_mult_addr : 1
		sum_mult_load : 2
		store_ln332 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		store_ln338 : 1
		store_ln335 : 1
		empty : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_171      |    0    |   335   |   400   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_177      |    3    |   165   |   145   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln318_fu_190   |    0    |    0    |    15   |
|          |        k_fu_196       |    0    |    0    |    10   |
|          |        r_fu_282       |    0    |    0    |    10   |
|    add   |        c_fu_310       |    0    |    0    |    10   |
|          |    add_ln319_fu_316   |    0    |    0    |    13   |
|          |    add_ln60_fu_370    |    0    |    0    |    15   |
|          |   add_ln60_1_fu_384   |    0    |    0    |    8    |
|          |    add_ln335_fu_395   |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln318_fu_184   |    0    |    0    |    11   |
|          |   icmp_ln319_fu_202   |    0    |    0    |    9    |
|          |   icmp_ln330_fu_216   |    0    |    0    |    8    |
|   icmp   |  icmp_ln330_1_fu_222  |    0    |    0    |    8    |
|          |   icmp_ln333_fu_236   |    0    |    0    |    8    |
|          |  icmp_ln333_1_fu_242  |    0    |    0    |    8    |
|          |   icmp_ln320_fu_270   |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln60_fu_344    |    0    |    0    |    8    |
|          |   sub_ln60_1_fu_364   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln330_fu_208  |    0    |    0    |    2    |
|          | select_ln330_1_fu_228 |    0    |    0    |    2    |
|          | select_ln330_2_fu_248 |    0    |    0    |    2    |
|  select  | select_ln330_3_fu_256 |    0    |    0    |    2    |
|          |  select_ln332_fu_294  |    0    |    0    |    2    |
|          | select_ln332_1_fu_302 |    0    |    0    |    2    |
|          |  select_ln319_fu_322  |    0    |    0    |    4    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln330_fu_264   |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|    and   |    and_ln330_fu_276   |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln332_fu_288    |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln60_fu_330   |    0    |    0    |    0    |
|          |   zext_ln60_1_fu_340  |    0    |    0    |    0    |
|          |   zext_ln332_fu_350   |    0    |    0    |    0    |
|   zext   |   zext_ln60_2_fu_360  |    0    |    0    |    0    |
|          |   zext_ln60_3_fu_376  |    0    |    0    |    0    |
|          |   zext_ln60_4_fu_381  |    0    |    0    |    0    |
|          |   zext_ln335_fu_401   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      tmp_6_fu_333     |    0    |    0    |    0    |
|          |      tmp_1_fu_353     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |    sext_ln60_fu_390   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |   500   |   756   |
|----------|-----------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|sum_mult|    2   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    2   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     A_addr_reg_452     |    4   |
|     B_addr_reg_457     |    4   |
|     C_addr_reg_477     |    4   |
|  Col_assign_2_reg_127  |    2   |
|   Col_assign_reg_160   |    2   |
|   Row_assign_reg_149   |    2   |
|    add_ln318_reg_410   |    5   |
|    add_ln335_reg_462   |    5   |
|        c_reg_442       |    2   |
|    cast_in_a_reg_467   |   32   |
|    cast_in_b_reg_472   |   32   |
|   icmp_ln318_reg_406   |    1   |
|indvar_flatten14_reg_116|    5   |
| indvar_flatten_reg_138 |    4   |
|      mult_reg_488      |   32   |
|  select_ln319_reg_447  |    4   |
| select_ln330_1_reg_415 |    1   |
| select_ln330_2_reg_419 |    1   |
| select_ln330_3_reg_423 |    2   |
| select_ln332_1_reg_435 |    2   |
|  select_ln332_reg_430  |    2   |
|  sum_mult_addr_reg_482 |    4   |
|  sum_mult_load_reg_493 |   32   |
+------------------------+--------+
|          Total         |   184  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_69 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_82 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_101 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_177    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_177    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   152  ||  5.305  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |   500  |   756  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   184  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |    5   |   684  |   801  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
