{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xczu9eg-ffvb1156-2-e",
      "gen_directory": "../../../../aes_engine_key_bram.gen/sources_1/bd/aes_engine_key_bram",
      "name": "aes_engine_key_bram",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": ""
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "aes_engine_key_bram_blk_mem_gen_0_0",
        "xci_path": "ip\\aes_engine_key_bram_blk_mem_gen_0_0\\aes_engine_key_bram_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../init_file/keys_mem_init.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_RAM"
          },
          "Port_A_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "256"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "1000"
          },
          "Write_Width_A": {
            "value": "256"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    }
  }
}