# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:26 on Dec 12,2019
# vcom -reportprogress 300 -93 -work work ../../src/bcd_to_seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bcd_to_seven_seg
# -- Compiling architecture arc of bcd_to_seven_seg
# End time: 13:33:26 on Dec 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:26 on Dec 12,2019
# vcom -reportprogress 300 -93 -work work ../../src/gen_add_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gen_add_sub
# -- Compiling architecture arc of gen_add_sub
# End time: 13:33:26 on Dec 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:26 on Dec 12,2019
# vcom -reportprogress 300 -93 -work work ../../src/gen_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gen_synchronizer
# -- Compiling architecture beh of gen_synchronizer
# End time: 13:33:26 on Dec 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:26 on Dec 12,2019
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 13:33:27 on Dec 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:27 on Dec 12,2019
# vcom -reportprogress 300 -93 -work work ../../src/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package components
# End time: 13:33:27 on Dec 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:27 on Dec 12,2019
# vcom -reportprogress 300 -93 -work work ../../src/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity top
# -- Compiling architecture implementation of top
# End time: 13:33:27 on Dec 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:27 on Dec 12,2019
# vcom -reportprogress 300 -93 -work work ../src/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top_tb
# -- Compiling architecture arch of top_tb
# End time: 13:33:27 on Dec 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" top_tb 
# Start time: 13:33:27 on Dec 12,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.top_tb(arch)
# Loading work.components
# Loading work.top(implementation)
# Loading work.gen_synchronizer(beh)
# Loading work.rising_edge_synchronizer(beh)
# Loading work.gen_add_sub(arc)
# Loading work.bcd_to_seven_seg(arc)
# End time: 13:36:40 on Dec 12,2019, Elapsed time: 0:03:13
# Errors: 0, Warnings: 0
