module mux_decode_sel #(parameter width = 16)
(
	input logic [2:0] sel,
	input [width-1:0] a, b, c,
	output logic [width-1:0] f
);

// 010 - jmp, jsrr
// 110 - jsr
// 001 - br
// default - pc + 2
always_comb
begin
	case(sel)
		3'b001:
			f = b;
		3'b110:
			f = b;
		3'b010:
			f = c;
		default:
			f = a;
	endcase
end
	
endmodule : mux_decode_sel
