Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct  8 04:38:04 2024
| Host         : DESKTOP-268GC47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5_timing_summary_routed.rpt -pb lab5_timing_summary_routed.pb -rpx lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     28          
LUTAR-1    Warning           LUT drives async reset alert    48          
TIMING-18  Warning           Missing input or output delay   12          
TIMING-20  Warning           Non-clocked latch               24          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (76)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (108)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (76)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: reset_n (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_1s_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_2s_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col1_curr_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col1_curr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col1_curr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col1_curr_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col1_next_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col1_next_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col1_next_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col1_next_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col2_curr_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col2_curr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col2_curr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col2_curr_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col2_next_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col2_next_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col2_next_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col2_next_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col3_curr_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col3_curr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col3_curr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col3_curr_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col3_next_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col3_next_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col3_next_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: col3_next_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (108)
--------------------------------------------------
 There are 108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.065        0.000                      0                  315        0.170        0.000                      0                  315        4.500        0.000                       0                   220  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.065        0.000                      0                  315        0.170        0.000                      0                  315        4.500        0.000                       0                   220  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/tcode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 1.282ns (25.972%)  route 3.654ns (74.028%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.617     5.168    lcd0/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  lcd0/text_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.686 r  lcd0/text_count_reg[19]/Q
                         net (fo=49, routed)          2.361     8.047    lcd0/text_count_reg[19]
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124     8.171 r  lcd0/tcode[3]_i_21/O
                         net (fo=1, routed)           0.865     9.036    lcd0/tcode[3]_i_21_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I5_O)        0.124     9.160 r  lcd0/tcode[3]_i_7/O
                         net (fo=1, routed)           0.000     9.160    lcd0/tcode[3]_i_7_n_0
    SLICE_X7Y83          MUXF7 (Prop_muxf7_I1_O)      0.217     9.377 r  lcd0/tcode_reg[3]_i_3/O
                         net (fo=1, routed)           0.429     9.806    lcd0/tcode_reg[3]_i_3_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.299    10.105 r  lcd0/tcode[3]_i_2/O
                         net (fo=1, routed)           0.000    10.105    lcd0/tcode[3]_i_2_n_0
    SLICE_X6Y83          FDRE                                         r  lcd0/tcode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.497    14.868    lcd0/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  lcd0/tcode_reg[3]/C
                         clock pessimism              0.259    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X6Y83          FDRE (Setup_fdre_C_D)        0.077    15.169    lcd0/tcode_reg[3]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.112ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/tcode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 0.890ns (18.390%)  route 3.950ns (81.610%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.617     5.168    lcd0/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  lcd0/text_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.686 f  lcd0/text_count_reg[19]/Q
                         net (fo=49, routed)          2.565     8.251    lcd0/text_count_reg[19]
    SLICE_X5Y78          LUT6 (Prop_lut6_I0_O)        0.124     8.375 r  lcd0/tcode[2]_i_6/O
                         net (fo=1, routed)           0.440     8.815    lcd0/tcode[2]_i_6_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I1_O)        0.124     8.939 r  lcd0/tcode[2]_i_2/O
                         net (fo=1, routed)           0.945     9.884    lcd0/tcode[2]_i_2_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124    10.008 r  lcd0/tcode[2]_i_1/O
                         net (fo=1, routed)           0.000    10.008    lcd0/tcode[2]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  lcd0/tcode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.496    14.867    lcd0/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  lcd0/tcode_reg[2]/C
                         clock pessimism              0.259    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y82          FDRE (Setup_fdre_C_D)        0.029    15.120    lcd0/tcode_reg[2]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  5.112    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 row_B_reg[83]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/tcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.675ns (37.616%)  route 2.778ns (62.384%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.609     5.160    clk_IBUF_BUFG
    SLICE_X7Y80          FDPE                                         r  row_B_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.419     5.579 r  row_B_reg[83]/Q
                         net (fo=5, routed)           1.331     6.911    lcd0/row_B[2]
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.292     7.203 r  lcd0/tcode[0]_i_23/O
                         net (fo=1, routed)           0.817     8.020    lcd0/tcode[0]_i_23_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.348     8.368 r  lcd0/tcode[0]_i_19/O
                         net (fo=1, routed)           0.000     8.368    lcd0/tcode[0]_i_19_n_0
    SLICE_X6Y85          MUXF7 (Prop_muxf7_I0_O)      0.209     8.577 r  lcd0/tcode_reg[0]_i_11/O
                         net (fo=1, routed)           0.000     8.577    lcd0/tcode_reg[0]_i_11_n_0
    SLICE_X6Y85          MUXF8 (Prop_muxf8_I1_O)      0.088     8.665 r  lcd0/tcode_reg[0]_i_4/O
                         net (fo=1, routed)           0.629     9.294    lcd0/tcode_reg[0]_i_4_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I4_O)        0.319     9.613 r  lcd0/tcode[0]_i_1/O
                         net (fo=1, routed)           0.000     9.613    lcd0/tcode[0]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  lcd0/tcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.496    14.867    lcd0/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  lcd0/tcode_reg[0]/C
                         clock pessimism              0.272    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X4Y82          FDRE (Setup_fdre_C_D)        0.031    15.135    lcd0/tcode_reg[0]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 counter_1s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1s_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 2.129ns (51.480%)  route 2.007ns (48.520%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.601     5.152    clk_IBUF_BUFG
    SLICE_X4Y75          FDCE                                         r  counter_1s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  counter_1s_reg[0]/Q
                         net (fo=3, routed)           0.896     6.504    counter_1s_reg_n_0_[0]
    SLICE_X5Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.084 r  counter_1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.084    counter_1s_reg[4]_i_2_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  counter_1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.198    counter_1s_reg[8]_i_2_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  counter_1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    counter_1s_reg[12]_i_2_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  counter_1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.435    counter_1s_reg[16]_i_2_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  counter_1s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    counter_1s_reg[20]_i_2_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.883 r  counter_1s_reg[24]_i_2/O[1]
                         net (fo=1, routed)           1.102     8.985    data0[22]
    SLICE_X4Y76          LUT4 (Prop_lut4_I3_O)        0.303     9.288 r  counter_1s[22]_i_1/O
                         net (fo=1, routed)           0.000     9.288    counter_1s[22]
    SLICE_X4Y76          FDCE                                         r  counter_1s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.489    14.860    clk_IBUF_BUFG
    SLICE_X4Y76          FDCE                                         r  counter_1s_reg[22]/C
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y76          FDCE (Setup_fdce_C_D)        0.031    15.128    counter_1s_reg[22]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/tcode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.431ns (35.179%)  route 2.637ns (64.821%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.617     5.168    lcd0/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  lcd0/text_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.686 r  lcd0/text_count_reg[18]/Q
                         net (fo=59, routed)          1.529     7.215    lcd0/text_count_reg[18]
    SLICE_X3Y77          LUT5 (Prop_lut5_I3_O)        0.124     7.339 r  lcd0/tcode[1]_i_18/O
                         net (fo=1, routed)           0.603     7.942    lcd0/tcode[1]_i_18_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.124     8.066 r  lcd0/tcode[1]_i_14/O
                         net (fo=1, routed)           0.000     8.066    lcd0/tcode[1]_i_14_n_0
    SLICE_X5Y82          MUXF7 (Prop_muxf7_I1_O)      0.245     8.311 r  lcd0/tcode_reg[1]_i_7/O
                         net (fo=1, routed)           0.000     8.311    lcd0/tcode_reg[1]_i_7_n_0
    SLICE_X5Y82          MUXF8 (Prop_muxf8_I0_O)      0.104     8.415 r  lcd0/tcode_reg[1]_i_4/O
                         net (fo=1, routed)           0.505     8.920    lcd0/tcode_reg[1]_i_4_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I4_O)        0.316     9.236 r  lcd0/tcode[1]_i_1/O
                         net (fo=1, routed)           0.000     9.236    lcd0/tcode[1]
    SLICE_X4Y82          FDRE                                         r  lcd0/tcode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.496    14.867    lcd0/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  lcd0/tcode_reg[1]/C
                         clock pessimism              0.259    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y82          FDRE (Setup_fdre_C_D)        0.031    15.122    lcd0/tcode_reg[1]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.996ns (29.272%)  route 2.407ns (70.728%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.619     5.170    lcd0/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  lcd0/text_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  lcd0/text_count_reg[22]/Q
                         net (fo=13, routed)          0.994     6.683    lcd0/text_count_reg[22]
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.152     6.835 r  lcd0/text_count[0]_i_3/O
                         net (fo=1, routed)           0.441     7.275    lcd0/text_count[0]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.326     7.601 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.972     8.573    lcd0/text_count[0]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  lcd0/text_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.495    14.866    lcd0/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  lcd0/text_count_reg[0]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X2Y80          FDRE (Setup_fdre_C_R)       -0.524    14.580    lcd0/text_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.996ns (29.272%)  route 2.407ns (70.728%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.619     5.170    lcd0/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  lcd0/text_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  lcd0/text_count_reg[22]/Q
                         net (fo=13, routed)          0.994     6.683    lcd0/text_count_reg[22]
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.152     6.835 r  lcd0/text_count[0]_i_3/O
                         net (fo=1, routed)           0.441     7.275    lcd0/text_count[0]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.326     7.601 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.972     8.573    lcd0/text_count[0]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  lcd0/text_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.495    14.866    lcd0/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  lcd0/text_count_reg[1]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X2Y80          FDRE (Setup_fdre_C_R)       -0.524    14.580    lcd0/text_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.996ns (29.272%)  route 2.407ns (70.728%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.619     5.170    lcd0/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  lcd0/text_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  lcd0/text_count_reg[22]/Q
                         net (fo=13, routed)          0.994     6.683    lcd0/text_count_reg[22]
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.152     6.835 r  lcd0/text_count[0]_i_3/O
                         net (fo=1, routed)           0.441     7.275    lcd0/text_count[0]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.326     7.601 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.972     8.573    lcd0/text_count[0]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  lcd0/text_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.495    14.866    lcd0/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  lcd0/text_count_reg[2]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X2Y80          FDRE (Setup_fdre_C_R)       -0.524    14.580    lcd0/text_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.996ns (29.272%)  route 2.407ns (70.728%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.619     5.170    lcd0/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  lcd0/text_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  lcd0/text_count_reg[22]/Q
                         net (fo=13, routed)          0.994     6.683    lcd0/text_count_reg[22]
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.152     6.835 r  lcd0/text_count[0]_i_3/O
                         net (fo=1, routed)           0.441     7.275    lcd0/text_count[0]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.326     7.601 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.972     8.573    lcd0/text_count[0]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  lcd0/text_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.495    14.866    lcd0/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  lcd0/text_count_reg[3]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X2Y80          FDRE (Setup_fdre_C_R)       -0.524    14.580    lcd0/text_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.996ns (30.087%)  route 2.314ns (69.913%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.619     5.170    lcd0/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  lcd0/text_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  lcd0/text_count_reg[22]/Q
                         net (fo=13, routed)          0.994     6.683    lcd0/text_count_reg[22]
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.152     6.835 r  lcd0/text_count[0]_i_3/O
                         net (fo=1, routed)           0.441     7.275    lcd0/text_count[0]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.326     7.601 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.879     8.481    lcd0/text_count[0]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  lcd0/text_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.496    14.867    lcd0/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  lcd0/text_count_reg[4]/C
                         clock pessimism              0.273    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X2Y81          FDRE (Setup_fdre_C_R)       -0.524    14.581    lcd0/text_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  6.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.715%)  route 0.112ns (44.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.583     1.496    lcd0/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  lcd0/tcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  lcd0/tcode_reg[1]/Q
                         net (fo=1, routed)           0.112     1.750    lcd0/tcode_reg_n_0_[1]
    SLICE_X3Y81          FDRE                                         r  lcd0/text_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.853     2.011    lcd0/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  lcd0/text_d_reg[1]/C
                         clock pessimism             -0.478     1.532    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.047     1.579    lcd0/text_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.115%)  route 0.115ns (44.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.585     1.498    lcd0/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  lcd0/icode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  lcd0/icode_reg[2]/Q
                         net (fo=1, routed)           0.115     1.754    lcd0/icode_reg_n_0_[2]
    SLICE_X0Y81          FDRE                                         r  lcd0/init_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.853     2.011    lcd0/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  lcd0/init_d_reg[2]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.070     1.581    lcd0/init_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.585     1.498    lcd0/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  lcd0/icode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  lcd0/icode_reg[0]/Q
                         net (fo=1, routed)           0.119     1.759    lcd0/icode_reg_n_0_[0]
    SLICE_X0Y81          FDRE                                         r  lcd0/init_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.853     2.011    lcd0/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  lcd0/init_d_reg[0]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.070     1.581    lcd0/init_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 outcome_message_reg[82]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[74]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.190ns (55.500%)  route 0.152ns (44.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.582     1.495    clk_IBUF_BUFG
    SLICE_X5Y81          FDCE                                         r  outcome_message_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  outcome_message_reg[82]/Q
                         net (fo=2, routed)           0.152     1.789    outcome_message_reg_n_0_[82]
    SLICE_X3Y80          LUT3 (Prop_lut3_I0_O)        0.049     1.838 r  row_A[74]_i_1/O
                         net (fo=1, routed)           0.000     1.838    p_2_in__0[74]
    SLICE_X3Y80          FDCE                                         r  row_A_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.851     2.010    clk_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  row_A_reg[74]/C
                         clock pessimism             -0.478     1.531    
    SLICE_X3Y80          FDCE (Hold_fdce_C_D)         0.107     1.638    row_A_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.489%)  route 0.176ns (55.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.583     1.496    lcd0/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  lcd0/tcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  lcd0/tcode_reg[2]/Q
                         net (fo=1, routed)           0.176     1.813    lcd0/tcode_reg_n_0_[2]
    SLICE_X3Y81          FDRE                                         r  lcd0/text_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.853     2.011    lcd0/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  lcd0/text_d_reg[2]/C
                         clock pessimism             -0.478     1.532    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.070     1.602    lcd0/text_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.841%)  route 0.159ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.584     1.497    lcd0/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  lcd0/tcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.661 r  lcd0/tcode_reg[3]/Q
                         net (fo=1, routed)           0.159     1.820    lcd0/tcode_reg_n_0_[3]
    SLICE_X3Y81          FDRE                                         r  lcd0/text_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.853     2.011    lcd0/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  lcd0/text_d_reg[3]/C
                         clock pessimism             -0.478     1.532    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.072     1.604    lcd0/text_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.354%)  route 0.121ns (48.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.585     1.498    lcd0/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  lcd0/icode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.128     1.626 r  lcd0/icode_reg[3]/Q
                         net (fo=1, routed)           0.121     1.748    lcd0/icode_reg_n_0_[3]
    SLICE_X0Y81          FDRE                                         r  lcd0/init_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.853     2.011    lcd0/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  lcd0/init_d_reg[3]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.019     1.530    lcd0/init_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.963%)  route 0.203ns (59.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.583     1.496    lcd0/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  lcd0/tcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  lcd0/tcode_reg[0]/Q
                         net (fo=1, routed)           0.203     1.841    lcd0/tcode_reg_n_0_[0]
    SLICE_X3Y81          FDRE                                         r  lcd0/text_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.853     2.011    lcd0/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  lcd0/text_d_reg[0]/C
                         clock pessimism             -0.478     1.532    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.070     1.602    lcd0/text_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/icode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.708%)  route 0.177ns (48.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.585     1.498    lcd0/clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  lcd0/init_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  lcd0/init_count_reg[22]/Q
                         net (fo=5, routed)           0.177     1.816    lcd0/p_0_in[0]
    SLICE_X0Y82          LUT4 (Prop_lut4_I1_O)        0.048     1.864 r  lcd0/icode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.864    lcd0/icode[1]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  lcd0/icode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.854     2.012    lcd0/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  lcd0/icode_reg[1]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.107     1.618    lcd0/icode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/icode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.699%)  route 0.178ns (48.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.585     1.498    lcd0/clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  lcd0/init_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  lcd0/init_count_reg[22]/Q
                         net (fo=5, routed)           0.178     1.817    lcd0/p_0_in[0]
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.049     1.866 r  lcd0/icode[3]_i_2/O
                         net (fo=1, routed)           0.000     1.866    lcd0/icode[3]_i_2_n_0
    SLICE_X0Y82          FDRE                                         r  lcd0/icode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.854     2.012    lcd0/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  lcd0/icode_reg[3]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.107     1.618    lcd0/icode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y75     clk_1s_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y77    clk_2s_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     counter_1s_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     counter_1s_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     counter_1s_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     counter_1s_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y74     counter_1s_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y74     counter_1s_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y74     counter_1s_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y75     clk_1s_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y75     clk_1s_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    clk_2s_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    clk_2s_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     counter_1s_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     counter_1s_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     counter_1s_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     counter_1s_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     counter_1s_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     counter_1s_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y75     clk_1s_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y75     clk_1s_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    clk_2s_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    clk_2s_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     counter_1s_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     counter_1s_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     counter_1s_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     counter_1s_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     counter_1s_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     counter_1s_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           108 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            col1_curr_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.908ns  (logic 1.666ns (28.192%)  route 4.242ns (71.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.502     5.908    lcd0_n_0
    SLICE_X7Y82          FDPE                                         f  col1_curr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            col1_curr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.908ns  (logic 1.666ns (28.192%)  route 4.242ns (71.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.502     5.908    lcd0_n_0
    SLICE_X7Y82          FDCE                                         f  col1_curr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            col1_curr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.908ns  (logic 1.666ns (28.192%)  route 4.242ns (71.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.502     5.908    lcd0_n_0
    SLICE_X7Y82          FDCE                                         f  col1_curr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            col1_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.908ns  (logic 1.666ns (28.192%)  route 4.242ns (71.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.502     5.908    lcd0_n_0
    SLICE_X7Y82          FDCE                                         f  col1_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            col2_curr_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.761ns  (logic 1.666ns (28.909%)  route 4.096ns (71.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.356     5.761    lcd0_n_0
    SLICE_X8Y79          FDPE                                         f  col2_curr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            col2_curr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.761ns  (logic 1.666ns (28.909%)  route 4.096ns (71.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.356     5.761    lcd0_n_0
    SLICE_X8Y79          FDCE                                         f  col2_curr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            col2_curr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.761ns  (logic 1.666ns (28.909%)  route 4.096ns (71.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.356     5.761    lcd0_n_0
    SLICE_X8Y79          FDCE                                         f  col2_curr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            col2_curr_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.761ns  (logic 1.666ns (28.909%)  route 4.096ns (71.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.356     5.761    lcd0_n_0
    SLICE_X8Y79          FDPE                                         f  col2_curr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            col2_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.761ns  (logic 1.666ns (28.909%)  route 4.096ns (71.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.356     5.761    lcd0_n_0
    SLICE_X8Y79          FDCE                                         f  col2_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            col2_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.761ns  (logic 1.666ns (28.909%)  route 4.096ns (71.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.356     5.761    lcd0_n_0
    SLICE_X8Y79          FDCE                                         f  col2_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 col3_next_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            col3_curr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDPE                         0.000     0.000 r  col3_next_reg[1]/C
    SLICE_X7Y81          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  col3_next_reg[1]/Q
                         net (fo=4, routed)           0.135     0.263    col3_next[1]
    SLICE_X7Y81          FDCE                                         r  col3_curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 col3_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col3_curr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.148ns (50.105%)  route 0.147ns (49.895%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE                         0.000     0.000 r  col3_next_reg[3]/C
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  col3_next_reg[3]/Q
                         net (fo=4, routed)           0.147     0.295    col3_next[3]
    SLICE_X8Y80          FDCE                                         r  col3_curr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 col1_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col1_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE                         0.000     0.000 r  col1_next_reg[3]/C
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.148     0.148 f  col1_next_reg[3]/Q
                         net (fo=7, routed)           0.073     0.221    col1_next[3]
    SLICE_X6Y81          LUT4 (Prop_lut4_I1_O)        0.098     0.319 r  col1_next[1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    col1_next[1]_i_1_n_0
    SLICE_X6Y81          FDPE                                         r  col1_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 col1_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col1_curr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.164ns (51.339%)  route 0.155ns (48.661%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE                         0.000     0.000 r  col1_next_reg[0]/C
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  col1_next_reg[0]/Q
                         net (fo=8, routed)           0.155     0.319    col1_next[0]
    SLICE_X7Y82          FDPE                                         r  col1_curr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 col1_next_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            col1_curr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.164ns (50.992%)  route 0.158ns (49.008%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDPE                         0.000     0.000 r  col1_next_reg[1]/C
    SLICE_X6Y81          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  col1_next_reg[1]/Q
                         net (fo=8, routed)           0.158     0.322    col1_next[1]
    SLICE_X7Y82          FDCE                                         r  col1_curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 col1_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col1_curr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.103%)  route 0.194ns (57.897%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE                         0.000     0.000 r  col1_next_reg[2]/C
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  col1_next_reg[2]/Q
                         net (fo=8, routed)           0.194     0.335    col1_next[2]
    SLICE_X7Y82          FDCE                                         r  col1_curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 col1_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col1_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.923%)  route 0.172ns (48.077%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE                         0.000     0.000 r  col1_next_reg[2]/C
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  col1_next_reg[2]/Q
                         net (fo=8, routed)           0.172     0.313    col1_next[2]
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.045     0.358 r  col1_next[0]_i_1/O
                         net (fo=1, routed)           0.000     0.358    col1_next[0]_i_1_n_0
    SLICE_X6Y81          FDCE                                         r  col1_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 col1_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col1_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.189ns (52.323%)  route 0.172ns (47.677%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE                         0.000     0.000 r  col1_next_reg[2]/C
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  col1_next_reg[2]/Q
                         net (fo=8, routed)           0.172     0.313    col1_next[2]
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.048     0.361 r  col1_next[3]_i_2/O
                         net (fo=1, routed)           0.000     0.361    col1_next[3]_i_2_n_0
    SLICE_X6Y81          FDCE                                         r  col1_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 col3_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col3_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDCE                         0.000     0.000 r  col3_index_reg[0]/C
    SLICE_X7Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  col3_index_reg[0]/Q
                         net (fo=8, routed)           0.179     0.320    col3_index_reg_n_0_[0]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.042     0.362 r  col3_next[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    col3_sequence[2]
    SLICE_X7Y81          FDCE                                         r  col3_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 col3_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col3_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDCE                         0.000     0.000 r  col3_index_reg[0]/C
    SLICE_X7Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  col3_index_reg[0]/Q
                         net (fo=8, routed)           0.179     0.320    col3_index_reg_n_0_[0]
    SLICE_X7Y81          LUT4 (Prop_lut4_I3_O)        0.045     0.365 r  col3_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    col3_index[0]_i_1_n_0
    SLICE_X7Y81          FDCE                                         r  col3_index_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd0/text_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.614ns  (logic 4.351ns (45.258%)  route 5.263ns (54.742%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.613     5.164    lcd0/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  lcd0/text_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.620 r  lcd0/text_d_reg[3]/Q
                         net (fo=1, routed)           1.129     6.750    lcd0/text_d[3]
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.152     6.902 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.134    11.035    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         3.743    14.779 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.779    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_e_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.010ns  (logic 4.248ns (47.149%)  route 4.762ns (52.851%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.613     5.164    lcd0/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  lcd0/text_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.419     5.583 r  lcd0/text_e_reg/Q
                         net (fo=1, routed)           0.825     6.409    lcd0/text_e
    SLICE_X2Y79          LUT3 (Prop_lut3_I0_O)        0.296     6.705 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.937    10.641    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.533    14.175 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    14.175    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_rw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.970ns  (logic 4.338ns (48.355%)  route 4.633ns (51.645%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.615     5.166    lcd0/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  lcd0/text_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.622 r  lcd0/text_rw_reg/Q
                         net (fo=1, routed)           1.091     6.714    lcd0/text_rw_reg_n_0
    SLICE_X2Y79          LUT3 (Prop_lut3_I0_O)        0.146     6.860 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.541    10.401    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.736    14.137 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000    14.137    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.945ns  (logic 4.113ns (45.984%)  route 4.832ns (54.016%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.613     5.164    lcd0/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  lcd0/init_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.620 r  lcd0/init_d_reg[0]/Q
                         net (fo=1, routed)           1.125     6.746    lcd0/init_d[0]
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.124     6.870 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.707    10.576    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         3.533    14.109 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.109    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.684ns  (logic 4.339ns (49.966%)  route 4.345ns (50.034%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.613     5.164    lcd0/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  lcd0/init_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.620 r  lcd0/init_d_reg[1]/Q
                         net (fo=1, routed)           0.658     6.278    lcd0/init_d[1]
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.152     6.430 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.687    10.117    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         3.731    13.848 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.848    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.663ns  (logic 4.116ns (47.518%)  route 4.546ns (52.482%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.613     5.164    lcd0/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  lcd0/text_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.620 r  lcd0/text_d_reg[2]/Q
                         net (fo=1, routed)           0.721     6.342    lcd0/text_d[2]
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.466 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.825    10.291    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.536    13.827 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.827    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.497ns  (logic 4.330ns (50.959%)  route 4.167ns (49.041%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.616     5.167    lcd0/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.623 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.626     6.250    lcd0/lcd_initialized_reg_n_0
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.153     6.403 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.540     9.943    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.721    13.664 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000    13.664    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd0/text_rs_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.476ns (53.739%)  route 1.270ns (46.261%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.585     1.498    lcd0/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  lcd0/text_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  lcd0/text_rs_reg/Q
                         net (fo=1, routed)           0.142     1.782    lcd0/text_rs_reg_n_0
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.051     1.833 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.128     2.961    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.284     4.245 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     4.245    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.807ns  (logic 1.420ns (50.592%)  route 1.387ns (49.408%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.584     1.497    lcd0/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  lcd0/text_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  lcd0/text_d_reg[0]/Q
                         net (fo=1, routed)           0.191     1.830    lcd0/text_d[0]
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.045     1.875 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.196     3.070    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         1.234     4.304 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.304    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_rw_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.843ns  (logic 1.482ns (52.149%)  route 1.360ns (47.851%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.582     1.495    lcd0/clk_IBUF_BUFG
    SLICE_X0Y79          FDSE                                         r  lcd0/init_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.141     1.636 r  lcd0/init_rw_reg/Q
                         net (fo=1, routed)           0.210     1.846    lcd0/init_rw
    SLICE_X2Y79          LUT3 (Prop_lut3_I2_O)        0.043     1.889 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.150     3.040    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.298     4.338 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000     4.338    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.896ns  (logic 1.475ns (50.931%)  route 1.421ns (49.069%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.584     1.497    lcd0/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  lcd0/text_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  lcd0/text_d_reg[1]/Q
                         net (fo=1, routed)           0.213     1.852    lcd0/text_d[1]
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.042     1.894 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.208     3.101    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         1.292     4.393 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.393    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.921ns  (logic 1.423ns (48.728%)  route 1.498ns (51.272%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.586     1.499    lcd0/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.215     1.856    lcd0/lcd_initialized_reg_n_0
    SLICE_X0Y81          LUT3 (Prop_lut3_I1_O)        0.045     1.901 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.282     3.183    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         1.237     4.420 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.420    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_e_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.930ns  (logic 1.420ns (48.474%)  route 1.509ns (51.526%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.582     1.495    lcd0/clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  lcd0/init_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  lcd0/init_e_reg/Q
                         net (fo=1, routed)           0.190     1.826    lcd0/init_e
    SLICE_X2Y79          LUT3 (Prop_lut3_I2_O)        0.045     1.871 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.320     3.191    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.234     4.425 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     4.425    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.130ns  (logic 1.493ns (47.703%)  route 1.637ns (52.297%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.586     1.499    lcd0/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.215     1.856    lcd0/lcd_initialized_reg_n_0
    SLICE_X0Y81          LUT3 (Prop_lut3_I1_O)        0.049     1.905 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.422     3.326    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         1.303     4.629 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.629    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           300 Endpoints
Min Delay           300 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_2s_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.264ns  (logic 1.666ns (26.591%)  route 4.598ns (73.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.858     6.264    lcd0_n_0
    SLICE_X11Y81         FDCE                                         f  counter_2s_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.428     4.799    clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  counter_2s_reg[18]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_2s_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.264ns  (logic 1.666ns (26.591%)  route 4.598ns (73.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.858     6.264    lcd0_n_0
    SLICE_X11Y81         FDCE                                         f  counter_2s_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.428     4.799    clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  counter_2s_reg[19]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_2s_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.264ns  (logic 1.666ns (26.591%)  route 4.598ns (73.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.858     6.264    lcd0_n_0
    SLICE_X11Y81         FDCE                                         f  counter_2s_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.428     4.799    clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  counter_2s_reg[20]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_2s_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.264ns  (logic 1.666ns (26.591%)  route 4.598ns (73.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.858     6.264    lcd0_n_0
    SLICE_X11Y81         FDCE                                         f  counter_2s_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.428     4.799    clk_IBUF_BUFG
    SLICE_X11Y81         FDCE                                         r  counter_2s_reg[21]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            row_B_reg[102]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.218ns  (logic 1.666ns (26.784%)  route 4.553ns (73.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.813     6.218    lcd0_n_0
    SLICE_X6Y84          FDCE                                         f  row_B_reg[102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.498     4.869    clk_IBUF_BUFG
    SLICE_X6Y84          FDCE                                         r  row_B_reg[102]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            row_B_reg[110]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.218ns  (logic 1.666ns (26.784%)  route 4.553ns (73.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.813     6.218    lcd0_n_0
    SLICE_X7Y84          FDCE                                         f  row_B_reg[110]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.498     4.869    clk_IBUF_BUFG
    SLICE_X7Y84          FDCE                                         r  row_B_reg[110]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            row_B_reg[51]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.218ns  (logic 1.666ns (26.784%)  route 4.553ns (73.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.813     6.218    lcd0_n_0
    SLICE_X6Y84          FDPE                                         f  row_B_reg[51]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.498     4.869    clk_IBUF_BUFG
    SLICE_X6Y84          FDPE                                         r  row_B_reg[51]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_2s_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.116ns  (logic 1.666ns (27.231%)  route 4.451ns (72.769%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.711     6.116    lcd0_n_0
    SLICE_X11Y82         FDCE                                         f  counter_2s_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.430     4.801    clk_IBUF_BUFG
    SLICE_X11Y82         FDCE                                         r  counter_2s_reg[22]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_2s_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.116ns  (logic 1.666ns (27.231%)  route 4.451ns (72.769%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.711     6.116    lcd0_n_0
    SLICE_X11Y82         FDCE                                         f  counter_2s_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.430     4.801    clk_IBUF_BUFG
    SLICE_X11Y82         FDCE                                         r  counter_2s_reg[23]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_2s_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.116ns  (logic 1.666ns (27.231%)  route 4.451ns (72.769%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=54, routed)          2.740     4.253    lcd0/reset_n_IBUF
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.152     4.405 f  lcd0/init_e_i_1/O
                         net (fo=165, routed)         1.711     6.116    lcd0_n_0
    SLICE_X11Y82         FDCE                                         f  counter_2s_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.430     4.801    clk_IBUF_BUFG
    SLICE_X11Y82         FDCE                                         r  counter_2s_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 col1_curr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            outcome_message_reg[85]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.247ns (51.293%)  route 0.235ns (48.707%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE                         0.000     0.000 r  col1_curr_reg[3]/C
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  col1_curr_reg[3]/Q
                         net (fo=9, routed)           0.115     0.263    col1_curr[3]
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.099     0.362 r  outcome_message[102]_i_1/O
                         net (fo=2, routed)           0.120     0.482    outcome_message[102]_i_1_n_0
    SLICE_X6Y80          FDPE                                         r  outcome_message_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.850     2.008    clk_IBUF_BUFG
    SLICE_X6Y80          FDPE                                         r  outcome_message_reg[85]/C

Slack:                    inf
  Source:                 col1_curr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            outcome_message_reg[61]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.247ns (50.597%)  route 0.241ns (49.403%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE                         0.000     0.000 r  col1_curr_reg[3]/C
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  col1_curr_reg[3]/Q
                         net (fo=9, routed)           0.241     0.389    col1_curr[3]
    SLICE_X5Y81          LUT6 (Prop_lut6_I1_O)        0.099     0.488 r  outcome_message[75]_i_1/O
                         net (fo=2, routed)           0.000     0.488    outcome_message[75]_i_1_n_0
    SLICE_X5Y81          FDPE                                         r  outcome_message_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.851     2.009    clk_IBUF_BUFG
    SLICE_X5Y81          FDPE                                         r  outcome_message_reg[61]/C

Slack:                    inf
  Source:                 col2_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            row_A_reg[66]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.243ns (49.359%)  route 0.249ns (50.641%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE                         0.000     0.000 r  col2_next_reg[2]/C
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  col2_next_reg[2]/Q
                         net (fo=7, routed)           0.249     0.397    col2_next[2]
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.095     0.492 r  row_A[66]_C_i_1/O
                         net (fo=2, routed)           0.000     0.492    p_2_in__0[66]
    SLICE_X9Y80          FDPE                                         r  row_A_reg[66]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.822     1.980    clk_IBUF_BUFG
    SLICE_X9Y80          FDPE                                         r  row_A_reg[66]_P/C

Slack:                    inf
  Source:                 col1_curr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            outcome_message_reg[99]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.244ns (49.168%)  route 0.252ns (50.832%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE                         0.000     0.000 r  col1_curr_reg[3]/C
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  col1_curr_reg[3]/Q
                         net (fo=9, routed)           0.252     0.400    col1_curr[3]
    SLICE_X5Y81          LUT5 (Prop_lut5_I1_O)        0.096     0.496 r  outcome_message[99]_i_1/O
                         net (fo=1, routed)           0.000     0.496    outcome_message0
    SLICE_X5Y81          FDCE                                         r  outcome_message_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.851     2.009    clk_IBUF_BUFG
    SLICE_X5Y81          FDCE                                         r  outcome_message_reg[99]/C

Slack:                    inf
  Source:                 col1_curr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            outcome_message_reg[82]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.247ns (49.474%)  route 0.252ns (50.526%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE                         0.000     0.000 r  col1_curr_reg[3]/C
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  col1_curr_reg[3]/Q
                         net (fo=9, routed)           0.252     0.400    col1_curr[3]
    SLICE_X5Y81          LUT5 (Prop_lut5_I1_O)        0.099     0.499 r  outcome_message[82]_i_1/O
                         net (fo=1, routed)           0.000     0.499    outcome_message[82]_i_1_n_0
    SLICE_X5Y81          FDCE                                         r  outcome_message_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.851     2.009    clk_IBUF_BUFG
    SLICE_X5Y81          FDCE                                         r  outcome_message_reg[82]/C

Slack:                    inf
  Source:                 col1_curr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            outcome_message_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.247ns (49.276%)  route 0.254ns (50.724%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE                         0.000     0.000 r  col1_curr_reg[3]/C
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  col1_curr_reg[3]/Q
                         net (fo=9, routed)           0.254     0.402    col1_curr[3]
    SLICE_X5Y81          LUT6 (Prop_lut6_I1_O)        0.099     0.501 r  outcome_message[43]_i_1/O
                         net (fo=1, routed)           0.000     0.501    outcome_message[43]_i_1_n_0
    SLICE_X5Y81          FDCE                                         r  outcome_message_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.851     2.009    clk_IBUF_BUFG
    SLICE_X5Y81          FDCE                                         r  outcome_message_reg[43]/C

Slack:                    inf
  Source:                 col1_curr_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            row_B_reg[96]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.227ns (43.634%)  route 0.293ns (56.366%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDPE                         0.000     0.000 r  col1_curr_reg[0]/C
    SLICE_X7Y82          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  col1_curr_reg[0]/Q
                         net (fo=5, routed)           0.221     0.349    col1_curr[0]
    SLICE_X5Y84          LUT3 (Prop_lut3_I1_O)        0.099     0.448 r  row_B[96]_C_i_1/O
                         net (fo=2, routed)           0.072     0.520    row_B[96]_C_i_1_n_0
    SLICE_X4Y84          FDPE                                         r  row_B_reg[96]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.854     2.012    clk_IBUF_BUFG
    SLICE_X4Y84          FDPE                                         r  row_B_reg[96]_P/C

Slack:                    inf
  Source:                 col1_curr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            outcome_message_reg[102]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.247ns (46.046%)  route 0.289ns (53.954%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE                         0.000     0.000 r  col1_curr_reg[3]/C
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  col1_curr_reg[3]/Q
                         net (fo=9, routed)           0.115     0.263    col1_curr[3]
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.099     0.362 r  outcome_message[102]_i_1/O
                         net (fo=2, routed)           0.175     0.536    outcome_message[102]_i_1_n_0
    SLICE_X6Y80          FDCE                                         r  outcome_message_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.850     2.008    clk_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  outcome_message_reg[102]/C

Slack:                    inf
  Source:                 col1_curr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            row_B_reg[97]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.190ns (34.901%)  route 0.354ns (65.099%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE                         0.000     0.000 r  col1_curr_reg[1]/C
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  col1_curr_reg[1]/Q
                         net (fo=5, routed)           0.220     0.361    col1_curr[1]
    SLICE_X7Y85          LUT2 (Prop_lut2_I0_O)        0.049     0.410 f  row_B_reg[97]_LDC_i_1/O
                         net (fo=2, routed)           0.134     0.544    row_B_reg[97]_LDC_i_1_n_0
    SLICE_X6Y85          FDPE                                         f  row_B_reg[97]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.855     2.013    clk_IBUF_BUFG
    SLICE_X6Y85          FDPE                                         r  row_B_reg[97]_P/C

Slack:                    inf
  Source:                 col1_curr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            outcome_message_reg[83]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.247ns (44.626%)  route 0.306ns (55.374%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE                         0.000     0.000 r  col1_curr_reg[3]/C
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  col1_curr_reg[3]/Q
                         net (fo=9, routed)           0.124     0.272    col1_curr[3]
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.099     0.371 r  outcome_message[101]_i_1/O
                         net (fo=2, routed)           0.183     0.553    outcome_message[101]_i_1_n_0
    SLICE_X6Y80          FDCE                                         r  outcome_message_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.850     2.008    clk_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  outcome_message_reg[83]/C





