Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Oct 28 10:45:16 2023
| Host         : DESKTOP-SPL8NC2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file updown_timing_summary_routed.rpt -pb updown_timing_summary_routed.pb -rpx updown_timing_summary_routed.rpx -warn_on_violation
| Design       : updown
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13)
-------------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.970ns  (logic 4.045ns (67.757%)  route 1.925ns (32.243%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        FDCE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X84Y124        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  state_reg[2]/Q
                         net (fo=6, routed)           1.925     2.443    state_OBUF[2]
    L4                   OBUF (Prop_obuf_I_O)         3.527     5.970 r  state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.970    state[2]
    L4                                                                r  state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.729ns  (logic 3.999ns (69.803%)  route 1.730ns (30.197%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y124        FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X83Y124        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  state_reg[0]/Q
                         net (fo=6, routed)           1.730     2.186    state_OBUF[0]
    M2                   OBUF (Prop_obuf_I_O)         3.543     5.729 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.729    state[0]
    M2                                                                r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.606ns  (logic 4.046ns (72.179%)  route 1.560ns (27.821%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        FDCE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X84Y124        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  state_reg[1]/Q
                         net (fo=6, routed)           1.560     2.078    state_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.528     5.606 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.606    state[1]
    M4                                                                r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.455ns  (logic 1.648ns (36.988%)  route 2.807ns (63.012%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=7, routed)           2.807     4.331    rst_IBUF
    SLICE_X84Y124        LUT5 (Prop_lut5_I1_O)        0.124     4.455 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.455    state[2]_i_1_n_0
    SLICE_X84Y124        FDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.323ns  (logic 1.648ns (38.118%)  route 2.675ns (61.882%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=7, routed)           2.675     4.199    rst_IBUF
    SLICE_X84Y124        LUT5 (Prop_lut5_I1_O)        0.124     4.323 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.323    state[1]_i_1_n_0
    SLICE_X84Y124        FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_reg_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.320ns  (logic 1.648ns (38.149%)  route 2.672ns (61.851%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=7, routed)           2.259     3.783    rst_IBUF
    SLICE_X83Y124        LUT1 (Prop_lut1_I0_O)        0.124     3.907 f  x_reg_i_1/O
                         net (fo=5, routed)           0.413     4.320    x_reg_i_1_n_0
    SLICE_X82Y124        FDCE                                         f  x_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_trig_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.320ns  (logic 1.648ns (38.149%)  route 2.672ns (61.851%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=7, routed)           2.259     3.783    rst_IBUF
    SLICE_X83Y124        LUT1 (Prop_lut1_I0_O)        0.124     3.907 f  x_reg_i_1/O
                         net (fo=5, routed)           0.413     4.320    x_reg_i_1_n_0
    SLICE_X82Y124        FDCE                                         f  x_trig_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.315ns  (logic 1.648ns (38.188%)  route 2.667ns (61.812%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=7, routed)           2.259     3.783    rst_IBUF
    SLICE_X83Y124        LUT1 (Prop_lut1_I0_O)        0.124     3.907 f  x_reg_i_1/O
                         net (fo=5, routed)           0.408     4.315    x_reg_i_1_n_0
    SLICE_X83Y124        FDCE                                         f  state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.248ns  (logic 1.648ns (38.794%)  route 2.600ns (61.206%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=7, routed)           2.259     3.783    rst_IBUF
    SLICE_X83Y124        LUT1 (Prop_lut1_I0_O)        0.124     3.907 f  x_reg_i_1/O
                         net (fo=5, routed)           0.341     4.248    x_reg_i_1_n_0
    SLICE_X84Y124        FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.248ns  (logic 1.648ns (38.794%)  route 2.600ns (61.206%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=7, routed)           2.259     3.783    rst_IBUF
    SLICE_X83Y124        LUT1 (Prop_lut1_I0_O)        0.124     3.907 f  x_reg_i_1/O
                         net (fo=5, routed)           0.341     4.248    x_reg_i_1_n_0
    SLICE_X84Y124        FDCE                                         f  state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_trig_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDCE                         0.000     0.000 r  x_reg_reg/C
    SLICE_X82Y124        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  x_reg_reg/Q
                         net (fo=1, routed)           0.062     0.190    x_reg
    SLICE_X82Y124        LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  x_trig_i_1/O
                         net (fo=1, routed)           0.000     0.289    x_trig_i_1_n_0
    SLICE_X82Y124        FDCE                                         r  x_trig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_trig_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDCE                         0.000     0.000 r  x_trig_reg/C
    SLICE_X82Y124        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_trig_reg/Q
                         net (fo=6, routed)           0.110     0.251    x_trig
    SLICE_X83Y124        LUT4 (Prop_lut4_I2_O)        0.045     0.296 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.296    state[0]_i_1_n_0
    SLICE_X83Y124        FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_trig_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.430%)  route 0.176ns (48.570%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDCE                         0.000     0.000 r  x_trig_reg/C
    SLICE_X82Y124        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_trig_reg/Q
                         net (fo=6, routed)           0.176     0.317    x_trig
    SLICE_X84Y123        LUT5 (Prop_lut5_I3_O)        0.045     0.362 r  state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    state_reg[1]_i_1_n_0
    SLICE_X84Y123        FDRE                                         r  state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.209ns (57.133%)  route 0.157ns (42.867%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        FDCE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X84Y124        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  state_reg[2]/Q
                         net (fo=6, routed)           0.157     0.321    state_OBUF[2]
    SLICE_X84Y123        LUT5 (Prop_lut5_I0_O)        0.045     0.366 r  state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.366    state_reg[2]_i_1_n_0
    SLICE_X84Y123        FDRE                                         r  state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_trig_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.186ns (45.597%)  route 0.222ns (54.403%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDCE                         0.000     0.000 r  x_trig_reg/C
    SLICE_X82Y124        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_trig_reg/Q
                         net (fo=6, routed)           0.222     0.363    x_trig
    SLICE_X84Y124        LUT5 (Prop_lut5_I3_O)        0.045     0.408 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.408    state[2]_i_1_n_0
    SLICE_X84Y124        FDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_trig_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.186ns (44.349%)  route 0.233ns (55.651%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDCE                         0.000     0.000 r  x_trig_reg/C
    SLICE_X82Y124        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_trig_reg/Q
                         net (fo=6, routed)           0.233     0.374    x_trig
    SLICE_X84Y124        LUT5 (Prop_lut5_I3_O)        0.045     0.419 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.419    state[1]_i_1_n_0
    SLICE_X84Y124        FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.186ns (42.509%)  route 0.252ns (57.491%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y124        FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X83Y124        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=6, routed)           0.252     0.393    state_OBUF[0]
    SLICE_X84Y123        LUT5 (Prop_lut5_I0_O)        0.045     0.438 r  state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.438    state_reg[0]_i_1_n_0
    SLICE_X84Y123        FDRE                                         r  state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            x_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.723ns  (logic 0.236ns (32.674%)  route 0.487ns (67.326%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    K4                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  x_IBUF_inst/O
                         net (fo=2, routed)           0.487     0.723    x_IBUF
    SLICE_X82Y124        FDCE                                         r  x_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.352ns  (logic 0.336ns (24.870%)  route 1.016ns (75.130%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  rst_IBUF_inst/O
                         net (fo=7, routed)           0.900     1.191    rst_IBUF
    SLICE_X83Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.236 f  x_reg_i_1/O
                         net (fo=5, routed)           0.116     1.352    x_reg_i_1_n_0
    SLICE_X84Y124        FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.352ns  (logic 0.336ns (24.870%)  route 1.016ns (75.130%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  rst_IBUF_inst/O
                         net (fo=7, routed)           0.900     1.191    rst_IBUF
    SLICE_X83Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.236 f  x_reg_i_1/O
                         net (fo=5, routed)           0.116     1.352    x_reg_i_1_n_0
    SLICE_X84Y124        FDCE                                         f  state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





