#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 28 22:15:13 2023
# Process ID: 12024
# Current directory: D:/AOA-Chip-main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12072 D:\AOA-Chip-main\Processor_Module.xpr
# Log file: D:/AOA-Chip-main/vivado.log
# Journal file: D:/AOA-Chip-main\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AOA-Chip-main/Processor_Module.xpr
update_compile_order -fileset sources_1
create_ip -name microblaze -vendor xilinx.com -library ip -version 10.0 -module_name microblaze_0 -dir d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
set_property generate_synth_checkpoint true [get_files  d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
generate_target all [get_files  d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
catch { config_ip_cache -export [get_ips -all microblaze_0] }
export_ip_user_files -of_objects [get_files d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
launch_runs -jobs 2 microblaze_0_synth_1
wait_on_run microblaze_0_synth_1
export_simulation -of_objects [get_files d:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -directory D:/AOA-Chip-main/Processor_Module.ip_user_files/sim_scripts -ip_user_files_dir D:/AOA-Chip-main/Processor_Module.ip_user_files -ipstatic_source_dir D:/AOA-Chip-main/Processor_Module.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AOA-Chip-main/Processor_Module.cache/compile_simlib/modelsim} {questa=D:/AOA-Chip-main/Processor_Module.cache/compile_simlib/questa} {riviera=D:/AOA-Chip-main/Processor_Module.cache/compile_simlib/riviera} {activehdl=D:/AOA-Chip-main/Processor_Module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
create_bd_design "design_2"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference Processor Processor_0
create_bd_cell -type module -reference PWM_Generator PWM_Generator_0
set_property location {1.5 429 -511} [get_bd_cells PWM_Generator_0]
create_bd_cell -type module -reference CPU_EU CPU_EU_0
export_ip_user_files -of_objects  [get_files D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_1/design_1.bd
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
set_property location {3 702 -810} [get_bd_cells microblaze_0]
connect_bd_net [get_bd_pins Processor_0/clk] [get_bd_pins microblaze_0/Clk]
connect_bd_net [get_bd_pins Processor_0/reset] [get_bd_pins microblaze_0/Reset]
connect_bd_net [get_bd_pins Processor_0/clk] [get_bd_pins PWM_Generator_0/clk]
delete_bd_objs [get_bd_nets Net1] [get_bd_cells Processor_0]
set_property location {1.5 301 -725} [get_bd_cells CPU_EU_0]
set_property location {2.5 976 -951} [get_bd_cells microblaze_0]
set_property location {3.5 1253 -711} [get_bd_cells PWM_Generator_0]
delete_bd_objs [get_bd_nets Net]
set_property location {1.5 578 -681} [get_bd_cells CPU_EU_0]
create_bd_cell -type module -reference cu cu_0
set_property location {1.5 279 -679} [get_bd_cells cu_0]
set_property location {3 1106 -672} [get_bd_cells PWM_Generator_0]
set_property location {1.5 462 -998} [get_bd_cells microblaze_0]
connect_bd_net [get_bd_pins cu_0/clk] [get_bd_pins microblaze_0/Clk]
connect_bd_net [get_bd_pins microblaze_0/Reset] [get_bd_pins cu_0/reset]
connect_bd_net [get_bd_pins cu_0/clk] [get_bd_pins PWM_Generator_0/clk]
connect_bd_net [get_bd_pins cu_0/clk] [get_bd_pins CPU_EU_0/clk]
connect_bd_net [get_bd_pins cu_0/reset] [get_bd_pins CPU_EU_0/reset]
connect_bd_net [get_bd_pins cu_0/N] [get_bd_pins CPU_EU_0/ir_out]
delete_bd_objs [get_bd_nets CPU_EU_0_ir_out]
connect_bd_net [get_bd_pins cu_0/IR] [get_bd_pins CPU_EU_0/ir_out]
connect_bd_net [get_bd_pins cu_0/N] [get_bd_pins CPU_EU_0/N]
connect_bd_net [get_bd_pins CPU_EU_0/N] [get_bd_pins PWM_Generator_0/decrease_duty]
connect_bd_net [get_bd_pins CPU_EU_0/N] [get_bd_pins cu_0/Z]
undo
undo
connect_bd_net [get_bd_pins cu_0/Z] [get_bd_pins CPU_EU_0/Z]
connect_bd_net [get_bd_pins CPU_EU_0/C] [get_bd_pins cu_0/C]
undo
connect_bd_net [get_bd_pins cu_0/C] [get_bd_pins CPU_EU_0/C]
connect_bd_net [get_bd_pins cu_0/W_Adr] [get_bd_pins CPU_EU_0/W_Adr]
connect_bd_net [get_bd_pins cu_0/R_Adr] [get_bd_pins CPU_EU_0/R_Adr]
connect_bd_net [get_bd_pins cu_0/adr_sel] [get_bd_pins CPU_EU_0/adr_sel]
undo
connect_bd_net [get_bd_pins cu_0/S_Adr] [get_bd_pins CPU_EU_0/S_Adr]
connect_bd_net [get_bd_pins cu_0/adr_sel] [get_bd_pins CPU_EU_0/adr_sel]
connect_bd_net [get_bd_pins cu_0/s_sel] [get_bd_pins CPU_EU_0/S_Sel]
connect_bd_net [get_bd_pins cu_0/pc_ld] [get_bd_pins CPU_EU_0/pc_ld]
connect_bd_net [get_bd_pins cu_0/pc_inc] [get_bd_pins CPU_EU_0/pc_inc]
connect_bd_net [get_bd_pins cu_0/pc_sel] [get_bd_pins CPU_EU_0/pc_sel]
connect_bd_net [get_bd_pins cu_0/ir_ld] [get_bd_pins CPU_EU_0/ir_ld]
connect_bd_net [get_bd_pins cu_0/alu_op] [get_bd_pins CPU_EU_0/Alu_Op]
connect_bd_net [get_bd_pins cu_0/rw_en] [get_bd_pins CPU_EU_0/W_En]
connect_bd_net [get_bd_pins CPU_EU_0/C] [get_bd_pins PWM_Generator_0/increase_duty]
undo
connect_bd_net [get_bd_pins CPU_EU_0/C] [get_bd_pins cu_0/clk]
connect_bd_net [get_bd_pins CPU_EU_0/D_out] [get_bd_pins PWM_Generator_0/increase_duty]
connect_bd_net [get_bd_pins CPU_EU_0/D_out] [get_bd_pins PWM_Generator_0/decrease_duty]
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins PWM_Generator_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins CPU_EU_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins cu_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins rst_CPU_EU_0/ext_reset_in]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
close_hw
generate_target all [get_files  D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/design_2.bd]
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports reset]
generate_target all [get_files  D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/design_2.bd]
catch { config_ip_cache -export [get_ips -all design_2_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_2_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_2_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all design_2_rst_CPU_EU_0_0] }
catch { config_ip_cache -export [get_ips -all design_2_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_2_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_2_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_2_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_2_lmb_bram_0] }
export_ip_user_files -of_objects [get_files D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/design_2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/design_2.bd]
launch_runs -jobs 2 {design_2_PWM_Generator_0_0_synth_1 design_2_CPU_EU_0_0_synth_1 design_2_microblaze_0_0_synth_1 design_2_cu_0_0_synth_1 design_2_mdm_1_0_synth_1 design_2_clk_wiz_1_0_synth_1 design_2_rst_CPU_EU_0_0_synth_1 design_2_dlmb_v10_0_synth_1 design_2_ilmb_v10_0_synth_1 design_2_dlmb_bram_if_cntlr_0_synth_1 design_2_ilmb_bram_if_cntlr_0_synth_1 design_2_lmb_bram_0_synth_1}
export_simulation -of_objects [get_files D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/design_2.bd] -directory D:/AOA-Chip-main/Processor_Module.ip_user_files/sim_scripts -ip_user_files_dir D:/AOA-Chip-main/Processor_Module.ip_user_files -ipstatic_source_dir D:/AOA-Chip-main/Processor_Module.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AOA-Chip-main/Processor_Module.cache/compile_simlib/modelsim} {questa=D:/AOA-Chip-main/Processor_Module.cache/compile_simlib/questa} {riviera=D:/AOA-Chip-main/Processor_Module.cache/compile_simlib/riviera} {activehdl=D:/AOA-Chip-main/Processor_Module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
close_design
synth_design -rtl -name rtl_1
