
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version J-2014.09-SP2 for RHEL64 -- Nov 25, 2014
               Copyright (c) 1988-2014 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
#########################################
# TCL script for Design Compiler        #
# 2012 Mingoo Seok                      #
#########################################
#########################################
# READ Design and Library               #
#########################################
set BEHAVIORROOT "../rtl/"
../rtl/
#set top_level
set top_level lfsr1
lfsr1
source -verbose "common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
* /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
read_verilog {../rtl/lfsr1.v}
Loading db file '/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/usr/cad/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/syn/libraries/syn/gtech.db'
Loading db file '/usr/cad/syn/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/homes/user3/fall16/jer2201/ee6321/labs/lab2/rtl/lfsr1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user3/fall16/jer2201/ee6321/labs/lab2/rtl/lfsr1.v

Inferred memory devices in process
	in routine lfsr1 line 8 in file
		'/homes/user3/fall16/jer2201/ee6321/labs/lab2/rtl/lfsr1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    lfsr_out_reg     | Flip-flop |  28   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user3/fall16/jer2201/ee6321/labs/lab2/rtl/lfsr1.db:lfsr1'
Loaded 1 design.
Current design is 'lfsr1'.
lfsr1
list_designs
lfsr1 (*)
1
#########################################
# Design Constranits                    #
#########################################
current_design $top_level
Current design is 'lfsr1'.
{lfsr1}
link

  Linking design 'lfsr1'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  lfsr1                       /homes/user3/fall16/jer2201/ee6321/labs/lab2/rtl/lfsr1.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /usr/cad/syn/libraries/syn/dw_foundation.sldb

1
source -verbose "timing.tcl"
12
0
1.5
0
3
0.001
1
1
1
1
1
1
1
1
1
set_max_capacitance 0.001 [all_inputs]
1
set_max_fanout 4 $top_level
1
set_max_fanout 2 [all_inputs]
1
set_max_area 0 
1
#########################################
# Compile for combinational logic       #
#########################################
check_design
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.2 |     *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'lfsr1'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    1383.8      0.00       0.0       0.0                           2129.4353
    0:00:03    1383.8      0.00       0.0       0.0                           2129.4353
    0:00:03    1383.8      0.00       0.0       0.0                           2129.4353
    0:00:03    1383.8      0.00       0.0       0.0                           2129.4353
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058

  Beginning Delay Optimization
  ----------------------------
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058
    0:00:03    1013.8      0.00       0.0       0.0                           1205.9058


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    1013.8      0.00       0.0       0.0                           1205.9058
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
    0:00:04    1013.8      0.00       0.0       0.0                           1203.7957
Loading db file '/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#########################################
# Write outputs                         #
#########################################
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user3/fall16/jer2201/ee6321/labs/lab2/dc_shell_cmrf8sf/lfsr1.nl.v'.
1
# Generate Standard Delay Format (SDF) file
write_sdf -context verilog "${top_level}.temp.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user3/fall16/jer2201/ee6321/labs/lab2/dc_shell_cmrf8sf/lfsr1.temp.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
lfsr1.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
quit

Thank you...
