{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655293844176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655293844176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 08:50:44 2022 " "Processing started: Wed Jun 15 08:50:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655293844176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1655293844176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1655293844176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1655293844539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1655293844539 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" Processador.vhd(128) " "VHDL syntax error at Processador.vhd(128) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 128 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Processador.vhd(128) " "VHDL syntax error at Processador.vhd(128) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 128 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" Processador.vhd(130) " "VHDL syntax error at Processador.vhd(130) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 130 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Processador.vhd(130) " "VHDL syntax error at Processador.vhd(130) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 130 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" Processador.vhd(132) " "VHDL syntax error at Processador.vhd(132) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 132 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Processador.vhd(132) " "VHDL syntax error at Processador.vhd(132) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 132 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" Processador.vhd(134) " "VHDL syntax error at Processador.vhd(134) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 134 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Processador.vhd(134) " "VHDL syntax error at Processador.vhd(134) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 134 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" Processador.vhd(136) " "VHDL syntax error at Processador.vhd(136) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 136 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Processador.vhd(136) " "VHDL syntax error at Processador.vhd(136) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 136 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" Processador.vhd(138) " "VHDL syntax error at Processador.vhd(138) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 138 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Processador.vhd(138) " "VHDL syntax error at Processador.vhd(138) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 138 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" Processador.vhd(140) " "VHDL syntax error at Processador.vhd(140) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 140 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Processador.vhd(140) " "VHDL syntax error at Processador.vhd(140) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 140 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" Processador.vhd(142) " "VHDL syntax error at Processador.vhd(142) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 142 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Processador.vhd(142) " "VHDL syntax error at Processador.vhd(142) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 142 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" Processador.vhd(144) " "VHDL syntax error at Processador.vhd(144) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 144 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" Processador.vhd(144) " "VHDL syntax error at Processador.vhd(144) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 144 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 0 0 " "Found 0 design units, including 0 entities, in source file processador.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data-Behavior " "Found design unit 1: Data-Behavior" {  } { { "Data.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655293852747 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data " "Found entity 1: Data" {  } { { "Data.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlcircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlcircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlCircuit-Behavior " "Found design unit 1: controlCircuit-Behavior" {  } { { "controlCircuit.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/controlCircuit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655293852747 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlCircuit " "Found entity 1: controlCircuit" {  } { { "controlCircuit.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/controlCircuit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavior " "Found design unit 1: ULA-Behavior" {  } { { "ULA.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/ULA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655293852747 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R0-Behavior " "Found design unit 1: R0-Behavior" {  } { { "R0.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/R0.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655293852747 ""} { "Info" "ISGN_ENTITY_NAME" "1 R0 " "Found entity 1: R0" {  } { { "R0.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/R0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655293852747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R1-Behavior " "Found design unit 1: R1-Behavior" {  } { { "R1.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/R1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655293852762 ""} { "Info" "ISGN_ENTITY_NAME" "1 R1 " "Found entity 1: R1" {  } { { "R1.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/R1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655293852762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655293852762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R2-Behavior " "Found design unit 1: R2-Behavior" {  } { { "R2.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/R2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655293852762 ""} { "Info" "ISGN_ENTITY_NAME" "1 R2 " "Found entity 1: R2" {  } { { "R2.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/R2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655293852762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655293852762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R3-Behavior " "Found design unit 1: R3-Behavior" {  } { { "R3.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/R3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655293852762 ""} { "Info" "ISGN_ENTITY_NAME" "1 R3 " "Found entity 1: R3" {  } { { "R3.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/R3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655293852762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655293852762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RA-Behavior " "Found design unit 1: RA-Behavior" {  } { { "RA.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/RA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655293852762 ""} { "Info" "ISGN_ENTITY_NAME" "1 RA " "Found entity 1: RA" {  } { { "RA.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/RA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655293852762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655293852762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RG-Behavior " "Found design unit 1: RG-Behavior" {  } { { "RG.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/RG.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655293852762 ""} { "Info" "ISGN_ENTITY_NAME" "1 RG " "Found entity 1: RG" {  } { { "RG.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/RG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655293852762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655293852762 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 18 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 18 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655293852809 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 15 08:50:52 2022 " "Processing ended: Wed Jun 15 08:50:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655293852809 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655293852809 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655293852809 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1655293852809 ""}
