; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_add_mul_31(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %9 = shl i32 %8, 2, !dbg !11
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %.lobit4 = lshr i32 %10, 5, !dbg !12
  %11 = and i32 %.lobit4, 3, !dbg !12
  %12 = and i32 %10, 1, !dbg !12
  %13 = shl nuw nsw i32 %12, 1, !dbg !12
  %14 = or disjoint i32 %11, %9, !dbg !13
  %15 = or disjoint i32 %9, %13, !dbg !13
  %16 = icmp slt i32 %14, 512, !dbg !14
  %17 = icmp slt i32 %15, 512, !dbg !14
  %18 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %19 = shl i32 %18, 6, !dbg !16
  %20 = shl i32 %10, 1, !dbg !17
  %21 = and i32 %20, 62, !dbg !17
  %22 = lshr i32 %10, 1, !dbg !17
  %23 = and i32 %22, 15, !dbg !17
  %24 = lshr i32 %10, 1, !dbg !17
  %25 = and i32 %24, 16, !dbg !17
  %26 = lshr i32 %10, 1, !dbg !17
  %27 = and i32 %26, 32, !dbg !17
  %28 = or disjoint i32 %19, %21, !dbg !18
  %29 = or disjoint i32 %25, %23, !dbg !17
  %30 = or disjoint i32 %29, %27, !dbg !17
  %31 = or disjoint i32 %30, %19, !dbg !18
  %32 = icmp slt i32 %28, 64, !dbg !19
  %33 = icmp slt i32 %31, 64, !dbg !19
  %.frozen = freeze i32 %15, !dbg !20
  %34 = sdiv i32 %.frozen, 128, !dbg !20
  %35 = mul i32 %34, 128, !dbg !21
  %.decomposed = sub i32 %.frozen, %35, !dbg !21
  %36 = shl i32 %14, 6, !dbg !22
  %37 = add i32 %28, %36, !dbg !23
  %38 = sext i32 %37 to i64, !dbg !24
  %39 = getelementptr float, ptr addrspace(1) %0, i64 %38, !dbg !24
  %40 = and i1 %16, %32, !dbg !25
  %41 = and i1 %17, %33, !dbg !25
  %42 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %39, i1 %40) #2, !dbg !26
  %43 = extractvalue { i32, i32 } %42, 0, !dbg !26
  %44 = extractvalue { i32, i32 } %42, 1, !dbg !26
  %45 = shl i32 %10, 3, !dbg !26
  %46 = and i32 %45, 248, !dbg !26
  %47 = or disjoint i32 %11, %46, !dbg !26
  %48 = and i32 %20, 254, !dbg !26
  %49 = lshr exact i32 %46, 1, !dbg !26
  %50 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %49, !dbg !26
  %51 = getelementptr inbounds float, ptr addrspace(3) %50, i32 %47, !dbg !26
  %52 = insertelement <1 x i32> poison, i32 %43, i64 0, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %51, <1 x i32> %52, i1 true) #2, !dbg !26
  %53 = or disjoint i32 %47, 4, !dbg !26
  %54 = lshr i32 %53, 1, !dbg !26
  %55 = and i32 %54, 126, !dbg !26
  %56 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %55, !dbg !26
  %57 = getelementptr inbounds float, ptr addrspace(3) %56, i32 %53, !dbg !26
  %58 = insertelement <1 x i32> poison, i32 %44, i64 0, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %57, <1 x i32> %58, i1 true) #2, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %59 = and i32 %10, 126, !dbg !26
  %60 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %59, !dbg !26
  %61 = getelementptr inbounds float, ptr addrspace(3) %60, i32 %48, !dbg !26
  %62 = load float, ptr addrspace(3) %61, align 8, !dbg !26
  %63 = getelementptr inbounds i8, ptr addrspace(3) %61, i32 4, !dbg !26
  %64 = load float, ptr addrspace(3) %63, align 4, !dbg !26
  %65 = sext i32 %.decomposed to i64, !dbg !27
  %66 = getelementptr float, ptr addrspace(1) %1, i64 %65, !dbg !27
  %67 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %66, i1 %17) #2, !dbg !28
  %68 = extractvalue { i32, i32 } %67, 0, !dbg !28
  %69 = extractvalue { i32, i32 } %67, 1, !dbg !28
  %70 = bitcast i32 %68 to float, !dbg !28
  %71 = bitcast i32 %69 to float, !dbg !28
  %72 = shl i32 %31, 7, !dbg !29
  %73 = add i32 %72, %.decomposed, !dbg !30
  %74 = shl i32 %34, 13, !dbg !31
  %75 = add i32 %73, %74, !dbg !32
  %76 = sext i32 %75 to i64, !dbg !33
  %77 = getelementptr float, ptr addrspace(1) %2, i64 %76, !dbg !33
  %78 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %77, i1 %41) #2, !dbg !34
  %79 = extractvalue { i32, i32 } %78, 0, !dbg !34
  %80 = extractvalue { i32, i32 } %78, 1, !dbg !34
  %81 = bitcast i32 %79 to float, !dbg !34
  %82 = bitcast i32 %80 to float, !dbg !34
  %83 = getelementptr float, ptr addrspace(1) %3, i64 %65, !dbg !35
  %84 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %83, i1 %17) #2, !dbg !36
  %85 = extractvalue { i32, i32 } %84, 0, !dbg !36
  %86 = extractvalue { i32, i32 } %84, 1, !dbg !36
  %87 = bitcast i32 %85 to float, !dbg !36
  %88 = bitcast i32 %86 to float, !dbg !36
  %89 = fmul float %70, %81, !dbg !37
  %90 = fmul float %71, %82, !dbg !37
  %91 = fadd float %89, %87, !dbg !38
  %92 = fadd float %90, %88, !dbg !38
  %93 = fadd float %62, %91, !dbg !39
  %94 = fadd float %64, %92, !dbg !39
  %95 = getelementptr float, ptr addrspace(1) %4, i64 %38, !dbg !40
  tail call void @llvm.nvvm.barrier0(), !dbg !41
  %96 = shl nuw nsw i32 %12, 7, !dbg !41
  %97 = or disjoint i32 %96, %23, !dbg !41
  %98 = or disjoint i32 %97, %25, !dbg !41
  %99 = or disjoint i32 %98, %27, !dbg !41
  %.idx = shl nuw nsw i32 %12, 3, !dbg !41
  %100 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %.idx, !dbg !41
  %101 = getelementptr float, ptr addrspace(3) %100, i32 %99, !dbg !41
  %102 = bitcast float %93 to <1 x i32>, !dbg !41
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %101, <1 x i32> %102, i1 true) #2, !dbg !41
  %103 = or disjoint i32 %99, 64, !dbg !41
  %104 = lshr i32 %103, 6, !dbg !41
  %105 = getelementptr float, ptr addrspace(3) @global_smem, i32 %104, !dbg !41
  %106 = getelementptr float, ptr addrspace(3) %105, i32 %103, !dbg !41
  %107 = bitcast float %94 to <1 x i32>, !dbg !41
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %106, <1 x i32> %107, i1 true) #2, !dbg !41
  tail call void @llvm.nvvm.barrier0(), !dbg !41
  %108 = lshr i32 %48, 6, !dbg !41
  %109 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %108, !dbg !41
  %110 = getelementptr inbounds float, ptr addrspace(3) %109, i32 %48, !dbg !41
  %111 = load i32, ptr addrspace(3) %110, align 4, !dbg !41
  %112 = or disjoint i32 %48, 1, !dbg !41
  %113 = getelementptr inbounds float, ptr addrspace(3) %109, i32 %112, !dbg !41
  %114 = load i32, ptr addrspace(3) %113, align 4, !dbg !41
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %111, i32 %114, ptr addrspace(1) %95, i1 %40) #2, !dbg !41
  ret void, !dbg !42
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cuaiqbjq5ev7eoohu2twzfo5zxgsr4qztxl4pucbdobc6xugcgaw.py", directory: "inductor_cache/ua")
!4 = !{ptr @triton_poi_fused_add_mul_31, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_mul_31, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_mul_31", linkageName: "triton_poi_fused_add_mul_31", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 31, column: 19, scope: !7)
!21 = !DILocation(line: 30, column: 19, scope: !7)
!22 = !DILocation(line: 32, column: 38, scope: !7)
!23 = !DILocation(line: 32, column: 35, scope: !7)
!24 = !DILocation(line: 32, column: 30, scope: !7)
!25 = !DILocation(line: 32, column: 51, scope: !7)
!26 = !DILocation(line: 32, column: 43, scope: !7)
!27 = !DILocation(line: 33, column: 30, scope: !7)
!28 = !DILocation(line: 33, column: 35, scope: !7)
!29 = !DILocation(line: 34, column: 39, scope: !7)
!30 = !DILocation(line: 34, column: 35, scope: !7)
!31 = !DILocation(line: 34, column: 49, scope: !7)
!32 = !DILocation(line: 34, column: 44, scope: !7)
!33 = !DILocation(line: 34, column: 30, scope: !7)
!34 = !DILocation(line: 34, column: 54, scope: !7)
!35 = !DILocation(line: 35, column: 30, scope: !7)
!36 = !DILocation(line: 35, column: 35, scope: !7)
!37 = !DILocation(line: 36, column: 18, scope: !7)
!38 = !DILocation(line: 37, column: 18, scope: !7)
!39 = !DILocation(line: 38, column: 18, scope: !7)
!40 = !DILocation(line: 39, column: 25, scope: !7)
!41 = !DILocation(line: 39, column: 44, scope: !7)
!42 = !DILocation(line: 39, column: 4, scope: !7)
