

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3'
================================================================
* Date:           Fri May 10 12:49:36 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_39 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.182 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_3  |        3|        3|         2|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 6 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln40_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln40"   --->   Operation 7 'read' 'zext_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_7_reload"   --->   Operation 8 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_6_reload"   --->   Operation 9 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_5_reload"   --->   Operation 10 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 11 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 12 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln40_cast = zext i32 %zext_ln40_read"   --->   Operation 13 'zext' 'zext_ln40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 3, i4 %i_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [d3.cpp:34]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%icmp_ln34 = icmp_ult  i4 %i, i4 9" [d3.cpp:34]   --->   Operation 17 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %VITIS_LOOP_44_5.exitStub, void %for.inc53.split" [d3.cpp:34]   --->   Operation 18 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %i" [d3.cpp:34]   --->   Operation 19 'trunc' 'trunc_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i4 %i" [d3.cpp:34]   --->   Operation 20 'trunc' 'trunc_ln34_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i, i32 1, i32 2" [d3.cpp:22]   --->   Operation 21 'partselect' 'lshr_ln' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %lshr_ln" [d3.cpp:22]   --->   Operation 22 'zext' 'zext_ln22' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.67ns)   --->   "%sub_ln37 = sub i3 2, i3 %trunc_ln34" [d3.cpp:37]   --->   Operation 23 'sub' 'sub_ln37' <Predicate = (icmp_ln34)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.72ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 0, i32 0, i32 0, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i3 %sub_ln37" [d3.cpp:40]   --->   Operation 24 'mux' 'tmp' <Predicate = (icmp_ln34)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 25 'getelementptr' 'arr_1_addr' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr" [d3.cpp:40]   --->   Operation 26 'load' 'arr_1_load' <Predicate = (icmp_ln34)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 27 [1/1] (0.72ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 0, i32 0, i32 0, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i3 %sub_ln37" [d3.cpp:40]   --->   Operation 27 'mux' 'tmp_2' <Predicate = (icmp_ln34)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%add_ln40_1 = add i4 %i, i4 1" [d3.cpp:40]   --->   Operation 28 'add' 'add_ln40_1' <Predicate = (icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln40_1, i32 1, i32 3" [d3.cpp:40]   --->   Operation 29 'partselect' 'lshr_ln1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i3 %lshr_ln1" [d3.cpp:40]   --->   Operation 30 'zext' 'zext_ln40_3' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln40_3" [d3.cpp:40]   --->   Operation 31 'getelementptr' 'arr_addr' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:40]   --->   Operation 32 'load' 'arr_load' <Predicate = (icmp_ln34)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%add_ln34 = add i4 %i, i4 2" [d3.cpp:34]   --->   Operation 33 'add' 'add_ln34' <Predicate = (icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln34 = store i4 %add_ln34, i4 %i_1" [d3.cpp:34]   --->   Operation 34 'store' 'store_ln34' <Predicate = (icmp_ln34)> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.18>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:36]   --->   Operation 35 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [d3.cpp:22]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [d3.cpp:34]   --->   Operation 37 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i32 %tmp" [d3.cpp:40]   --->   Operation 38 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.75ns)   --->   Input mux for Operation 39 '%mul_ln40_1 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1'
ST_2 : Operation 39 [1/1] (2.66ns)   --->   "%mul_ln40_1 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1" [d3.cpp:40]   --->   Operation 39 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln40)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_1, i1 0" [d3.cpp:40]   --->   Operation 40 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr" [d3.cpp:40]   --->   Operation 41 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln40)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_1_load, i1 %trunc_ln34_1" [d3.cpp:40]   --->   Operation 42 'mux' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln40 = add i64 %tmp_1, i64 %shl_ln1" [d3.cpp:40]   --->   Operation 43 'add' 'add_ln40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i32 %tmp_2" [d3.cpp:40]   --->   Operation 44 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.75ns)   --->   Input mux for Operation 45 '%mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_2'
ST_2 : Operation 45 [1/1] (2.66ns)   --->   "%mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_2" [d3.cpp:40]   --->   Operation 45 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_2)   --->   "%shl_ln40_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40, i1 0" [d3.cpp:40]   --->   Operation 46 'bitconcatenate' 'shl_ln40_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:40]   --->   Operation 47 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_2)   --->   "%tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_load, i1 %trunc_ln34_1" [d3.cpp:40]   --->   Operation 48 'mux' 'tmp_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln40_2 = add i64 %tmp_3, i64 %shl_ln40_1" [d3.cpp:40]   --->   Operation 49 'add' 'add_ln40_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i3 %arr_1_addr" [d3.cpp:40]   --->   Operation 50 'store' 'store_ln40' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 51 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_2, i3 %arr_addr" [d3.cpp:40]   --->   Operation 51 'store' 'store_ln40' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc53" [d3.cpp:34]   --->   Operation 52 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arg1_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 010]
arg1_r_2_reload_read   (read             ) [ 000]
zext_ln40_read         (read             ) [ 000]
arg1_r_7_reload_read   (read             ) [ 000]
arg1_r_6_reload_read   (read             ) [ 000]
arg1_r_5_reload_read   (read             ) [ 000]
arg1_r_4_reload_read   (read             ) [ 000]
arg1_r_3_reload_read   (read             ) [ 000]
zext_ln40_cast         (zext             ) [ 011]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i                      (load             ) [ 000]
icmp_ln34              (icmp             ) [ 010]
br_ln34                (br               ) [ 000]
trunc_ln34             (trunc            ) [ 000]
trunc_ln34_1           (trunc            ) [ 011]
lshr_ln                (partselect       ) [ 000]
zext_ln22              (zext             ) [ 000]
sub_ln37               (sub              ) [ 000]
tmp                    (mux              ) [ 011]
arr_1_addr             (getelementptr    ) [ 011]
tmp_2                  (mux              ) [ 011]
add_ln40_1             (add              ) [ 000]
lshr_ln1               (partselect       ) [ 000]
zext_ln40_3            (zext             ) [ 000]
arr_addr               (getelementptr    ) [ 011]
add_ln34               (add              ) [ 000]
store_ln34             (store            ) [ 000]
specpipeline_ln36      (specpipeline     ) [ 000]
speclooptripcount_ln22 (speclooptripcount) [ 000]
specloopname_ln34      (specloopname     ) [ 000]
zext_ln40_1            (zext             ) [ 000]
mul_ln40_1             (mul              ) [ 000]
shl_ln1                (bitconcatenate   ) [ 000]
arr_1_load             (load             ) [ 000]
tmp_1                  (mux              ) [ 000]
add_ln40               (add              ) [ 000]
zext_ln40_2            (zext             ) [ 000]
mul_ln40               (mul              ) [ 000]
shl_ln40_1             (bitconcatenate   ) [ 000]
arr_load               (load             ) [ 000]
tmp_3                  (mux              ) [ 000]
add_ln40_2             (add              ) [ 000]
store_ln40             (store            ) [ 000]
store_ln40             (store            ) [ 000]
br_ln34                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_3_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_4_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_5_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_5_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_6_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_6_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_7_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_7_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="zext_ln40">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_2_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i64.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="arg1_r_2_reload_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln40_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln40_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="arg1_r_7_reload_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_7_reload_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="arg1_r_6_reload_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_6_reload_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="arg1_r_5_reload_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_5_reload_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="arg1_r_4_reload_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arg1_r_3_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arr_1_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="2" slack="0"/>
<pin id="118" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="1"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="0" index="2" bw="0" slack="0"/>
<pin id="126" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="127" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="128" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="129" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_1_load/1 store_ln40/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="arr_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="1"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="0"/>
<pin id="143" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="144" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="146" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/1 store_ln40/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mul_ln40_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_1/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="mul_ln40_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln40_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln34_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln34_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln34_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="lshr_ln_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="0" index="3" bw="3" slack="0"/>
<pin id="187" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln22_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sub_ln37_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="3" slack="0"/>
<pin id="200" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="0" index="3" bw="1" slack="0"/>
<pin id="208" dir="0" index="4" bw="32" slack="0"/>
<pin id="209" dir="0" index="5" bw="32" slack="0"/>
<pin id="210" dir="0" index="6" bw="32" slack="0"/>
<pin id="211" dir="0" index="7" bw="32" slack="0"/>
<pin id="212" dir="0" index="8" bw="32" slack="0"/>
<pin id="213" dir="0" index="9" bw="3" slack="0"/>
<pin id="214" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="0" index="3" bw="1" slack="0"/>
<pin id="230" dir="0" index="4" bw="32" slack="0"/>
<pin id="231" dir="0" index="5" bw="32" slack="0"/>
<pin id="232" dir="0" index="6" bw="32" slack="0"/>
<pin id="233" dir="0" index="7" bw="32" slack="0"/>
<pin id="234" dir="0" index="8" bw="32" slack="0"/>
<pin id="235" dir="0" index="9" bw="3" slack="0"/>
<pin id="236" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln40_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="lshr_ln1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="0" index="3" bw="3" slack="0"/>
<pin id="258" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln40_3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln34_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln34_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln40_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="shl_ln1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="0" index="1" bw="63" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="64" slack="0"/>
<pin id="295" dir="0" index="3" bw="1" slack="1"/>
<pin id="296" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln40_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln40_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="shl_ln40_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="0" index="1" bw="63" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="64" slack="0"/>
<pin id="323" dir="0" index="3" bw="1" slack="1"/>
<pin id="324" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln40_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="i_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="zext_ln40_cast_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="63" slack="1"/>
<pin id="344" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_cast "/>
</bind>
</comp>

<comp id="351" class="1005" name="trunc_ln34_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34_1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="362" class="1005" name="arr_1_addr_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="1"/>
<pin id="364" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_2_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="373" class="1005" name="arr_addr_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="1"/>
<pin id="375" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="130"><net_src comp="114" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="147"><net_src comp="131" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="159"><net_src comp="78" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="165" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="165" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="165" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="195"><net_src comp="182" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="174" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="219"><net_src comp="108" pin="2"/><net_sink comp="203" pin=4"/></net>

<net id="220"><net_src comp="102" pin="2"/><net_sink comp="203" pin=5"/></net>

<net id="221"><net_src comp="96" pin="2"/><net_sink comp="203" pin=6"/></net>

<net id="222"><net_src comp="90" pin="2"/><net_sink comp="203" pin=7"/></net>

<net id="223"><net_src comp="84" pin="2"/><net_sink comp="203" pin=8"/></net>

<net id="224"><net_src comp="197" pin="2"/><net_sink comp="203" pin=9"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="241"><net_src comp="72" pin="2"/><net_sink comp="225" pin=4"/></net>

<net id="242"><net_src comp="108" pin="2"/><net_sink comp="225" pin=5"/></net>

<net id="243"><net_src comp="102" pin="2"/><net_sink comp="225" pin=6"/></net>

<net id="244"><net_src comp="96" pin="2"/><net_sink comp="225" pin=7"/></net>

<net id="245"><net_src comp="90" pin="2"/><net_sink comp="225" pin=8"/></net>

<net id="246"><net_src comp="197" pin="2"/><net_sink comp="225" pin=9"/></net>

<net id="251"><net_src comp="165" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="247" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="266"><net_src comp="253" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="272"><net_src comp="165" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="148" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="62" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="297"><net_src comp="64" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="66" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="121" pin="7"/><net_sink comp="291" pin=2"/></net>

<net id="304"><net_src comp="291" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="283" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="306"><net_src comp="300" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="316"><net_src comp="60" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="152" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="62" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="325"><net_src comp="64" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="66" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="138" pin="7"/><net_sink comp="319" pin=2"/></net>

<net id="332"><net_src comp="319" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="311" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="328" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="338"><net_src comp="68" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="345"><net_src comp="156" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="354"><net_src comp="178" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="291" pin=3"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="319" pin=3"/></net>

<net id="360"><net_src comp="203" pin="10"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="365"><net_src comp="114" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="371"><net_src comp="225" pin="10"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="376"><net_src comp="131" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="138" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_1 | {2 }
	Port: arr | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_1 | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_3_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_4_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_5_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_6_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_7_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : zext_ln40 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_2_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln34 : 2
		br_ln34 : 3
		trunc_ln34 : 2
		trunc_ln34_1 : 2
		lshr_ln : 2
		zext_ln22 : 3
		sub_ln37 : 3
		tmp : 4
		arr_1_addr : 4
		arr_1_load : 5
		tmp_2 : 4
		add_ln40_1 : 2
		lshr_ln1 : 3
		zext_ln40_3 : 4
		arr_addr : 5
		arr_load : 6
		add_ln34 : 2
		store_ln34 : 3
	State 2
		mul_ln40_1 : 1
		shl_ln1 : 2
		tmp_1 : 1
		add_ln40 : 3
		mul_ln40 : 1
		shl_ln40_1 : 2
		tmp_3 : 1
		add_ln40_2 : 3
		store_ln40 : 4
		store_ln40 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln40_1_fu_247        |    0    |    0    |    12   |
|    add   |          add_ln34_fu_268         |    0    |    0    |    12   |
|          |          add_ln40_fu_300         |    0    |    0    |    71   |
|          |         add_ln40_2_fu_328        |    0    |    0    |    71   |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_203            |    0    |    0    |    43   |
|    mux   |           tmp_2_fu_225           |    0    |    0    |    43   |
|          |           tmp_1_fu_291           |    0    |    0    |    9    |
|          |           tmp_3_fu_319           |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|    mul   |         mul_ln40_1_fu_148        |    4    |    0    |    20   |
|          |          mul_ln40_fu_152         |    4    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln34_fu_168         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          sub_ln37_fu_197         |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|          |  arg1_r_2_reload_read_read_fu_72 |    0    |    0    |    0    |
|          |     zext_ln40_read_read_fu_78    |    0    |    0    |    0    |
|          |  arg1_r_7_reload_read_read_fu_84 |    0    |    0    |    0    |
|   read   |  arg1_r_6_reload_read_read_fu_90 |    0    |    0    |    0    |
|          |  arg1_r_5_reload_read_read_fu_96 |    0    |    0    |    0    |
|          | arg1_r_4_reload_read_read_fu_102 |    0    |    0    |    0    |
|          | arg1_r_3_reload_read_read_fu_108 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       zext_ln40_cast_fu_156      |    0    |    0    |    0    |
|          |         zext_ln22_fu_192         |    0    |    0    |    0    |
|   zext   |        zext_ln40_3_fu_263        |    0    |    0    |    0    |
|          |        zext_ln40_1_fu_279        |    0    |    0    |    0    |
|          |        zext_ln40_2_fu_307        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln34_fu_174        |    0    |    0    |    0    |
|          |        trunc_ln34_1_fu_178       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|          lshr_ln_fu_182          |    0    |    0    |    0    |
|          |          lshr_ln1_fu_253         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|          shl_ln1_fu_283          |    0    |    0    |    0    |
|          |         shl_ln40_1_fu_311        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    8    |    0    |   332   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  arr_1_addr_reg_362  |    3   |
|   arr_addr_reg_373   |    3   |
|      i_1_reg_335     |    4   |
|     tmp_2_reg_368    |   32   |
|      tmp_reg_357     |   32   |
| trunc_ln34_1_reg_351 |    1   |
|zext_ln40_cast_reg_342|   63   |
+----------------------+--------+
|         Total        |   138  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_138 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  0.854  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   332  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   138  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    0   |   138  |   350  |
+-----------+--------+--------+--------+--------+
