Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan 16 14:26:24 2020
| Host         : DESKTOP-VV8ADDO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   132 |
|    Minimum number of control sets                        |   132 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   833 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   132 |
| >= 0 to < 4        |   122 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           32 |
| No           | No                    | Yes                    |             112 |           81 |
| No           | Yes                   | No                     |              88 |           52 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              25 |           22 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+
|                                     Clock Signal                                    |                         Enable Signal                         |                                  Set/Reset Signal                                  | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+
|  fsmtop/setfsm/gamemode_reg_i_1_n_0                                                 |                                                               |                                                                                    |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[2][0]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[2][2]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[1][1]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[3][0]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[3][0]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[0][0]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk1M_IBUF_BUFG                                                                    |                                                               |                                                                                    |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[0][1]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[3][2]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[2][3]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[2][1]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[1][3]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[3][0]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[1][2]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[0][2]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[3][1]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[1][0]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[0][3]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[4][3]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[3][3]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[4][0]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[4][2]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[4][1]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[0][1]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[0][0]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[1][2]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[1][0]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[2][2]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[3][0]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[1][1]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[0][3]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[2][3]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[0][2]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[2][0]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[2][1]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[3][1]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[3][2]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[1][3]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[4][3]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[4][2]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[4][1]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[3][3]_LDC_i_1_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         | iitop/d1/ce_addsub                                            | fsmtop/addsubfsm/addsub/dout_reg[4][0]_LDC_i_1_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[0][1]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[0][1]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[0][0]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[0][0]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[1][2]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[1][2]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[1][0]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[1][0]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[2][2]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[2][2]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[1][1]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[1][1]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[0][3]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[0][3]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[2][3]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[2][3]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[0][2]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[0][2]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[2][0]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[2][0]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[2][1]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[2][1]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[3][1]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[3][1]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[3][2]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[3][2]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[1][3]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[1][3]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[4][3]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[4][3]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[4][2]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[4][2]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[4][1]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[4][1]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[3][3]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[3][3]_LDC_i_2_n_0                                 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[4][0]_LDC_i_1_n_0                                 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[4][0]_LDC_i_2_n_0                                 |                1 |              1 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/FSM_onehot_state_reg[1]   |                2 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_0 |                2 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_1 |                2 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_6 |                1 |              2 |
|  fsmtop/mainfsm/bc2/cntr0/FSM_onehot_state_reg[1]_5                                 |                                                               | fsmtop/mainfsm/bc2/cntr0/FSM_onehot_state_reg[1]_6                                 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_3 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_4 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_2 |                2 |              2 |
|  fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_5 |                                                               | fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_6 |                1 |              2 |
|  fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_3 |                                                               | fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_4 |                1 |              2 |
|  fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_1 |                                                               | fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_2 |                1 |              2 |
|  fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/FSM_onehot_state_reg[1]   |                                                               | fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_0 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_5 |                1 |              2 |
|  fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/FSM_onehot_state_reg[1]   |                                                               | fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_0 |                2 |              2 |
|  fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_5 |                                                               | fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_6 |                1 |              2 |
|  fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_3 |                                                               | fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_4 |                1 |              2 |
|  fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_1 |                                                               | fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_2 |                1 |              2 |
|  fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/FSM_onehot_state_reg[1]_5 |                                                               | fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/FSM_onehot_state_reg[1]_6 |                1 |              2 |
|  fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/FSM_onehot_state_reg[1]   |                                                               | fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/FSM_onehot_state_reg[1]_0 |                1 |              2 |
|  fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/FSM_onehot_state_reg[1]_1 |                                                               | fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/FSM_onehot_state_reg[1]_2 |                1 |              2 |
|  fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/FSM_onehot_state_reg[1]_3 |                                                               | fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/FSM_onehot_state_reg[1]_4 |                1 |              2 |
|  fsmtop/mainfsm/bc2/cntr0/FSM_onehot_state_reg[1]_3                                 |                                                               | fsmtop/mainfsm/bc2/cntr0/FSM_onehot_state_reg[1]_4                                 |                2 |              2 |
|  fsmtop/mainfsm/bc2/cntr0/FSM_onehot_state_reg[1]                                   |                                                               | fsmtop/mainfsm/bc2/cntr0/FSM_onehot_state_reg[1]_0                                 |                1 |              2 |
|  fsmtop/mainfsm/bc2/cntr0/FSM_onehot_state_reg[1]_1                                 |                                                               | fsmtop/mainfsm/bc2/cntr0/FSM_onehot_state_reg[1]_2                                 |                1 |              2 |
|  fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/FSM_onehot_state_reg[1]   |                                                               | fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_0 |                1 |              2 |
|  fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_1 |                                                               | fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_2 |                1 |              2 |
|  fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_5 |                                                               | fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_6 |                1 |              2 |
|  fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_3 |                                                               | fsmtop/mainfsm/bc2/cntr_generate[1].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_4 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_5 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_6 |                2 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_2 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_3 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_1 |                2 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_0 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_4 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/FSM_onehot_state_reg[1]   |                2 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_4 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/FSM_onehot_state_reg[1]   |                2 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_2 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_5 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_6 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_3 |                2 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_1 |                2 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[4].cntrn_generate.cntrn/FSM_onehot_state_reg[1]_0 |                2 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/FSM_onehot_state_reg[1]_5 |                2 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/FSM_onehot_state_reg[1]_0 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/FSM_onehot_state_reg[1]_4 |                2 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/FSM_onehot_state_reg[1]   |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/FSM_onehot_state_reg[1]_1 |                2 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/FSM_onehot_state_reg[1]_2 |                2 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/FSM_onehot_state_reg[1]_6 |                2 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/FSM_onehot_state_reg[1]_3 |                2 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr0/FSM_onehot_state_reg[1]_3                                 |                2 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr0/FSM_onehot_state_reg[1]_4                                 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr0/FSM_onehot_state_reg[1]_6                                 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr0/FSM_onehot_state_reg[1]                                   |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr0/FSM_onehot_state_reg[1]_0                                 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr0/FSM_onehot_state_reg[1]_2                                 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr0/FSM_onehot_state_reg[1]_1                                 |                1 |              2 |
|  clk10_BUFG                                                                         |                                                               | fsmtop/mainfsm/bc2/cntr0/FSM_onehot_state_reg[1]_5                                 |                1 |              2 |
|  clk1k_BUFG                                                                         |                                                               | fsmtop/addsubfsm/reset1_out                                                        |                1 |              4 |
|  clk1k_BUFG                                                                         |                                                               | fsmtop/setfsm/reset2_out                                                           |                1 |              5 |
|  clk1k_BUFG                                                                         | fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/E[0] | fsmtop/mainfsm/reset0_out                                                          |                2 |              5 |
|  clk1k_BUFG                                                                         |                                                               | iitop/dok/reset                                                                    |                3 |              9 |
|  clk1k_BUFG                                                                         |                                                               | reset_IBUF                                                                         |                3 |              9 |
|  clk1M_IBUF_BUFG                                                                    |                                                               | reset_IBUF                                                                         |                5 |             13 |
|  clk1k_BUFG                                                                         |                                                               |                                                                                    |                6 |             16 |
|  mainfsm/load1                                                                      |                                                               |                                                                                    |                9 |             20 |
|  fsmtop/addsubfsm/addsub/E[0]                                                       |                                                               |                                                                                    |                8 |             20 |
|  fsmtop/addsubfsm/increment_interno_reg[4][3]_i_2_n_0                               |                                                               |                                                                                    |                7 |             20 |
+-------------------------------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+


