m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dU:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src
Emips_processor
Z1 w1605767058
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 11
R0
Z4 8U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd
Z5 FU:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd
l0
L20 1
V:o>C8KMfc[QmXhUL_3eIH3
!s100 ^i1^b5_W1>L_al]g]Ha6H1
Z6 OL;C;2020.2;71
32
Z7 !s110 1605767097
!i10b 1
Z8 !s108 1605767097.000000
Z9 !s90 -reportprogress|300|-work|work|U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd|
!s107 U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd|
!i113 0
Z10 o-work work
Z11 tExplicit 1 CvgOpt 0
Astructure
R2
R3
DEx4 work 14 mips_processor 0 22 :o>C8KMfc[QmXhUL_3eIH3
!i122 11
l400
L32 709
VN9dF9hWUj^cNUI0k]HY6R0
!s100 ^Po=Q1WLH57CXddm=J65g0
R6
32
R7
!i10b 1
R8
R9
Z12 !s107 U:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd|
!i113 0
R10
R11
