{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 10:29:16 2009 " "Info: Processing started: Tue Jul 21 10:29:16 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FIFO_CONTROLLER -c FIFO_CONTROLLER --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FIFO_CONTROLLER -c FIFO_CONTROLLER --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register counter\[6\] counter\[9\] 250.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 250.0 MHz between source register \"counter\[6\]\" and destination register \"counter\[9\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.030 ns + Longest register register " "Info: + Longest register to register delay is 3.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[6\] 1 REG FF_X1_Y22_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X1_Y22_N21; Fanout = 3; REG Node = 'counter\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[6] } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.241 ns) 0.682 ns LessThan1~0 2 COMB LCCOMB_X1_Y22_N0 2 " "Info: 2: + IC(0.441 ns) + CELL(0.241 ns) = 0.682 ns; Loc. = LCCOMB_X1_Y22_N0; Fanout = 2; COMB Node = 'LessThan1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { counter[6] LessThan1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.243 ns) 1.313 ns LessThan1~2 3 COMB LCCOMB_X1_Y22_N28 4 " "Info: 3: + IC(0.388 ns) + CELL(0.243 ns) = 1.313 ns; Loc. = LCCOMB_X1_Y22_N28; Fanout = 4; COMB Node = 'LessThan1~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { LessThan1~0 LessThan1~2 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.446 ns) 2.020 ns Add1~1 4 COMB LCCOMB_X1_Y22_N8 2 " "Info: 4: + IC(0.261 ns) + CELL(0.446 ns) = 2.020 ns; Loc. = LCCOMB_X1_Y22_N8; Fanout = 2; COMB Node = 'Add1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { LessThan1~2 Add1~1 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 2.078 ns Add1~3 5 COMB LCCOMB_X1_Y22_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 2.078 ns; Loc. = LCCOMB_X1_Y22_N10; Fanout = 2; COMB Node = 'Add1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { Add1~1 Add1~3 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 2.136 ns Add1~5 6 COMB LCCOMB_X1_Y22_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 2.136 ns; Loc. = LCCOMB_X1_Y22_N12; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { Add1~3 Add1~5 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 2.194 ns Add1~7 7 COMB LCCOMB_X1_Y22_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 2.194 ns; Loc. = LCCOMB_X1_Y22_N14; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { Add1~5 Add1~7 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 2.252 ns Add1~9 8 COMB LCCOMB_X1_Y22_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 2.252 ns; Loc. = LCCOMB_X1_Y22_N16; Fanout = 2; COMB Node = 'Add1~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { Add1~7 Add1~9 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 2.310 ns Add1~11 9 COMB LCCOMB_X1_Y22_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 2.310 ns; Loc. = LCCOMB_X1_Y22_N18; Fanout = 2; COMB Node = 'Add1~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { Add1~9 Add1~11 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 2.368 ns Add1~13 10 COMB LCCOMB_X1_Y22_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.058 ns) = 2.368 ns; Loc. = LCCOMB_X1_Y22_N20; Fanout = 2; COMB Node = 'Add1~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { Add1~11 Add1~13 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 2.426 ns Add1~15 11 COMB LCCOMB_X1_Y22_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.058 ns) = 2.426 ns; Loc. = LCCOMB_X1_Y22_N22; Fanout = 2; COMB Node = 'Add1~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { Add1~13 Add1~15 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 2.484 ns Add1~17 12 COMB LCCOMB_X1_Y22_N24 1 " "Info: 12: + IC(0.000 ns) + CELL(0.058 ns) = 2.484 ns; Loc. = LCCOMB_X1_Y22_N24; Fanout = 1; COMB Node = 'Add1~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { Add1~15 Add1~17 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 2.939 ns Add1~18 13 COMB LCCOMB_X1_Y22_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.455 ns) = 2.939 ns; Loc. = LCCOMB_X1_Y22_N26; Fanout = 1; COMB Node = 'Add1~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { Add1~17 Add1~18 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 3.030 ns counter\[9\] 14 REG FF_X1_Y22_N27 3 " "Info: 14: + IC(0.000 ns) + CELL(0.091 ns) = 3.030 ns; Loc. = FF_X1_Y22_N27; Fanout = 3; REG Node = 'counter\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { Add1~18 counter[9] } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.940 ns ( 64.03 % ) " "Info: Total cell delay = 1.940 ns ( 64.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 35.97 % ) " "Info: Total interconnect delay = 1.090 ns ( 35.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { counter[6] LessThan1~0 LessThan1~2 Add1~1 Add1~3 Add1~5 Add1~7 Add1~9 Add1~11 Add1~13 Add1~15 Add1~17 Add1~18 counter[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.030 ns" { counter[6] {} LessThan1~0 {} LessThan1~2 {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~9 {} Add1~11 {} Add1~13 {} Add1~15 {} Add1~17 {} Add1~18 {} counter[9] {} } { 0.000ns 0.441ns 0.388ns 0.261ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.243ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.568 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns clk~input 2 COMB IOIBUF_X0_Y14_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'clk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { clk clk~input } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.534 ns) 2.568 ns counter\[9\] 4 REG FF_X1_Y22_N27 3 " "Info: 4: + IC(0.965 ns) + CELL(0.534 ns) = 2.568 ns; Loc. = FF_X1_Y22_N27; Fanout = 3; REG Node = 'counter\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~inputclkctrl counter[9] } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 56.07 % ) " "Info: Total cell delay = 1.440 ns ( 56.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 43.93 % ) " "Info: Total interconnect delay = 1.128 ns ( 43.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { clk clk~input clk~inputclkctrl counter[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { clk {} clk~input {} clk~inputclkctrl {} counter[9] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.568 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns clk~input 2 COMB IOIBUF_X0_Y14_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'clk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { clk clk~input } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.534 ns) 2.568 ns counter\[6\] 4 REG FF_X1_Y22_N21 3 " "Info: 4: + IC(0.965 ns) + CELL(0.534 ns) = 2.568 ns; Loc. = FF_X1_Y22_N21; Fanout = 3; REG Node = 'counter\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~inputclkctrl counter[6] } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 56.07 % ) " "Info: Total cell delay = 1.440 ns ( 56.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 43.93 % ) " "Info: Total interconnect delay = 1.128 ns ( 43.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { clk clk~input clk~inputclkctrl counter[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { clk {} clk~input {} clk~inputclkctrl {} counter[6] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { clk clk~input clk~inputclkctrl counter[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { clk {} clk~input {} clk~inputclkctrl {} counter[9] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { clk clk~input clk~inputclkctrl counter[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { clk {} clk~input {} clk~inputclkctrl {} counter[6] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { counter[6] LessThan1~0 LessThan1~2 Add1~1 Add1~3 Add1~5 Add1~7 Add1~9 Add1~11 Add1~13 Add1~15 Add1~17 Add1~18 counter[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.030 ns" { counter[6] {} LessThan1~0 {} LessThan1~2 {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~9 {} Add1~11 {} Add1~13 {} Add1~15 {} Add1~17 {} Add1~18 {} counter[9] {} } { 0.000ns 0.441ns 0.388ns 0.261ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.243ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.091ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { clk clk~input clk~inputclkctrl counter[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { clk {} clk~input {} clk~inputclkctrl {} counter[9] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { clk clk~input clk~inputclkctrl counter[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { clk {} clk~input {} clk~inputclkctrl {} counter[6] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { counter[9] {} } {  } {  } "" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 29 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "wt\[3\] FLAG_B clk 3.335 ns register " "Info: tsu for register \"wt\[3\]\" (data pin = \"FLAG_B\", clock pin = \"clk\") is 3.335 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.918 ns + Longest pin register " "Info: + Longest pin to register delay is 5.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FLAG_B 1 PIN PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; PIN Node = 'FLAG_B'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAG_B } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.886 ns) 0.886 ns FLAG_B~input 2 COMB IOIBUF_X0_Y22_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(0.886 ns) = 0.886 ns; Loc. = IOIBUF_X0_Y22_N22; Fanout = 2; COMB Node = 'FLAG_B~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { FLAG_B FLAG_B~input } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.971 ns) + CELL(0.367 ns) 4.224 ns process_0~0 3 COMB LCCOMB_X2_Y22_N10 3 " "Info: 3: + IC(2.971 ns) + CELL(0.367 ns) = 4.224 ns; Loc. = LCCOMB_X2_Y22_N10; Fanout = 3; COMB Node = 'process_0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { FLAG_B~input process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.243 ns) 4.833 ns wt\[3\]~19 4 COMB LCCOMB_X2_Y22_N26 2 " "Info: 4: + IC(0.366 ns) + CELL(0.243 ns) = 4.833 ns; Loc. = LCCOMB_X2_Y22_N26; Fanout = 2; COMB Node = 'wt\[3\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { process_0~0 wt[3]~19 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.130 ns) 5.340 ns wt\[3\]~20 5 COMB LCCOMB_X1_Y22_N30 4 " "Info: 5: + IC(0.377 ns) + CELL(0.130 ns) = 5.340 ns; Loc. = LCCOMB_X1_Y22_N30; Fanout = 4; COMB Node = 'wt\[3\]~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.507 ns" { wt[3]~19 wt[3]~20 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.130 ns) 5.827 ns wt\[3\]~21 6 COMB LCCOMB_X2_Y22_N2 1 " "Info: 6: + IC(0.357 ns) + CELL(0.130 ns) = 5.827 ns; Loc. = LCCOMB_X2_Y22_N2; Fanout = 1; COMB Node = 'wt\[3\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { wt[3]~20 wt[3]~21 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 5.918 ns wt\[3\] 7 REG FF_X2_Y22_N3 4 " "Info: 7: + IC(0.000 ns) + CELL(0.091 ns) = 5.918 ns; Loc. = FF_X2_Y22_N3; Fanout = 4; REG Node = 'wt\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { wt[3]~21 wt[3] } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 31.21 % ) " "Info: Total cell delay = 1.847 ns ( 31.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.071 ns ( 68.79 % ) " "Info: Total interconnect delay = 4.071 ns ( 68.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.918 ns" { FLAG_B FLAG_B~input process_0~0 wt[3]~19 wt[3]~20 wt[3]~21 wt[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.918 ns" { FLAG_B {} FLAG_B~input {} process_0~0 {} wt[3]~19 {} wt[3]~20 {} wt[3]~21 {} wt[3] {} } { 0.000ns 0.000ns 2.971ns 0.366ns 0.377ns 0.357ns 0.000ns } { 0.000ns 0.886ns 0.367ns 0.243ns 0.130ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.568 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns clk~input 2 COMB IOIBUF_X0_Y14_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'clk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { clk clk~input } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.534 ns) 2.568 ns wt\[3\] 4 REG FF_X2_Y22_N3 4 " "Info: 4: + IC(0.965 ns) + CELL(0.534 ns) = 2.568 ns; Loc. = FF_X2_Y22_N3; Fanout = 4; REG Node = 'wt\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~inputclkctrl wt[3] } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 56.07 % ) " "Info: Total cell delay = 1.440 ns ( 56.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 43.93 % ) " "Info: Total interconnect delay = 1.128 ns ( 43.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { clk clk~input clk~inputclkctrl wt[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { clk {} clk~input {} clk~inputclkctrl {} wt[3] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.918 ns" { FLAG_B FLAG_B~input process_0~0 wt[3]~19 wt[3]~20 wt[3]~21 wt[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.918 ns" { FLAG_B {} FLAG_B~input {} process_0~0 {} wt[3]~19 {} wt[3]~20 {} wt[3]~21 {} wt[3] {} } { 0.000ns 0.000ns 2.971ns 0.366ns 0.377ns 0.357ns 0.000ns } { 0.000ns 0.886ns 0.367ns 0.243ns 0.130ns 0.130ns 0.091ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { clk clk~input clk~inputclkctrl wt[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { clk {} clk~input {} clk~inputclkctrl {} wt[3] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Slave_FIFO_Write_n Slave_FIFO_Write_n~reg0 5.677 ns register " "Info: tco from clock \"clk\" to destination pin \"Slave_FIFO_Write_n\" through register \"Slave_FIFO_Write_n~reg0\" is 5.677 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.567 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns clk~input 2 COMB IOIBUF_X0_Y14_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'clk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { clk clk~input } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.534 ns) 2.567 ns Slave_FIFO_Write_n~reg0 4 REG FF_X3_Y22_N1 1 " "Info: 4: + IC(0.964 ns) + CELL(0.534 ns) = 2.567 ns; Loc. = FF_X3_Y22_N1; Fanout = 1; REG Node = 'Slave_FIFO_Write_n~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~inputclkctrl Slave_FIFO_Write_n~reg0 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 91 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 56.10 % ) " "Info: Total cell delay = 1.440 ns ( 56.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 43.90 % ) " "Info: Total interconnect delay = 1.127 ns ( 43.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { clk clk~input clk~inputclkctrl Slave_FIFO_Write_n~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { clk {} clk~input {} clk~inputclkctrl {} Slave_FIFO_Write_n~reg0 {} } { 0.000ns 0.000ns 0.163ns 0.964ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 91 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.911 ns + Longest register pin " "Info: + Longest register to pin delay is 2.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Slave_FIFO_Write_n~reg0 1 REG FF_X3_Y22_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X3_Y22_N1; Fanout = 1; REG Node = 'Slave_FIFO_Write_n~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Slave_FIFO_Write_n~reg0 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 91 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(2.060 ns) 2.911 ns Slave_FIFO_Write_n~output 2 COMB IOOBUF_X3_Y29_N9 1 " "Info: 2: + IC(0.851 ns) + CELL(2.060 ns) = 2.911 ns; Loc. = IOOBUF_X3_Y29_N9; Fanout = 1; COMB Node = 'Slave_FIFO_Write_n~output'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.911 ns" { Slave_FIFO_Write_n~reg0 Slave_FIFO_Write_n~output } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 2.911 ns Slave_FIFO_Write_n 3 PIN PIN_B4 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 2.911 ns; Loc. = PIN_B4; Fanout = 0; PIN Node = 'Slave_FIFO_Write_n'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Slave_FIFO_Write_n~output Slave_FIFO_Write_n } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.060 ns ( 70.77 % ) " "Info: Total cell delay = 2.060 ns ( 70.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.851 ns ( 29.23 % ) " "Info: Total interconnect delay = 0.851 ns ( 29.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.911 ns" { Slave_FIFO_Write_n~reg0 Slave_FIFO_Write_n~output Slave_FIFO_Write_n } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.911 ns" { Slave_FIFO_Write_n~reg0 {} Slave_FIFO_Write_n~output {} Slave_FIFO_Write_n {} } { 0.000ns 0.851ns 0.000ns } { 0.000ns 2.060ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { clk clk~input clk~inputclkctrl Slave_FIFO_Write_n~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { clk {} clk~input {} clk~inputclkctrl {} Slave_FIFO_Write_n~reg0 {} } { 0.000ns 0.000ns 0.163ns 0.964ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.911 ns" { Slave_FIFO_Write_n~reg0 Slave_FIFO_Write_n~output Slave_FIFO_Write_n } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.911 ns" { Slave_FIFO_Write_n~reg0 {} Slave_FIFO_Write_n~output {} Slave_FIFO_Write_n {} } { 0.000ns 0.851ns 0.000ns } { 0.000ns 2.060ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk O_FIFO_Rd_Clk 5.114 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"O_FIFO_Rd_Clk\" is 5.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns clk~input 2 COMB IOIBUF_X0_Y14_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'clk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { clk clk~input } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(3.517 ns) 5.114 ns O_FIFO_Rd_Clk~output 3 COMB IOOBUF_X0_Y21_N23 1 " "Info: 3: + IC(0.691 ns) + CELL(3.517 ns) = 5.114 ns; Loc. = IOOBUF_X0_Y21_N23; Fanout = 1; COMB Node = 'O_FIFO_Rd_Clk~output'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { clk~input O_FIFO_Rd_Clk~output } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.114 ns O_FIFO_Rd_Clk 4 PIN PIN_G1 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 5.114 ns; Loc. = PIN_G1; Fanout = 0; PIN Node = 'O_FIFO_Rd_Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { O_FIFO_Rd_Clk~output O_FIFO_Rd_Clk } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.423 ns ( 86.49 % ) " "Info: Total cell delay = 4.423 ns ( 86.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.691 ns ( 13.51 % ) " "Info: Total interconnect delay = 0.691 ns ( 13.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.114 ns" { clk clk~input O_FIFO_Rd_Clk~output O_FIFO_Rd_Clk } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.114 ns" { clk {} clk~input {} O_FIFO_Rd_Clk~output {} O_FIFO_Rd_Clk {} } { 0.000ns 0.000ns 0.691ns 0.000ns } { 0.000ns 0.906ns 3.517ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "wt\[1\] FIFO_Reset_n clk 0.179 ns register " "Info: th for register \"wt\[1\]\" (data pin = \"FIFO_Reset_n\", clock pin = \"clk\") is 0.179 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.568 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns clk~input 2 COMB IOIBUF_X0_Y14_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'clk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { clk clk~input } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.534 ns) 2.568 ns wt\[1\] 4 REG FF_X2_Y22_N23 6 " "Info: 4: + IC(0.965 ns) + CELL(0.534 ns) = 2.568 ns; Loc. = FF_X2_Y22_N23; Fanout = 6; REG Node = 'wt\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~inputclkctrl wt[1] } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 56.07 % ) " "Info: Total cell delay = 1.440 ns ( 56.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 43.93 % ) " "Info: Total interconnect delay = 1.128 ns ( 43.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { clk clk~input clk~inputclkctrl wt[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { clk {} clk~input {} clk~inputclkctrl {} wt[1] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.546 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FIFO_Reset_n 1 PIN PIN_E1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E1; Fanout = 1; PIN Node = 'FIFO_Reset_n'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO_Reset_n } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns FIFO_Reset_n~input 2 COMB IOIBUF_X0_Y14_N8 2 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N8; Fanout = 2; COMB Node = 'FIFO_Reset_n~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { FIFO_Reset_n FIFO_Reset_n~input } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.303 ns) 1.973 ns wt\[3\]~20 3 COMB LCCOMB_X1_Y22_N30 4 " "Info: 3: + IC(0.764 ns) + CELL(0.303 ns) = 1.973 ns; Loc. = LCCOMB_X1_Y22_N30; Fanout = 4; COMB Node = 'wt\[3\]~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { FIFO_Reset_n~input wt[3]~20 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.130 ns) 2.455 ns wt\[1\]~23 4 COMB LCCOMB_X2_Y22_N22 1 " "Info: 4: + IC(0.352 ns) + CELL(0.130 ns) = 2.455 ns; Loc. = LCCOMB_X2_Y22_N22; Fanout = 1; COMB Node = 'wt\[1\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { wt[3]~20 wt[1]~23 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 2.546 ns wt\[1\] 5 REG FF_X2_Y22_N23 6 " "Info: 5: + IC(0.000 ns) + CELL(0.091 ns) = 2.546 ns; Loc. = FF_X2_Y22_N23; Fanout = 6; REG Node = 'wt\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { wt[1]~23 wt[1] } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/altera/90/qdesigns/Main_02_Base/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.430 ns ( 56.17 % ) " "Info: Total cell delay = 1.430 ns ( 56.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.116 ns ( 43.83 % ) " "Info: Total interconnect delay = 1.116 ns ( 43.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { FIFO_Reset_n FIFO_Reset_n~input wt[3]~20 wt[1]~23 wt[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.546 ns" { FIFO_Reset_n {} FIFO_Reset_n~input {} wt[3]~20 {} wt[1]~23 {} wt[1] {} } { 0.000ns 0.000ns 0.764ns 0.352ns 0.000ns } { 0.000ns 0.906ns 0.303ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { clk clk~input clk~inputclkctrl wt[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { clk {} clk~input {} clk~inputclkctrl {} wt[1] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { FIFO_Reset_n FIFO_Reset_n~input wt[3]~20 wt[1]~23 wt[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.546 ns" { FIFO_Reset_n {} FIFO_Reset_n~input {} wt[3]~20 {} wt[1]~23 {} wt[1] {} } { 0.000ns 0.000ns 0.764ns 0.352ns 0.000ns } { 0.000ns 0.906ns 0.303ns 0.130ns 0.091ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 10:29:17 2009 " "Info: Processing ended: Tue Jul 21 10:29:17 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
