// Seed: 2517695928
module module_0;
  wire id_2;
  module_2(
      id_2, id_2, id_2
  );
endmodule
module module_1 (
    inout supply1 id_0,
    output supply0 id_1,
    output tri id_2,
    input wor id_3
);
  module_0();
  tri1 id_5 = 1;
  pmos (id_0, 1, id_1, id_2, id_0);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_4;
endmodule
module module_3 (
    input tri  id_0,
    input wire id_1
);
  wire id_3;
  module_2(
      id_3, id_3, id_3
  );
endmodule
