
../repos/coreutils/src/sha512sum:     file format elf32-littlearm


Disassembly of section .init:

00010d30 <.init>:
   10d30:	push	{r3, lr}
   10d34:	bl	12174 <dcngettext@plt+0x1184>
   10d38:	pop	{r3, pc}

Disassembly of section .plt:

00010d3c <fdopen@plt-0x14>:
   10d3c:	push	{lr}		; (str lr, [sp, #-4]!)
   10d40:	ldr	lr, [pc, #4]	; 10d4c <fdopen@plt-0x4>
   10d44:	add	lr, pc, lr
   10d48:	ldr	pc, [lr, #8]!
   10d4c:			; <UNDEFINED> instruction: 0x000222b4

00010d50 <fdopen@plt>:
   10d50:	add	ip, pc, #0, 12
   10d54:	add	ip, ip, #139264	; 0x22000
   10d58:	ldr	pc, [ip, #692]!	; 0x2b4

00010d5c <calloc@plt>:
   10d5c:	add	ip, pc, #0, 12
   10d60:	add	ip, ip, #139264	; 0x22000
   10d64:	ldr	pc, [ip, #684]!	; 0x2ac

00010d68 <fputs_unlocked@plt>:
   10d68:	add	ip, pc, #0, 12
   10d6c:	add	ip, ip, #139264	; 0x22000
   10d70:	ldr	pc, [ip, #676]!	; 0x2a4

00010d74 <raise@plt>:
   10d74:	add	ip, pc, #0, 12
   10d78:	add	ip, ip, #139264	; 0x22000
   10d7c:	ldr	pc, [ip, #668]!	; 0x29c

00010d80 <__getdelim@plt>:
   10d80:	add	ip, pc, #0, 12
   10d84:	add	ip, ip, #139264	; 0x22000
   10d88:	ldr	pc, [ip, #660]!	; 0x294

00010d8c <strcmp@plt>:
   10d8c:	add	ip, pc, #0, 12
   10d90:	add	ip, ip, #139264	; 0x22000
   10d94:	ldr	pc, [ip, #652]!	; 0x28c

00010d98 <posix_fadvise64@plt>:
   10d98:	add	ip, pc, #0, 12
   10d9c:	add	ip, ip, #139264	; 0x22000
   10da0:	ldr	pc, [ip, #644]!	; 0x284

00010da4 <fflush@plt>:
   10da4:	add	ip, pc, #0, 12
   10da8:	add	ip, ip, #139264	; 0x22000
   10dac:	ldr	pc, [ip, #636]!	; 0x27c

00010db0 <free@plt>:
   10db0:	add	ip, pc, #0, 12
   10db4:	add	ip, ip, #139264	; 0x22000
   10db8:	ldr	pc, [ip, #628]!	; 0x274

00010dbc <_exit@plt>:
   10dbc:	add	ip, pc, #0, 12
   10dc0:	add	ip, ip, #139264	; 0x22000
   10dc4:	ldr	pc, [ip, #620]!	; 0x26c

00010dc8 <memcpy@plt>:
   10dc8:	add	ip, pc, #0, 12
   10dcc:	add	ip, ip, #139264	; 0x22000
   10dd0:	ldr	pc, [ip, #612]!	; 0x264

00010dd4 <mbsinit@plt>:
   10dd4:	add	ip, pc, #0, 12
   10dd8:	add	ip, ip, #139264	; 0x22000
   10ddc:	ldr	pc, [ip, #604]!	; 0x25c

00010de0 <fwrite_unlocked@plt>:
   10de0:	add	ip, pc, #0, 12
   10de4:	add	ip, ip, #139264	; 0x22000
   10de8:	ldr	pc, [ip, #596]!	; 0x254

00010dec <memcmp@plt>:
   10dec:	add	ip, pc, #0, 12
   10df0:	add	ip, ip, #139264	; 0x22000
   10df4:	ldr	pc, [ip, #588]!	; 0x24c

00010df8 <fputc_unlocked@plt>:
   10df8:	add	ip, pc, #0, 12
   10dfc:	add	ip, ip, #139264	; 0x22000
   10e00:	ldr	pc, [ip, #580]!	; 0x244

00010e04 <dcgettext@plt>:
   10e04:	add	ip, pc, #0, 12
   10e08:	add	ip, ip, #139264	; 0x22000
   10e0c:	ldr	pc, [ip, #572]!	; 0x23c

00010e10 <realloc@plt>:
   10e10:	add	ip, pc, #0, 12
   10e14:	add	ip, ip, #139264	; 0x22000
   10e18:	ldr	pc, [ip, #564]!	; 0x234

00010e1c <textdomain@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #139264	; 0x22000
   10e24:	ldr	pc, [ip, #556]!	; 0x22c

00010e28 <iswprint@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #139264	; 0x22000
   10e30:	ldr	pc, [ip, #548]!	; 0x224

00010e34 <fwrite@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #139264	; 0x22000
   10e3c:	ldr	pc, [ip, #540]!	; 0x21c

00010e40 <lseek64@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #139264	; 0x22000
   10e48:	ldr	pc, [ip, #532]!	; 0x214

00010e4c <__ctype_get_mb_cur_max@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #139264	; 0x22000
   10e54:	ldr	pc, [ip, #524]!	; 0x20c

00010e58 <__fpending@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #139264	; 0x22000
   10e60:	ldr	pc, [ip, #516]!	; 0x204

00010e64 <mbrtowc@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #139264	; 0x22000
   10e6c:	ldr	pc, [ip, #508]!	; 0x1fc

00010e70 <error@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #139264	; 0x22000
   10e78:	ldr	pc, [ip, #500]!	; 0x1f4

00010e7c <malloc@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #139264	; 0x22000
   10e84:	ldr	pc, [ip, #492]!	; 0x1ec

00010e88 <__libc_start_main@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #139264	; 0x22000
   10e90:	ldr	pc, [ip, #484]!	; 0x1e4

00010e94 <__freading@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #139264	; 0x22000
   10e9c:	ldr	pc, [ip, #476]!	; 0x1dc

00010ea0 <__ctype_tolower_loc@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #139264	; 0x22000
   10ea8:	ldr	pc, [ip, #468]!	; 0x1d4

00010eac <__gmon_start__@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #139264	; 0x22000
   10eb4:	ldr	pc, [ip, #460]!	; 0x1cc

00010eb8 <getopt_long@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #139264	; 0x22000
   10ec0:	ldr	pc, [ip, #452]!	; 0x1c4

00010ec4 <__ctype_b_loc@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #139264	; 0x22000
   10ecc:	ldr	pc, [ip, #444]!	; 0x1bc

00010ed0 <exit@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #139264	; 0x22000
   10ed8:	ldr	pc, [ip, #436]!	; 0x1b4

00010edc <strlen@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #139264	; 0x22000
   10ee4:	ldr	pc, [ip, #428]!	; 0x1ac

00010ee8 <strchr@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #139264	; 0x22000
   10ef0:	ldr	pc, [ip, #420]!	; 0x1a4

00010ef4 <__errno_location@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #139264	; 0x22000
   10efc:	ldr	pc, [ip, #412]!	; 0x19c

00010f00 <__cxa_atexit@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #139264	; 0x22000
   10f08:	ldr	pc, [ip, #404]!	; 0x194

00010f0c <setvbuf@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #139264	; 0x22000
   10f14:	ldr	pc, [ip, #396]!	; 0x18c

00010f18 <memset@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #139264	; 0x22000
   10f20:	ldr	pc, [ip, #388]!	; 0x184

00010f24 <__printf_chk@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #139264	; 0x22000
   10f2c:	ldr	pc, [ip, #380]!	; 0x17c

00010f30 <fileno@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #139264	; 0x22000
   10f38:	ldr	pc, [ip, #372]!	; 0x174

00010f3c <__fprintf_chk@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #139264	; 0x22000
   10f44:	ldr	pc, [ip, #364]!	; 0x16c

00010f48 <fclose@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #139264	; 0x22000
   10f50:	ldr	pc, [ip, #356]!	; 0x164

00010f54 <fseeko64@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #139264	; 0x22000
   10f5c:	ldr	pc, [ip, #348]!	; 0x15c

00010f60 <fcntl64@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #139264	; 0x22000
   10f68:	ldr	pc, [ip, #340]!	; 0x154

00010f6c <__overflow@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #139264	; 0x22000
   10f74:	ldr	pc, [ip, #332]!	; 0x14c

00010f78 <setlocale@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #139264	; 0x22000
   10f80:	ldr	pc, [ip, #324]!	; 0x144

00010f84 <strrchr@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #139264	; 0x22000
   10f8c:	ldr	pc, [ip, #316]!	; 0x13c

00010f90 <nl_langinfo@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #139264	; 0x22000
   10f98:	ldr	pc, [ip, #308]!	; 0x134

00010f9c <clearerr_unlocked@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #139264	; 0x22000
   10fa4:	ldr	pc, [ip, #300]!	; 0x12c

00010fa8 <fopen64@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #139264	; 0x22000
   10fb0:	ldr	pc, [ip, #292]!	; 0x124

00010fb4 <bindtextdomain@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #139264	; 0x22000
   10fbc:	ldr	pc, [ip, #284]!	; 0x11c

00010fc0 <fread_unlocked@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #139264	; 0x22000
   10fc8:	ldr	pc, [ip, #276]!	; 0x114

00010fcc <strncmp@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #139264	; 0x22000
   10fd4:	ldr	pc, [ip, #268]!	; 0x10c

00010fd8 <abort@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #139264	; 0x22000
   10fe0:	ldr	pc, [ip, #260]!	; 0x104

00010fe4 <close@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #139264	; 0x22000
   10fec:	ldr	pc, [ip, #252]!	; 0xfc

00010ff0 <dcngettext@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #139264	; 0x22000
   10ff8:	ldr	pc, [ip, #244]!	; 0xf4

Disassembly of section .text:

00011000 <.text>:
   11000:	strd	r4, [sp, #-36]!	; 0xffffffdc
   11004:	mov	r5, #0
   11008:	movw	r4, #12652	; 0x316c
   1100c:	movt	r4, #3
   11010:	strd	r6, [sp, #8]
   11014:	movw	r6, #6804	; 0x1a94
   11018:	movt	r6, #2
   1101c:	strd	r8, [sp, #16]
   11020:	mov	r9, r0
   11024:	strd	sl, [sp, #24]
   11028:	mov	r8, r1
   1102c:	movw	r7, #12660	; 0x3174
   11030:	movt	r7, #3
   11034:	str	lr, [sp, #32]
   11038:	sub	sp, sp, #308	; 0x134
   1103c:	ldr	r0, [r1]
   11040:	str	r5, [sp, #28]
   11044:	str	r4, [sp, #64]	; 0x40
   11048:	bl	1dd7c <dcngettext@plt+0xcd8c>
   1104c:	movw	r1, #5428	; 0x1534
   11050:	movt	r1, #2
   11054:	ldr	sl, [pc, #4048]	; 1202c <dcngettext@plt+0x103c>
   11058:	mov	r0, #6
   1105c:	bl	10f78 <setlocale@plt>
   11060:	movw	r1, #6732	; 0x1a4c
   11064:	movt	r1, #2
   11068:	movw	r0, #6564	; 0x19a4
   1106c:	movt	r0, #2
   11070:	bl	10fb4 <bindtextdomain@plt>
   11074:	movw	r0, #6564	; 0x19a4
   11078:	movt	r0, #2
   1107c:	bl	10e1c <textdomain@plt>
   11080:	movw	r0, #10840	; 0x2a58
   11084:	movt	r0, #1
   11088:	bl	21240 <dcngettext@plt+0x10250>
   1108c:	mov	r3, r5
   11090:	mov	r1, r5
   11094:	ldr	r0, [r4]
   11098:	mov	r2, #1
   1109c:	bl	10f0c <setvbuf@plt>
   110a0:	str	r5, [sp, #32]
   110a4:	mvn	r5, #0
   110a8:	mov	r4, #0
   110ac:	mov	r3, sl
   110b0:	mov	r2, r6
   110b4:	mov	r1, r8
   110b8:	mov	r0, r9
   110bc:	str	r4, [sp]
   110c0:	bl	10eb8 <getopt_long@plt>
   110c4:	cmn	r0, #1
   110c8:	beq	11224 <dcngettext@plt+0x234>
   110cc:	cmp	r0, #119	; 0x77
   110d0:	beq	111fc <dcngettext@plt+0x20c>
   110d4:	ble	1110c <dcngettext@plt+0x11c>
   110d8:	movw	r3, #257	; 0x101
   110dc:	cmp	r0, r3
   110e0:	beq	11210 <dcngettext@plt+0x220>
   110e4:	ble	11144 <dcngettext@plt+0x154>
   110e8:	movw	r3, #259	; 0x103
   110ec:	cmp	r0, r3
   110f0:	beq	111f0 <dcngettext@plt+0x200>
   110f4:	bge	1112c <dcngettext@plt+0x13c>
   110f8:	mov	r3, #1
   110fc:	strb	r4, [r7, #6]
   11100:	strb	r4, [r7, #7]
   11104:	strb	r3, [r7, #8]
   11108:	b	110a8 <dcngettext@plt+0xb8>
   1110c:	cmp	r0, #98	; 0x62
   11110:	beq	111e8 <dcngettext@plt+0x1f8>
   11114:	ble	1116c <dcngettext@plt+0x17c>
   11118:	cmp	r0, #99	; 0x63
   1111c:	bne	1115c <dcngettext@plt+0x16c>
   11120:	mov	r3, #1
   11124:	str	r3, [sp, #32]
   11128:	b	110a8 <dcngettext@plt+0xb8>
   1112c:	cmp	r0, #260	; 0x104
   11130:	bne	112d8 <dcngettext@plt+0x2e8>
   11134:	mov	r3, #1
   11138:	mov	r5, r3
   1113c:	str	r3, [sp, #28]
   11140:	b	110a8 <dcngettext@plt+0xb8>
   11144:	cmp	r0, #122	; 0x7a
   11148:	bne	111c4 <dcngettext@plt+0x1d4>
   1114c:	movw	r3, #12540	; 0x30fc
   11150:	movt	r3, #3
   11154:	strb	r4, [r3]
   11158:	b	110a8 <dcngettext@plt+0xb8>
   1115c:	cmp	r0, #116	; 0x74
   11160:	bne	112d8 <dcngettext@plt+0x2e8>
   11164:	mov	r5, r4
   11168:	b	110a8 <dcngettext@plt+0xb8>
   1116c:	cmn	r0, #3
   11170:	bne	111d8 <dcngettext@plt+0x1e8>
   11174:	ldr	r1, [sp, #64]	; 0x40
   11178:	movw	r3, #6756	; 0x1a64
   1117c:	movt	r3, #2
   11180:	movw	r2, #6772	; 0x1a74
   11184:	movt	r2, #2
   11188:	str	r4, [sp, #12]
   1118c:	ldr	r0, [r1]
   11190:	movw	r1, #6788	; 0x1a84
   11194:	movt	r1, #2
   11198:	stm	sp, {r1, r2, r3}
   1119c:	movw	r3, #12548	; 0x3104
   111a0:	movt	r3, #3
   111a4:	movw	r2, #6560	; 0x19a0
   111a8:	movt	r2, #2
   111ac:	movw	r1, #5008	; 0x1390
   111b0:	movt	r1, #2
   111b4:	ldr	r3, [r3]
   111b8:	bl	20514 <dcngettext@plt+0xf524>
   111bc:	mov	r0, r4
   111c0:	bl	10ed0 <exit@plt>
   111c4:	cmp	r0, #256	; 0x100
   111c8:	bne	112d8 <dcngettext@plt+0x2e8>
   111cc:	mov	r3, #1
   111d0:	strb	r3, [r7, #5]
   111d4:	b	110a8 <dcngettext@plt+0xb8>
   111d8:	cmn	r0, #2
   111dc:	bne	112d8 <dcngettext@plt+0x2e8>
   111e0:	mov	r0, r4
   111e4:	bl	12608 <dcngettext@plt+0x1618>
   111e8:	mov	r5, #1
   111ec:	b	110a8 <dcngettext@plt+0xb8>
   111f0:	mov	r3, #1
   111f4:	strb	r3, [r7, #9]
   111f8:	b	110a8 <dcngettext@plt+0xb8>
   111fc:	mov	r3, #1
   11200:	strb	r4, [r7, #6]
   11204:	strb	r3, [r7, #7]
   11208:	strb	r4, [r7, #8]
   1120c:	b	110a8 <dcngettext@plt+0xb8>
   11210:	mov	r3, #1
   11214:	strb	r3, [r7, #6]
   11218:	strb	r4, [r7, #7]
   1121c:	strb	r4, [r7, #8]
   11220:	b	110a8 <dcngettext@plt+0xb8>
   11224:	ldr	r6, [sp, #28]
   11228:	cmp	r5, r4
   1122c:	movw	sl, #12660	; 0x3174
   11230:	movt	sl, #3
   11234:	mov	r3, #130	; 0x82
   11238:	mov	r2, #128	; 0x80
   1123c:	movne	r6, r4
   11240:	str	r2, [sl]
   11244:	cmp	r6, r4
   11248:	str	r3, [sl, #12]
   1124c:	bne	12120 <dcngettext@plt+0x1130>
   11250:	movw	r3, #12540	; 0x30fc
   11254:	movt	r3, #3
   11258:	str	r3, [sp, #88]	; 0x58
   1125c:	ldrb	r3, [r3]
   11260:	cmp	r3, #10
   11264:	ldr	r3, [sp, #32]
   11268:	beq	112e0 <dcngettext@plt+0x2f0>
   1126c:	cmp	r3, #0
   11270:	movwne	r1, #6848	; 0x1ac0
   11274:	movtne	r1, #2
   11278:	bne	120d8 <dcngettext@plt+0x10e8>
   1127c:	ldrb	r3, [sl, #5]
   11280:	cmp	r3, #0
   11284:	bne	1212c <dcngettext@plt+0x113c>
   11288:	ldrb	r3, [sl, #6]
   1128c:	cmp	r3, #0
   11290:	bne	12114 <dcngettext@plt+0x1124>
   11294:	ldrb	r3, [sl, #7]
   11298:	cmp	r3, #0
   1129c:	bne	11fa4 <dcngettext@plt+0xfb4>
   112a0:	ldrb	r3, [sl, #8]
   112a4:	ldr	r2, [sp, #32]
   112a8:	eor	r3, r3, #1
   112ac:	orrs	r4, r2, r3
   112b0:	movweq	r1, #7244	; 0x1c4c
   112b4:	movteq	r1, #2
   112b8:	bne	11338 <dcngettext@plt+0x348>
   112bc:	mov	r2, #5
   112c0:	mov	r0, r4
   112c4:	bl	10e04 <dcgettext@plt>
   112c8:	mov	r2, r0
   112cc:	mov	r1, r4
   112d0:	mov	r0, r4
   112d4:	bl	10e70 <error@plt>
   112d8:	mov	r0, #1
   112dc:	bl	12608 <dcngettext@plt+0x1618>
   112e0:	ldr	r2, [sp, #28]
   112e4:	ands	r4, r3, r2
   112e8:	movwne	r1, #6908	; 0x1afc
   112ec:	movtne	r1, #2
   112f0:	bne	120d8 <dcngettext@plt+0x10e8>
   112f4:	ldr	r3, [sp, #32]
   112f8:	cmp	r5, #0
   112fc:	movlt	r3, #0
   11300:	andge	r3, r3, #1
   11304:	cmp	r3, #0
   11308:	movwne	r1, #6968	; 0x1b38
   1130c:	movtne	r1, #2
   11310:	bne	112bc <dcngettext@plt+0x2cc>
   11314:	ldrb	r3, [sl, #5]
   11318:	cmp	r3, #0
   1131c:	beq	120fc <dcngettext@plt+0x110c>
   11320:	ldr	r3, [sp, #32]
   11324:	cmp	r3, #0
   11328:	beq	1212c <dcngettext@plt+0x113c>
   1132c:	ldrb	r3, [sl, #7]
   11330:	cmp	r3, #0
   11334:	bne	1134c <dcngettext@plt+0x35c>
   11338:	ldr	r3, [sp, #32]
   1133c:	ldrb	r2, [sl, #9]
   11340:	eor	r3, r3, #1
   11344:	tst	r2, r3
   11348:	bne	120d0 <dcngettext@plt+0x10e0>
   1134c:	movw	r3, #12632	; 0x3158
   11350:	movt	r3, #3
   11354:	add	r2, r8, r9, lsl #2
   11358:	ldr	r3, [r3]
   1135c:	cmn	r5, #1
   11360:	moveq	r5, #0
   11364:	str	r2, [sp, #76]	; 0x4c
   11368:	cmp	r3, r9
   1136c:	bne	11384 <dcngettext@plt+0x394>
   11370:	add	r2, r2, #4
   11374:	str	r2, [sp, #76]	; 0x4c
   11378:	movw	r2, #5000	; 0x1388
   1137c:	movt	r2, #2
   11380:	str	r2, [r8, r9, lsl #2]
   11384:	add	r8, r8, r3, lsl #2
   11388:	ldr	r3, [sp, #76]	; 0x4c
   1138c:	cmp	r3, r8
   11390:	bls	12074 <dcngettext@plt+0x1084>
   11394:	cmp	r5, #0
   11398:	movw	r2, #7888	; 0x1ed0
   1139c:	movt	r2, #2
   113a0:	movne	r3, #42	; 0x2a
   113a4:	str	r8, [sp, #36]	; 0x24
   113a8:	moveq	r3, #32
   113ac:	str	r2, [sp, #128]	; 0x80
   113b0:	str	r3, [sp, #140]	; 0x8c
   113b4:	uxtb	r3, r3
   113b8:	str	r3, [sp, #132]	; 0x84
   113bc:	movw	r3, #5136	; 0x1410
   113c0:	movt	r3, #2
   113c4:	str	r3, [sp, #44]	; 0x2c
   113c8:	movw	r3, #7876	; 0x1ec4
   113cc:	movt	r3, #2
   113d0:	str	r3, [sp, #136]	; 0x88
   113d4:	mov	r3, #1
   113d8:	str	r3, [sp, #68]	; 0x44
   113dc:	ldr	r3, [sp, #32]
   113e0:	cmp	r3, #0
   113e4:	ldr	r3, [sp, #36]	; 0x24
   113e8:	ldr	r0, [r3], #4
   113ec:	str	r3, [sp, #36]	; 0x24
   113f0:	str	r0, [sp, #40]	; 0x28
   113f4:	beq	11958 <dcngettext@plt+0x968>
   113f8:	movw	r1, #5000	; 0x1388
   113fc:	movt	r1, #2
   11400:	bl	10d8c <strcmp@plt>
   11404:	subs	r3, r0, #0
   11408:	str	r3, [sp, #60]	; 0x3c
   1140c:	bne	11b10 <dcngettext@plt+0xb20>
   11410:	mov	r3, #1
   11414:	movw	r1, #7372	; 0x1ccc
   11418:	movt	r1, #2
   1141c:	mov	r2, #5
   11420:	strb	r3, [sl, #4]
   11424:	bl	10e04 <dcgettext@plt>
   11428:	movw	r3, #12648	; 0x3168
   1142c:	movt	r3, #3
   11430:	str	r0, [sp, #40]	; 0x28
   11434:	ldr	fp, [r3]
   11438:	mov	r3, #0
   1143c:	mov	r0, #0
   11440:	mov	r1, #0
   11444:	movw	r2, #7500	; 0x1d4c
   11448:	movt	r2, #2
   1144c:	mov	r8, #1
   11450:	mov	r9, #0
   11454:	strd	r0, [sp, #16]
   11458:	str	r3, [sp, #72]	; 0x48
   1145c:	str	r3, [sp, #92]	; 0x5c
   11460:	str	r3, [sp, #152]	; 0x98
   11464:	str	r3, [sp, #156]	; 0x9c
   11468:	movw	r3, #7484	; 0x1d3c
   1146c:	movt	r3, #2
   11470:	strd	r0, [sp, #48]	; 0x30
   11474:	strd	r0, [sp, #80]	; 0x50
   11478:	str	r3, [sp, #96]	; 0x60
   1147c:	str	r2, [sp, #100]	; 0x64
   11480:	mov	r3, fp
   11484:	mov	r2, #10
   11488:	add	r1, sp, #156	; 0x9c
   1148c:	add	r0, sp, #152	; 0x98
   11490:	bl	10d80 <__getdelim@plt>
   11494:	subs	r4, r0, #0
   11498:	ble	1178c <dcngettext@plt+0x79c>
   1149c:	ldr	r3, [sp, #152]	; 0x98
   114a0:	ldrb	r2, [r3]
   114a4:	cmp	r2, #35	; 0x23
   114a8:	beq	1158c <dcngettext@plt+0x59c>
   114ac:	add	r2, r3, r4
   114b0:	ldrb	r0, [r2, #-1]
   114b4:	cmp	r0, #10
   114b8:	subeq	r4, r4, #1
   114bc:	cmp	r4, #0
   114c0:	movle	r2, r4
   114c4:	subgt	r2, r4, #1
   114c8:	ldrb	r0, [r3, r2]
   114cc:	cmp	r0, #13
   114d0:	subeq	r4, r4, #1
   114d4:	cmp	r4, #0
   114d8:	beq	1158c <dcngettext@plt+0x59c>
   114dc:	mov	r2, #0
   114e0:	strb	r2, [r3, r4]
   114e4:	ldr	r7, [sp, #152]	; 0x98
   114e8:	ldrb	r2, [r7]
   114ec:	cmp	r2, #32
   114f0:	cmpne	r2, #9
   114f4:	moveq	r6, #1
   114f8:	movne	r6, #0
   114fc:	bne	1151c <dcngettext@plt+0x52c>
   11500:	mov	r1, r7
   11504:	rsb	r0, r7, #1
   11508:	add	r6, r0, r1
   1150c:	ldrb	r2, [r1, #1]!
   11510:	cmp	r2, #9
   11514:	cmpne	r2, #32
   11518:	beq	11508 <dcngettext@plt+0x518>
   1151c:	cmp	r2, #92	; 0x5c
   11520:	mov	r2, #6
   11524:	ldr	r1, [sp, #44]	; 0x2c
   11528:	addeq	r6, r6, #1
   1152c:	movne	r3, #0
   11530:	ldreq	r3, [sp, #32]
   11534:	add	r5, r7, r6
   11538:	mov	r0, r5
   1153c:	str	r3, [sp, #56]	; 0x38
   11540:	bl	10fcc <strncmp@plt>
   11544:	cmp	r0, #0
   11548:	bne	115e8 <dcngettext@plt+0x5f8>
   1154c:	add	r1, r6, #6
   11550:	ldrb	r2, [r7, r1]
   11554:	cmp	r2, #32
   11558:	addeq	r1, r6, #7
   1155c:	ldrbeq	r2, [r7, r1]
   11560:	cmp	r2, #40	; 0x28
   11564:	beq	11bbc <dcngettext@plt+0xbcc>
   11568:	ldr	r2, [sp, #16]
   1156c:	ldrb	r3, [sl, #7]
   11570:	adds	r2, r2, #1
   11574:	str	r2, [sp, #16]
   11578:	ldr	r2, [sp, #20]
   1157c:	adc	r2, r2, #0
   11580:	cmp	r3, #0
   11584:	str	r2, [sp, #20]
   11588:	bne	119b8 <dcngettext@plt+0x9c8>
   1158c:	ldr	r3, [fp]
   11590:	ands	r3, r3, #48	; 0x30
   11594:	bne	1178c <dcngettext@plt+0x79c>
   11598:	adds	r8, r8, #1
   1159c:	adc	r9, r9, #0
   115a0:	orrs	r2, r8, r9
   115a4:	bne	11480 <dcngettext@plt+0x490>
   115a8:	mov	r0, r3
   115ac:	mov	r2, #5
   115b0:	movw	r1, #7388	; 0x1cdc
   115b4:	movt	r1, #2
   115b8:	mov	r4, r3
   115bc:	bl	10e04 <dcgettext@plt>
   115c0:	mov	r5, r0
   115c4:	mov	r1, #3
   115c8:	ldr	r2, [sp, #40]	; 0x28
   115cc:	mov	r0, r4
   115d0:	bl	1fe94 <dcngettext@plt+0xeea4>
   115d4:	mov	r3, r0
   115d8:	mov	r2, r5
   115dc:	mov	r1, r4
   115e0:	mov	r0, #1
   115e4:	bl	10e70 <error@plt>
   115e8:	ldrb	r0, [r7, r6]
   115ec:	sub	r1, r4, r6
   115f0:	ldr	r2, [sl, #12]
   115f4:	cmp	r0, #92	; 0x5c
   115f8:	addeq	r2, r2, #1
   115fc:	cmp	r1, r2
   11600:	bcc	11568 <dcngettext@plt+0x578>
   11604:	ldr	r2, [sl]
   11608:	add	r6, r6, r2
   1160c:	ldrb	r2, [r7, r6]
   11610:	cmp	r2, #32
   11614:	cmpne	r2, #9
   11618:	movne	r2, #1
   1161c:	moveq	r2, #0
   11620:	bne	11568 <dcngettext@plt+0x578>
   11624:	mov	r0, r5
   11628:	strb	r2, [r7, r6]
   1162c:	bl	122f4 <dcngettext@plt+0x1304>
   11630:	cmp	r0, #0
   11634:	beq	11568 <dcngettext@plt+0x578>
   11638:	ldr	r3, [sp, #88]	; 0x58
   1163c:	add	r1, r6, #1
   11640:	sub	r2, r4, r1
   11644:	cmp	r2, #1
   11648:	ldr	r0, [r3, #4]
   1164c:	beq	11c14 <dcngettext@plt+0xc24>
   11650:	ldrb	r2, [r7, r1]
   11654:	cmp	r2, #32
   11658:	cmpne	r2, #42	; 0x2a
   1165c:	movne	r2, #1
   11660:	moveq	r2, #0
   11664:	bne	11c14 <dcngettext@plt+0xc24>
   11668:	cmp	r0, #1
   1166c:	beq	1167c <dcngettext@plt+0x68c>
   11670:	ldr	r3, [sp, #88]	; 0x58
   11674:	add	r1, r6, #2
   11678:	str	r2, [r3, #4]
   1167c:	ldr	r3, [sp, #56]	; 0x38
   11680:	add	r6, r7, r1
   11684:	cmp	r3, #0
   11688:	bne	11f34 <dcngettext@plt+0xf44>
   1168c:	ldr	r3, [sp, #60]	; 0x3c
   11690:	cmp	r3, #0
   11694:	bne	116b0 <dcngettext@plt+0x6c0>
   11698:	movw	r1, #5000	; 0x1388
   1169c:	movt	r1, #2
   116a0:	mov	r0, r6
   116a4:	bl	10d8c <strcmp@plt>
   116a8:	cmp	r0, #0
   116ac:	beq	11568 <dcngettext@plt+0x578>
   116b0:	ldrb	r3, [sl, #6]
   116b4:	cmp	r3, #0
   116b8:	movne	r7, #0
   116bc:	bne	116d4 <dcngettext@plt+0x6e4>
   116c0:	mov	r1, #10
   116c4:	mov	r0, r6
   116c8:	bl	10ee8 <strchr@plt>
   116cc:	adds	r7, r0, #0
   116d0:	movne	r7, #1
   116d4:	add	r2, sp, #151	; 0x97
   116d8:	add	r1, sp, #232	; 0xe8
   116dc:	str	r7, [sp, #56]	; 0x38
   116e0:	mov	r0, r6
   116e4:	bl	1247c <dcngettext@plt+0x148c>
   116e8:	subs	r3, r0, #0
   116ec:	str	r3, [sp, #72]	; 0x48
   116f0:	bne	11a04 <dcngettext@plt+0xa14>
   116f4:	ldr	r2, [sp, #48]	; 0x30
   116f8:	ldrb	r3, [sl, #6]
   116fc:	adds	r2, r2, #1
   11700:	str	r2, [sp, #48]	; 0x30
   11704:	ldr	r2, [sp, #52]	; 0x34
   11708:	adc	r2, r2, #0
   1170c:	cmp	r3, #0
   11710:	str	r2, [sp, #52]	; 0x34
   11714:	bne	11778 <dcngettext@plt+0x788>
   11718:	cmp	r7, #0
   1171c:	beq	11748 <dcngettext@plt+0x758>
   11720:	ldr	r3, [sp, #64]	; 0x40
   11724:	ldr	r0, [r3]
   11728:	ldr	r3, [r0, #20]
   1172c:	ldr	r2, [r0, #24]
   11730:	cmp	r3, r2
   11734:	addcc	r1, r3, #1
   11738:	movcc	r2, #92	; 0x5c
   1173c:	strcc	r1, [r0, #20]
   11740:	strbcc	r2, [r3]
   11744:	bcs	120ac <dcngettext@plt+0x10bc>
   11748:	mov	r0, r6
   1174c:	ldr	r1, [sp, #56]	; 0x38
   11750:	bl	12378 <dcngettext@plt+0x1388>
   11754:	movw	r1, #7464	; 0x1d28
   11758:	movt	r1, #2
   1175c:	mov	r2, #5
   11760:	mov	r0, #0
   11764:	bl	10e04 <dcgettext@plt>
   11768:	mov	r2, r0
   1176c:	mov	r0, #1
   11770:	ldr	r1, [sp, #96]	; 0x60
   11774:	bl	10f24 <__printf_chk@plt>
   11778:	ldr	r3, [sp, #32]
   1177c:	str	r3, [sp, #72]	; 0x48
   11780:	ldr	r3, [fp]
   11784:	ands	r3, r3, #48	; 0x30
   11788:	beq	11598 <dcngettext@plt+0x5a8>
   1178c:	ldr	r0, [sp, #152]	; 0x98
   11790:	bl	1dc4c <dcngettext@plt+0xcc5c>
   11794:	ldr	r3, [fp]
   11798:	mov	r0, fp
   1179c:	ands	r5, r3, #32
   117a0:	ldr	r3, [sp, #60]	; 0x3c
   117a4:	mvneq	r4, #0
   117a8:	movne	r4, #0
   117ac:	cmp	r3, #0
   117b0:	bne	11b60 <dcngettext@plt+0xb70>
   117b4:	bl	10f9c <clearerr_unlocked@plt>
   117b8:	cmp	r4, #0
   117bc:	bge	11d40 <dcngettext@plt+0xd50>
   117c0:	ldr	r3, [sp, #72]	; 0x48
   117c4:	cmp	r3, #0
   117c8:	beq	11d50 <dcngettext@plt+0xd60>
   117cc:	ldrb	r3, [sl, #6]
   117d0:	cmp	r3, #0
   117d4:	bne	11d2c <dcngettext@plt+0xd3c>
   117d8:	ldrd	r0, [sp, #16]
   117dc:	orrs	r3, r0, r1
   117e0:	beq	11834 <dcngettext@plt+0x844>
   117e4:	mov	r3, #0
   117e8:	mvn	r2, #0
   117ec:	cmp	r1, r3
   117f0:	cmpeq	r0, r2
   117f4:	ldrls	r3, [sp, #16]
   117f8:	bhi	11ffc <dcngettext@plt+0x100c>
   117fc:	mov	r0, #5
   11800:	movw	r2, #7568	; 0x1d90
   11804:	movt	r2, #2
   11808:	movw	r1, #7616	; 0x1dc0
   1180c:	movt	r1, #2
   11810:	str	r0, [sp]
   11814:	mov	r0, #0
   11818:	bl	10ff0 <dcngettext@plt>
   1181c:	ldrd	r4, [sp, #16]
   11820:	mov	r1, #0
   11824:	mov	r2, r0
   11828:	mov	r0, r1
   1182c:	strd	r4, [sp]
   11830:	bl	10e70 <error@plt>
   11834:	ldrd	r0, [sp, #48]	; 0x30
   11838:	orrs	r3, r0, r1
   1183c:	beq	11890 <dcngettext@plt+0x8a0>
   11840:	mov	r3, #0
   11844:	mvn	r2, #0
   11848:	cmp	r1, r3
   1184c:	cmpeq	r0, r2
   11850:	ldrls	r3, [sp, #48]	; 0x30
   11854:	bhi	11fe0 <dcngettext@plt+0xff0>
   11858:	mov	r0, #5
   1185c:	movw	r2, #7660	; 0x1dec
   11860:	movt	r2, #2
   11864:	movw	r1, #7708	; 0x1e1c
   11868:	movt	r1, #2
   1186c:	str	r0, [sp]
   11870:	mov	r0, #0
   11874:	bl	10ff0 <dcngettext@plt>
   11878:	ldrd	r4, [sp, #48]	; 0x30
   1187c:	mov	r1, #0
   11880:	mov	r2, r0
   11884:	mov	r0, r1
   11888:	strd	r4, [sp]
   1188c:	bl	10e70 <error@plt>
   11890:	ldrd	r0, [sp, #80]	; 0x50
   11894:	orrs	r3, r0, r1
   11898:	beq	118ec <dcngettext@plt+0x8fc>
   1189c:	mov	r3, #0
   118a0:	mvn	r2, #0
   118a4:	cmp	r1, r3
   118a8:	cmpeq	r0, r2
   118ac:	ldrls	r3, [sp, #80]	; 0x50
   118b0:	bhi	11fc4 <dcngettext@plt+0xfd4>
   118b4:	mov	r0, #5
   118b8:	movw	r2, #7752	; 0x1e48
   118bc:	movt	r2, #2
   118c0:	movw	r1, #7800	; 0x1e78
   118c4:	movt	r1, #2
   118c8:	str	r0, [sp]
   118cc:	mov	r0, #0
   118d0:	bl	10ff0 <dcngettext@plt>
   118d4:	ldrd	r4, [sp, #80]	; 0x50
   118d8:	mov	r1, #0
   118dc:	mov	r2, r0
   118e0:	mov	r0, r1
   118e4:	strd	r4, [sp]
   118e8:	bl	10e70 <error@plt>
   118ec:	ldrb	r3, [sl, #5]
   118f0:	cmp	r3, #0
   118f4:	beq	11d2c <dcngettext@plt+0xd3c>
   118f8:	ldr	r3, [sp, #92]	; 0x5c
   118fc:	cmp	r3, #0
   11900:	beq	12018 <dcngettext@plt+0x1028>
   11904:	ldrd	r0, [sp, #48]	; 0x30
   11908:	ldrd	r2, [sp, #80]	; 0x50
   1190c:	orr	ip, r0, r2
   11910:	orr	r3, r1, r3
   11914:	mov	lr, r2
   11918:	str	ip, [sp, #104]	; 0x68
   1191c:	str	r3, [sp, #108]	; 0x6c
   11920:	ldrd	r2, [sp, #104]	; 0x68
   11924:	orrs	r3, r2, r3
   11928:	bne	11d38 <dcngettext@plt+0xd48>
   1192c:	ldrd	r2, [sp, #16]
   11930:	ldrb	r9, [sl, #9]
   11934:	mov	r1, r2
   11938:	orrs	r3, r1, r3
   1193c:	eor	r9, r9, #1
   11940:	orreq	r9, r9, #1
   11944:	and	r9, r9, #1
   11948:	ldr	r3, [sp, #68]	; 0x44
   1194c:	and	r3, r3, r9
   11950:	str	r3, [sp, #68]	; 0x44
   11954:	b	11974 <dcngettext@plt+0x984>
   11958:	add	r2, sp, #232	; 0xe8
   1195c:	add	r1, sp, #160	; 0xa0
   11960:	ldr	r0, [sp, #40]	; 0x28
   11964:	bl	1247c <dcngettext@plt+0x148c>
   11968:	subs	r4, r0, #0
   1196c:	bne	11c2c <dcngettext@plt+0xc3c>
   11970:	str	r4, [sp, #68]	; 0x44
   11974:	ldr	r2, [sp, #36]	; 0x24
   11978:	ldr	r3, [sp, #76]	; 0x4c
   1197c:	cmp	r3, r2
   11980:	bhi	113dc <dcngettext@plt+0x3ec>
   11984:	ldrb	r3, [sl, #4]
   11988:	cmp	r3, #0
   1198c:	bne	11f60 <dcngettext@plt+0xf70>
   11990:	ldr	r3, [sp, #68]	; 0x44
   11994:	eor	r0, r3, #1
   11998:	uxtb	r0, r0
   1199c:	add	sp, sp, #308	; 0x134
   119a0:	ldrd	r4, [sp]
   119a4:	ldrd	r6, [sp, #8]
   119a8:	ldrd	r8, [sp, #16]
   119ac:	ldrd	sl, [sp, #24]
   119b0:	add	sp, sp, #32
   119b4:	pop	{pc}		; (ldr pc, [sp], #4)
   119b8:	mov	r2, #5
   119bc:	movw	r1, #7416	; 0x1cf8
   119c0:	movt	r1, #2
   119c4:	mov	r0, #0
   119c8:	bl	10e04 <dcgettext@plt>
   119cc:	mov	r4, r0
   119d0:	mov	r1, #3
   119d4:	ldr	r2, [sp, #40]	; 0x28
   119d8:	mov	r0, #0
   119dc:	bl	1fe94 <dcngettext@plt+0xeea4>
   119e0:	ldr	ip, [sp, #44]	; 0x2c
   119e4:	mov	r1, #0
   119e8:	mov	r3, r0
   119ec:	mov	r2, r4
   119f0:	mov	r0, r1
   119f4:	strd	r8, [sp]
   119f8:	str	ip, [sp, #8]
   119fc:	bl	10e70 <error@plt>
   11a00:	b	1158c <dcngettext@plt+0x59c>
   11a04:	ldrb	r3, [sl, #5]
   11a08:	cmp	r3, #0
   11a0c:	beq	11a1c <dcngettext@plt+0xa2c>
   11a10:	ldrb	r3, [sp, #151]	; 0x97
   11a14:	cmp	r3, #0
   11a18:	bne	11778 <dcngettext@plt+0x788>
   11a1c:	ldr	r3, [sl]
   11a20:	lsrs	r3, r3, #1
   11a24:	str	r3, [sp, #120]	; 0x78
   11a28:	beq	11e24 <dcngettext@plt+0xe34>
   11a2c:	bl	10ea0 <__ctype_tolower_loc@plt>
   11a30:	add	ip, r5, #1
   11a34:	movw	r2, #4708	; 0x1264
   11a38:	movt	r2, #2
   11a3c:	add	r1, sp, #231	; 0xe7
   11a40:	strd	r8, [sp, #112]	; 0x70
   11a44:	mov	r4, #0
   11a48:	mov	r9, fp
   11a4c:	str	sl, [sp, #124]	; 0x7c
   11a50:	mov	fp, ip
   11a54:	mov	sl, r6
   11a58:	ldr	r0, [r0]
   11a5c:	ldr	r6, [sp, #120]	; 0x78
   11a60:	b	11a8c <dcngettext@plt+0xa9c>
   11a64:	ldrb	ip, [fp, r4, lsl #1]
   11a68:	and	r3, r3, #15
   11a6c:	add	r3, r2, r3
   11a70:	ldrb	r3, [r3, #264]	; 0x108
   11a74:	ldr	ip, [r0, ip, lsl #2]
   11a78:	cmp	ip, r3
   11a7c:	bne	11aa8 <dcngettext@plt+0xab8>
   11a80:	add	r4, r4, #1
   11a84:	cmp	r6, r4
   11a88:	beq	11e14 <dcngettext@plt+0xe24>
   11a8c:	ldrb	r3, [r1, #1]!
   11a90:	ldrb	lr, [r5, r4, lsl #1]
   11a94:	add	ip, r2, r3, lsr #4
   11a98:	ldrb	ip, [ip, #264]	; 0x108
   11a9c:	ldr	lr, [r0, lr, lsl #2]
   11aa0:	cmp	lr, ip
   11aa4:	beq	11a64 <dcngettext@plt+0xa74>
   11aa8:	ldr	r2, [sp, #80]	; 0x50
   11aac:	mov	r6, sl
   11ab0:	mov	fp, r9
   11ab4:	ldrd	r8, [sp, #112]	; 0x70
   11ab8:	ldr	sl, [sp, #124]	; 0x7c
   11abc:	adds	r2, r2, #1
   11ac0:	str	r2, [sp, #80]	; 0x50
   11ac4:	ldr	r2, [sp, #84]	; 0x54
   11ac8:	ldrb	r3, [sl, #6]
   11acc:	adc	r2, r2, #0
   11ad0:	cmp	r3, #0
   11ad4:	str	r2, [sp, #84]	; 0x54
   11ad8:	bne	11778 <dcngettext@plt+0x788>
   11adc:	cmp	r7, #0
   11ae0:	bne	11e58 <dcngettext@plt+0xe68>
   11ae4:	mov	r0, r6
   11ae8:	ldr	r1, [sp, #56]	; 0x38
   11aec:	bl	12378 <dcngettext@plt+0x1388>
   11af0:	ldr	r3, [sp, #120]	; 0x78
   11af4:	cmp	r3, r4
   11af8:	beq	12044 <dcngettext@plt+0x1054>
   11afc:	movw	r1, #7492	; 0x1d44
   11b00:	movt	r1, #2
   11b04:	mov	r2, #5
   11b08:	mov	r0, #0
   11b0c:	b	11764 <dcngettext@plt+0x774>
   11b10:	movw	r1, #5004	; 0x138c
   11b14:	movt	r1, #2
   11b18:	ldr	r0, [sp, #40]	; 0x28
   11b1c:	bl	1dba0 <dcngettext@plt+0xcbb0>
   11b20:	subs	fp, r0, #0
   11b24:	bne	11438 <dcngettext@plt+0x448>
   11b28:	bl	10ef4 <__errno_location@plt>
   11b2c:	ldr	r4, [r0]
   11b30:	mov	r1, #3
   11b34:	mov	r0, fp
   11b38:	mov	r9, fp
   11b3c:	ldr	r2, [sp, #40]	; 0x28
   11b40:	bl	1fe94 <dcngettext@plt+0xeea4>
   11b44:	mov	r3, r0
   11b48:	movw	r2, #8124	; 0x1fbc
   11b4c:	movt	r2, #2
   11b50:	mov	r0, fp
   11b54:	mov	r1, r4
   11b58:	bl	10e70 <error@plt>
   11b5c:	b	11948 <dcngettext@plt+0x958>
   11b60:	bl	1da8c <dcngettext@plt+0xca9c>
   11b64:	cmp	r0, #0
   11b68:	beq	117b8 <dcngettext@plt+0x7c8>
   11b6c:	cmp	r5, #0
   11b70:	beq	11f54 <dcngettext@plt+0xf64>
   11b74:	movw	r1, #7504	; 0x1d50
   11b78:	movt	r1, #2
   11b7c:	mov	r2, #5
   11b80:	mov	r0, #0
   11b84:	bl	10e04 <dcgettext@plt>
   11b88:	mov	r5, r0
   11b8c:	mov	r4, #0
   11b90:	mov	r1, #3
   11b94:	mov	r0, #0
   11b98:	ldr	r2, [sp, #40]	; 0x28
   11b9c:	bl	1fe94 <dcngettext@plt+0xeea4>
   11ba0:	mov	r3, r0
   11ba4:	mov	r2, r5
   11ba8:	mov	r1, r4
   11bac:	mov	r0, #0
   11bb0:	mov	r9, #0
   11bb4:	bl	10e70 <error@plt>
   11bb8:	b	11948 <dcngettext@plt+0x958>
   11bbc:	add	r1, r1, #1
   11bc0:	subs	r4, r4, r1
   11bc4:	beq	11568 <dcngettext@plt+0x578>
   11bc8:	subs	r4, r4, #1
   11bcc:	add	r6, r7, r1
   11bd0:	beq	11bfc <dcngettext@plt+0xc0c>
   11bd4:	ldrb	r0, [r6, r4]
   11bd8:	add	r2, r6, r4
   11bdc:	cmp	r0, #41	; 0x29
   11be0:	bne	11bf4 <dcngettext@plt+0xc04>
   11be4:	b	11d98 <dcngettext@plt+0xda8>
   11be8:	ldrb	r3, [r2, #-1]!
   11bec:	cmp	r3, #41	; 0x29
   11bf0:	beq	11d94 <dcngettext@plt+0xda4>
   11bf4:	subs	r4, r4, #1
   11bf8:	bne	11be8 <dcngettext@plt+0xbf8>
   11bfc:	ldrb	r3, [r7, r1]
   11c00:	cmp	r3, #41	; 0x29
   11c04:	bne	11568 <dcngettext@plt+0x578>
   11c08:	mov	r5, r6
   11c0c:	mov	r4, #0
   11c10:	b	11d9c <dcngettext@plt+0xdac>
   11c14:	cmp	r0, #0
   11c18:	beq	11568 <dcngettext@plt+0x578>
   11c1c:	ldr	r3, [sp, #88]	; 0x58
   11c20:	mov	r2, #1
   11c24:	str	r2, [r3, #4]
   11c28:	b	1167c <dcngettext@plt+0x68c>
   11c2c:	ldr	r3, [sp, #88]	; 0x58
   11c30:	ldrb	r5, [r3]
   11c34:	cmp	r5, #10
   11c38:	beq	11e8c <dcngettext@plt+0xe9c>
   11c3c:	ldr	r4, [sp, #32]
   11c40:	ldr	r3, [sp, #28]
   11c44:	cmp	r3, #0
   11c48:	bne	11ed4 <dcngettext@plt+0xee4>
   11c4c:	ldr	r3, [sl]
   11c50:	lsrs	r3, r3, #1
   11c54:	beq	11c98 <dcngettext@plt+0xca8>
   11c58:	ldr	r7, [sp, #128]	; 0x80
   11c5c:	add	r6, sp, #159	; 0x9f
   11c60:	mov	r1, r7
   11c64:	mov	r0, #1
   11c68:	ldrb	r2, [r6, #1]
   11c6c:	bl	10f24 <__printf_chk@plt>
   11c70:	ldr	r2, [sl]
   11c74:	add	r3, r6, #2
   11c78:	add	r1, sp, #160	; 0xa0
   11c7c:	sub	r3, r3, r1
   11c80:	add	r6, r6, #1
   11c84:	cmp	r3, r2, lsr #1
   11c88:	bcc	11c60 <dcngettext@plt+0xc70>
   11c8c:	ldr	r3, [sp, #28]
   11c90:	cmp	r3, #0
   11c94:	bne	11cf4 <dcngettext@plt+0xd04>
   11c98:	ldr	r3, [sp, #64]	; 0x40
   11c9c:	ldr	r0, [r3]
   11ca0:	ldr	r3, [r0, #20]
   11ca4:	ldr	r2, [r0, #24]
   11ca8:	cmp	r3, r2
   11cac:	addcc	r1, r3, #1
   11cb0:	movcc	r2, #32
   11cb4:	strcc	r1, [r0, #20]
   11cb8:	strbcc	r2, [r3]
   11cbc:	bcs	120c4 <dcngettext@plt+0x10d4>
   11cc0:	ldr	r3, [sp, #64]	; 0x40
   11cc4:	ldr	r0, [r3]
   11cc8:	ldr	r3, [r0, #20]
   11ccc:	ldr	r2, [r0, #24]
   11cd0:	cmp	r3, r2
   11cd4:	addcc	r2, r3, #1
   11cd8:	strcc	r2, [r0, #20]
   11cdc:	ldrcc	r2, [sp, #132]	; 0x84
   11ce0:	strbcc	r2, [r3]
   11ce4:	bcs	120b8 <dcngettext@plt+0x10c8>
   11ce8:	mov	r1, r4
   11cec:	ldr	r0, [sp, #40]	; 0x28
   11cf0:	bl	12378 <dcngettext@plt+0x1388>
   11cf4:	ldr	r3, [sp, #64]	; 0x40
   11cf8:	ldr	r0, [r3]
   11cfc:	ldr	r3, [r0, #20]
   11d00:	ldr	r2, [r0, #24]
   11d04:	cmp	r3, r2
   11d08:	addcc	r2, r3, #1
   11d0c:	ldrcc	r4, [sp, #68]	; 0x44
   11d10:	strcc	r2, [r0, #20]
   11d14:	strbcc	r5, [r3]
   11d18:	bcc	11970 <dcngettext@plt+0x980>
   11d1c:	mov	r1, r5
   11d20:	bl	10f6c <__overflow@plt>
   11d24:	ldr	r4, [sp, #68]	; 0x44
   11d28:	b	11970 <dcngettext@plt+0x980>
   11d2c:	ldr	r3, [sp, #92]	; 0x5c
   11d30:	cmp	r3, #0
   11d34:	bne	11904 <dcngettext@plt+0x914>
   11d38:	mov	r9, #0
   11d3c:	b	11944 <dcngettext@plt+0x954>
   11d40:	movwne	r5, #8124	; 0x1fbc
   11d44:	movtne	r5, #2
   11d48:	bne	11b90 <dcngettext@plt+0xba0>
   11d4c:	b	11b74 <dcngettext@plt+0xb84>
   11d50:	movw	r1, #7520	; 0x1d60
   11d54:	movt	r1, #2
   11d58:	mov	r2, #5
   11d5c:	mov	r9, r3
   11d60:	mov	r0, r9
   11d64:	bl	10e04 <dcgettext@plt>
   11d68:	mov	r4, r0
   11d6c:	mov	r1, #3
   11d70:	ldr	r2, [sp, #40]	; 0x28
   11d74:	mov	r0, r9
   11d78:	bl	1fe94 <dcngettext@plt+0xeea4>
   11d7c:	mov	r3, r0
   11d80:	mov	r2, r4
   11d84:	mov	r1, r9
   11d88:	mov	r0, r9
   11d8c:	bl	10e70 <error@plt>
   11d90:	b	11944 <dcngettext@plt+0x954>
   11d94:	add	r2, r6, r4
   11d98:	mov	r5, r2
   11d9c:	ldr	r3, [sp, #56]	; 0x38
   11da0:	cmp	r3, #0
   11da4:	bne	1205c <dcngettext@plt+0x106c>
   11da8:	mov	r3, #0
   11dac:	add	r4, r4, #1
   11db0:	add	r2, r6, r4
   11db4:	strb	r3, [r5]
   11db8:	ldrb	r3, [r6, r4]
   11dbc:	cmp	r3, #9
   11dc0:	cmpne	r3, #32
   11dc4:	rsbeq	r1, r6, #1
   11dc8:	bne	11de0 <dcngettext@plt+0xdf0>
   11dcc:	add	r4, r1, r2
   11dd0:	ldrb	r3, [r2, #1]!
   11dd4:	cmp	r3, #9
   11dd8:	cmpne	r3, #32
   11ddc:	beq	11dcc <dcngettext@plt+0xddc>
   11de0:	cmp	r3, #61	; 0x3d
   11de4:	bne	11568 <dcngettext@plt+0x578>
   11de8:	add	r4, r4, #1
   11dec:	add	r3, r6, r4
   11df0:	ldrb	r2, [r3]
   11df4:	mov	r5, r3
   11df8:	add	r3, r3, #1
   11dfc:	cmp	r2, #9
   11e00:	cmpne	r2, #32
   11e04:	beq	11df0 <dcngettext@plt+0xe00>
   11e08:	mov	r0, r5
   11e0c:	bl	122f4 <dcngettext@plt+0x1304>
   11e10:	b	11f48 <dcngettext@plt+0xf58>
   11e14:	mov	fp, r9
   11e18:	mov	r6, sl
   11e1c:	ldrd	r8, [sp, #112]	; 0x70
   11e20:	ldr	sl, [sp, #124]	; 0x7c
   11e24:	ldrb	r3, [sl, #6]
   11e28:	cmp	r3, #0
   11e2c:	str	r3, [sp, #92]	; 0x5c
   11e30:	bne	11778 <dcngettext@plt+0x788>
   11e34:	ldrb	r3, [sl, #8]
   11e38:	cmp	r3, #0
   11e3c:	str	r3, [sp, #92]	; 0x5c
   11e40:	bne	11778 <dcngettext@plt+0x788>
   11e44:	cmp	r7, #0
   11e48:	beq	12030 <dcngettext@plt+0x1040>
   11e4c:	ldr	r3, [sp, #72]	; 0x48
   11e50:	ldr	r4, [sp, #120]	; 0x78
   11e54:	str	r3, [sp, #92]	; 0x5c
   11e58:	ldr	r3, [sp, #64]	; 0x40
   11e5c:	ldr	r0, [r3]
   11e60:	ldr	r3, [r0, #20]
   11e64:	ldr	r2, [r0, #24]
   11e68:	cmp	r3, r2
   11e6c:	addcc	r1, r3, #1
   11e70:	movcc	r2, #92	; 0x5c
   11e74:	strcc	r1, [r0, #20]
   11e78:	strbcc	r2, [r3]
   11e7c:	bcc	11ae4 <dcngettext@plt+0xaf4>
   11e80:	mov	r1, #92	; 0x5c
   11e84:	bl	10f6c <__overflow@plt>
   11e88:	b	11ae4 <dcngettext@plt+0xaf4>
   11e8c:	mov	r1, #92	; 0x5c
   11e90:	ldr	r0, [sp, #40]	; 0x28
   11e94:	bl	10ee8 <strchr@plt>
   11e98:	cmp	r0, #0
   11e9c:	beq	12080 <dcngettext@plt+0x1090>
   11ea0:	ldr	r3, [sp, #64]	; 0x40
   11ea4:	ldr	r0, [r3]
   11ea8:	ldr	r3, [r0, #20]
   11eac:	ldr	r2, [r0, #24]
   11eb0:	cmp	r3, r2
   11eb4:	addcc	r1, r3, #1
   11eb8:	movcc	r2, #92	; 0x5c
   11ebc:	strcc	r1, [r0, #20]
   11ec0:	strbcc	r2, [r3]
   11ec4:	bcc	11c40 <dcngettext@plt+0xc50>
   11ec8:	mov	r1, #92	; 0x5c
   11ecc:	bl	10f6c <__overflow@plt>
   11ed0:	b	11c40 <dcngettext@plt+0xc50>
   11ed4:	mov	r2, #6
   11ed8:	mov	r1, #1
   11edc:	ldr	r0, [sp, #44]	; 0x2c
   11ee0:	ldr	r6, [sp, #64]	; 0x40
   11ee4:	ldr	r3, [r6]
   11ee8:	bl	10de0 <fwrite_unlocked@plt>
   11eec:	mov	r2, #2
   11ef0:	mov	r1, #1
   11ef4:	ldr	r3, [r6]
   11ef8:	ldr	r0, [sp, #136]	; 0x88
   11efc:	bl	10de0 <fwrite_unlocked@plt>
   11f00:	mov	r1, r4
   11f04:	ldr	r0, [sp, #40]	; 0x28
   11f08:	bl	12378 <dcngettext@plt+0x1388>
   11f0c:	movw	r0, #7880	; 0x1ec8
   11f10:	movt	r0, #2
   11f14:	ldr	r3, [r6]
   11f18:	mov	r2, #4
   11f1c:	mov	r1, #1
   11f20:	bl	10de0 <fwrite_unlocked@plt>
   11f24:	ldr	r3, [sl]
   11f28:	lsrs	r3, r3, #1
   11f2c:	bne	11c58 <dcngettext@plt+0xc68>
   11f30:	b	11cf4 <dcngettext@plt+0xd04>
   11f34:	sub	r1, r4, r1
   11f38:	mov	r0, r6
   11f3c:	bl	12228 <dcngettext@plt+0x1238>
   11f40:	adds	r0, r0, #0
   11f44:	movne	r0, #1
   11f48:	cmp	r0, #0
   11f4c:	bne	1168c <dcngettext@plt+0x69c>
   11f50:	b	11568 <dcngettext@plt+0x578>
   11f54:	bl	10ef4 <__errno_location@plt>
   11f58:	ldr	r4, [r0]
   11f5c:	b	117b8 <dcngettext@plt+0x7c8>
   11f60:	movw	r3, #12648	; 0x3168
   11f64:	movt	r3, #3
   11f68:	ldr	r0, [r3]
   11f6c:	bl	1da8c <dcngettext@plt+0xca9c>
   11f70:	cmn	r0, #1
   11f74:	bne	11990 <dcngettext@plt+0x9a0>
   11f78:	bl	10ef4 <__errno_location@plt>
   11f7c:	ldr	r4, [r0]
   11f80:	mov	r2, #5
   11f84:	movw	r1, #7372	; 0x1ccc
   11f88:	movt	r1, #2
   11f8c:	mov	r0, #0
   11f90:	bl	10e04 <dcgettext@plt>
   11f94:	mov	r2, r0
   11f98:	mov	r0, #1
   11f9c:	mov	r1, r4
   11fa0:	bl	10e70 <error@plt>
   11fa4:	ldr	r3, [sp, #32]
   11fa8:	cmp	r3, #0
   11fac:	bne	1134c <dcngettext@plt+0x35c>
   11fb0:	movw	r1, #7180	; 0x1c0c
   11fb4:	movt	r1, #2
   11fb8:	mov	r2, #5
   11fbc:	mov	r4, r3
   11fc0:	b	112c0 <dcngettext@plt+0x2d0>
   11fc4:	movw	r2, #16960	; 0x4240
   11fc8:	movt	r2, #15
   11fcc:	mov	r3, #0
   11fd0:	bl	21068 <dcngettext@plt+0x10078>
   11fd4:	add	r3, r2, #999424	; 0xf4000
   11fd8:	add	r3, r3, #576	; 0x240
   11fdc:	b	118b4 <dcngettext@plt+0x8c4>
   11fe0:	movw	r2, #16960	; 0x4240
   11fe4:	movt	r2, #15
   11fe8:	mov	r3, #0
   11fec:	bl	21068 <dcngettext@plt+0x10078>
   11ff0:	add	r3, r2, #999424	; 0xf4000
   11ff4:	add	r3, r3, #576	; 0x240
   11ff8:	b	11858 <dcngettext@plt+0x868>
   11ffc:	movw	r2, #16960	; 0x4240
   12000:	movt	r2, #15
   12004:	mov	r3, #0
   12008:	bl	21068 <dcngettext@plt+0x10078>
   1200c:	add	r3, r2, #999424	; 0xf4000
   12010:	add	r3, r3, #576	; 0x240
   12014:	b	117fc <dcngettext@plt+0x80c>
   12018:	movw	r1, #7848	; 0x1ea8
   1201c:	movt	r1, #2
   12020:	ldr	r9, [sp, #92]	; 0x5c
   12024:	mov	r2, #5
   12028:	b	11d60 <dcngettext@plt+0xd70>
   1202c:	muleq	r2, ip, r2
   12030:	mov	r0, r6
   12034:	ldr	r1, [sp, #92]	; 0x5c
   12038:	bl	12378 <dcngettext@plt+0x1388>
   1203c:	ldr	r3, [sp, #72]	; 0x48
   12040:	str	r3, [sp, #92]	; 0x5c
   12044:	ldrb	r0, [sl, #8]
   12048:	cmp	r0, #0
   1204c:	bne	11778 <dcngettext@plt+0x788>
   12050:	mov	r2, #5
   12054:	ldr	r1, [sp, #100]	; 0x64
   12058:	b	11764 <dcngettext@plt+0x774>
   1205c:	mov	r1, r4
   12060:	mov	r0, r6
   12064:	bl	12228 <dcngettext@plt+0x1238>
   12068:	cmp	r0, #0
   1206c:	bne	11da8 <dcngettext@plt+0xdb8>
   12070:	b	11568 <dcngettext@plt+0x578>
   12074:	mov	r3, #1
   12078:	str	r3, [sp, #68]	; 0x44
   1207c:	b	11984 <dcngettext@plt+0x994>
   12080:	mov	r1, r5
   12084:	ldr	r0, [sp, #40]	; 0x28
   12088:	bl	10ee8 <strchr@plt>
   1208c:	cmp	r0, #0
   12090:	bne	11ea0 <dcngettext@plt+0xeb0>
   12094:	mov	r1, #13
   12098:	ldr	r0, [sp, #40]	; 0x28
   1209c:	bl	10ee8 <strchr@plt>
   120a0:	cmp	r0, #0
   120a4:	bne	11ea0 <dcngettext@plt+0xeb0>
   120a8:	b	11c3c <dcngettext@plt+0xc4c>
   120ac:	mov	r1, #92	; 0x5c
   120b0:	bl	10f6c <__overflow@plt>
   120b4:	b	11748 <dcngettext@plt+0x758>
   120b8:	ldr	r1, [sp, #140]	; 0x8c
   120bc:	bl	10f6c <__overflow@plt>
   120c0:	b	11ce8 <dcngettext@plt+0xcf8>
   120c4:	mov	r1, #32
   120c8:	bl	10f6c <__overflow@plt>
   120cc:	b	11cc0 <dcngettext@plt+0xcd0>
   120d0:	movw	r1, #7308	; 0x1c8c
   120d4:	movt	r1, #2
   120d8:	mov	r2, #5
   120dc:	mov	r0, #0
   120e0:	bl	10e04 <dcgettext@plt>
   120e4:	mov	r1, #0
   120e8:	mov	r2, r0
   120ec:	mov	r0, r1
   120f0:	bl	10e70 <error@plt>
   120f4:	mov	r0, #1
   120f8:	bl	12608 <dcngettext@plt+0x1618>
   120fc:	ldrb	r3, [sl, #6]
   12100:	cmp	r3, #0
   12104:	beq	11294 <dcngettext@plt+0x2a4>
   12108:	ldr	r3, [sp, #32]
   1210c:	cmp	r3, #0
   12110:	bne	1132c <dcngettext@plt+0x33c>
   12114:	movw	r1, #7116	; 0x1bcc
   12118:	movt	r1, #2
   1211c:	b	120d8 <dcngettext@plt+0x10e8>
   12120:	movw	r1, #6812	; 0x1a9c
   12124:	movt	r1, #2
   12128:	b	112bc <dcngettext@plt+0x2cc>
   1212c:	movw	r1, #7044	; 0x1b84
   12130:	movt	r1, #2
   12134:	b	120d8 <dcngettext@plt+0x10e8>
   12138:	mov	fp, #0
   1213c:	mov	lr, #0
   12140:	pop	{r1}		; (ldr r1, [sp], #4)
   12144:	mov	r2, sp
   12148:	push	{r2}		; (str r2, [sp, #-4]!)
   1214c:	push	{r0}		; (str r0, [sp, #-4]!)
   12150:	ldr	ip, [pc, #16]	; 12168 <dcngettext@plt+0x1178>
   12154:	push	{ip}		; (str ip, [sp, #-4]!)
   12158:	ldr	r0, [pc, #12]	; 1216c <dcngettext@plt+0x117c>
   1215c:	ldr	r3, [pc, #12]	; 12170 <dcngettext@plt+0x1180>
   12160:	bl	10e88 <__libc_start_main@plt>
   12164:	bl	10fd8 <abort@plt>
   12168:	andeq	r1, r2, ip, lsr r2
   1216c:	andeq	r1, r1, r0
   12170:	ldrdeq	r1, [r2], -ip
   12174:	ldr	r3, [pc, #20]	; 12190 <dcngettext@plt+0x11a0>
   12178:	ldr	r2, [pc, #20]	; 12194 <dcngettext@plt+0x11a4>
   1217c:	add	r3, pc, r3
   12180:	ldr	r2, [r3, r2]
   12184:	cmp	r2, #0
   12188:	bxeq	lr
   1218c:	b	10eac <__gmon_start__@plt>
   12190:	andeq	r0, r2, ip, ror lr
   12194:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   12198:	ldr	r0, [pc, #24]	; 121b8 <dcngettext@plt+0x11c8>
   1219c:	ldr	r3, [pc, #24]	; 121bc <dcngettext@plt+0x11cc>
   121a0:	cmp	r3, r0
   121a4:	bxeq	lr
   121a8:	ldr	r3, [pc, #16]	; 121c0 <dcngettext@plt+0x11d0>
   121ac:	cmp	r3, #0
   121b0:	bxeq	lr
   121b4:	bx	r3
   121b8:	andeq	r3, r3, ip, asr #2
   121bc:	andeq	r3, r3, ip, asr #2
   121c0:	andeq	r0, r0, r0
   121c4:	ldr	r0, [pc, #36]	; 121f0 <dcngettext@plt+0x1200>
   121c8:	ldr	r1, [pc, #36]	; 121f4 <dcngettext@plt+0x1204>
   121cc:	sub	r1, r1, r0
   121d0:	asr	r1, r1, #2
   121d4:	add	r1, r1, r1, lsr #31
   121d8:	asrs	r1, r1, #1
   121dc:	bxeq	lr
   121e0:	ldr	r3, [pc, #16]	; 121f8 <dcngettext@plt+0x1208>
   121e4:	cmp	r3, #0
   121e8:	bxeq	lr
   121ec:	bx	r3
   121f0:	andeq	r3, r3, ip, asr #2
   121f4:	andeq	r3, r3, ip, asr #2
   121f8:	andeq	r0, r0, r0
   121fc:	push	{r4, lr}
   12200:	ldr	r4, [pc, #24]	; 12220 <dcngettext@plt+0x1230>
   12204:	ldrb	r3, [r4]
   12208:	cmp	r3, #0
   1220c:	popne	{r4, pc}
   12210:	bl	12198 <dcngettext@plt+0x11a8>
   12214:	mov	r3, #1
   12218:	strb	r3, [r4]
   1221c:	pop	{r4, pc}
   12220:	andeq	r3, r3, r0, ror r1
   12224:	b	121c4 <dcngettext@plt+0x11d4>
   12228:	cmp	r1, #0
   1222c:	bxeq	lr
   12230:	add	ip, r0, #1
   12234:	mov	r2, #0
   12238:	strd	r4, [sp, #-16]!
   1223c:	mov	r5, #13
   12240:	str	r6, [sp, #8]
   12244:	mov	r6, #10
   12248:	str	lr, [sp, #12]
   1224c:	sub	lr, r1, #1
   12250:	ldrb	r3, [r0, r2]
   12254:	cmp	r3, #0
   12258:	beq	1228c <dcngettext@plt+0x129c>
   1225c:	cmp	r3, #92	; 0x5c
   12260:	bne	122a0 <dcngettext@plt+0x12b0>
   12264:	cmp	lr, r2
   12268:	beq	1228c <dcngettext@plt+0x129c>
   1226c:	add	r2, r2, #1
   12270:	ldrb	r3, [r0, r2]
   12274:	cmp	r3, #110	; 0x6e
   12278:	beq	122e8 <dcngettext@plt+0x12f8>
   1227c:	cmp	r3, #114	; 0x72
   12280:	beq	122dc <dcngettext@plt+0x12ec>
   12284:	cmp	r3, #92	; 0x5c
   12288:	beq	122d0 <dcngettext@plt+0x12e0>
   1228c:	mov	r0, #0
   12290:	ldrd	r4, [sp]
   12294:	ldr	r6, [sp, #8]
   12298:	add	sp, sp, #12
   1229c:	pop	{pc}		; (ldr pc, [sp], #4)
   122a0:	mov	r4, ip
   122a4:	strb	r3, [ip, #-1]
   122a8:	add	r2, r2, #1
   122ac:	add	ip, ip, #1
   122b0:	cmp	r1, r2
   122b4:	bhi	12250 <dcngettext@plt+0x1260>
   122b8:	add	r1, r0, r1
   122bc:	cmp	r4, r1
   122c0:	bcs	12290 <dcngettext@plt+0x12a0>
   122c4:	mov	r3, #0
   122c8:	strb	r3, [r4]
   122cc:	b	12290 <dcngettext@plt+0x12a0>
   122d0:	mov	r4, ip
   122d4:	strb	r3, [ip, #-1]
   122d8:	b	122a8 <dcngettext@plt+0x12b8>
   122dc:	mov	r4, ip
   122e0:	strb	r5, [ip, #-1]
   122e4:	b	122a8 <dcngettext@plt+0x12b8>
   122e8:	mov	r4, ip
   122ec:	strb	r6, [ip, #-1]
   122f0:	b	122a8 <dcngettext@plt+0x12b8>
   122f4:	movw	r3, #12660	; 0x3174
   122f8:	movt	r3, #3
   122fc:	strd	r4, [sp, #-16]!
   12300:	ldr	r4, [r3]
   12304:	mov	r5, r0
   12308:	str	r6, [sp, #8]
   1230c:	str	lr, [sp, #12]
   12310:	cmp	r4, #0
   12314:	beq	1235c <dcngettext@plt+0x136c>
   12318:	bl	10ec4 <__ctype_b_loc@plt>
   1231c:	mov	r3, r5
   12320:	add	r1, r5, r4
   12324:	ldr	ip, [r0]
   12328:	b	12334 <dcngettext@plt+0x1344>
   1232c:	cmp	r1, r3
   12330:	beq	1235c <dcngettext@plt+0x136c>
   12334:	ldrb	r2, [r3], #1
   12338:	lsl	r2, r2, #1
   1233c:	mov	r5, r3
   12340:	ldrh	r0, [ip, r2]
   12344:	ands	r0, r0, #4096	; 0x1000
   12348:	bne	1232c <dcngettext@plt+0x133c>
   1234c:	ldrd	r4, [sp]
   12350:	ldr	r6, [sp, #8]
   12354:	add	sp, sp, #12
   12358:	pop	{pc}		; (ldr pc, [sp], #4)
   1235c:	ldrb	r0, [r5]
   12360:	ldrd	r4, [sp]
   12364:	ldr	r6, [sp, #8]
   12368:	add	sp, sp, #12
   1236c:	clz	r0, r0
   12370:	lsr	r0, r0, #5
   12374:	pop	{pc}		; (ldr pc, [sp], #4)
   12378:	cmp	r1, #0
   1237c:	beq	12460 <dcngettext@plt+0x1470>
   12380:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12384:	mov	r4, r0
   12388:	strd	r6, [sp, #8]
   1238c:	str	r8, [sp, #16]
   12390:	str	lr, [sp, #20]
   12394:	ldrb	r1, [r0]
   12398:	cmp	r1, #0
   1239c:	beq	12424 <dcngettext@plt+0x1434>
   123a0:	movw	r5, #12652	; 0x316c
   123a4:	movt	r5, #3
   123a8:	movw	r8, #4992	; 0x1380
   123ac:	movt	r8, #2
   123b0:	movw	r7, #4996	; 0x1384
   123b4:	movt	r7, #2
   123b8:	movw	r6, #4988	; 0x137c
   123bc:	movt	r6, #2
   123c0:	b	123f4 <dcngettext@plt+0x1404>
   123c4:	cmp	r1, #10
   123c8:	beq	1244c <dcngettext@plt+0x145c>
   123cc:	ldr	r2, [r3, #20]
   123d0:	ldr	r0, [r3, #24]
   123d4:	add	ip, r2, #1
   123d8:	cmp	r2, r0
   123dc:	strcc	ip, [r3, #20]
   123e0:	strbcc	r1, [r2]
   123e4:	bcs	12470 <dcngettext@plt+0x1480>
   123e8:	ldrb	r1, [r4, #1]!
   123ec:	cmp	r1, #0
   123f0:	beq	12424 <dcngettext@plt+0x1434>
   123f4:	cmp	r1, #13
   123f8:	ldr	r3, [r5]
   123fc:	beq	12438 <dcngettext@plt+0x1448>
   12400:	cmp	r1, #92	; 0x5c
   12404:	bne	123c4 <dcngettext@plt+0x13d4>
   12408:	mov	r1, #1
   1240c:	mov	r2, #2
   12410:	mov	r0, r7
   12414:	bl	10de0 <fwrite_unlocked@plt>
   12418:	ldrb	r1, [r4, #1]!
   1241c:	cmp	r1, #0
   12420:	bne	123f4 <dcngettext@plt+0x1404>
   12424:	ldrd	r4, [sp]
   12428:	ldrd	r6, [sp, #8]
   1242c:	ldr	r8, [sp, #16]
   12430:	add	sp, sp, #20
   12434:	pop	{pc}		; (ldr pc, [sp], #4)
   12438:	mov	r2, #2
   1243c:	mov	r1, #1
   12440:	mov	r0, r8
   12444:	bl	10de0 <fwrite_unlocked@plt>
   12448:	b	123e8 <dcngettext@plt+0x13f8>
   1244c:	mov	r2, #2
   12450:	mov	r1, #1
   12454:	mov	r0, r6
   12458:	bl	10de0 <fwrite_unlocked@plt>
   1245c:	b	123e8 <dcngettext@plt+0x13f8>
   12460:	movw	r3, #12652	; 0x316c
   12464:	movt	r3, #3
   12468:	ldr	r1, [r3]
   1246c:	b	10d68 <fputs_unlocked@plt>
   12470:	mov	r0, r3
   12474:	bl	10f6c <__overflow@plt>
   12478:	b	123e8 <dcngettext@plt+0x13f8>
   1247c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12480:	mov	r5, r2
   12484:	strd	r6, [sp, #8]
   12488:	mov	r7, r1
   1248c:	movw	r1, #5000	; 0x1388
   12490:	movt	r1, #2
   12494:	mov	r6, r0
   12498:	str	r8, [sp, #16]
   1249c:	str	lr, [sp, #20]
   124a0:	bl	10d8c <strcmp@plt>
   124a4:	mov	r3, #0
   124a8:	cmp	r0, r3
   124ac:	strb	r3, [r5]
   124b0:	bne	12530 <dcngettext@plt+0x1540>
   124b4:	movw	r3, #12648	; 0x3168
   124b8:	movt	r3, #3
   124bc:	ldr	r5, [r3]
   124c0:	mov	r4, #1
   124c4:	movw	r3, #12660	; 0x3174
   124c8:	movt	r3, #3
   124cc:	mov	r1, #2
   124d0:	strb	r4, [r3, #4]
   124d4:	mov	r0, r5
   124d8:	bl	1da3c <dcngettext@plt+0xca4c>
   124dc:	mov	r1, r7
   124e0:	mov	r0, r5
   124e4:	bl	12c3c <dcngettext@plt+0x1c4c>
   124e8:	cmp	r0, #0
   124ec:	bne	12510 <dcngettext@plt+0x1520>
   124f0:	mov	r0, r5
   124f4:	bl	10f9c <clearerr_unlocked@plt>
   124f8:	mov	r0, r4
   124fc:	ldrd	r4, [sp]
   12500:	ldrd	r6, [sp, #8]
   12504:	ldr	r8, [sp, #16]
   12508:	add	sp, sp, #20
   1250c:	pop	{pc}		; (ldr pc, [sp], #4)
   12510:	bl	10ef4 <__errno_location@plt>
   12514:	ldr	r7, [r0]
   12518:	mov	r0, r5
   1251c:	bl	10f9c <clearerr_unlocked@plt>
   12520:	cmp	r7, #0
   12524:	bne	12588 <dcngettext@plt+0x1598>
   12528:	mov	r4, #1
   1252c:	b	124f8 <dcngettext@plt+0x1508>
   12530:	movw	r1, #5004	; 0x138c
   12534:	movt	r1, #2
   12538:	mov	r0, r6
   1253c:	bl	1dba0 <dcngettext@plt+0xcbb0>
   12540:	subs	r4, r0, #0
   12544:	beq	125d8 <dcngettext@plt+0x15e8>
   12548:	mov	r1, #2
   1254c:	bl	1da3c <dcngettext@plt+0xca4c>
   12550:	mov	r1, r7
   12554:	mov	r0, r4
   12558:	bl	12c3c <dcngettext@plt+0x1c4c>
   1255c:	cmp	r0, #0
   12560:	beq	125b8 <dcngettext@plt+0x15c8>
   12564:	bl	10ef4 <__errno_location@plt>
   12568:	mov	r5, r0
   1256c:	mov	r0, r4
   12570:	ldr	r7, [r5]
   12574:	bl	1da8c <dcngettext@plt+0xca9c>
   12578:	cmp	r0, #0
   1257c:	beq	12520 <dcngettext@plt+0x1530>
   12580:	cmp	r7, #0
   12584:	beq	125d0 <dcngettext@plt+0x15e0>
   12588:	mov	r2, r6
   1258c:	mov	r1, #3
   12590:	mov	r0, #0
   12594:	mov	r4, r0
   12598:	bl	1fe94 <dcngettext@plt+0xeea4>
   1259c:	mov	r3, r0
   125a0:	mov	r1, r7
   125a4:	movw	r2, #8124	; 0x1fbc
   125a8:	movt	r2, #2
   125ac:	mov	r0, r4
   125b0:	bl	10e70 <error@plt>
   125b4:	b	124f8 <dcngettext@plt+0x1508>
   125b8:	mov	r0, r4
   125bc:	bl	1da8c <dcngettext@plt+0xca9c>
   125c0:	cmp	r0, #0
   125c4:	beq	12528 <dcngettext@plt+0x1538>
   125c8:	bl	10ef4 <__errno_location@plt>
   125cc:	mov	r5, r0
   125d0:	ldr	r7, [r5]
   125d4:	b	12520 <dcngettext@plt+0x1530>
   125d8:	movw	r3, #12660	; 0x3174
   125dc:	movt	r3, #3
   125e0:	ldrb	r4, [r3, #5]
   125e4:	bl	10ef4 <__errno_location@plt>
   125e8:	ldr	r7, [r0]
   125ec:	cmp	r4, #0
   125f0:	beq	12588 <dcngettext@plt+0x1598>
   125f4:	cmp	r7, #2
   125f8:	moveq	r3, #1
   125fc:	strbeq	r3, [r5]
   12600:	bne	12588 <dcngettext@plt+0x1598>
   12604:	b	124f8 <dcngettext@plt+0x1508>
   12608:	subs	r6, r0, #0
   1260c:	str	r7, [sp, #-8]!
   12610:	str	lr, [sp, #4]
   12614:	sub	sp, sp, #56	; 0x38
   12618:	beq	12660 <dcngettext@plt+0x1670>
   1261c:	movw	r3, #12640	; 0x3160
   12620:	movt	r3, #3
   12624:	ldr	r4, [r3]
   12628:	mov	r2, #5
   1262c:	movw	r1, #5020	; 0x139c
   12630:	movt	r1, #2
   12634:	mov	r0, #0
   12638:	bl	10e04 <dcgettext@plt>
   1263c:	movw	r3, #12684	; 0x318c
   12640:	movt	r3, #3
   12644:	mov	r2, r0
   12648:	mov	r1, #1
   1264c:	ldr	r3, [r3]
   12650:	mov	r0, r4
   12654:	bl	10f3c <__fprintf_chk@plt>
   12658:	mov	r0, r6
   1265c:	bl	10ed0 <exit@plt>
   12660:	mov	r2, #5
   12664:	movw	r1, #5060	; 0x13c4
   12668:	movt	r1, #2
   1266c:	movw	r7, #12652	; 0x316c
   12670:	movt	r7, #3
   12674:	bl	10e04 <dcgettext@plt>
   12678:	movw	r3, #12684	; 0x318c
   1267c:	movt	r3, #3
   12680:	mov	r1, r0
   12684:	mov	r0, #1
   12688:	ldr	r2, [r3]
   1268c:	bl	10f24 <__printf_chk@plt>
   12690:	mov	r2, #5
   12694:	movw	r1, #5096	; 0x13e8
   12698:	movt	r1, #2
   1269c:	mov	r0, r6
   126a0:	bl	10e04 <dcgettext@plt>
   126a4:	mov	r1, r0
   126a8:	mov	r3, #512	; 0x200
   126ac:	movw	r2, #5136	; 0x1410
   126b0:	movt	r2, #2
   126b4:	mov	r0, #1
   126b8:	bl	10f24 <__printf_chk@plt>
   126bc:	mov	r2, #5
   126c0:	movw	r1, #5144	; 0x1418
   126c4:	movt	r1, #2
   126c8:	mov	r0, r6
   126cc:	bl	10e04 <dcgettext@plt>
   126d0:	ldr	r1, [r7]
   126d4:	bl	10d68 <fputs_unlocked@plt>
   126d8:	mov	r2, #5
   126dc:	movw	r1, #5200	; 0x1450
   126e0:	movt	r1, #2
   126e4:	mov	r0, r6
   126e8:	bl	10e04 <dcgettext@plt>
   126ec:	ldr	r1, [r7]
   126f0:	bl	10d68 <fputs_unlocked@plt>
   126f4:	mov	r2, #5
   126f8:	movw	r1, #5248	; 0x1480
   126fc:	movt	r1, #2
   12700:	mov	r0, r6
   12704:	bl	10e04 <dcgettext@plt>
   12708:	ldr	r1, [r7]
   1270c:	bl	10d68 <fputs_unlocked@plt>
   12710:	mov	r2, #5
   12714:	movw	r1, #5320	; 0x14c8
   12718:	movt	r1, #2
   1271c:	mov	r0, r6
   12720:	bl	10e04 <dcgettext@plt>
   12724:	ldr	r1, [r7]
   12728:	bl	10d68 <fputs_unlocked@plt>
   1272c:	mov	r2, #5
   12730:	movw	r1, #5376	; 0x1500
   12734:	movt	r1, #2
   12738:	mov	r0, r6
   1273c:	bl	10e04 <dcgettext@plt>
   12740:	ldr	r1, [r7]
   12744:	bl	10d68 <fputs_unlocked@plt>
   12748:	mov	r2, #5
   1274c:	movw	r1, #5432	; 0x1538
   12750:	movt	r1, #2
   12754:	mov	r0, r6
   12758:	bl	10e04 <dcgettext@plt>
   1275c:	ldr	r1, [r7]
   12760:	bl	10d68 <fputs_unlocked@plt>
   12764:	mov	r2, #5
   12768:	movw	r1, #5560	; 0x15b8
   1276c:	movt	r1, #2
   12770:	mov	r0, r6
   12774:	bl	10e04 <dcgettext@plt>
   12778:	ldr	r1, [r7]
   1277c:	bl	10d68 <fputs_unlocked@plt>
   12780:	mov	r2, #5
   12784:	movw	r1, #6000	; 0x1770
   12788:	movt	r1, #2
   1278c:	mov	r0, r6
   12790:	bl	10e04 <dcgettext@plt>
   12794:	ldr	r1, [r7]
   12798:	bl	10d68 <fputs_unlocked@plt>
   1279c:	mov	r2, #5
   127a0:	movw	r1, #6048	; 0x17a0
   127a4:	movt	r1, #2
   127a8:	mov	r0, r6
   127ac:	bl	10e04 <dcgettext@plt>
   127b0:	ldr	r1, [r7]
   127b4:	bl	10d68 <fputs_unlocked@plt>
   127b8:	mov	r2, #5
   127bc:	movw	r1, #6104	; 0x17d8
   127c0:	movt	r1, #2
   127c4:	mov	r0, r6
   127c8:	bl	10e04 <dcgettext@plt>
   127cc:	mov	r1, r0
   127d0:	movw	r2, #6148	; 0x1804
   127d4:	movt	r2, #2
   127d8:	mov	r0, #1
   127dc:	bl	10f24 <__printf_chk@plt>
   127e0:	mov	r2, #5
   127e4:	movw	r1, #6160	; 0x1810
   127e8:	movt	r1, #2
   127ec:	mov	r0, r6
   127f0:	bl	10e04 <dcgettext@plt>
   127f4:	ldr	r1, [r7]
   127f8:	bl	10d68 <fputs_unlocked@plt>
   127fc:	movw	lr, #4708	; 0x1264
   12800:	movt	lr, #2
   12804:	ldr	ip, [lr]
   12808:	ldr	r4, [lr, #4]
   1280c:	ldrd	r8, [lr, #8]
   12810:	subs	r1, ip, #0
   12814:	str	ip, [sp]
   12818:	ldrd	r2, [lr, #16]
   1281c:	str	r4, [sp, #4]
   12820:	ldrd	r4, [lr, #24]
   12824:	strd	r8, [sp, #8]
   12828:	ldrd	r8, [lr, #32]
   1282c:	strd	r2, [sp, #16]
   12830:	ldrd	r2, [lr, #40]	; 0x28
   12834:	strd	r4, [sp, #24]
   12838:	ldrd	r4, [lr, #48]	; 0x30
   1283c:	strd	r8, [sp, #32]
   12840:	strd	r2, [sp, #40]	; 0x28
   12844:	strd	r4, [sp, #48]	; 0x30
   12848:	movwne	r5, #5008	; 0x1390
   1284c:	mov	r4, sp
   12850:	movtne	r5, #2
   12854:	bne	1294c <dcngettext@plt+0x195c>
   12858:	ldr	r4, [r4, #4]
   1285c:	movw	r1, #6496	; 0x1960
   12860:	movt	r1, #2
   12864:	mov	r2, #5
   12868:	cmp	r4, #0
   1286c:	beq	12960 <dcngettext@plt+0x1970>
   12870:	mov	r0, #0
   12874:	bl	10e04 <dcgettext@plt>
   12878:	mov	r1, r0
   1287c:	movw	r3, #6520	; 0x1978
   12880:	movt	r3, #2
   12884:	movw	r2, #6560	; 0x19a0
   12888:	movt	r2, #2
   1288c:	mov	r0, #1
   12890:	bl	10f24 <__printf_chk@plt>
   12894:	mov	r1, #0
   12898:	mov	r0, #5
   1289c:	bl	10f78 <setlocale@plt>
   128a0:	cmp	r0, #0
   128a4:	movweq	r5, #5008	; 0x1390
   128a8:	movteq	r5, #2
   128ac:	beq	128d0 <dcngettext@plt+0x18e0>
   128b0:	movw	r1, #6576	; 0x19b0
   128b4:	movt	r1, #2
   128b8:	mov	r2, #3
   128bc:	movw	r5, #5008	; 0x1390
   128c0:	movt	r5, #2
   128c4:	bl	10fcc <strncmp@plt>
   128c8:	cmp	r0, #0
   128cc:	bne	12a18 <dcngettext@plt+0x1a28>
   128d0:	mov	r2, #5
   128d4:	movw	r1, #6652	; 0x19fc
   128d8:	movt	r1, #2
   128dc:	mov	r0, #0
   128e0:	bl	10e04 <dcgettext@plt>
   128e4:	mov	r1, r0
   128e8:	movw	r3, #5008	; 0x1390
   128ec:	movt	r3, #2
   128f0:	movw	r2, #6520	; 0x1978
   128f4:	movt	r2, #2
   128f8:	mov	r0, #1
   128fc:	bl	10f24 <__printf_chk@plt>
   12900:	mov	r2, #5
   12904:	movw	r1, #6680	; 0x1a18
   12908:	movt	r1, #2
   1290c:	mov	r0, #0
   12910:	bl	10e04 <dcgettext@plt>
   12914:	movw	r2, #7904	; 0x1ee0
   12918:	movt	r2, #2
   1291c:	cmp	r4, r5
   12920:	movw	r3, #5428	; 0x1534
   12924:	movt	r3, #2
   12928:	mov	r1, r0
   1292c:	moveq	r3, r2
   12930:	mov	r2, r4
   12934:	mov	r0, #1
   12938:	bl	10f24 <__printf_chk@plt>
   1293c:	b	12658 <dcngettext@plt+0x1668>
   12940:	ldr	r1, [r4, #8]!
   12944:	cmp	r1, #0
   12948:	beq	12858 <dcngettext@plt+0x1868>
   1294c:	mov	r0, r5
   12950:	bl	10d8c <strcmp@plt>
   12954:	cmp	r0, #0
   12958:	bne	12940 <dcngettext@plt+0x1950>
   1295c:	b	12858 <dcngettext@plt+0x1868>
   12960:	mov	r0, r4
   12964:	bl	10e04 <dcgettext@plt>
   12968:	mov	r1, r0
   1296c:	movw	r3, #6520	; 0x1978
   12970:	movt	r3, #2
   12974:	movw	r2, #6560	; 0x19a0
   12978:	movt	r2, #2
   1297c:	mov	r0, #1
   12980:	bl	10f24 <__printf_chk@plt>
   12984:	mov	r1, r4
   12988:	mov	r0, #5
   1298c:	bl	10f78 <setlocale@plt>
   12990:	cmp	r0, #0
   12994:	beq	129b0 <dcngettext@plt+0x19c0>
   12998:	movw	r1, #6576	; 0x19b0
   1299c:	movt	r1, #2
   129a0:	mov	r2, #3
   129a4:	bl	10fcc <strncmp@plt>
   129a8:	cmp	r0, #0
   129ac:	bne	12a0c <dcngettext@plt+0x1a1c>
   129b0:	mov	r2, #5
   129b4:	movw	r1, #6652	; 0x19fc
   129b8:	movt	r1, #2
   129bc:	mov	r0, #0
   129c0:	bl	10e04 <dcgettext@plt>
   129c4:	mov	r1, r0
   129c8:	movw	r3, #5008	; 0x1390
   129cc:	movt	r3, #2
   129d0:	movw	r2, #6520	; 0x1978
   129d4:	movt	r2, #2
   129d8:	mov	r0, #1
   129dc:	bl	10f24 <__printf_chk@plt>
   129e0:	movw	r1, #6680	; 0x1a18
   129e4:	movt	r1, #2
   129e8:	mov	r2, #5
   129ec:	mov	r0, #0
   129f0:	bl	10e04 <dcgettext@plt>
   129f4:	movw	r4, #5008	; 0x1390
   129f8:	movt	r4, #2
   129fc:	movw	r3, #7904	; 0x1ee0
   12a00:	movt	r3, #2
   12a04:	mov	r1, r0
   12a08:	b	12930 <dcngettext@plt+0x1940>
   12a0c:	movw	r5, #5008	; 0x1390
   12a10:	movt	r5, #2
   12a14:	mov	r4, r5
   12a18:	mov	r2, #5
   12a1c:	movw	r1, #6580	; 0x19b4
   12a20:	movt	r1, #2
   12a24:	mov	r0, #0
   12a28:	bl	10e04 <dcgettext@plt>
   12a2c:	ldr	r1, [r7]
   12a30:	bl	10d68 <fputs_unlocked@plt>
   12a34:	b	128d0 <dcngettext@plt+0x18e0>
   12a38:	movw	r3, #12676	; 0x3184
   12a3c:	movt	r3, #3
   12a40:	str	r0, [r3]
   12a44:	bx	lr
   12a48:	movw	r3, #12676	; 0x3184
   12a4c:	movt	r3, #3
   12a50:	strb	r0, [r3, #4]
   12a54:	bx	lr
   12a58:	movw	r3, #12652	; 0x316c
   12a5c:	movt	r3, #3
   12a60:	strd	r4, [sp, #-16]!
   12a64:	ldr	r0, [r3]
   12a68:	str	r6, [sp, #8]
   12a6c:	str	lr, [sp, #12]
   12a70:	sub	sp, sp, #8
   12a74:	bl	20be8 <dcngettext@plt+0xfbf8>
   12a78:	cmp	r0, #0
   12a7c:	beq	12aa8 <dcngettext@plt+0x1ab8>
   12a80:	movw	r4, #12676	; 0x3184
   12a84:	movt	r4, #3
   12a88:	ldrb	r6, [r4, #4]
   12a8c:	bl	10ef4 <__errno_location@plt>
   12a90:	mov	r5, r0
   12a94:	cmp	r6, #0
   12a98:	beq	12ad4 <dcngettext@plt+0x1ae4>
   12a9c:	ldr	r3, [r0]
   12aa0:	cmp	r3, #32
   12aa4:	bne	12ad4 <dcngettext@plt+0x1ae4>
   12aa8:	movw	r3, #12640	; 0x3160
   12aac:	movt	r3, #3
   12ab0:	ldr	r0, [r3]
   12ab4:	bl	20be8 <dcngettext@plt+0xfbf8>
   12ab8:	cmp	r0, #0
   12abc:	bne	12b1c <dcngettext@plt+0x1b2c>
   12ac0:	add	sp, sp, #8
   12ac4:	ldrd	r4, [sp]
   12ac8:	ldr	r6, [sp, #8]
   12acc:	add	sp, sp, #12
   12ad0:	pop	{pc}		; (ldr pc, [sp], #4)
   12ad4:	movw	r1, #8108	; 0x1fac
   12ad8:	movt	r1, #2
   12adc:	mov	r2, #5
   12ae0:	mov	r0, #0
   12ae4:	bl	10e04 <dcgettext@plt>
   12ae8:	mov	r6, r0
   12aec:	ldr	r0, [r4]
   12af0:	cmp	r0, #0
   12af4:	beq	12b2c <dcngettext@plt+0x1b3c>
   12af8:	ldr	r4, [r5]
   12afc:	bl	1fe80 <dcngettext@plt+0xee90>
   12b00:	mov	r3, r0
   12b04:	movw	r2, #8120	; 0x1fb8
   12b08:	movt	r2, #2
   12b0c:	mov	r0, #0
   12b10:	str	r6, [sp]
   12b14:	mov	r1, r4
   12b18:	bl	10e70 <error@plt>
   12b1c:	movw	r3, #12552	; 0x3108
   12b20:	movt	r3, #3
   12b24:	ldr	r0, [r3]
   12b28:	bl	10dbc <_exit@plt>
   12b2c:	mov	r3, r6
   12b30:	movw	r2, #8124	; 0x1fbc
   12b34:	movt	r2, #2
   12b38:	ldr	r1, [r5]
   12b3c:	bl	10e70 <error@plt>
   12b40:	b	12b1c <dcngettext@plt+0x1b2c>
   12b44:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12b48:	mov	r5, r0
   12b4c:	movw	r0, #32840	; 0x8048
   12b50:	strd	r6, [sp, #8]
   12b54:	mov	r4, r2
   12b58:	mov	r7, r3
   12b5c:	str	r8, [sp, #16]
   12b60:	mov	r8, r1
   12b64:	str	lr, [sp, #20]
   12b68:	sub	sp, sp, #344	; 0x158
   12b6c:	bl	20b54 <dcngettext@plt+0xfb64>
   12b70:	subs	r6, r0, #0
   12b74:	moveq	r0, #1
   12b78:	beq	12be0 <dcngettext@plt+0x1bf0>
   12b7c:	mov	r0, sp
   12b80:	blx	r4
   12b84:	mov	r4, #0
   12b88:	b	12ba4 <dcngettext@plt+0x1bb4>
   12b8c:	bl	10fc0 <fread_unlocked@plt>
   12b90:	add	r4, r4, r0
   12b94:	cmp	r4, #32768	; 0x8000
   12b98:	beq	12c0c <dcngettext@plt+0x1c1c>
   12b9c:	cmp	r0, #0
   12ba0:	beq	12c20 <dcngettext@plt+0x1c30>
   12ba4:	ldr	ip, [r5]
   12ba8:	rsb	r2, r4, #32768	; 0x8000
   12bac:	add	r0, r6, r4
   12bb0:	mov	r3, r5
   12bb4:	mov	r1, #1
   12bb8:	tst	ip, #16
   12bbc:	beq	12b8c <dcngettext@plt+0x1b9c>
   12bc0:	cmp	r4, #0
   12bc4:	bne	12bf8 <dcngettext@plt+0x1c08>
   12bc8:	mov	r1, r8
   12bcc:	mov	r0, sp
   12bd0:	blx	r7
   12bd4:	mov	r0, r6
   12bd8:	bl	1dc4c <dcngettext@plt+0xcc5c>
   12bdc:	mov	r0, #0
   12be0:	add	sp, sp, #344	; 0x158
   12be4:	ldrd	r4, [sp]
   12be8:	ldrd	r6, [sp, #8]
   12bec:	ldr	r8, [sp, #16]
   12bf0:	add	sp, sp, #20
   12bf4:	pop	{pc}		; (ldr pc, [sp], #4)
   12bf8:	mov	r1, r4
   12bfc:	mov	r2, sp
   12c00:	mov	r0, r6
   12c04:	bl	1d694 <dcngettext@plt+0xc6a4>
   12c08:	b	12bc8 <dcngettext@plt+0x1bd8>
   12c0c:	mov	r1, r4
   12c10:	mov	r2, sp
   12c14:	mov	r0, r6
   12c18:	bl	12eb8 <dcngettext@plt+0x1ec8>
   12c1c:	b	12b84 <dcngettext@plt+0x1b94>
   12c20:	ldr	r3, [r5]
   12c24:	tst	r3, #32
   12c28:	beq	12bc0 <dcngettext@plt+0x1bd0>
   12c2c:	mov	r0, r6
   12c30:	bl	1dc4c <dcngettext@plt+0xcc5c>
   12c34:	mov	r0, #1
   12c38:	b	12be0 <dcngettext@plt+0x1bf0>
   12c3c:	movw	r3, #54828	; 0xd62c
   12c40:	movt	r3, #1
   12c44:	movw	r2, #11368	; 0x2c68
   12c48:	movt	r2, #1
   12c4c:	b	12b44 <dcngettext@plt+0x1b54>
   12c50:	movw	r3, #54880	; 0xd660
   12c54:	movt	r3, #1
   12c58:	movw	r2, #11576	; 0x2d38
   12c5c:	movt	r2, #1
   12c60:	b	12b44 <dcngettext@plt+0x1b54>
   12c64:	andeq	r0, r0, r0
   12c68:	strd	r4, [sp, #-16]!
   12c6c:	mov	r2, #0
   12c70:	mov	r3, #0
   12c74:	add	r5, pc, #124	; 0x7c
   12c78:	ldrd	r4, [r5]
   12c7c:	mov	r1, #0
   12c80:	strd	r6, [sp, #8]
   12c84:	add	r7, pc, #116	; 0x74
   12c88:	ldrd	r6, [r7]
   12c8c:	strd	r6, [r0]
   12c90:	add	r7, pc, #112	; 0x70
   12c94:	ldrd	r6, [r7]
   12c98:	strd	r4, [r0, #8]
   12c9c:	add	r5, pc, #108	; 0x6c
   12ca0:	ldrd	r4, [r5]
   12ca4:	strd	r2, [r0, #64]	; 0x40
   12ca8:	strd	r2, [r0, #72]	; 0x48
   12cac:	add	r3, pc, #100	; 0x64
   12cb0:	ldrd	r2, [r3]
   12cb4:	str	r1, [r0, #80]	; 0x50
   12cb8:	strd	r2, [r0, #16]
   12cbc:	add	r3, pc, #92	; 0x5c
   12cc0:	ldrd	r2, [r3]
   12cc4:	strd	r6, [r0, #24]
   12cc8:	add	r7, pc, #88	; 0x58
   12ccc:	ldrd	r6, [r7]
   12cd0:	strd	r4, [r0, #32]
   12cd4:	add	r5, pc, #84	; 0x54
   12cd8:	ldrd	r4, [r5]
   12cdc:	strd	r2, [r0, #40]	; 0x28
   12ce0:	strd	r6, [r0, #48]	; 0x30
   12ce4:	ldrd	r6, [sp, #8]
   12ce8:	strd	r4, [r0, #56]	; 0x38
   12cec:	ldrd	r4, [sp]
   12cf0:	add	sp, sp, #16
   12cf4:	bx	lr
   12cf8:	strbhi	sl, [sl], #1851	; 0x73b
   12cfc:	bllt	19fe718 <stdout@@GLIBC_2.4+0x19cb5ac>
   12d00:	vtbl.8	d12, {d12-d13}, d8
   12d04:	bvs	28c6a8 <stdout@@GLIBC_2.4+0x25953c>
   12d08:	svcpl	0x001d36f1
   12d0c:	strbge	pc, [pc, #-1338]	; 127da <dcngettext@plt+0x17ea>	; <UNPREDICTABLE>
   12d10:	sfmge	f0, 3, [r6, #836]!	; 0x344
   12d14:	tstpl	lr, pc, ror r2
   12d18:	vcmla.f32	d15, d4, d27[0], #90
   12d1c:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   12d20:	blcs	fadda4 <stdout@@GLIBC_2.4+0xf7ac38>
   12d24:	blls	16cf5c <stdout@@GLIBC_2.4+0x139df0>
   12d28:	blx	10822de <stdout@@GLIBC_2.4+0x104f172>
   12d2c:	svcne	0x0083d9ab
   12d30:	cmnne	lr, #1073741854	; 0x4000001e
   12d34:	blpl	ff8461a0 <stdout@@GLIBC_2.4+0xff813034>
   12d38:	strd	r4, [sp, #-16]!
   12d3c:	mov	r2, #0
   12d40:	mov	r3, #0
   12d44:	add	r5, pc, #124	; 0x7c
   12d48:	ldrd	r4, [r5]
   12d4c:	mov	r1, #0
   12d50:	strd	r6, [sp, #8]
   12d54:	add	r7, pc, #116	; 0x74
   12d58:	ldrd	r6, [r7]
   12d5c:	strd	r6, [r0]
   12d60:	add	r7, pc, #112	; 0x70
   12d64:	ldrd	r6, [r7]
   12d68:	strd	r4, [r0, #8]
   12d6c:	add	r5, pc, #108	; 0x6c
   12d70:	ldrd	r4, [r5]
   12d74:	strd	r2, [r0, #64]	; 0x40
   12d78:	strd	r2, [r0, #72]	; 0x48
   12d7c:	add	r3, pc, #100	; 0x64
   12d80:	ldrd	r2, [r3]
   12d84:	str	r1, [r0, #80]	; 0x50
   12d88:	strd	r2, [r0, #16]
   12d8c:	add	r3, pc, #92	; 0x5c
   12d90:	ldrd	r2, [r3]
   12d94:	strd	r6, [r0, #24]
   12d98:	add	r7, pc, #88	; 0x58
   12d9c:	ldrd	r6, [r7]
   12da0:	strd	r4, [r0, #32]
   12da4:	add	r5, pc, #84	; 0x54
   12da8:	ldrd	r4, [r5]
   12dac:	strd	r2, [r0, #40]	; 0x28
   12db0:	strd	r6, [r0, #48]	; 0x30
   12db4:	ldrd	r6, [sp, #8]
   12db8:	strd	r4, [r0, #56]	; 0x38
   12dbc:	ldrd	r4, [sp]
   12dc0:	add	sp, sp, #16
   12dc4:	bx	lr
   12dc8:	ldrbtcc	sp, [ip], -r7, lsl #10
   12dcc:	addsvs	r2, sl, #688128	; 0xa8000
   12dd0:	ldrdgt	r9, [r5, -r8]
   12dd4:	blgt	feefa350 <stdout@@GLIBC_2.4+0xfeec71e4>
   12dd8:			; <UNDEFINED> instruction: 0xf70e5939
   12ddc:	strne	lr, [pc, #-3288]!	; 1210c <dcngettext@plt+0x111c>
   12de0:			; <UNDEFINED> instruction: 0xffc00b31
   12de4:	ldrvs	r2, [r3, -r7, ror #12]!
   12de8:	rsbscc	sp, r0, r7, lsl sp
   12dec:	cmpls	r9, sl, asr r1
   12df0:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   12df4:			; <UNDEFINED> instruction: 0x8eb44a87
   12df8:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   12dfc:	blle	31e638 <stdout@@GLIBC_2.4+0x2eb4cc>
   12e00:	cdplt	15, 15, cr4, cr10, cr4, {5}
   12e04:			; <UNDEFINED> instruction: 0x47b5481d
   12e08:	mov	ip, r1
   12e0c:	str	r4, [sp, #-8]!
   12e10:	add	r4, r0, #56	; 0x38
   12e14:	str	lr, [sp, #4]
   12e18:	sub	sp, sp, #8
   12e1c:	sub	lr, r0, #8
   12e20:	ldr	r2, [lr, #8]!
   12e24:	add	ip, ip, #8
   12e28:	ldr	r3, [lr, #4]
   12e2c:	rev	r2, r2
   12e30:	cmp	lr, r4
   12e34:	str	r2, [ip, #-4]
   12e38:	str	r2, [sp, #4]
   12e3c:	rev	r3, r3
   12e40:	str	r3, [ip, #-8]
   12e44:	str	r3, [sp]
   12e48:	bne	12e20 <dcngettext@plt+0x1e30>
   12e4c:	mov	r0, r1
   12e50:	add	sp, sp, #8
   12e54:	ldr	r4, [sp]
   12e58:	add	sp, sp, #4
   12e5c:	pop	{pc}		; (ldr pc, [sp], #4)
   12e60:	mov	ip, r1
   12e64:	str	r4, [sp, #-8]!
   12e68:	add	r4, r0, #40	; 0x28
   12e6c:	str	lr, [sp, #4]
   12e70:	sub	sp, sp, #8
   12e74:	sub	lr, r0, #8
   12e78:	ldr	r2, [lr, #8]!
   12e7c:	add	ip, ip, #8
   12e80:	ldr	r3, [lr, #4]
   12e84:	rev	r2, r2
   12e88:	cmp	lr, r4
   12e8c:	str	r2, [ip, #-4]
   12e90:	str	r2, [sp, #4]
   12e94:	rev	r3, r3
   12e98:	str	r3, [ip, #-8]
   12e9c:	str	r3, [sp]
   12ea0:	bne	12e78 <dcngettext@plt+0x1e88>
   12ea4:	mov	r0, r1
   12ea8:	add	sp, sp, #8
   12eac:	ldr	r4, [sp]
   12eb0:	add	sp, sp, #4
   12eb4:	pop	{pc}		; (ldr pc, [sp], #4)
   12eb8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12ebc:	mov	r5, #0
   12ec0:	bic	r3, r1, #7
   12ec4:	strd	r6, [sp, #8]
   12ec8:	mov	ip, r2
   12ecc:	strd	r8, [sp, #16]
   12ed0:	ldrd	r8, [r2, #64]	; 0x40
   12ed4:	strd	sl, [sp, #24]
   12ed8:	ldrd	sl, [r2, #72]	; 0x48
   12edc:	str	lr, [sp, #32]
   12ee0:	sub	sp, sp, #420	; 0x1a4
   12ee4:	ldr	lr, [r2]
   12ee8:	adds	r6, r8, r1
   12eec:	adcs	r7, r9, r5
   12ef0:	ldr	r5, [r2, #4]
   12ef4:	movcs	r1, #1
   12ef8:	movcc	r1, #0
   12efc:	adds	r8, sl, r1
   12f00:	strd	r6, [r2, #64]	; 0x40
   12f04:	add	r7, ip, #16
   12f08:	adc	r9, fp, #0
   12f0c:	ldr	r1, [r2, #8]
   12f10:	strd	r8, [r2, #72]	; 0x48
   12f14:	ldr	r4, [ip, #32]
   12f18:	ldm	r7, {r7, r8, r9, sl}
   12f1c:	str	r2, [sp, #280]	; 0x118
   12f20:	add	r2, r0, r3
   12f24:	cmp	r0, r2
   12f28:	mov	r2, ip
   12f2c:	str	r4, [sp, #8]
   12f30:	ldr	fp, [ip, #36]	; 0x24
   12f34:	str	r5, [sp, #16]
   12f38:	ldr	r4, [r2, #40]	; 0x28
   12f3c:	ldr	r6, [ip, #44]	; 0x2c
   12f40:	str	r8, [sp, #64]	; 0x40
   12f44:	ldr	ip, [ip, #12]
   12f48:	str	r4, [sp, #4]
   12f4c:	str	r1, [sp, #28]
   12f50:	str	r6, [sp, #24]
   12f54:	str	lr, [sp, #44]	; 0x2c
   12f58:	str	ip, [sp, #40]	; 0x28
   12f5c:	str	r7, [sp, #56]	; 0x38
   12f60:	str	fp, [sp, #60]	; 0x3c
   12f64:	ldr	r4, [r2, #48]	; 0x30
   12f68:	ldr	r6, [r2, #52]	; 0x34
   12f6c:	str	r4, [sp, #20]
   12f70:	ldr	r4, [r2, #60]	; 0x3c
   12f74:	str	r6, [sp, #52]	; 0x34
   12f78:	ldr	r6, [r2, #56]	; 0x38
   12f7c:	bcs	1d4f8 <dcngettext@plt+0xc508>
   12f80:	add	r2, r0, #120	; 0x78
   12f84:	sub	r3, r3, #1
   12f88:	str	sl, [sp, #36]	; 0x24
   12f8c:	sub	r0, r0, #8
   12f90:	bic	r3, r3, #127	; 0x7f
   12f94:	str	r0, [sp, #208]	; 0xd0
   12f98:	add	r0, r3, r2
   12f9c:	ldr	r3, [sp, #4]
   12fa0:	str	r9, [sp, #220]	; 0xdc
   12fa4:	ldr	r2, [sp, #20]
   12fa8:	str	r1, [sp, #216]	; 0xd8
   12fac:	str	r3, [sp, #228]	; 0xe4
   12fb0:	ldr	r3, [sp, #24]
   12fb4:	str	lr, [sp, #240]	; 0xf0
   12fb8:	str	r5, [sp, #244]	; 0xf4
   12fbc:	str	ip, [sp, #248]	; 0xf8
   12fc0:	str	r7, [sp, #252]	; 0xfc
   12fc4:	str	r3, [sp, #232]	; 0xe8
   12fc8:	str	r2, [sp, #236]	; 0xec
   12fcc:	ldr	r3, [sp, #8]
   12fd0:	str	r9, [sp, #8]
   12fd4:	mov	r9, r4
   12fd8:	ldr	r2, [sp, #52]	; 0x34
   12fdc:	str	r3, [sp, #32]
   12fe0:	str	r3, [sp, #224]	; 0xe0
   12fe4:	str	r8, [sp, #256]	; 0x100
   12fe8:	str	sl, [sp, #260]	; 0x104
   12fec:	str	fp, [sp, #264]	; 0x108
   12ff0:	str	r2, [sp, #268]	; 0x10c
   12ff4:	str	r6, [sp, #272]	; 0x110
   12ff8:	str	r4, [sp, #276]	; 0x114
   12ffc:	str	r0, [sp, #284]	; 0x11c
   13000:	ldr	lr, [sp, #8]
   13004:	add	r3, sp, #288	; 0x120
   13008:	add	r0, sp, #416	; 0x1a0
   1300c:	ldr	sl, [sp, #32]
   13010:	ldr	r1, [sp, #208]	; 0xd0
   13014:	ldr	ip, [r1, #8]!
   13018:	ldr	r2, [r1, #4]
   1301c:	rev	ip, ip
   13020:	rev	r2, r2
   13024:	stm	r3, {r2, ip}
   13028:	add	r3, r3, #8
   1302c:	cmp	r0, r3
   13030:	bne	13014 <dcngettext@plt+0x2024>
   13034:	ldr	r3, [sp, #4]
   13038:	mov	r2, sl
   1303c:	lsr	r8, sl, #14
   13040:	lsl	r5, sl, #23
   13044:	str	lr, [sp, #8]
   13048:	ldrd	r0, [sp, #20]
   1304c:	str	r2, [sp, #32]
   13050:	ldr	ip, [sp, #28]
   13054:	ldr	lr, [sp, #52]	; 0x34
   13058:	eor	fp, r3, r0
   1305c:	lsr	r3, sl, #18
   13060:	and	fp, fp, sl
   13064:	ldr	r2, [sp, #44]	; 0x2c
   13068:	eor	sl, fp, r0
   1306c:	movw	fp, #44578	; 0xae22
   13070:	movt	fp, #55080	; 0xd728
   13074:	str	sl, [sp, #48]	; 0x30
   13078:	eor	r4, r1, lr
   1307c:	ldr	sl, [sp, #60]	; 0x3c
   13080:	orr	r7, r2, ip
   13084:	and	r4, r4, sl
   13088:	orr	r8, r8, sl, lsl #18
   1308c:	eor	r4, r4, lr
   13090:	movw	lr, #12184	; 0x2f98
   13094:	movt	lr, #17034	; 0x428a
   13098:	orr	r3, r3, sl, lsl #14
   1309c:	str	r4, [sp, #60]	; 0x3c
   130a0:	orr	r5, r5, sl, lsr #9
   130a4:	ldr	r4, [sp, #56]	; 0x38
   130a8:	eor	r3, r3, r8
   130ac:	lsr	r0, sl, #14
   130b0:	lsr	r1, sl, #18
   130b4:	ldr	r8, [sp, #32]
   130b8:	and	r7, r7, r4
   130bc:	ldr	r4, [sp, #288]	; 0x120
   130c0:	orr	r0, r0, r8, lsl #18
   130c4:	orr	r1, r1, r8, lsl #14
   130c8:	adds	fp, r4, fp
   130cc:	and	r4, r2, ip
   130d0:	ldr	ip, [sp, #16]
   130d4:	lsl	r2, sl, #23
   130d8:	str	r4, [sp, #12]
   130dc:	ldr	r4, [sp, #40]	; 0x28
   130e0:	orr	ip, ip, r4
   130e4:	ldr	r4, [sp, #292]	; 0x124
   130e8:	adc	r4, r4, lr
   130ec:	adds	r6, fp, r6
   130f0:	adc	r4, r4, r9
   130f4:	ldr	r9, [sp, #12]
   130f8:	eor	fp, r3, r5
   130fc:	adds	fp, fp, r6
   13100:	ldr	r5, [sp, #40]	; 0x28
   13104:	ldr	r3, [sp, #44]	; 0x2c
   13108:	orr	lr, r7, r9
   1310c:	ldr	r9, [sp, #64]	; 0x40
   13110:	str	lr, [sp, #76]	; 0x4c
   13114:	mov	lr, r8
   13118:	ldr	r8, [sp, #16]
   1311c:	lsr	r7, r3, #28
   13120:	mov	r6, r3
   13124:	lsl	r3, r3, #30
   13128:	and	ip, ip, r9
   1312c:	and	r9, r8, r5
   13130:	orr	r8, r2, lr, lsr #9
   13134:	ldr	r2, [sp, #4]
   13138:	eor	r5, r0, r1
   1313c:	mov	r1, lr
   13140:	ldr	lr, [sp, #208]	; 0xd0
   13144:	eor	r8, r8, r5
   13148:	orr	ip, ip, r9
   1314c:	adc	r4, r8, r4
   13150:	mov	r9, r6
   13154:	lsl	r6, r6, #25
   13158:	ldr	r8, [sp, #48]	; 0x30
   1315c:	eor	r2, r2, r1
   13160:	ldr	r1, [sp, #24]
   13164:	adds	fp, fp, r8
   13168:	eor	r0, sl, r1
   1316c:	add	r1, lr, #128	; 0x80
   13170:	ldr	lr, [sp, #16]
   13174:	str	r1, [sp, #208]	; 0xd0
   13178:	lsr	r1, lr, #28
   1317c:	mov	r8, lr
   13180:	orr	r7, r7, lr, lsl #4
   13184:	lsl	r5, lr, #30
   13188:	ldr	lr, [sp, #8]
   1318c:	str	r1, [sp, #44]	; 0x2c
   13190:	orr	r3, r3, r8, lsr #2
   13194:	ldr	r1, [sp, #60]	; 0x3c
   13198:	orr	r5, r5, r9, lsr #2
   1319c:	eor	r3, r3, r7
   131a0:	adc	r4, r4, r1
   131a4:	adds	lr, fp, lr
   131a8:	str	lr, [sp, #12]
   131ac:	mov	lr, r8
   131b0:	ldr	r7, [sp, #24]
   131b4:	str	sl, [sp, #60]	; 0x3c
   131b8:	ldr	r8, [sp, #36]	; 0x24
   131bc:	adc	r8, r4, r8
   131c0:	mov	r1, r8
   131c4:	and	r0, r0, r8
   131c8:	ldr	r8, [sp, #12]
   131cc:	eor	r0, r0, r7
   131d0:	str	r1, [sp, #36]	; 0x24
   131d4:	ldr	r1, [sp, #4]
   131d8:	and	r2, r2, r8
   131dc:	mov	r8, lr
   131e0:	ldr	r7, [sp, #44]	; 0x2c
   131e4:	orr	r6, r6, r8, lsr #7
   131e8:	str	r9, [sp, #44]	; 0x2c
   131ec:	ldr	r8, [sp, #32]
   131f0:	lsl	lr, lr, #25
   131f4:	eor	r6, r6, r3
   131f8:	eor	r2, r2, r1
   131fc:	ldr	r3, [sp, #36]	; 0x24
   13200:	orr	lr, lr, r9, lsr #7
   13204:	orr	r1, r7, r9, lsl #4
   13208:	ldr	r7, [sp, #12]
   1320c:	eor	r1, r1, r5
   13210:	eor	lr, lr, r1
   13214:	eor	r3, r3, sl
   13218:	str	r3, [sp, #72]	; 0x48
   1321c:	eor	r8, r7, r8
   13220:	ldr	r3, [sp, #76]	; 0x4c
   13224:	str	r8, [sp, #68]	; 0x44
   13228:	mov	r8, r7
   1322c:	lsr	r7, r7, #14
   13230:	adds	r6, r6, r3
   13234:	lsr	r3, r8, #18
   13238:	adc	ip, lr, ip
   1323c:	adds	fp, r6, fp
   13240:	ldr	lr, [sp, #36]	; 0x24
   13244:	adc	sl, ip, r4
   13248:	mov	ip, r8
   1324c:	ldr	r6, [sp, #296]	; 0x128
   13250:	movw	r4, #26061	; 0x65cd
   13254:	movt	r4, #9199	; 0x23ef
   13258:	str	fp, [sp, #8]
   1325c:	ldr	fp, [sp, #20]
   13260:	str	sl, [sp, #48]	; 0x30
   13264:	movw	sl, #17553	; 0x4491
   13268:	movt	sl, #28983	; 0x7137
   1326c:	ldr	r8, [sp, #300]	; 0x12c
   13270:	lsr	r5, lr, #14
   13274:	adds	r6, r6, r4
   13278:	lsl	r4, ip, #23
   1327c:	lsr	r1, lr, #18
   13280:	adc	ip, r8, sl
   13284:	adds	r6, r6, fp
   13288:	ldr	fp, [sp, #52]	; 0x34
   1328c:	mov	sl, lr
   13290:	lsl	lr, lr, #23
   13294:	orr	r7, r7, sl, lsl #18
   13298:	orr	r3, r3, sl, lsl #14
   1329c:	ldr	sl, [sp, #48]	; 0x30
   132a0:	adc	ip, ip, fp
   132a4:	ldr	fp, [sp, #8]
   132a8:	adds	r2, r2, r6
   132ac:	eor	r3, r3, r7
   132b0:	adc	r0, r0, ip
   132b4:	ldr	r6, [sp, #28]
   132b8:	ldr	r7, [sp, #40]	; 0x28
   132bc:	orr	r8, fp, r9
   132c0:	and	r9, r9, fp
   132c4:	lsr	ip, fp, #28
   132c8:	and	r8, r8, r6
   132cc:	ldr	r6, [sp, #16]
   132d0:	orr	fp, r8, r9
   132d4:	mov	r9, sl
   132d8:	ldr	r8, [sp, #8]
   132dc:	orr	r6, sl, r6
   132e0:	and	r6, r6, r7
   132e4:	ldr	r7, [sp, #12]
   132e8:	lsl	r8, r8, #30
   132ec:	orr	r5, r5, r7, lsl #18
   132f0:	ldr	r7, [sp, #16]
   132f4:	and	r7, sl, r7
   132f8:	ldr	sl, [sp, #12]
   132fc:	orr	r6, r6, r7
   13300:	str	r6, [sp, #52]	; 0x34
   13304:	ldr	r6, [sp, #36]	; 0x24
   13308:	orr	r1, r1, sl, lsl #14
   1330c:	orr	lr, lr, sl, lsr #9
   13310:	eor	r1, r1, r5
   13314:	lsr	r5, r9, #28
   13318:	eor	r1, r1, lr
   1331c:	orr	r4, r4, r6, lsr #9
   13320:	ldr	r6, [sp, #8]
   13324:	eor	r3, r3, r4
   13328:	mov	r4, r9
   1332c:	ldr	sl, [sp, #8]
   13330:	adds	r2, r2, r3
   13334:	orr	r8, r8, r4, lsr #2
   13338:	mov	lr, r4
   1333c:	orr	ip, ip, r4, lsl #4
   13340:	lsl	r3, r4, #25
   13344:	adc	r4, r0, r1
   13348:	ldr	r0, [sp, #56]	; 0x38
   1334c:	eor	ip, ip, r8
   13350:	lsl	r9, r9, #30
   13354:	orr	r5, r5, sl, lsl #4
   13358:	orr	r9, r9, sl, lsr #2
   1335c:	lsl	r6, r6, #25
   13360:	adds	r1, r2, r0
   13364:	ldr	r0, [sp, #64]	; 0x40
   13368:	eor	r5, r5, r9
   1336c:	mov	r7, r1
   13370:	mov	r9, r1
   13374:	orr	r6, r6, lr, lsr #7
   13378:	orr	r3, r3, sl, lsr #7
   1337c:	ldr	sl, [sp, #60]	; 0x3c
   13380:	lsr	r7, r7, #14
   13384:	adc	r8, r4, r0
   13388:	ldr	r0, [sp, #68]	; 0x44
   1338c:	str	r8, [sp, #20]
   13390:	and	r1, r0, r1
   13394:	ldr	r0, [sp, #72]	; 0x48
   13398:	and	lr, r0, r8
   1339c:	ldr	r0, [sp, #32]
   133a0:	eor	r8, ip, r6
   133a4:	adds	r8, r8, fp
   133a8:	eor	lr, lr, sl
   133ac:	ldr	ip, [sp, #36]	; 0x24
   133b0:	ldr	r6, [sp, #52]	; 0x34
   133b4:	eor	r0, r1, r0
   133b8:	str	r9, [sp, #52]	; 0x34
   133bc:	ldr	r1, [sp, #12]
   133c0:	eor	fp, r1, r9
   133c4:	eor	r1, r5, r3
   133c8:	ldr	r5, [sp, #20]
   133cc:	adc	r1, r1, r6
   133d0:	lsr	r3, r9, #18
   133d4:	str	fp, [sp, #64]	; 0x40
   133d8:	ldr	fp, [sp, #4]
   133dc:	eor	sl, ip, r5
   133e0:	lsr	r6, r5, #14
   133e4:	str	sl, [sp, #68]	; 0x44
   133e8:	adds	sl, r8, r2
   133ec:	lsr	r2, r5, #18
   133f0:	ldr	r8, [sp, #304]	; 0x130
   133f4:	adc	r5, r1, r4
   133f8:	movw	r4, #15151	; 0x3b2f
   133fc:	movt	r4, #60493	; 0xec4d
   13400:	str	r5, [sp, #56]	; 0x38
   13404:	adds	r1, r8, r4
   13408:	ldr	r4, [sp, #308]	; 0x134
   1340c:	mov	r8, r9
   13410:	lsl	r5, r8, #23
   13414:	movw	r8, #64463	; 0xfbcf
   13418:	movt	r8, #46528	; 0xb5c0
   1341c:	ldr	r9, [sp, #44]	; 0x2c
   13420:	adc	ip, r4, r8
   13424:	adds	r1, r1, fp
   13428:	ldr	r4, [sp, #20]
   1342c:	ldr	fp, [sp, #24]
   13430:	lsl	r8, r4, #23
   13434:	orr	r7, r7, r4, lsl #18
   13438:	adc	ip, ip, fp
   1343c:	ldr	fp, [sp, #8]
   13440:	orr	r3, r3, r4, lsl #14
   13444:	str	r8, [sp, #4]
   13448:	adds	r1, r0, r1
   1344c:	ldr	r0, [sp, #48]	; 0x30
   13450:	adc	ip, lr, ip
   13454:	eor	r3, r3, r7
   13458:	lsr	lr, sl, #28
   1345c:	ldr	r7, [sp, #16]
   13460:	orr	r8, fp, sl
   13464:	and	r8, r8, r9
   13468:	and	r9, fp, sl
   1346c:	ldr	r4, [sp, #52]	; 0x34
   13470:	orr	r8, r8, r9
   13474:	mov	r9, sl
   13478:	ldr	fp, [sp, #56]	; 0x38
   1347c:	str	r8, [sp, #72]	; 0x48
   13480:	lsl	r8, sl, #30
   13484:	ldr	sl, [sp, #48]	; 0x30
   13488:	orr	r6, r6, r4, lsl #18
   1348c:	ldr	r4, [sp, #52]	; 0x34
   13490:	orr	r0, r0, fp
   13494:	and	r0, r0, r7
   13498:	and	r7, sl, fp
   1349c:	mov	sl, r9
   134a0:	lsl	r9, r9, #25
   134a4:	orr	r0, r0, r7
   134a8:	orr	r2, r2, r4, lsl #14
   134ac:	str	r0, [sp, #76]	; 0x4c
   134b0:	ldr	r0, [sp, #20]
   134b4:	eor	r2, r2, r6
   134b8:	lsr	r6, fp, #28
   134bc:	orr	r6, r6, sl, lsl #4
   134c0:	orr	r5, r5, r0, lsr #9
   134c4:	lsl	r0, fp, #30
   134c8:	eor	r3, r3, r5
   134cc:	mov	r5, fp
   134d0:	ldr	fp, [sp, #28]
   134d4:	adds	r3, r1, r3
   134d8:	orr	r8, r8, r5, lsr #2
   134dc:	ldr	r1, [sp, #4]
   134e0:	orr	lr, lr, r5, lsl #4
   134e4:	lsl	r7, r5, #25
   134e8:	eor	lr, lr, r8
   134ec:	ldr	r8, [sp, #40]	; 0x28
   134f0:	orr	r7, r7, sl, lsr #7
   134f4:	orr	r4, r1, r4, lsr #9
   134f8:	mov	r1, r5
   134fc:	orr	r9, r9, r1, lsr #7
   13500:	eor	r2, r2, r4
   13504:	adc	r5, ip, r2
   13508:	adds	r2, r3, fp
   1350c:	ldr	fp, [sp, #64]	; 0x40
   13510:	orr	ip, r0, sl, lsr #2
   13514:	eor	r0, lr, r9
   13518:	adc	r8, r5, r8
   1351c:	ldr	lr, [sp, #12]
   13520:	str	r2, [sp, #24]
   13524:	eor	r6, r6, ip
   13528:	str	r8, [sp, #40]	; 0x28
   1352c:	eor	r7, r7, r6
   13530:	and	r1, fp, r2
   13534:	ldr	r6, [sp, #20]
   13538:	str	sl, [sp, #64]	; 0x40
   1353c:	ldr	fp, [sp, #68]	; 0x44
   13540:	eor	r4, r1, lr
   13544:	ldr	r1, [sp, #24]
   13548:	ldr	lr, [sp, #36]	; 0x24
   1354c:	and	r2, fp, r8
   13550:	ldr	fp, [sp, #72]	; 0x48
   13554:	lsr	r9, r1, #14
   13558:	lsr	ip, r1, #18
   1355c:	eor	r8, r2, lr
   13560:	ldr	r2, [sp, #52]	; 0x34
   13564:	adds	r0, r0, fp
   13568:	eor	fp, r2, r1
   1356c:	ldr	r2, [sp, #40]	; 0x28
   13570:	str	fp, [sp, #68]	; 0x44
   13574:	ldr	fp, [sp, #76]	; 0x4c
   13578:	eor	lr, r6, r2
   1357c:	ldr	r6, [sp, #24]
   13580:	str	lr, [sp, #72]	; 0x48
   13584:	lsr	lr, r2, #14
   13588:	adc	r7, r7, fp
   1358c:	ldr	fp, [sp, #312]	; 0x138
   13590:	adds	r0, r0, r3
   13594:	adc	r5, r7, r5
   13598:	lsr	r2, r2, #18
   1359c:	str	r0, [sp, #4]
   135a0:	movw	r0, #56252	; 0xdbbc
   135a4:	movt	r0, #33161	; 0x8189
   135a8:	str	r5, [sp, #28]
   135ac:	lsl	r6, r6, #23
   135b0:	ldr	r5, [sp, #32]
   135b4:	adds	r1, fp, r0
   135b8:	add	r0, r0, #1761607680	; 0x69000000
   135bc:	ldr	fp, [sp, #316]	; 0x13c
   135c0:	sub	r0, r0, #13893632	; 0xd40000
   135c4:	sub	r0, r0, #23
   135c8:	adc	r3, fp, r0
   135cc:	adds	r1, r1, r5
   135d0:	ldr	r0, [sp, #4]
   135d4:	ldr	r5, [sp, #60]	; 0x3c
   135d8:	ldr	fp, [sp, #40]	; 0x28
   135dc:	adc	r3, r3, r5
   135e0:	adds	r1, r4, r1
   135e4:	lsr	r4, r0, #28
   135e8:	adc	r8, r8, r3
   135ec:	ldr	r3, [sp, #8]
   135f0:	orr	r5, sl, r0
   135f4:	and	sl, sl, r0
   135f8:	orr	r9, r9, fp, lsl #18
   135fc:	ldr	r0, [sp, #28]
   13600:	orr	ip, ip, fp, lsl #14
   13604:	str	r4, [sp, #32]
   13608:	orr	r6, r6, fp, lsr #9
   1360c:	eor	ip, ip, r9
   13610:	lsl	r7, fp, #23
   13614:	and	r5, r5, r3
   13618:	ldr	r3, [sp, #56]	; 0x38
   1361c:	eor	ip, ip, r6
   13620:	orr	sl, r5, sl
   13624:	adds	r1, r1, ip
   13628:	ldr	r5, [sp, #4]
   1362c:	orr	r4, r3, r0
   13630:	and	r9, r3, r0
   13634:	ldr	r0, [sp, #24]
   13638:	ldr	r3, [sp, #48]	; 0x30
   1363c:	lsl	r5, r5, #30
   13640:	orr	r2, r2, r0, lsl #14
   13644:	orr	lr, lr, r0, lsl #18
   13648:	and	r4, r4, r3
   1364c:	ldr	r3, [sp, #4]
   13650:	orr	r7, r7, r0, lsr #9
   13654:	orr	r9, r4, r9
   13658:	eor	lr, lr, r2
   1365c:	ldr	r0, [sp, #32]
   13660:	eor	lr, lr, r7
   13664:	adc	r8, r8, lr
   13668:	lsl	r4, r3, #25
   1366c:	ldr	r3, [sp, #28]
   13670:	mov	ip, r3
   13674:	lsr	r2, r3, #28
   13678:	orr	r5, r5, ip, lsr #2
   1367c:	lsl	r7, ip, #25
   13680:	orr	r4, r4, ip, lsr #7
   13684:	ldr	ip, [sp, #44]	; 0x2c
   13688:	lsl	r6, r3, #30
   1368c:	orr	r3, r0, r3, lsl #4
   13690:	ldr	r0, [sp, #4]
   13694:	eor	r3, r3, r5
   13698:	adds	fp, r1, ip
   1369c:	ldr	ip, [sp, #16]
   136a0:	eor	r4, r4, r3
   136a4:	lsr	r3, fp, #18
   136a8:	orr	r2, r2, r0, lsl #4
   136ac:	ldr	r0, [sp, #72]	; 0x48
   136b0:	adc	r5, r8, ip
   136b4:	ldr	ip, [sp, #68]	; 0x44
   136b8:	adds	sl, r4, sl
   136bc:	mov	lr, r5
   136c0:	ldr	r5, [sp, #52]	; 0x34
   136c4:	str	lr, [sp, #16]
   136c8:	and	lr, r0, lr
   136cc:	ldr	r0, [sp, #4]
   136d0:	and	ip, ip, fp
   136d4:	eor	r5, ip, r5
   136d8:	ldr	ip, [sp, #20]
   136dc:	orr	r6, r6, r0, lsr #2
   136e0:	orr	r7, r7, r0, lsr #7
   136e4:	eor	r6, r6, r2
   136e8:	lsr	r2, fp, #14
   136ec:	eor	r7, r7, r6
   136f0:	eor	r4, lr, ip
   136f4:	ldr	lr, [sp, #16]
   136f8:	adc	r9, r7, r9
   136fc:	adds	r1, sl, r1
   13700:	lsl	r7, fp, #23
   13704:	mov	sl, r1
   13708:	adc	r1, r9, r8
   1370c:	ldr	ip, [sp, #24]
   13710:	movw	r8, #46392	; 0xb538
   13714:	movt	r8, #62280	; 0xf348
   13718:	ldr	r6, [sp, #40]	; 0x28
   1371c:	str	r1, [sp, #32]
   13720:	ldr	r9, [sp, #320]	; 0x140
   13724:	eor	r0, ip, fp
   13728:	eor	r6, r6, lr
   1372c:	adds	ip, r9, r8
   13730:	ldr	r8, [sp, #324]	; 0x144
   13734:	mov	r9, lr
   13738:	str	r6, [sp, #60]	; 0x3c
   1373c:	lsr	r6, lr, #14
   13740:	movw	lr, #49755	; 0xc25b
   13744:	movt	lr, #14678	; 0x3956
   13748:	lsr	r1, r9, #18
   1374c:	orr	r6, r6, fp, lsl #18
   13750:	orr	r1, r1, fp, lsl #14
   13754:	adc	lr, r8, lr
   13758:	ldr	r8, [sp, #12]
   1375c:	eor	r6, r6, r1
   13760:	adds	ip, ip, r8
   13764:	orr	r8, r2, r9, lsl #18
   13768:	ldr	r9, [sp, #4]
   1376c:	ldr	r2, [sp, #36]	; 0x24
   13770:	adc	lr, lr, r2
   13774:	adds	ip, r5, ip
   13778:	ldr	r5, [sp, #4]
   1377c:	mov	r2, sl
   13780:	adc	lr, r4, lr
   13784:	ldr	sl, [sp, #16]
   13788:	orr	r9, r9, r2
   1378c:	str	r2, [sp, #44]	; 0x2c
   13790:	ldr	r4, [sp, #64]	; 0x40
   13794:	orr	r3, r3, sl, lsl #14
   13798:	and	sl, r5, r2
   1379c:	ldr	r5, [sp, #16]
   137a0:	and	r9, r9, r4
   137a4:	lsr	r4, r2, #28
   137a8:	eor	r2, r8, r3
   137ac:	orr	r9, r9, sl
   137b0:	ldr	r8, [sp, #28]
   137b4:	ldr	r3, [sp, #32]
   137b8:	lsl	r5, r5, #23
   137bc:	ldr	sl, [sp, #32]
   137c0:	orr	r5, r5, fp, lsr #9
   137c4:	str	r9, [sp, #12]
   137c8:	ldr	r9, [sp, #28]
   137cc:	eor	r6, r6, r5
   137d0:	orr	r8, r8, r3
   137d4:	str	fp, [sp, #72]	; 0x48
   137d8:	ldr	fp, [sp, #8]
   137dc:	ldr	r3, [sp, #44]	; 0x2c
   137e0:	and	r9, r9, sl
   137e4:	ldr	sl, [sp, #16]
   137e8:	ldr	r5, [sp, #44]	; 0x2c
   137ec:	lsl	r3, r3, #30
   137f0:	orr	r7, r7, sl, lsr #9
   137f4:	ldr	sl, [sp, #56]	; 0x38
   137f8:	eor	r7, r7, r2
   137fc:	ldr	r2, [sp, #44]	; 0x2c
   13800:	adds	r7, ip, r7
   13804:	ldr	ip, [sp, #32]
   13808:	adc	lr, lr, r6
   1380c:	adds	r6, fp, r7
   13810:	and	r8, r8, sl
   13814:	orr	r8, r8, r9
   13818:	str	r8, [sp, #76]	; 0x4c
   1381c:	lsl	r8, r2, #25
   13820:	orr	r3, r3, ip, lsr #2
   13824:	orr	r4, r4, ip, lsl #4
   13828:	orr	r8, r8, ip, lsr #7
   1382c:	eor	r4, r4, r3
   13830:	ldr	r3, [sp, #48]	; 0x30
   13834:	lsl	r9, ip, #30
   13838:	eor	r4, r4, r8
   1383c:	lsr	r2, ip, #28
   13840:	ldr	r8, [sp, #24]
   13844:	lsl	sl, ip, #25
   13848:	orr	r2, r2, r5, lsl #4
   1384c:	orr	r9, r9, r5, lsr #2
   13850:	adc	r1, r3, lr
   13854:	mov	r3, r6
   13858:	orr	sl, sl, r5, lsr #7
   1385c:	and	r6, r0, r6
   13860:	ldr	r0, [sp, #60]	; 0x3c
   13864:	eor	r9, r9, r2
   13868:	eor	r6, r6, r8
   1386c:	eor	sl, sl, r9
   13870:	str	r1, [sp, #36]	; 0x24
   13874:	ldr	r9, [sp, #16]
   13878:	lsr	r2, r3, #14
   1387c:	str	r3, [sp, #60]	; 0x3c
   13880:	ldr	r8, [sp, #72]	; 0x48
   13884:	and	fp, r0, r1
   13888:	ldr	r0, [sp, #12]
   1388c:	adds	ip, r4, r0
   13890:	eor	r0, r8, r3
   13894:	ldr	r4, [sp, #40]	; 0x28
   13898:	lsl	r8, r3, #23
   1389c:	str	r0, [sp, #8]
   138a0:	eor	r0, r9, r1
   138a4:	ldr	r9, [sp, #36]	; 0x24
   138a8:	str	r0, [sp, #68]	; 0x44
   138ac:	ldr	r0, [sp, #76]	; 0x4c
   138b0:	eor	fp, fp, r4
   138b4:	lsr	r4, r3, #18
   138b8:	ldr	r3, [sp, #52]	; 0x34
   138bc:	adc	r1, sl, r0
   138c0:	adds	ip, ip, r7
   138c4:	lsr	r7, r9, #14
   138c8:	mov	sl, ip
   138cc:	adc	ip, r1, lr
   138d0:	ldr	lr, [sp, #328]	; 0x148
   138d4:	movw	r0, #4593	; 0x11f1
   138d8:	movt	r0, #23025	; 0x59f1
   138dc:	lsr	r1, r9, #18
   138e0:	str	ip, [sp, #48]	; 0x30
   138e4:	movw	ip, #53273	; 0xd019
   138e8:	movt	ip, #46597	; 0xb605
   138ec:	adds	ip, lr, ip
   138f0:	ldr	lr, [sp, #332]	; 0x14c
   138f4:	adc	lr, lr, r0
   138f8:	mov	r0, r9
   138fc:	orr	r9, r2, r9, lsl #18
   13900:	ldr	r2, [sp, #20]
   13904:	adds	ip, ip, r3
   13908:	orr	r4, r4, r0, lsl #14
   1390c:	adc	r3, lr, r2
   13910:	mov	r2, r5
   13914:	mov	lr, sl
   13918:	adds	ip, r6, ip
   1391c:	ldr	r6, [sp, #36]	; 0x24
   13920:	mov	r0, lr
   13924:	orr	r5, r5, sl
   13928:	and	sl, r2, lr
   1392c:	adc	lr, fp, r3
   13930:	ldr	fp, [sp, #32]
   13934:	eor	r2, r9, r4
   13938:	ldr	r3, [sp, #4]
   1393c:	str	r0, [sp, #12]
   13940:	lsl	r6, r6, #23
   13944:	ldr	r4, [sp, #12]
   13948:	and	r5, r5, r3
   1394c:	lsr	r3, r0, #28
   13950:	ldr	r0, [sp, #48]	; 0x30
   13954:	orr	r5, r5, sl
   13958:	lsl	r4, r4, #30
   1395c:	and	sl, fp, r0
   13960:	orr	r9, fp, r0
   13964:	ldr	fp, [sp, #36]	; 0x24
   13968:	orr	r4, r4, r0, lsr #2
   1396c:	orr	r8, r8, fp, lsr #9
   13970:	ldr	fp, [sp, #28]
   13974:	eor	r2, r2, r8
   13978:	ldr	r8, [sp, #12]
   1397c:	adds	ip, ip, r2
   13980:	orr	r2, r3, r0, lsl #4
   13984:	and	r9, r9, fp
   13988:	ldr	fp, [sp, #60]	; 0x3c
   1398c:	eor	r2, r2, r4
   13990:	orr	r9, r9, sl
   13994:	ldr	sl, [sp, #64]	; 0x40
   13998:	str	r9, [sp, #76]	; 0x4c
   1399c:	lsl	r9, r8, #25
   139a0:	lsr	r8, r0, #28
   139a4:	orr	r7, r7, fp, lsl #18
   139a8:	orr	r1, r1, fp, lsl #14
   139ac:	orr	r6, r6, fp, lsr #9
   139b0:	eor	r1, r1, r7
   139b4:	orr	r9, r9, r0, lsr #7
   139b8:	eor	r1, r1, r6
   139bc:	lsl	fp, r0, #30
   139c0:	adc	r1, lr, r1
   139c4:	adds	lr, sl, ip
   139c8:	ldr	sl, [sp, #56]	; 0x38
   139cc:	mov	r7, lr
   139d0:	mov	lr, r0
   139d4:	ldr	r0, [sp, #8]
   139d8:	eor	r2, r2, r9
   139dc:	str	r7, [sp, #52]	; 0x34
   139e0:	ldr	r9, [sp, #16]
   139e4:	adc	r6, sl, r1
   139e8:	lsl	sl, lr, #25
   139ec:	adds	r2, r2, r5
   139f0:	mov	r3, r6
   139f4:	ldr	r5, [sp, #60]	; 0x3c
   139f8:	and	lr, r0, r7
   139fc:	ldr	r0, [sp, #68]	; 0x44
   13a00:	str	r3, [sp, #64]	; 0x40
   13a04:	ldr	r6, [sp, #72]	; 0x48
   13a08:	and	r4, r0, r3
   13a0c:	ldr	r3, [sp, #12]
   13a10:	eor	r7, lr, r6
   13a14:	eor	r6, r4, r9
   13a18:	ldr	r4, [sp, #36]	; 0x24
   13a1c:	ldr	lr, [sp, #64]	; 0x40
   13a20:	orr	r8, r8, r3, lsl #4
   13a24:	orr	fp, fp, r3, lsr #2
   13a28:	orr	r3, sl, r3, lsr #7
   13a2c:	ldr	sl, [sp, #52]	; 0x34
   13a30:	eor	fp, fp, r8
   13a34:	eor	r9, fp, r3
   13a38:	ldr	fp, [sp, #12]
   13a3c:	eor	r0, r5, sl
   13a40:	eor	r5, r4, lr
   13a44:	ldr	r4, [sp, #336]	; 0x150
   13a48:	mov	r8, sl
   13a4c:	lsr	sl, sl, #14
   13a50:	str	r0, [sp, #20]
   13a54:	mov	r3, r8
   13a58:	mov	r8, lr
   13a5c:	ldr	r0, [sp, #76]	; 0x4c
   13a60:	str	r5, [sp, #56]	; 0x38
   13a64:	lsr	r5, r3, #18
   13a68:	lsl	r3, r3, #23
   13a6c:	adc	r9, r9, r0
   13a70:	adds	r2, r2, ip
   13a74:	lsr	ip, lr, #14
   13a78:	adc	r0, r9, r1
   13a7c:	movw	r9, #20379	; 0x4f9b
   13a80:	movt	r9, #44825	; 0xaf19
   13a84:	ldr	r1, [sp, #24]
   13a88:	adds	lr, r4, r9
   13a8c:	str	r0, [sp, #8]
   13a90:	movw	r0, #33444	; 0x82a4
   13a94:	movt	r0, #37439	; 0x923f
   13a98:	ldr	r4, [sp, #340]	; 0x154
   13a9c:	mov	r9, r8
   13aa0:	orr	sl, sl, r9, lsl #18
   13aa4:	lsr	r8, r8, #18
   13aa8:	adc	r4, r4, r0
   13aac:	adds	lr, lr, r1
   13ab0:	ldr	r1, [sp, #40]	; 0x28
   13ab4:	mov	r0, r9
   13ab8:	orr	r9, fp, r2
   13abc:	orr	r5, r5, r0, lsl #14
   13ac0:	and	fp, fp, r2
   13ac4:	eor	r5, r5, sl
   13ac8:	adc	r4, r4, r1
   13acc:	adds	lr, r7, lr
   13ad0:	lsl	r7, r0, #23
   13ad4:	adc	r4, r6, r4
   13ad8:	ldr	r6, [sp, #44]	; 0x2c
   13adc:	mov	r1, r0
   13ae0:	orr	r3, r3, r1, lsr #9
   13ae4:	ldr	r0, [sp, #48]	; 0x30
   13ae8:	eor	r3, r3, r5
   13aec:	ldr	r1, [sp, #52]	; 0x34
   13af0:	adds	r3, lr, r3
   13af4:	and	r9, r9, r6
   13af8:	lsr	r6, r2, #28
   13afc:	orr	sl, r9, fp
   13b00:	ldr	fp, [sp, #8]
   13b04:	lsl	r9, r2, #30
   13b08:	mov	r5, r0
   13b0c:	str	sl, [sp, #24]
   13b10:	ldr	sl, [sp, #32]
   13b14:	orr	r8, r8, r1, lsl #14
   13b18:	orr	ip, ip, r1, lsl #18
   13b1c:	orr	fp, r0, fp
   13b20:	ldr	r0, [sp, #8]
   13b24:	orr	r7, r7, r1, lsr #9
   13b28:	eor	ip, ip, r8
   13b2c:	eor	r7, r7, ip
   13b30:	ldr	ip, [sp, #4]
   13b34:	and	fp, fp, sl
   13b38:	adc	r7, r4, r7
   13b3c:	and	sl, r5, r0
   13b40:	orr	r9, r9, r0, lsr #2
   13b44:	orr	fp, fp, sl
   13b48:	lsr	lr, r0, #28
   13b4c:	lsl	sl, r0, #30
   13b50:	adds	ip, ip, r3
   13b54:	orr	r6, r6, r0, lsl #4
   13b58:	ldr	r0, [sp, #28]
   13b5c:	lsl	r5, r2, #25
   13b60:	eor	r6, r6, r9
   13b64:	orr	lr, lr, r2, lsl #4
   13b68:	orr	sl, sl, r2, lsr #2
   13b6c:	adc	r8, r0, r7
   13b70:	ldr	r0, [sp, #20]
   13b74:	eor	sl, sl, lr
   13b78:	str	ip, [sp, #20]
   13b7c:	str	r8, [sp, #68]	; 0x44
   13b80:	ldr	r9, [sp, #20]
   13b84:	and	ip, r0, ip
   13b88:	ldr	r0, [sp, #60]	; 0x3c
   13b8c:	mov	lr, r9
   13b90:	eor	ip, ip, r0
   13b94:	ldr	r0, [sp, #56]	; 0x38
   13b98:	and	r4, r0, r8
   13b9c:	ldr	r0, [sp, #8]
   13ba0:	ldr	r8, [sp, #36]	; 0x24
   13ba4:	lsl	r0, r0, #25
   13ba8:	eor	r4, r4, r8
   13bac:	ldr	r8, [sp, #8]
   13bb0:	orr	r0, r0, r2, lsr #7
   13bb4:	eor	sl, sl, r0
   13bb8:	lsr	r0, r9, #18
   13bbc:	orr	r5, r5, r8, lsr #7
   13bc0:	eor	r8, r1, r9
   13bc4:	ldr	r9, [sp, #16]
   13bc8:	str	r8, [sp, #28]
   13bcc:	eor	r5, r5, r6
   13bd0:	ldr	r8, [sp, #64]	; 0x40
   13bd4:	ldr	r1, [sp, #68]	; 0x44
   13bd8:	eor	r6, r8, r1
   13bdc:	orr	r0, r0, r1, lsl #14
   13be0:	mov	r8, r1
   13be4:	ldr	r1, [sp, #72]	; 0x48
   13be8:	str	r6, [sp, #56]	; 0x38
   13bec:	ldr	r6, [sp, #24]
   13bf0:	adds	r5, r5, r6
   13bf4:	lsr	r6, lr, #14
   13bf8:	adc	fp, sl, fp
   13bfc:	adds	r3, r5, r3
   13c00:	ldr	r5, [sp, #344]	; 0x158
   13c04:	lsl	sl, lr, #23
   13c08:	adc	lr, fp, r7
   13c0c:	str	r3, [sp, #4]
   13c10:	movw	r3, #33048	; 0x8118
   13c14:	movt	r3, #55917	; 0xda6d
   13c18:	str	lr, [sp, #40]	; 0x28
   13c1c:	orr	r6, r6, r8, lsl #18
   13c20:	adds	r7, r5, r3
   13c24:	ldr	r5, [sp, #348]	; 0x15c
   13c28:	movw	r3, #24277	; 0x5ed5
   13c2c:	movt	r3, #43804	; 0xab1c
   13c30:	eor	r0, r0, r6
   13c34:	adc	lr, r5, r3
   13c38:	adds	r7, r7, r1
   13c3c:	ldr	r3, [sp, #4]
   13c40:	adc	lr, lr, r9
   13c44:	adds	ip, ip, r7
   13c48:	lsr	r5, r8, #14
   13c4c:	ldr	r1, [sp, #20]
   13c50:	adc	r4, r4, lr
   13c54:	mov	r9, r8
   13c58:	lsr	r7, r8, #18
   13c5c:	ldr	lr, [sp, #12]
   13c60:	orr	sl, sl, r9, lsr #9
   13c64:	orr	r6, r2, r3
   13c68:	lsl	fp, r3, #25
   13c6c:	eor	sl, sl, r0
   13c70:	lsl	r0, r3, #30
   13c74:	orr	r9, r5, r1, lsl #18
   13c78:	adds	ip, ip, sl
   13c7c:	and	r5, r2, r3
   13c80:	orr	r7, r7, r1, lsl #14
   13c84:	ldr	sl, [sp, #40]	; 0x28
   13c88:	and	r6, r6, lr
   13c8c:	lsr	lr, r3, #28
   13c90:	ldr	r3, [sp, #8]
   13c94:	orr	r6, r6, r5
   13c98:	eor	r5, r9, r7
   13c9c:	lsl	r8, r8, #23
   13ca0:	ldr	r9, [sp, #48]	; 0x30
   13ca4:	orr	r8, r8, r1, lsr #9
   13ca8:	orr	r0, r0, sl, lsr #2
   13cac:	orr	r7, r3, sl
   13cb0:	orr	lr, lr, sl, lsl #4
   13cb4:	and	r7, r7, r9
   13cb8:	eor	r9, r5, r8
   13cbc:	lsr	r5, sl, #28
   13cc0:	adc	r4, r4, r9
   13cc4:	ldr	r9, [sp, #44]	; 0x2c
   13cc8:	eor	lr, lr, r0
   13ccc:	and	r8, r3, sl
   13cd0:	ldr	r3, [sp, #28]
   13cd4:	orr	r7, r7, r8
   13cd8:	ldr	r0, [sp, #32]
   13cdc:	adds	r1, r9, ip
   13ce0:	mov	r9, sl
   13ce4:	lsl	sl, sl, #30
   13ce8:	orr	fp, fp, r9, lsr #7
   13cec:	str	r1, [sp, #16]
   13cf0:	lsl	r9, r9, #25
   13cf4:	eor	lr, lr, fp
   13cf8:	ldr	fp, [sp, #16]
   13cfc:	adc	r0, r0, r4
   13d00:	adds	lr, lr, r6
   13d04:	ldr	r6, [sp, #20]
   13d08:	str	r0, [sp, #24]
   13d0c:	and	r0, r3, r1
   13d10:	ldr	r8, [sp, #24]
   13d14:	ldr	r1, [sp, #52]	; 0x34
   13d18:	ldr	r3, [sp, #56]	; 0x38
   13d1c:	eor	r0, r0, r1
   13d20:	ldr	r1, [sp, #64]	; 0x40
   13d24:	and	r8, r3, r8
   13d28:	ldr	r3, [sp, #4]
   13d2c:	eor	r8, r8, r1
   13d30:	orr	r5, r5, r3, lsl #4
   13d34:	mov	r1, r3
   13d38:	orr	sl, sl, r3, lsr #2
   13d3c:	eor	r3, r6, fp
   13d40:	ldr	r6, [sp, #68]	; 0x44
   13d44:	orr	r9, r9, r1, lsr #7
   13d48:	ldr	r1, [sp, #24]
   13d4c:	eor	sl, sl, r5
   13d50:	mov	r5, fp
   13d54:	eor	sl, sl, r9
   13d58:	lsr	r9, fp, #18
   13d5c:	adc	r7, sl, r7
   13d60:	adds	ip, lr, ip
   13d64:	ldr	sl, [sp, #24]
   13d68:	mov	fp, ip
   13d6c:	lsl	lr, r5, #23
   13d70:	ldr	ip, [sp, #352]	; 0x160
   13d74:	eor	r6, r6, r1
   13d78:	adc	r1, r7, r4
   13d7c:	movw	r4, #578	; 0x242
   13d80:	movt	r4, #41731	; 0xa303
   13d84:	str	r6, [sp, #32]
   13d88:	lsr	r6, r5, #14
   13d8c:	movw	r7, #43672	; 0xaa98
   13d90:	movt	r7, #55303	; 0xd807
   13d94:	orr	r5, r6, sl, lsl #18
   13d98:	adds	r6, ip, r4
   13d9c:	ldr	r4, [sp, #356]	; 0x164
   13da0:	orr	ip, r9, sl, lsl #14
   13da4:	mov	r9, sl
   13da8:	lsr	sl, sl, #14
   13dac:	eor	ip, ip, r5
   13db0:	mov	r5, fp
   13db4:	ldr	fp, [sp, #4]
   13db8:	adc	r4, r4, r7
   13dbc:	ldr	r7, [sp, #60]	; 0x3c
   13dc0:	str	r1, [sp, #60]	; 0x3c
   13dc4:	adds	r6, r6, r7
   13dc8:	ldr	r7, [sp, #36]	; 0x24
   13dcc:	adc	r4, r4, r7
   13dd0:	adds	r0, r0, r6
   13dd4:	lsr	r7, r9, #18
   13dd8:	orr	r6, fp, r5
   13ddc:	mov	fp, r9
   13de0:	lsl	r9, r9, #23
   13de4:	orr	lr, lr, fp, lsr #9
   13de8:	ldr	fp, [sp, #16]
   13dec:	adc	r4, r8, r4
   13df0:	and	r6, r6, r2
   13df4:	lsr	r8, r5, #28
   13df8:	eor	lr, lr, ip
   13dfc:	mov	ip, r5
   13e00:	lsl	r5, r5, #30
   13e04:	adds	r0, r0, lr
   13e08:	lsl	lr, ip, #25
   13e0c:	str	ip, [sp, #44]	; 0x2c
   13e10:	orr	r5, r5, r1, lsr #2
   13e14:	orr	sl, sl, fp, lsl #18
   13e18:	orr	r7, r7, fp, lsl #14
   13e1c:	ldr	fp, [sp, #4]
   13e20:	orr	lr, lr, r1, lsr #7
   13e24:	and	fp, fp, ip
   13e28:	eor	ip, sl, r7
   13e2c:	ldr	sl, [sp, #16]
   13e30:	orr	r6, r6, fp
   13e34:	ldr	fp, [sp, #40]	; 0x28
   13e38:	orr	r9, r9, sl, lsr #9
   13e3c:	ldr	sl, [sp, #8]
   13e40:	orr	r7, fp, r1
   13e44:	and	r7, r7, sl
   13e48:	orr	sl, r8, r1, lsl #4
   13e4c:	eor	r8, ip, r9
   13e50:	and	r9, fp, r1
   13e54:	ldr	fp, [sp, #12]
   13e58:	adc	r4, r4, r8
   13e5c:	orr	r7, r7, r9
   13e60:	lsr	ip, r1, #28
   13e64:	adds	r8, fp, r0
   13e68:	lsl	fp, r1, #30
   13e6c:	str	r8, [sp, #12]
   13e70:	eor	r8, sl, r5
   13e74:	lsl	sl, r1, #25
   13e78:	ldr	r9, [sp, #20]
   13e7c:	eor	lr, lr, r8
   13e80:	ldr	r1, [sp, #12]
   13e84:	ldr	r5, [sp, #48]	; 0x30
   13e88:	ldr	r8, [sp, #68]	; 0x44
   13e8c:	adc	r5, r5, r4
   13e90:	adds	lr, lr, r6
   13e94:	ldr	r6, [sp, #16]
   13e98:	str	r5, [sp, #28]
   13e9c:	ldr	r5, [sp, #12]
   13ea0:	and	r5, r3, r5
   13ea4:	ldr	r3, [sp, #32]
   13ea8:	eor	r5, r5, r9
   13eac:	ldr	r9, [sp, #28]
   13eb0:	and	r9, r3, r9
   13eb4:	ldr	r3, [sp, #44]	; 0x2c
   13eb8:	eor	r9, r9, r8
   13ebc:	ldr	r8, [sp, #28]
   13ec0:	orr	ip, ip, r3, lsl #4
   13ec4:	orr	fp, fp, r3, lsr #2
   13ec8:	orr	sl, sl, r3, lsr #7
   13ecc:	eor	r3, r6, r1
   13ed0:	ldr	r6, [sp, #24]
   13ed4:	eor	fp, fp, ip
   13ed8:	lsr	ip, r1, #18
   13edc:	eor	sl, sl, fp
   13ee0:	str	r3, [sp, #32]
   13ee4:	adc	r7, sl, r7
   13ee8:	adds	sl, lr, r0
   13eec:	ldr	fp, [sp, #44]	; 0x2c
   13ef0:	adc	r0, r7, r4
   13ef4:	eor	r3, r6, r8
   13ef8:	lsr	r8, r1, #14
   13efc:	ldr	r7, [sp, #52]	; 0x34
   13f00:	lsl	r6, r1, #23
   13f04:	str	r0, [sp, #56]	; 0x38
   13f08:	ldr	r1, [sp, #28]
   13f0c:	str	r3, [sp, #36]	; 0x24
   13f10:	movw	r3, #28606	; 0x6fbe
   13f14:	movt	r3, #17776	; 0x4570
   13f18:	ldr	r0, [sp, #360]	; 0x168
   13f1c:	ldr	lr, [sp, #364]	; 0x16c
   13f20:	orr	r8, r8, r1, lsl #18
   13f24:	adds	r4, r0, r3
   13f28:	movw	r3, #23297	; 0x5b01
   13f2c:	movt	r3, #4739	; 0x1283
   13f30:	orr	r0, ip, r1, lsl #14
   13f34:	adc	lr, lr, r3
   13f38:	adds	ip, r4, r7
   13f3c:	ldr	r4, [sp, #64]	; 0x40
   13f40:	mov	r3, r1
   13f44:	lsr	r7, r1, #14
   13f48:	eor	r0, r0, r8
   13f4c:	orr	r6, r6, r3, lsr #9
   13f50:	ldr	r1, [sp, #4]
   13f54:	orr	r8, fp, sl
   13f58:	eor	r6, r6, r0
   13f5c:	adc	lr, lr, r4
   13f60:	adds	r5, r5, ip
   13f64:	lsl	r4, r3, #23
   13f68:	lsr	ip, r3, #18
   13f6c:	ldr	r3, [sp, #12]
   13f70:	adc	r9, r9, lr
   13f74:	and	r8, r8, r1
   13f78:	lsr	lr, sl, #28
   13f7c:	mov	r1, sl
   13f80:	adds	r5, r5, r6
   13f84:	ldr	r6, [sp, #40]	; 0x28
   13f88:	str	r1, [sp, #48]	; 0x30
   13f8c:	orr	sl, ip, r3, lsl #14
   13f90:	and	ip, fp, r1
   13f94:	orr	r7, r7, r3, lsl #18
   13f98:	orr	r8, r8, ip
   13f9c:	lsl	fp, r1, #30
   13fa0:	lsl	ip, r1, #25
   13fa4:	eor	r7, r7, sl
   13fa8:	ldr	sl, [sp, #56]	; 0x38
   13fac:	orr	r4, r4, r3, lsr #9
   13fb0:	ldr	r1, [sp, #60]	; 0x3c
   13fb4:	eor	r7, r7, r4
   13fb8:	adc	r9, r9, r7
   13fbc:	adds	r2, r2, r5
   13fc0:	orr	fp, fp, sl, lsr #2
   13fc4:	mov	r4, sl
   13fc8:	mov	r7, r2
   13fcc:	orr	ip, ip, sl, lsr #7
   13fd0:	orr	r0, r1, sl
   13fd4:	lsl	r2, sl, #30
   13fd8:	and	r0, r0, r6
   13fdc:	orr	r6, lr, sl, lsl #4
   13fe0:	and	sl, r1, sl
   13fe4:	ldr	r1, [sp, #32]
   13fe8:	orr	r0, r0, sl
   13fec:	lsr	lr, r4, #28
   13ff0:	eor	fp, fp, r6
   13ff4:	ldr	r6, [sp, #8]
   13ff8:	eor	ip, ip, fp
   13ffc:	ldr	sl, [sp, #16]
   14000:	and	r1, r1, r7
   14004:	adc	r3, r6, r9
   14008:	mov	r6, r7
   1400c:	lsl	r7, r4, #25
   14010:	ldr	r4, [sp, #36]	; 0x24
   14014:	adds	ip, ip, r8
   14018:	eor	r1, r1, sl
   1401c:	ldr	sl, [sp, #48]	; 0x30
   14020:	ldr	fp, [sp, #24]
   14024:	and	r4, r4, r3
   14028:	str	r6, [sp, #32]
   1402c:	ldr	r8, [sp, #12]
   14030:	orr	r2, r2, sl, lsr #2
   14034:	str	r3, [sp, #64]	; 0x40
   14038:	orr	lr, lr, sl, lsl #4
   1403c:	eor	r4, r4, fp
   14040:	mov	fp, sl
   14044:	orr	r7, r7, fp, lsr #7
   14048:	eor	lr, lr, r2
   1404c:	ldr	r2, [sp, #32]
   14050:	eor	sl, r8, r6
   14054:	eor	r7, r7, lr
   14058:	ldr	r6, [sp, #28]
   1405c:	adc	r0, r7, r0
   14060:	adds	lr, ip, r5
   14064:	ldr	ip, [sp, #368]	; 0x170
   14068:	movw	r7, #45708	; 0xb28c
   1406c:	movt	r7, #20196	; 0x4ee4
   14070:	lsr	r8, r2, #18
   14074:	lsl	r5, r2, #23
   14078:	eor	fp, r6, r3
   1407c:	lsr	r6, r2, #14
   14080:	adc	r2, r0, r9
   14084:	orr	r8, r8, r3, lsl #14
   14088:	mov	r9, lr
   1408c:	adds	r0, ip, r7
   14090:	ldr	ip, [sp, #372]	; 0x174
   14094:	movw	r7, #34238	; 0x85be
   14098:	movt	r7, #9265	; 0x2431
   1409c:	str	r2, [sp, #36]	; 0x24
   140a0:	orr	r2, r6, r3, lsl #18
   140a4:	orr	r5, r5, r3, lsr #9
   140a8:	eor	r2, r2, r8
   140ac:	ldr	r8, [sp, #48]	; 0x30
   140b0:	lsr	r6, r3, #14
   140b4:	eor	r5, r5, r2
   140b8:	mov	r2, lr
   140bc:	adc	ip, ip, r7
   140c0:	ldr	r7, [sp, #20]
   140c4:	str	r2, [sp, #20]
   140c8:	adds	r0, r0, r7
   140cc:	ldr	r7, [sp, #68]	; 0x44
   140d0:	adc	ip, ip, r7
   140d4:	adds	r1, r1, r0
   140d8:	lsr	r0, r3, #18
   140dc:	adc	r4, r4, ip
   140e0:	orr	r7, r8, lr
   140e4:	ldr	ip, [sp, #44]	; 0x2c
   140e8:	adds	r5, r1, r5
   140ec:	lsl	r1, lr, #25
   140f0:	lsl	lr, r3, #23
   140f4:	ldr	r3, [sp, #32]
   140f8:	and	r7, r7, ip
   140fc:	lsr	ip, r9, #28
   14100:	and	r9, r8, r9
   14104:	orr	r7, r7, r9
   14108:	ldr	r9, [sp, #56]	; 0x38
   1410c:	lsl	r8, r2, #30
   14110:	orr	r0, r0, r3, lsl #14
   14114:	orr	r6, r6, r3, lsl #18
   14118:	orr	lr, lr, r3, lsr #9
   1411c:	ldr	r3, [sp, #4]
   14120:	eor	r6, r6, r0
   14124:	ldr	r0, [sp, #36]	; 0x24
   14128:	eor	r6, r6, lr
   1412c:	adc	r4, r4, r6
   14130:	ldr	r6, [sp, #40]	; 0x28
   14134:	adds	r3, r3, r5
   14138:	orr	r2, r9, r0
   1413c:	ldr	r0, [sp, #60]	; 0x3c
   14140:	str	r3, [sp, #8]
   14144:	adc	r6, r6, r4
   14148:	str	r6, [sp, #40]	; 0x28
   1414c:	and	r2, r2, r0
   14150:	ldr	r0, [sp, #36]	; 0x24
   14154:	orr	r8, r8, r0, lsr #2
   14158:	mov	lr, r0
   1415c:	and	r9, r9, r0
   14160:	orr	ip, ip, r0, lsl #4
   14164:	mov	r3, lr
   14168:	orr	r2, r2, r9
   1416c:	mov	r6, r3
   14170:	orr	r1, r1, r3, lsr #7
   14174:	ldr	r9, [sp, #40]	; 0x28
   14178:	eor	ip, ip, r8
   1417c:	lsr	r0, r0, #28
   14180:	ldr	r8, [sp, #8]
   14184:	eor	r1, r1, ip
   14188:	lsl	lr, lr, #30
   1418c:	adds	r1, r1, r7
   14190:	ldr	ip, [sp, #28]
   14194:	and	r3, sl, r8
   14198:	lsl	sl, r6, #25
   1419c:	ldr	r6, [sp, #12]
   141a0:	mov	r7, r8
   141a4:	eor	r6, r3, r6
   141a8:	and	r3, fp, r9
   141ac:	ldr	r9, [sp, #20]
   141b0:	eor	fp, r3, ip
   141b4:	ldr	r3, [sp, #32]
   141b8:	orr	lr, lr, r9, lsr #2
   141bc:	mov	ip, r9
   141c0:	orr	r0, r0, r9, lsl #4
   141c4:	orr	sl, sl, r9, lsr #7
   141c8:	eor	r9, r3, r7
   141cc:	eor	r0, r0, lr
   141d0:	mov	lr, r8
   141d4:	lsr	r7, r7, #14
   141d8:	eor	sl, sl, r0
   141dc:	str	r9, [sp, #52]	; 0x34
   141e0:	mov	r0, r8
   141e4:	adc	r9, sl, r2
   141e8:	adds	sl, r1, r5
   141ec:	ldr	r8, [sp, #40]	; 0x28
   141f0:	adc	r3, r9, r4
   141f4:	lsl	r2, r0, #23
   141f8:	movw	r0, #46306	; 0xb4e2
   141fc:	movt	r0, #54783	; 0xd5ff
   14200:	movw	r5, #32195	; 0x7dc3
   14204:	movt	r5, #21772	; 0x550c
   14208:	str	r3, [sp, #4]
   1420c:	lsr	lr, lr, #18
   14210:	ldr	r4, [sp, #376]	; 0x178
   14214:	mov	r9, r8
   14218:	orr	r7, r7, r8, lsl #18
   1421c:	orr	lr, lr, r8, lsl #14
   14220:	lsr	r1, r8, #14
   14224:	eor	lr, lr, r7
   14228:	ldr	r7, [sp, #36]	; 0x24
   1422c:	orr	r2, r2, r9, lsr #9
   14230:	adds	r3, r4, r0
   14234:	lsr	r4, r8, #18
   14238:	ldr	r0, [sp, #380]	; 0x17c
   1423c:	eor	lr, lr, r2
   14240:	ldr	r2, [sp, #4]
   14244:	adc	r0, r0, r5
   14248:	ldr	r5, [sp, #16]
   1424c:	adds	r3, r3, r5
   14250:	ldr	r5, [sp, #24]
   14254:	adc	r0, r0, r5
   14258:	adds	r3, r6, r3
   1425c:	orr	r5, ip, sl
   14260:	mov	r6, ip
   14264:	lsl	ip, r8, #23
   14268:	ldr	r8, [sp, #48]	; 0x30
   1426c:	and	r6, r6, sl
   14270:	adc	fp, fp, r0
   14274:	adds	lr, r3, lr
   14278:	ldr	r0, [sp, #4]
   1427c:	ldr	r3, [sp, #4]
   14280:	and	r5, r5, r8
   14284:	lsr	r8, sl, #28
   14288:	orr	r5, r5, r6
   1428c:	ldr	r6, [sp, #56]	; 0x38
   14290:	orr	r0, r7, r0
   14294:	str	r5, [sp, #16]
   14298:	lsl	r5, sl, #30
   1429c:	orr	r8, r8, r3, lsl #4
   142a0:	and	r0, r0, r6
   142a4:	ldr	r6, [sp, #8]
   142a8:	orr	r4, r4, r6, lsl #14
   142ac:	orr	r1, r1, r6, lsl #18
   142b0:	and	r6, r7, r2
   142b4:	ldr	r2, [sp, #8]
   142b8:	orr	r0, r0, r6
   142bc:	lsr	r6, r3, #28
   142c0:	eor	r1, r1, r4
   142c4:	ldr	r4, [sp, #64]	; 0x40
   142c8:	orr	r6, r6, sl, lsl #4
   142cc:	orr	ip, ip, r2, lsr #9
   142d0:	lsl	r2, sl, #25
   142d4:	eor	ip, ip, r1
   142d8:	lsl	r1, r3, #30
   142dc:	ldr	r3, [sp, #60]	; 0x3c
   142e0:	adc	fp, fp, ip
   142e4:	eor	r7, r4, r9
   142e8:	ldr	ip, [sp, #44]	; 0x2c
   142ec:	orr	r1, r1, sl, lsr #2
   142f0:	eor	r6, r6, r1
   142f4:	adds	ip, ip, lr
   142f8:	adc	r4, r3, fp
   142fc:	ldr	r3, [sp, #52]	; 0x34
   14300:	mov	r9, r4
   14304:	ldr	r4, [sp, #4]
   14308:	and	r7, r7, r9
   1430c:	and	r3, r3, ip
   14310:	orr	r5, r5, r4, lsr #2
   14314:	ldr	r4, [sp, #32]
   14318:	eor	r8, r8, r5
   1431c:	ldr	r5, [sp, #8]
   14320:	eor	r3, r3, r4
   14324:	ldr	r4, [sp, #4]
   14328:	eor	r5, r5, ip
   1432c:	str	r5, [sp, #24]
   14330:	orr	r2, r2, r4, lsr #7
   14334:	ldr	r5, [sp, #16]
   14338:	ldr	r4, [sp, #64]	; 0x40
   1433c:	eor	r2, r2, r8
   14340:	adds	r2, r2, r5
   14344:	mov	r5, ip
   14348:	lsr	ip, ip, #14
   1434c:	eor	r7, r7, r4
   14350:	ldr	r4, [sp, #4]
   14354:	orr	ip, ip, r9, lsl #18
   14358:	str	r7, [sp, #52]	; 0x34
   1435c:	lsl	r4, r4, #25
   14360:	orr	r1, r4, sl, lsr #7
   14364:	lsr	r4, r5, #18
   14368:	eor	r6, r6, r1
   1436c:	mov	r1, r5
   14370:	adc	r6, r6, r0
   14374:	adds	r5, r2, lr
   14378:	lsl	r0, r1, #23
   1437c:	adc	r2, r6, fp
   14380:	ldr	fp, [sp, #384]	; 0x180
   14384:	orr	r4, r4, r9, lsl #14
   14388:	str	r1, [sp, #16]
   1438c:	movw	r1, #23924	; 0x5d74
   14390:	movt	r1, #29374	; 0x72be
   14394:	str	r2, [sp, #44]	; 0x2c
   14398:	movw	r2, #35183	; 0x896f
   1439c:	movt	r2, #62075	; 0xf27b
   143a0:	eor	ip, ip, r4
   143a4:	orr	r7, sl, r5
   143a8:	lsr	lr, r9, #14
   143ac:	lsr	r6, r9, #18
   143b0:	adds	r2, fp, r2
   143b4:	ldr	fp, [sp, #388]	; 0x184
   143b8:	orr	r0, r0, r9, lsr #9
   143bc:	eor	r0, r0, ip
   143c0:	adc	r1, fp, r1
   143c4:	ldr	fp, [sp, #12]
   143c8:	adds	r2, r2, fp
   143cc:	ldr	fp, [sp, #28]
   143d0:	adc	r1, r1, fp
   143d4:	adds	r3, r3, r2
   143d8:	ldr	r2, [sp, #20]
   143dc:	mov	fp, r5
   143e0:	lsl	r5, r9, #23
   143e4:	str	r9, [sp, #68]	; 0x44
   143e8:	ldr	r4, [sp, #52]	; 0x34
   143ec:	and	r8, sl, fp
   143f0:	str	fp, [sp, #52]	; 0x34
   143f4:	and	r7, r7, r2
   143f8:	lsr	r2, fp, #28
   143fc:	orr	r7, r7, r8
   14400:	ldr	r8, [sp, #44]	; 0x2c
   14404:	adc	r1, r4, r1
   14408:	lsl	r4, fp, #30
   1440c:	adds	r0, r3, r0
   14410:	ldr	fp, [sp, #4]
   14414:	str	r7, [sp, #28]
   14418:	ldr	r3, [sp, #52]	; 0x34
   1441c:	mov	r7, r8
   14420:	mov	ip, r8
   14424:	ldr	r8, [sp, #4]
   14428:	orr	r7, fp, r7
   1442c:	ldr	fp, [sp, #16]
   14430:	lsl	r3, r3, #25
   14434:	and	r8, r8, ip
   14438:	orr	lr, lr, fp, lsl #18
   1443c:	ldr	fp, [sp, #36]	; 0x24
   14440:	and	r7, r7, fp
   14444:	ldr	fp, [sp, #16]
   14448:	orr	r6, r6, fp, lsl #14
   1444c:	orr	r5, r5, fp, lsr #9
   14450:	orr	fp, r7, r8
   14454:	mov	r8, ip
   14458:	eor	lr, lr, r6
   1445c:	orr	r2, r2, r8, lsl #4
   14460:	ldr	r6, [sp, #56]	; 0x38
   14464:	eor	r5, r5, lr
   14468:	lsr	ip, ip, #28
   1446c:	ldr	lr, [sp, #40]	; 0x28
   14470:	adc	r5, r1, r5
   14474:	eor	r7, lr, r9
   14478:	mov	lr, r8
   1447c:	ldr	r8, [sp, #48]	; 0x30
   14480:	lsl	r1, lr, #30
   14484:	adds	r8, r8, r0
   14488:	str	r8, [sp, #12]
   1448c:	mov	r8, lr
   14490:	adc	lr, r6, r5
   14494:	mov	r9, lr
   14498:	ldr	lr, [sp, #12]
   1449c:	orr	r4, r4, r8, lsr #2
   144a0:	orr	r3, r3, r8, lsr #7
   144a4:	and	r7, r7, r9
   144a8:	ldr	r6, [sp, #24]
   144ac:	eor	r2, r2, r4
   144b0:	lsl	r8, r8, #25
   144b4:	eor	r3, r3, r2
   144b8:	ldr	r2, [sp, #12]
   144bc:	ldr	r4, [sp, #16]
   144c0:	and	lr, r6, lr
   144c4:	ldr	r6, [sp, #8]
   144c8:	eor	r4, r4, r2
   144cc:	eor	lr, lr, r6
   144d0:	ldr	r6, [sp, #40]	; 0x28
   144d4:	str	r4, [sp, #56]	; 0x38
   144d8:	ldr	r4, [sp, #28]
   144dc:	str	r9, [sp, #28]
   144e0:	eor	r7, r7, r6
   144e4:	ldr	r6, [sp, #52]	; 0x34
   144e8:	adds	r3, r3, r4
   144ec:	mov	r4, r2
   144f0:	orr	ip, ip, r6, lsl #4
   144f4:	orr	r1, r1, r6, lsr #2
   144f8:	orr	r8, r8, r6, lsr #7
   144fc:	eor	r1, r1, ip
   14500:	lsr	ip, r2, #14
   14504:	eor	r8, r8, r1
   14508:	lsr	r2, r4, #18
   1450c:	adc	r8, r8, fp
   14510:	adds	r0, r3, r0
   14514:	orr	ip, ip, r9, lsl #18
   14518:	adc	r1, r8, r5
   1451c:	ldr	r8, [sp, #28]
   14520:	mov	r9, r0
   14524:	lsl	r3, r4, #23
   14528:	movw	fp, #45566	; 0xb1fe
   1452c:	movt	fp, #32990	; 0x80de
   14530:	ldr	r5, [sp, #392]	; 0x188
   14534:	str	r1, [sp, #48]	; 0x30
   14538:	movw	r1, #38577	; 0x96b1
   1453c:	movt	r1, #15126	; 0x3b16
   14540:	orr	r0, r2, r8, lsl #14
   14544:	ldr	r2, [sp, #32]
   14548:	lsr	r4, r8, #14
   1454c:	adds	r5, r5, r1
   14550:	ldr	r1, [sp, #396]	; 0x18c
   14554:	eor	r0, r0, ip
   14558:	orr	r3, r3, r8, lsr #9
   1455c:	ldr	ip, [sp, #64]	; 0x40
   14560:	eor	r3, r3, r0
   14564:	mov	r0, r9
   14568:	adc	r1, r1, fp
   1456c:	adds	r5, r5, r2
   14570:	lsr	r2, r8, #18
   14574:	mov	fp, r6
   14578:	adc	r1, r1, ip
   1457c:	lsl	ip, r8, #23
   14580:	ldr	r8, [sp, #12]
   14584:	adds	lr, lr, r5
   14588:	orr	r5, r6, r9
   1458c:	lsr	r6, r9, #28
   14590:	adc	r7, r7, r1
   14594:	mov	r1, fp
   14598:	ldr	fp, [sp, #44]	; 0x2c
   1459c:	and	r1, r1, r0
   145a0:	and	r5, r5, sl
   145a4:	ldr	r9, [sp, #48]	; 0x30
   145a8:	adds	lr, lr, r3
   145ac:	orr	r5, r5, r1
   145b0:	orr	r2, r2, r8, lsl #14
   145b4:	orr	r4, r4, r8, lsl #18
   145b8:	lsl	r1, r0, #30
   145bc:	eor	r4, r4, r2
   145c0:	ldr	r2, [sp, #4]
   145c4:	orr	ip, ip, r8, lsr #9
   145c8:	orr	r3, fp, r9
   145cc:	orr	r6, r6, r9, lsl #4
   145d0:	mov	r8, r0
   145d4:	eor	r4, r4, ip
   145d8:	orr	ip, r1, r9, lsr #2
   145dc:	ldr	r1, [sp, #36]	; 0x24
   145e0:	adc	r7, r7, r4
   145e4:	lsl	r0, r0, #25
   145e8:	and	fp, fp, r9
   145ec:	eor	r6, r6, ip
   145f0:	ldr	ip, [sp, #56]	; 0x38
   145f4:	and	r3, r3, r2
   145f8:	orr	r0, r0, r9, lsr #7
   145fc:	ldr	r2, [sp, #20]
   14600:	orr	r3, r3, fp
   14604:	eor	r6, r6, r0
   14608:	ldr	fp, [sp, #16]
   1460c:	adds	r4, r2, lr
   14610:	lsr	r2, r9, #28
   14614:	adc	r1, r1, r7
   14618:	and	ip, ip, r4
   1461c:	str	r4, [sp, #20]
   14620:	lsl	r4, r9, #25
   14624:	adds	r5, r6, r5
   14628:	str	r1, [sp, #24]
   1462c:	lsl	r1, r9, #30
   14630:	eor	ip, ip, fp
   14634:	orr	r2, r2, r8, lsl #4
   14638:	mov	fp, r8
   1463c:	ldr	r9, [sp, #68]	; 0x44
   14640:	orr	r1, r1, r8, lsr #2
   14644:	orr	r4, r4, r8, lsr #7
   14648:	str	fp, [sp, #56]	; 0x38
   1464c:	eor	r2, r2, r1
   14650:	add	r1, sp, #20
   14654:	eor	r2, r2, r4
   14658:	ldm	r1, {r1, r6, r8}
   1465c:	movw	r4, #1703	; 0x6a7
   14660:	movt	r4, #39900	; 0x9bdc
   14664:	adc	r3, r2, r3
   14668:	adds	r5, r5, lr
   1466c:	adc	r3, r3, r7
   14670:	movw	r7, #4661	; 0x1235
   14674:	movt	r7, #9671	; 0x25c7
   14678:	ldr	r2, [sp, #8]
   1467c:	eor	fp, r9, r8
   14680:	lsr	r0, r1, #14
   14684:	str	r5, [sp, #28]
   14688:	str	r3, [sp, #32]
   1468c:	and	fp, fp, r6
   14690:	lsr	r6, r1, #18
   14694:	ldr	lr, [sp, #24]
   14698:	lsl	r1, r1, #23
   1469c:	eor	fp, fp, r9
   146a0:	ldr	r3, [sp, #400]	; 0x190
   146a4:	orr	r6, r6, lr, lsl #14
   146a8:	orr	r0, r0, lr, lsl #18
   146ac:	adds	r3, r3, r7
   146b0:	ldr	r7, [sp, #404]	; 0x194
   146b4:	eor	r0, r0, r6
   146b8:	ldr	r6, [sp, #56]	; 0x38
   146bc:	adc	r4, r7, r4
   146c0:	adds	r3, r3, r2
   146c4:	ldr	r2, [sp, #40]	; 0x28
   146c8:	mov	r7, lr
   146cc:	lsr	lr, lr, #14
   146d0:	mov	r9, r7
   146d4:	orr	r7, r6, r5
   146d8:	orr	r1, r1, r9, lsr #9
   146dc:	lsl	r5, r9, #23
   146e0:	adc	r4, r4, r2
   146e4:	eor	r1, r1, r0
   146e8:	ldr	r0, [sp, #28]
   146ec:	adds	ip, ip, r3
   146f0:	lsr	r2, r9, #18
   146f4:	adc	fp, fp, r4
   146f8:	ldr	r9, [sp, #20]
   146fc:	adds	r1, ip, r1
   14700:	ldr	r3, [sp, #52]	; 0x34
   14704:	and	r6, r6, r0
   14708:	ldr	r4, [sp, #28]
   1470c:	orr	lr, lr, r9, lsl #18
   14710:	orr	r5, r5, r9, lsr #9
   14714:	ldr	ip, [sp, #48]	; 0x30
   14718:	and	r7, r7, r3
   1471c:	orr	r7, r7, r6
   14720:	ldr	r6, [sp, #32]
   14724:	lsr	r3, r4, #28
   14728:	orr	r4, r2, r9, lsl #14
   1472c:	lsl	r2, r0, #30
   14730:	eor	lr, lr, r4
   14734:	ldr	r4, [sp, #44]	; 0x2c
   14738:	lsl	r0, r0, #25
   1473c:	eor	lr, lr, r5
   14740:	orr	r2, r2, r6, lsr #2
   14744:	orr	ip, ip, r6
   14748:	adc	fp, fp, lr
   1474c:	orr	r3, r3, r6, lsl #4
   14750:	adds	lr, sl, r1
   14754:	mov	r5, r6
   14758:	eor	r3, r3, r2
   1475c:	str	lr, [sp, #60]	; 0x3c
   14760:	lsl	r5, r5, #25
   14764:	ldr	r2, [sp, #4]
   14768:	and	ip, ip, r4
   1476c:	mov	r4, r6
   14770:	lsl	lr, r4, #30
   14774:	ldr	sl, [sp, #28]
   14778:	lsr	r6, r6, #28
   1477c:	orr	r0, r0, r4, lsr #7
   14780:	adc	r9, r2, fp
   14784:	ldr	r2, [sp, #48]	; 0x30
   14788:	eor	r3, r3, r0
   1478c:	adds	r7, r3, r7
   14790:	mov	r0, r9
   14794:	orr	lr, lr, sl, lsr #2
   14798:	orr	r6, r6, sl, lsl #4
   1479c:	orr	r5, r5, sl, lsr #7
   147a0:	eor	r6, r6, lr
   147a4:	ldr	lr, [sp, #60]	; 0x3c
   147a8:	and	r4, r2, r4
   147ac:	eor	r6, r6, r5
   147b0:	orr	ip, ip, r4
   147b4:	adc	ip, r6, ip
   147b8:	lsr	r3, lr, #14
   147bc:	mov	r6, lr
   147c0:	lsr	r2, lr, #18
   147c4:	orr	r3, r3, r9, lsl #18
   147c8:	adds	r9, r7, r1
   147cc:	ldr	r7, [sp, #20]
   147d0:	orr	r2, r2, r0, lsl #14
   147d4:	adc	ip, ip, fp
   147d8:	mov	fp, r0
   147dc:	lsl	r1, lr, #23
   147e0:	ldr	lr, [sp, #408]	; 0x198
   147e4:	eor	r3, r3, r2
   147e8:	str	ip, [sp, #4]
   147ec:	movw	ip, #9876	; 0x2694
   147f0:	movt	ip, #53097	; 0xcf69
   147f4:	ldr	r2, [sp, #12]
   147f8:	orr	r1, r1, fp, lsr #9
   147fc:	str	fp, [sp, #36]	; 0x24
   14800:	ldr	r0, [sp, #412]	; 0x19c
   14804:	eor	r3, r3, r1
   14808:	adds	r4, lr, ip
   1480c:	movw	ip, #61812	; 0xf174
   14810:	movt	ip, #49563	; 0xc19b
   14814:	lsr	lr, fp, #14
   14818:	ldr	r1, [sp, #4]
   1481c:	eor	r5, r2, r7
   14820:	ldr	r7, [sp, #68]	; 0x44
   14824:	and	r5, r5, r6
   14828:	orr	lr, lr, r6, lsl #18
   1482c:	adc	ip, r0, ip
   14830:	eor	r5, r5, r2
   14834:	ldr	r0, [sp, #16]
   14838:	ldr	r2, [sp, #24]
   1483c:	adds	r4, r4, r0
   14840:	lsr	r0, fp, #18
   14844:	mov	fp, r6
   14848:	adc	ip, ip, r7
   1484c:	ldr	r7, [sp, #36]	; 0x24
   14850:	adds	r5, r5, r4
   14854:	orr	r0, r0, r6, lsl #14
   14858:	eor	r2, r8, r2
   1485c:	and	r4, sl, r9
   14860:	eor	lr, lr, r0
   14864:	lsl	r0, r9, #30
   14868:	and	r2, r2, r7
   1486c:	lsl	r6, r7, #23
   14870:	lsr	r7, r9, #28
   14874:	eor	r2, r2, r8
   14878:	adc	ip, r2, ip
   1487c:	ldr	r2, [sp, #56]	; 0x38
   14880:	orr	r6, r6, fp, lsr #9
   14884:	orr	r7, r7, r1, lsl #4
   14888:	adds	r5, r5, r3
   1488c:	orr	r3, sl, r9
   14890:	orr	r1, r0, r1, lsr #2
   14894:	ldr	r0, [sp, #4]
   14898:	eor	lr, lr, r6
   1489c:	adc	ip, ip, lr
   148a0:	eor	r7, r7, r1
   148a4:	ldr	sl, [sp, #48]	; 0x30
   148a8:	and	r2, r3, r2
   148ac:	lsl	r3, r9, #25
   148b0:	ldr	r1, [sp, #52]	; 0x34
   148b4:	orr	r4, r2, r4
   148b8:	lsr	r2, r0, #28
   148bc:	orr	r2, r2, r9, lsl #4
   148c0:	adds	lr, r1, r5
   148c4:	ldr	r1, [sp, #44]	; 0x2c
   148c8:	str	lr, [sp, #8]
   148cc:	mov	lr, r0
   148d0:	lsl	r0, r0, #30
   148d4:	orr	r3, r3, lr, lsr #7
   148d8:	orr	r0, r0, r9, lsr #2
   148dc:	eor	r7, r7, r3
   148e0:	ldr	r3, [sp, #32]
   148e4:	adc	r1, r1, ip
   148e8:	eor	r0, r0, r2
   148ec:	str	r1, [sp, #40]	; 0x28
   148f0:	mov	r1, lr
   148f4:	lsl	lr, lr, #25
   148f8:	orr	lr, lr, r9, lsr #7
   148fc:	orr	r6, r3, r1
   14900:	and	r1, r3, r1
   14904:	ldr	r3, [sp, #400]	; 0x190
   14908:	and	r6, r6, sl
   1490c:	adds	sl, r7, r4
   14910:	orr	r6, r6, r1
   14914:	ldr	r1, [sp, #400]	; 0x190
   14918:	eor	r0, r0, lr
   1491c:	adc	r6, r0, r6
   14920:	ldr	r0, [sp, #288]	; 0x120
   14924:	lsr	r3, r3, #19
   14928:	lsl	r4, r1, #3
   1492c:	ldr	r1, [sp, #404]	; 0x194
   14930:	mov	lr, r1
   14934:	orr	r3, r3, r1, lsl #13
   14938:	lsr	r7, r1, #19
   1493c:	adds	r1, sl, r5
   14940:	mov	sl, r1
   14944:	adc	r1, r6, ip
   14948:	ldr	ip, [sp, #360]	; 0x168
   1494c:	orr	r4, r4, lr, lsr #29
   14950:	str	r1, [sp, #44]	; 0x2c
   14954:	lsl	r5, lr, #3
   14958:	mov	lr, fp
   1495c:	eor	r3, r3, r4
   14960:	adds	r1, r0, ip
   14964:	ldr	ip, [sp, #364]	; 0x16c
   14968:	ldr	r0, [sp, #400]	; 0x190
   1496c:	lsr	r2, r0, #6
   14970:	ldr	r0, [sp, #292]	; 0x124
   14974:	adc	r0, r0, ip
   14978:	ldr	ip, [sp, #400]	; 0x190
   1497c:	ldr	r4, [sp, #20]
   14980:	ldr	fp, [sp, #8]
   14984:	orr	r5, r5, ip, lsr #29
   14988:	ldr	r6, [sp, #404]	; 0x194
   1498c:	orr	r7, r7, ip, lsl #13
   14990:	mov	ip, r4
   14994:	eor	ip, ip, lr
   14998:	ldr	lr, [sp, #296]	; 0x128
   1499c:	eor	r7, r7, r5
   149a0:	and	ip, ip, fp
   149a4:	eor	ip, ip, r4
   149a8:	ldr	r4, [sp, #296]	; 0x128
   149ac:	orr	r2, r2, r6, lsl #26
   149b0:	ldr	r5, [sp, #300]	; 0x12c
   149b4:	eor	r3, r3, r2
   149b8:	lsr	lr, lr, #1
   149bc:	ldr	r2, [sp, #300]	; 0x12c
   149c0:	adds	r1, r3, r1
   149c4:	lsr	r4, r4, #8
   149c8:	ldr	r3, [sp, #300]	; 0x12c
   149cc:	orr	lr, lr, r5, lsl #31
   149d0:	lsr	r5, r5, #1
   149d4:	orr	r4, r4, r2, lsl #24
   149d8:	ldr	r2, [sp, #296]	; 0x128
   149dc:	eor	lr, lr, r4
   149e0:	ldr	r4, [sp, #404]	; 0x194
   149e4:	lsr	r3, r3, #8
   149e8:	orr	r2, r5, r2, lsl #31
   149ec:	ldr	r5, [sp, #296]	; 0x128
   149f0:	eor	r7, r7, r4, lsr #6
   149f4:	ldr	r4, [sp, #300]	; 0x12c
   149f8:	adc	r7, r7, r0
   149fc:	orr	r3, r3, r5, lsl #24
   14a00:	lsr	r6, r5, #7
   14a04:	ldr	r5, [sp, #36]	; 0x24
   14a08:	eor	r3, r3, r2
   14a0c:	orr	r6, r6, r4, lsl #25
   14a10:	eor	r3, r3, r4, lsr #7
   14a14:	ldr	r4, [sp, #24]
   14a18:	eor	lr, lr, r6
   14a1c:	mov	r6, fp
   14a20:	adds	lr, r1, lr
   14a24:	lsr	r1, fp, #18
   14a28:	ldr	fp, [sp, #40]	; 0x28
   14a2c:	lsr	r0, r6, #14
   14a30:	adc	r7, r7, r3
   14a34:	movw	r3, #19154	; 0x4ad2
   14a38:	movt	r3, #40689	; 0x9ef1
   14a3c:	ldr	r6, [sp, #8]
   14a40:	eor	r2, r4, r5
   14a44:	adds	r3, lr, r3
   14a48:	str	lr, [sp, #16]
   14a4c:	ldr	r5, [sp, #12]
   14a50:	movw	lr, #27073	; 0x69c1
   14a54:	movt	lr, #58523	; 0xe49b
   14a58:	and	r2, r2, fp
   14a5c:	orr	r1, r1, fp, lsl #14
   14a60:	adc	lr, r7, lr
   14a64:	eor	r2, r2, r4
   14a68:	orr	r0, r0, fp, lsl #18
   14a6c:	str	r7, [sp, #96]	; 0x60
   14a70:	lsl	r4, r6, #23
   14a74:	eor	r0, r0, r1
   14a78:	mov	r1, sl
   14a7c:	ldr	sl, [sp, #28]
   14a80:	adds	r3, r3, r5
   14a84:	orr	r4, r4, fp, lsr #9
   14a88:	and	r7, r9, r1
   14a8c:	adc	lr, lr, r8
   14a90:	lsr	r5, fp, #14
   14a94:	adds	ip, ip, r3
   14a98:	lsr	r3, fp, #18
   14a9c:	mov	r8, r6
   14aa0:	eor	r0, r0, r4
   14aa4:	orr	r5, r5, r6, lsl #18
   14aa8:	ldr	r4, [sp, #4]
   14aac:	adc	r2, r2, lr
   14ab0:	orr	r3, r3, r6, lsl #14
   14ab4:	adds	ip, ip, r0
   14ab8:	orr	lr, r9, r1
   14abc:	lsl	r6, fp, #23
   14ac0:	ldr	fp, [sp, #44]	; 0x2c
   14ac4:	and	lr, lr, sl
   14ac8:	mov	sl, r1
   14acc:	eor	r5, r5, r3
   14ad0:	lsr	r1, r1, #28
   14ad4:	orr	r6, r6, r8, lsr #9
   14ad8:	orr	lr, lr, r7
   14adc:	lsl	r3, sl, #30
   14ae0:	eor	r5, r5, r6
   14ae4:	lsl	r7, sl, #25
   14ae8:	orr	r0, r4, fp
   14aec:	ldr	r4, [sp, #32]
   14af0:	adc	r5, r2, r5
   14af4:	orr	r1, r1, fp, lsl #4
   14af8:	mov	r6, fp
   14afc:	ldr	r2, [sp, #56]	; 0x38
   14b00:	orr	r7, r7, r6, lsr #7
   14b04:	and	r0, r0, r4
   14b08:	orr	r4, r3, fp, lsr #2
   14b0c:	ldr	fp, [sp, #48]	; 0x30
   14b10:	mov	r3, sl
   14b14:	eor	r1, r1, r4
   14b18:	ldr	r4, [sp, #4]
   14b1c:	adds	r2, r2, ip
   14b20:	eor	r1, r1, r7
   14b24:	str	r2, [sp, #52]	; 0x34
   14b28:	lsr	r2, r6, #28
   14b2c:	adc	r8, fp, r5
   14b30:	adds	lr, r1, lr
   14b34:	ldr	r1, [sp, #412]	; 0x19c
   14b38:	mov	fp, r8
   14b3c:	mov	r8, r6
   14b40:	orr	r2, r2, r3, lsl #4
   14b44:	and	sl, r4, r6
   14b48:	lsl	r6, r6, #30
   14b4c:	str	r3, [sp, #72]	; 0x48
   14b50:	lsl	r8, r8, #25
   14b54:	orr	r0, r0, sl
   14b58:	orr	r6, r6, r3, lsr #2
   14b5c:	orr	r8, r8, r3, lsr #7
   14b60:	ldr	r3, [sp, #408]	; 0x198
   14b64:	eor	r6, r6, r2
   14b68:	ldr	r2, [sp, #408]	; 0x198
   14b6c:	eor	r6, r6, r8
   14b70:	adc	r0, r6, r0
   14b74:	adds	r4, lr, ip
   14b78:	adc	sl, r0, r5
   14b7c:	str	r4, [sp, #12]
   14b80:	lsl	r3, r3, #3
   14b84:	lsr	r2, r2, #19
   14b88:	orr	r7, r2, r1, lsl #13
   14b8c:	mov	r2, r1
   14b90:	lsl	r6, r2, #3
   14b94:	ldr	r2, [sp, #296]	; 0x128
   14b98:	lsr	r1, r1, #19
   14b9c:	ldr	r8, [sp, #52]	; 0x34
   14ba0:	ldr	r0, [sp, #368]	; 0x170
   14ba4:	adds	r5, r2, r0
   14ba8:	ldr	r0, [sp, #372]	; 0x174
   14bac:	ldr	r2, [sp, #408]	; 0x198
   14bb0:	lsr	ip, r2, #6
   14bb4:	ldr	r2, [sp, #300]	; 0x12c
   14bb8:	adc	r4, r2, r0
   14bbc:	ldr	r0, [sp, #408]	; 0x198
   14bc0:	ldr	r2, [sp, #412]	; 0x19c
   14bc4:	orr	r6, r6, r0, lsr #29
   14bc8:	orr	r1, r1, r0, lsl #13
   14bcc:	ldr	r0, [sp, #304]	; 0x130
   14bd0:	orr	r2, r3, r2, lsr #29
   14bd4:	movw	r3, #9699	; 0x25e3
   14bd8:	movt	r3, #14415	; 0x384f
   14bdc:	eor	r1, r1, r6
   14be0:	ldr	r6, [sp, #308]	; 0x134
   14be4:	eor	r2, r2, r7
   14be8:	ldr	r7, [sp, #412]	; 0x19c
   14bec:	lsr	lr, r0, #1
   14bf0:	ldr	r0, [sp, #412]	; 0x19c
   14bf4:	orr	lr, lr, r6, lsl #31
   14bf8:	eor	r1, r1, r7, lsr #6
   14bfc:	ldr	r7, [sp, #8]
   14c00:	orr	ip, ip, r0, lsl #26
   14c04:	ldr	r0, [sp, #304]	; 0x130
   14c08:	eor	r2, r2, ip
   14c0c:	lsr	ip, r6, #1
   14c10:	adds	r2, r2, r5
   14c14:	mov	r5, r6
   14c18:	lsr	r6, r6, #8
   14c1c:	adc	r1, r1, r4
   14c20:	lsr	r4, r8, #14
   14c24:	lsr	r0, r0, #8
   14c28:	orr	r4, r4, fp, lsl #18
   14c2c:	orr	r0, r0, r5, lsl #24
   14c30:	ldr	r5, [sp, #304]	; 0x130
   14c34:	eor	r0, r0, lr
   14c38:	movw	lr, #18310	; 0x4786
   14c3c:	movt	lr, #61374	; 0xefbe
   14c40:	orr	r6, r6, r5, lsl #24
   14c44:	orr	ip, ip, r5, lsl #31
   14c48:	lsr	r5, r5, #7
   14c4c:	eor	ip, ip, r6
   14c50:	ldr	r6, [sp, #308]	; 0x134
   14c54:	orr	r5, r5, r6, lsl #25
   14c58:	eor	ip, ip, r6, lsr #7
   14c5c:	ldr	r6, [sp, #60]	; 0x3c
   14c60:	eor	r0, r0, r5
   14c64:	adds	r5, r2, r0
   14c68:	lsr	r0, r8, #18
   14c6c:	adc	ip, r1, ip
   14c70:	adds	r3, r5, r3
   14c74:	str	r5, [sp, #100]	; 0x64
   14c78:	orr	r0, r0, fp, lsl #14
   14c7c:	adc	lr, ip, lr
   14c80:	mov	r2, r6
   14c84:	ldr	r5, [sp, #20]
   14c88:	eor	r2, r2, r7
   14c8c:	mov	r7, r8
   14c90:	str	ip, [sp, #104]	; 0x68
   14c94:	and	r2, r2, r8
   14c98:	lsl	r1, r7, #23
   14c9c:	mov	r8, fp
   14ca0:	eor	r2, r2, r6
   14ca4:	ldr	r6, [sp, #24]
   14ca8:	mov	fp, r7
   14cac:	eor	r4, r4, r0
   14cb0:	lsr	ip, r8, #14
   14cb4:	adds	r3, r3, r5
   14cb8:	ldr	r7, [sp, #36]	; 0x24
   14cbc:	lsr	r0, r8, #18
   14cc0:	orr	ip, ip, fp, lsl #18
   14cc4:	adc	lr, lr, r6
   14cc8:	adds	r2, r2, r3
   14ccc:	ldr	r3, [sp, #40]	; 0x28
   14cd0:	mov	r6, r8
   14cd4:	mov	r8, fp
   14cd8:	mov	r5, r7
   14cdc:	str	r6, [sp, #80]	; 0x50
   14ce0:	eor	r5, r5, r3
   14ce4:	orr	r3, r1, r6, lsr #9
   14ce8:	orr	r1, r0, fp, lsl #14
   14cec:	ldr	r0, [sp, #12]
   14cf0:	and	r5, r5, r6
   14cf4:	eor	r4, r4, r3
   14cf8:	eor	r5, r5, r7
   14cfc:	lsl	r6, r6, #23
   14d00:	ldr	fp, [sp, #72]	; 0x48
   14d04:	adc	lr, r5, lr
   14d08:	eor	ip, ip, r1
   14d0c:	adds	r2, r2, r4
   14d10:	orr	r6, r6, r8, lsr #9
   14d14:	eor	ip, ip, r6
   14d18:	lsr	r6, sl, #28
   14d1c:	adc	lr, lr, ip
   14d20:	orr	r3, fp, r0
   14d24:	and	r7, r3, r9
   14d28:	ldr	r3, [sp, #12]
   14d2c:	lsl	r1, r3, #30
   14d30:	mov	r4, r3
   14d34:	lsr	r5, r3, #28
   14d38:	mov	r3, fp
   14d3c:	mov	fp, r4
   14d40:	orr	r0, r1, sl, lsr #2
   14d44:	and	r4, r3, r4
   14d48:	orr	r5, r5, sl, lsl #4
   14d4c:	orr	r7, r7, r4
   14d50:	ldr	r4, [sp, #32]
   14d54:	lsl	r1, sl, #30
   14d58:	eor	r5, r5, r0
   14d5c:	ldr	r0, [sp, #28]
   14d60:	lsl	r3, fp, #25
   14d64:	orr	r6, r6, fp, lsl #4
   14d68:	orr	r3, r3, sl, lsr #7
   14d6c:	eor	r3, r3, r5
   14d70:	adds	ip, r0, r2
   14d74:	lsl	r0, sl, #25
   14d78:	adc	r4, r4, lr
   14d7c:	mov	r8, ip
   14d80:	orr	ip, r1, fp, lsr #2
   14d84:	ldr	r1, [sp, #44]	; 0x2c
   14d88:	orr	r0, r0, fp, lsr #7
   14d8c:	str	r4, [sp, #20]
   14d90:	ldr	r4, [sp, #4]
   14d94:	orr	r5, r1, sl
   14d98:	and	r5, r5, r4
   14d9c:	adds	r4, r3, r7
   14da0:	and	r3, r1, sl
   14da4:	eor	r1, r6, ip
   14da8:	ldr	ip, [sp, #312]	; 0x138
   14dac:	eor	r0, r0, r1
   14db0:	orr	r5, r5, r3
   14db4:	adc	r5, r0, r5
   14db8:	adds	r2, r4, r2
   14dbc:	ldr	fp, [sp, #16]
   14dc0:	adc	r4, r5, lr
   14dc4:	str	r2, [sp, #48]	; 0x30
   14dc8:	ldr	r2, [sp, #304]	; 0x130
   14dcc:	lsr	ip, ip, #1
   14dd0:	str	r4, [sp, #56]	; 0x38
   14dd4:	ldr	r3, [sp, #312]	; 0x138
   14dd8:	ldr	lr, [sp, #376]	; 0x178
   14ddc:	ldr	r6, [sp, #316]	; 0x13c
   14de0:	lsr	r3, r3, #8
   14de4:	ldr	r7, [sp, #316]	; 0x13c
   14de8:	adds	r5, r2, lr
   14dec:	ldr	r2, [sp, #312]	; 0x138
   14df0:	lsr	r1, r6, #1
   14df4:	ldr	r4, [sp, #380]	; 0x17c
   14df8:	lsr	r0, r6, #8
   14dfc:	orr	ip, ip, r6, lsl #31
   14e00:	lsr	lr, r2, #7
   14e04:	ldr	r2, [sp, #308]	; 0x134
   14e08:	orr	lr, lr, r7, lsl #25
   14e0c:	ldr	r7, [sp, #96]	; 0x60
   14e10:	adc	r4, r2, r4
   14e14:	orr	r2, r3, r6, lsl #24
   14e18:	ldr	r3, [sp, #312]	; 0x138
   14e1c:	eor	r2, r2, ip
   14e20:	lsr	ip, fp, #19
   14e24:	eor	r2, r2, lr
   14e28:	lsr	r6, r7, #19
   14e2c:	orr	ip, ip, r7, lsl #13
   14e30:	adds	r2, r2, r5
   14e34:	orr	r0, r0, r3, lsl #24
   14e38:	orr	r1, r1, r3, lsl #31
   14e3c:	movw	r3, #54709	; 0xd5b5
   14e40:	movt	r3, #35724	; 0x8b8c
   14e44:	lsl	lr, r7, #3
   14e48:	eor	r1, r1, r0
   14e4c:	lsl	r0, fp, #3
   14e50:	orr	r5, lr, fp, lsr #29
   14e54:	movw	lr, #40390	; 0x9dc6
   14e58:	movt	lr, #4033	; 0xfc1
   14e5c:	orr	r0, r0, r7, lsr #29
   14e60:	orr	r6, r6, fp, lsl #13
   14e64:	eor	r0, r0, ip
   14e68:	lsr	ip, fp, #6
   14e6c:	ldr	fp, [sp, #316]	; 0x13c
   14e70:	eor	r6, r6, r5
   14e74:	orr	ip, ip, r7, lsl #26
   14e78:	ldr	r5, [sp, #52]	; 0x34
   14e7c:	eor	r6, r6, r7, lsr #6
   14e80:	ldr	r7, [sp, #8]
   14e84:	eor	r0, r0, ip
   14e88:	eor	r1, r1, fp, lsr #7
   14e8c:	ldr	fp, [sp, #20]
   14e90:	adc	r1, r1, r4
   14e94:	adds	r0, r2, r0
   14e98:	lsr	r4, r8, #14
   14e9c:	mov	ip, r0
   14ea0:	lsr	r0, r8, #18
   14ea4:	mov	r2, r7
   14ea8:	eor	r2, r2, r5
   14eac:	adc	r5, r1, r6
   14eb0:	ldr	r6, [sp, #60]	; 0x3c
   14eb4:	orr	r0, r0, fp, lsl #14
   14eb8:	adds	r3, ip, r3
   14ebc:	and	r2, r2, r8
   14ec0:	orr	r4, r4, fp, lsl #18
   14ec4:	adc	lr, r5, lr
   14ec8:	eor	r2, r2, r7
   14ecc:	lsl	r1, r8, #23
   14ed0:	str	r5, [sp, #24]
   14ed4:	eor	r4, r4, r0
   14ed8:	ldr	r0, [sp, #36]	; 0x24
   14edc:	adds	r3, r3, r6
   14ee0:	str	ip, [sp, #108]	; 0x6c
   14ee4:	lsr	ip, fp, #14
   14ee8:	ldr	r6, [sp, #40]	; 0x28
   14eec:	orr	ip, ip, r8, lsl #18
   14ef0:	adc	lr, lr, r0
   14ef4:	adds	r2, r2, r3
   14ef8:	ldr	r3, [sp, #80]	; 0x50
   14efc:	lsr	r0, fp, #18
   14f00:	eor	r5, r6, r3
   14f04:	orr	r3, r1, fp, lsr #9
   14f08:	orr	r1, r0, r8, lsl #14
   14f0c:	ldr	r0, [sp, #20]
   14f10:	and	r5, r5, fp
   14f14:	eor	r4, r4, r3
   14f18:	mov	fp, r8
   14f1c:	ldr	r3, [sp, #12]
   14f20:	eor	r5, r5, r6
   14f24:	eor	ip, ip, r1
   14f28:	adc	lr, r5, lr
   14f2c:	adds	r2, r2, r4
   14f30:	str	fp, [sp, #84]	; 0x54
   14f34:	ldr	r8, [sp, #48]	; 0x30
   14f38:	lsl	r6, r0, #23
   14f3c:	ldr	r0, [sp, #72]	; 0x48
   14f40:	orr	r6, r6, fp, lsr #9
   14f44:	ldr	fp, [sp, #12]
   14f48:	orr	r3, r3, r8
   14f4c:	eor	ip, ip, r6
   14f50:	lsl	r1, r8, #30
   14f54:	adc	lr, lr, ip
   14f58:	lsr	r5, r8, #28
   14f5c:	adds	r9, r9, r2
   14f60:	and	r7, r3, r0
   14f64:	mov	r3, r8
   14f68:	ldr	r8, [sp, #56]	; 0x38
   14f6c:	str	r9, [sp, #60]	; 0x3c
   14f70:	ldr	ip, [sp, #4]
   14f74:	and	r4, fp, r3
   14f78:	orr	r7, r7, r4
   14f7c:	ldr	r4, [sp, #44]	; 0x2c
   14f80:	orr	r0, r1, r8, lsr #2
   14f84:	mov	r1, r3
   14f88:	orr	r5, r5, r8, lsl #4
   14f8c:	ldr	r9, [sp, #104]	; 0x68
   14f90:	adc	fp, ip, lr
   14f94:	lsr	r6, r8, #28
   14f98:	eor	r5, r5, r0
   14f9c:	lsl	r3, r3, #25
   14fa0:	lsl	r0, r8, #30
   14fa4:	str	fp, [sp, #64]	; 0x40
   14fa8:	mov	fp, r1
   14fac:	orr	r6, r6, r1, lsl #4
   14fb0:	orr	ip, r0, r1, lsr #2
   14fb4:	orr	r3, r3, r8, lsr #7
   14fb8:	lsl	r1, r8, #25
   14fbc:	eor	r0, r6, ip
   14fc0:	eor	r3, r3, r5
   14fc4:	orr	r5, sl, r8
   14fc8:	orr	ip, r1, fp, lsr #7
   14fcc:	and	r5, r5, r4
   14fd0:	adds	r4, r3, r7
   14fd4:	and	r7, sl, r8
   14fd8:	ldr	fp, [sp, #320]	; 0x140
   14fdc:	eor	ip, ip, r0
   14fe0:	orr	r5, r5, r7
   14fe4:	adc	r5, ip, r5
   14fe8:	adds	r7, r4, r2
   14fec:	ldr	r2, [sp, #312]	; 0x138
   14ff0:	adc	r8, r5, lr
   14ff4:	ldr	r3, [sp, #320]	; 0x140
   14ff8:	lsr	r1, fp, #8
   14ffc:	str	r8, [sp, #68]	; 0x44
   15000:	ldr	lr, [sp, #384]	; 0x180
   15004:	ldr	r8, [sp, #100]	; 0x64
   15008:	lsr	r3, r3, #1
   1500c:	ldr	fp, [sp, #324]	; 0x144
   15010:	adds	r4, r2, lr
   15014:	ldr	r2, [sp, #320]	; 0x140
   15018:	lsr	r5, r8, #19
   1501c:	ldr	lr, [sp, #388]	; 0x184
   15020:	orr	r1, r1, fp, lsl #24
   15024:	orr	r3, r3, fp, lsl #31
   15028:	lsr	ip, r2, #7
   1502c:	ldr	r2, [sp, #316]	; 0x13c
   15030:	lsr	r0, fp, #1
   15034:	eor	r3, r3, r1
   15038:	lsr	r6, fp, #8
   1503c:	orr	ip, ip, fp, lsl #25
   15040:	lsl	r1, r8, #3
   15044:	adc	lr, r2, lr
   15048:	ldr	r2, [sp, #320]	; 0x140
   1504c:	orr	r5, r5, r9, lsl #13
   15050:	eor	r3, r3, ip
   15054:	orr	r1, r1, r9, lsr #29
   15058:	lsl	ip, r9, #3
   1505c:	adds	r3, r3, r4
   15060:	eor	r1, r1, r5
   15064:	lsr	r5, r8, #6
   15068:	orr	r4, ip, r8, lsr #29
   1506c:	movw	ip, #41420	; 0xa1cc
   15070:	movt	ip, #9228	; 0x240c
   15074:	orr	r6, r6, r2, lsl #24
   15078:	orr	r0, r0, r2, lsl #31
   1507c:	movw	r2, #40037	; 0x9c65
   15080:	movt	r2, #30636	; 0x77ac
   15084:	orr	r5, r5, r9, lsl #26
   15088:	eor	r0, r0, r6
   1508c:	lsr	r6, r9, #19
   15090:	eor	r0, r0, fp, lsr #7
   15094:	ldr	fp, [sp, #60]	; 0x3c
   15098:	eor	r1, r1, r5
   1509c:	orr	r6, r6, r8, lsl #13
   150a0:	ldr	r8, [sp, #64]	; 0x40
   150a4:	adc	r0, r0, lr
   150a8:	adds	r1, r3, r1
   150ac:	eor	r6, r6, r4
   150b0:	eor	r6, r6, r9, lsr #6
   150b4:	ldr	r9, [sp, #52]	; 0x34
   150b8:	lsr	lr, fp, #18
   150bc:	str	r1, [sp, #28]
   150c0:	ldr	r5, [sp, #84]	; 0x54
   150c4:	adc	r0, r0, r6
   150c8:	adds	r2, r1, r2
   150cc:	orr	r6, lr, r8, lsl #14
   150d0:	adc	ip, r0, ip
   150d4:	lsr	r4, fp, #14
   150d8:	str	r0, [sp, #112]	; 0x70
   150dc:	mov	r3, r9
   150e0:	mov	lr, r9
   150e4:	ldr	r0, [sp, #20]
   150e8:	orr	r4, r4, r8, lsl #18
   150ec:	mov	r9, fp
   150f0:	eor	r3, r3, r5
   150f4:	mov	r5, fp
   150f8:	and	r3, r3, fp
   150fc:	ldr	fp, [sp, #12]
   15100:	eor	r1, r3, lr
   15104:	lsl	lr, r5, #23
   15108:	ldr	r3, [sp, #8]
   1510c:	lsr	r5, r8, #14
   15110:	orr	lr, lr, r8, lsr #9
   15114:	orr	r5, r5, r9, lsl #18
   15118:	adds	r3, r2, r3
   1511c:	eor	r2, r4, r6
   15120:	ldr	r4, [sp, #40]	; 0x28
   15124:	eor	r2, r2, lr
   15128:	adc	ip, ip, r4
   1512c:	adds	r3, r1, r3
   15130:	ldr	r1, [sp, #80]	; 0x50
   15134:	lsr	r4, r8, #18
   15138:	eor	r0, r1, r0
   1513c:	and	r0, r0, r8
   15140:	eor	r0, r0, r1
   15144:	orr	r1, r4, r9, lsl #14
   15148:	lsl	r4, r8, #23
   1514c:	adc	r0, r0, ip
   15150:	adds	r3, r3, r2
   15154:	eor	r1, r1, r5
   15158:	ldr	r8, [sp, #68]	; 0x44
   1515c:	lsl	r2, r7, #30
   15160:	orr	r4, r4, r9, lsr #9
   15164:	ldr	r9, [sp, #48]	; 0x30
   15168:	lsr	ip, r7, #28
   1516c:	eor	r4, r4, r1
   15170:	ldr	r1, [sp, #72]	; 0x48
   15174:	adc	r4, r0, r4
   15178:	orr	r5, r2, r8, lsr #2
   1517c:	orr	ip, ip, r8, lsl #4
   15180:	and	r6, r9, r7
   15184:	orr	lr, r9, r7
   15188:	lsl	r2, r7, #25
   1518c:	eor	ip, ip, r5
   15190:	and	lr, lr, fp
   15194:	lsr	r0, r8, #28
   15198:	adds	r9, r1, r3
   1519c:	orr	r2, r2, r8, lsr #7
   151a0:	orr	lr, lr, r6
   151a4:	lsl	r1, r8, #30
   151a8:	str	r9, [sp, #72]	; 0x48
   151ac:	eor	r2, r2, ip
   151b0:	ldr	r9, [sp, #44]	; 0x2c
   151b4:	orr	r1, r1, r7, lsr #2
   151b8:	adc	r9, r9, r4
   151bc:	adds	lr, r2, lr
   151c0:	str	r9, [sp, #44]	; 0x2c
   151c4:	orr	r9, r0, r7, lsl #4
   151c8:	ldr	r5, [sp, #56]	; 0x38
   151cc:	lsl	r0, r8, #25
   151d0:	eor	r1, r1, r9
   151d4:	orr	r0, r0, r7, lsr #7
   151d8:	ldr	r6, [sp, #24]
   151dc:	eor	r0, r0, r1
   151e0:	ldr	fp, [sp, #108]	; 0x6c
   151e4:	mov	r2, r5
   151e8:	orr	ip, r5, r8
   151ec:	and	r2, r2, r8
   151f0:	ldr	r8, [sp, #328]	; 0x148
   151f4:	and	ip, ip, sl
   151f8:	orr	ip, ip, r2
   151fc:	adc	ip, r0, ip
   15200:	adds	r9, lr, r3
   15204:	adc	r3, ip, r4
   15208:	lsr	r2, r8, #8
   1520c:	str	r3, [sp, #76]	; 0x4c
   15210:	lsr	r5, r8, #1
   15214:	ldr	r8, [sp, #332]	; 0x14c
   15218:	ldr	r3, [sp, #392]	; 0x188
   1521c:	orr	r5, r5, r8, lsl #31
   15220:	lsr	r1, r8, #1
   15224:	lsr	r0, r8, #8
   15228:	ldr	r8, [sp, #320]	; 0x140
   1522c:	adds	r4, r8, r3
   15230:	ldr	r8, [sp, #328]	; 0x148
   15234:	ldr	r3, [sp, #396]	; 0x18c
   15238:	lsr	ip, r8, #7
   1523c:	ldr	r8, [sp, #324]	; 0x144
   15240:	adc	lr, r8, r3
   15244:	ldr	r8, [sp, #332]	; 0x14c
   15248:	orr	r3, r2, r8, lsl #24
   1524c:	ldr	r8, [sp, #328]	; 0x148
   15250:	movw	r2, #629	; 0x275
   15254:	movt	r2, #22827	; 0x592b
   15258:	eor	r3, r3, r5
   1525c:	lsr	r5, fp, #19
   15260:	orr	r5, r5, r6, lsl #13
   15264:	orr	r0, r0, r8, lsl #24
   15268:	orr	r1, r1, r8, lsl #31
   1526c:	ldr	r8, [sp, #332]	; 0x14c
   15270:	eor	r1, r1, r0
   15274:	lsl	r0, fp, #3
   15278:	orr	ip, ip, r8, lsl #25
   1527c:	eor	r1, r1, r8, lsr #7
   15280:	ldr	r8, [sp, #44]	; 0x2c
   15284:	eor	r3, r3, ip
   15288:	mov	ip, r6
   1528c:	lsr	r6, r6, #19
   15290:	adds	r3, r3, r4
   15294:	mov	r4, ip
   15298:	lsl	ip, ip, #3
   1529c:	orr	r0, r0, r4, lsr #29
   152a0:	adc	r1, r1, lr
   152a4:	orr	r4, ip, fp, lsr #29
   152a8:	movw	ip, #11375	; 0x2c6f
   152ac:	movt	ip, #11753	; 0x2de9
   152b0:	orr	r6, r6, fp, lsl #13
   152b4:	eor	r0, r0, r5
   152b8:	lsr	r5, fp, #6
   152bc:	ldr	fp, [sp, #72]	; 0x48
   152c0:	eor	r6, r6, r4
   152c4:	ldr	r4, [sp, #24]
   152c8:	orr	r5, r5, r4, lsl #26
   152cc:	eor	r6, r6, r4, lsr #6
   152d0:	eor	r0, r0, r5
   152d4:	ldr	r5, [sp, #60]	; 0x3c
   152d8:	lsr	r4, fp, #14
   152dc:	adds	lr, r3, r0
   152e0:	lsr	r0, fp, #18
   152e4:	ldr	r3, [sp, #84]	; 0x54
   152e8:	orr	r4, r4, r8, lsl #18
   152ec:	str	lr, [sp, #32]
   152f0:	eor	r3, r3, r5
   152f4:	adc	r5, r1, r6
   152f8:	orr	r6, r0, r8, lsl #14
   152fc:	ldr	r0, [sp, #84]	; 0x54
   15300:	and	r3, r3, fp
   15304:	adds	r2, lr, r2
   15308:	adc	ip, r5, ip
   1530c:	lsl	lr, fp, #23
   15310:	str	r5, [sp, #116]	; 0x74
   15314:	lsr	r5, r8, #14
   15318:	orr	lr, lr, r8, lsr #9
   1531c:	orr	r5, r5, fp, lsl #18
   15320:	eor	r1, r3, r0
   15324:	ldr	r3, [sp, #52]	; 0x34
   15328:	ldr	r0, [sp, #80]	; 0x50
   1532c:	adds	r3, r2, r3
   15330:	eor	r2, r4, r6
   15334:	lsr	r4, r8, #18
   15338:	eor	r2, r2, lr
   1533c:	orr	lr, r7, r9
   15340:	adc	ip, ip, r0
   15344:	adds	r3, r1, r3
   15348:	ldr	r1, [sp, #20]
   1534c:	and	r6, r7, r9
   15350:	ldr	r0, [sp, #64]	; 0x40
   15354:	eor	r0, r1, r0
   15358:	and	r0, r0, r8
   1535c:	eor	r0, r0, r1
   15360:	orr	r1, r4, fp, lsl #14
   15364:	adc	r0, r0, ip
   15368:	lsl	r4, r8, #23
   1536c:	ldr	ip, [sp, #48]	; 0x30
   15370:	adds	r3, r3, r2
   15374:	eor	r1, r1, r5
   15378:	lsl	r2, r9, #30
   1537c:	ldr	r8, [sp, #76]	; 0x4c
   15380:	orr	r4, r4, fp, lsr #9
   15384:	ldr	fp, [sp, #12]
   15388:	eor	r4, r4, r1
   1538c:	and	lr, lr, ip
   15390:	lsr	ip, r9, #28
   15394:	adc	r4, r0, r4
   15398:	orr	lr, lr, r6
   1539c:	mov	r6, r8
   153a0:	orr	r5, r2, r8, lsr #2
   153a4:	lsr	r0, r8, #28
   153a8:	orr	ip, ip, r8, lsl #4
   153ac:	adds	r8, fp, r3
   153b0:	lsl	r1, r6, #30
   153b4:	adc	sl, sl, r4
   153b8:	eor	ip, ip, r5
   153bc:	lsl	r2, r9, #25
   153c0:	str	r8, [sp, #8]
   153c4:	orr	r1, r1, r9, lsr #2
   153c8:	ldr	r5, [sp, #68]	; 0x44
   153cc:	orr	r8, r0, r9, lsl #4
   153d0:	str	sl, [sp, #12]
   153d4:	ldr	sl, [sp, #56]	; 0x38
   153d8:	orr	r2, r2, r6, lsr #7
   153dc:	eor	r1, r1, r8
   153e0:	lsl	r0, r6, #25
   153e4:	eor	r2, r2, ip
   153e8:	ldr	fp, [sp, #28]
   153ec:	adds	lr, r2, lr
   153f0:	orr	ip, r5, r6
   153f4:	orr	r0, r0, r9, lsr #7
   153f8:	ldr	r8, [sp, #336]	; 0x150
   153fc:	mov	r2, r6
   15400:	and	r2, r2, r5
   15404:	and	ip, ip, sl
   15408:	orr	ip, ip, r2
   1540c:	eor	r0, r0, r1
   15410:	ldr	sl, [sp, #340]	; 0x154
   15414:	adc	ip, r0, ip
   15418:	lsr	r2, r8, #8
   1541c:	lsr	r5, r8, #1
   15420:	ldr	r8, [sp, #340]	; 0x154
   15424:	orr	r5, r5, r8, lsl #31
   15428:	lsr	r1, r8, #1
   1542c:	adds	r8, lr, r3
   15430:	ldr	r3, [sp, #340]	; 0x154
   15434:	ldr	lr, [sp, #404]	; 0x194
   15438:	lsr	r0, r3, #8
   1543c:	adc	r3, ip, r4
   15440:	ldr	ip, [sp, #400]	; 0x190
   15444:	str	r3, [sp, #80]	; 0x50
   15448:	ldr	r3, [sp, #328]	; 0x148
   1544c:	adds	r4, r3, ip
   15450:	ldr	r3, [sp, #336]	; 0x150
   15454:	lsr	ip, r3, #7
   15458:	ldr	r3, [sp, #332]	; 0x14c
   1545c:	orr	ip, ip, sl, lsl #25
   15460:	ldr	sl, [sp, #112]	; 0x70
   15464:	adc	lr, r3, lr
   15468:	ldr	r3, [sp, #340]	; 0x154
   1546c:	lsr	r6, sl, #19
   15470:	orr	r6, r6, fp, lsl #13
   15474:	orr	r3, r2, r3, lsl #24
   15478:	ldr	r2, [sp, #336]	; 0x150
   1547c:	eor	r3, r3, r5
   15480:	lsr	r5, fp, #19
   15484:	eor	r3, r3, ip
   15488:	lsl	ip, sl, #3
   1548c:	orr	r5, r5, sl, lsl #13
   15490:	adds	r3, r3, r4
   15494:	orr	r0, r0, r2, lsl #24
   15498:	orr	r1, r1, r2, lsl #31
   1549c:	movw	r2, #58499	; 0xe483
   154a0:	movt	r2, #28326	; 0x6ea6
   154a4:	orr	r4, ip, fp, lsr #29
   154a8:	movw	ip, #33962	; 0x84aa
   154ac:	movt	ip, #19060	; 0x4a74
   154b0:	eor	r1, r1, r0
   154b4:	lsl	r0, fp, #3
   154b8:	eor	r6, r6, r4
   154bc:	orr	r0, r0, sl, lsr #29
   154c0:	eor	r6, r6, sl, lsr #6
   154c4:	eor	r0, r0, r5
   154c8:	lsr	r5, fp, #6
   154cc:	ldr	fp, [sp, #340]	; 0x154
   154d0:	orr	r5, r5, sl, lsl #26
   154d4:	eor	r0, r0, r5
   154d8:	eor	r1, r1, fp, lsr #7
   154dc:	ldr	fp, [sp, #12]
   154e0:	adc	r1, r1, lr
   154e4:	ldr	lr, [sp, #8]
   154e8:	adds	r3, r3, r0
   154ec:	mov	sl, r3
   154f0:	ldr	r3, [sp, #60]	; 0x3c
   154f4:	str	sl, [sp, #36]	; 0x24
   154f8:	lsr	r0, lr, #18
   154fc:	lsr	r4, lr, #14
   15500:	ldr	lr, [sp, #72]	; 0x48
   15504:	orr	r4, r4, fp, lsl #18
   15508:	eor	r3, r3, lr
   1550c:	adc	lr, r1, r6
   15510:	orr	r6, r0, fp, lsl #14
   15514:	mov	r5, lr
   15518:	ldr	lr, [sp, #8]
   1551c:	adds	r2, sl, r2
   15520:	adc	ip, r5, ip
   15524:	ldr	sl, [sp, #8]
   15528:	str	r5, [sp, #120]	; 0x78
   1552c:	lsr	r5, fp, #14
   15530:	ldr	r0, [sp, #84]	; 0x54
   15534:	and	r3, r3, lr
   15538:	ldr	lr, [sp, #60]	; 0x3c
   1553c:	orr	r5, r5, sl, lsl #18
   15540:	eor	r1, r3, lr
   15544:	adds	r3, r2, r0
   15548:	ldr	r0, [sp, #20]
   1554c:	eor	r2, r4, r6
   15550:	lsr	r4, fp, #18
   15554:	ldr	r6, [sp, #44]	; 0x2c
   15558:	lsl	lr, sl, #23
   1555c:	orr	lr, lr, fp, lsr #9
   15560:	adc	ip, ip, r0
   15564:	adds	r3, r1, r3
   15568:	ldr	r1, [sp, #64]	; 0x40
   1556c:	eor	r2, r2, lr
   15570:	orr	lr, r9, r8
   15574:	and	lr, lr, r7
   15578:	mov	r0, r1
   1557c:	eor	r0, r0, r6
   15580:	and	r6, r9, r8
   15584:	and	r0, r0, fp
   15588:	orr	lr, lr, r6
   1558c:	eor	r0, r0, r1
   15590:	orr	r1, r4, sl, lsl #14
   15594:	lsl	r4, fp, #23
   15598:	adc	r0, r0, ip
   1559c:	adds	r3, r3, r2
   155a0:	eor	r1, r1, r5
   155a4:	lsl	r2, r8, #30
   155a8:	orr	r4, r4, sl, lsr #9
   155ac:	ldr	sl, [sp, #80]	; 0x50
   155b0:	lsr	ip, r8, #28
   155b4:	eor	r4, r4, r1
   155b8:	ldr	r1, [sp, #48]	; 0x30
   155bc:	adc	r4, r0, r4
   155c0:	orr	r5, r2, sl, lsr #2
   155c4:	orr	ip, ip, sl, lsl #4
   155c8:	adds	r1, r1, r3
   155cc:	lsl	r2, r8, #25
   155d0:	eor	ip, ip, r5
   155d4:	mov	r5, sl
   155d8:	lsr	r0, sl, #28
   155dc:	str	r1, [sp, #4]
   155e0:	orr	r2, r2, r5, lsr #7
   155e4:	ldr	r6, [sp, #56]	; 0x38
   155e8:	lsl	r1, sl, #30
   155ec:	eor	r2, r2, ip
   155f0:	orr	sl, r0, r8, lsl #4
   155f4:	ldr	fp, [sp, #68]	; 0x44
   155f8:	lsl	r0, r5, #25
   155fc:	orr	r1, r1, r8, lsr #2
   15600:	orr	r0, r0, r8, lsr #7
   15604:	adc	r6, r6, r4
   15608:	adds	lr, r2, lr
   1560c:	eor	r1, r1, sl
   15610:	ldr	sl, [sp, #116]	; 0x74
   15614:	str	r6, [sp, #48]	; 0x30
   15618:	eor	r0, r0, r1
   1561c:	ldr	r6, [sp, #76]	; 0x4c
   15620:	orr	ip, r6, r5
   15624:	mov	r2, r6
   15628:	ldr	r6, [sp, #32]
   1562c:	and	ip, ip, fp
   15630:	and	r2, r2, r5
   15634:	ldr	fp, [sp, #344]	; 0x158
   15638:	orr	ip, ip, r2
   1563c:	adc	ip, r0, ip
   15640:	adds	r0, lr, r3
   15644:	ldr	lr, [sp, #408]	; 0x198
   15648:	adc	ip, ip, r4
   1564c:	str	r0, [sp, #84]	; 0x54
   15650:	str	ip, [sp, #88]	; 0x58
   15654:	lsr	r2, fp, #8
   15658:	lsr	r5, fp, #1
   1565c:	ldr	fp, [sp, #348]	; 0x15c
   15660:	orr	r5, r5, fp, lsl #31
   15664:	lsr	r1, fp, #1
   15668:	lsr	r0, fp, #8
   1566c:	ldr	fp, [sp, #336]	; 0x150
   15670:	adds	r4, fp, lr
   15674:	ldr	fp, [sp, #344]	; 0x158
   15678:	ldr	lr, [sp, #412]	; 0x19c
   1567c:	lsr	ip, fp, #7
   15680:	ldr	fp, [sp, #340]	; 0x154
   15684:	adc	lr, fp, lr
   15688:	ldr	fp, [sp, #348]	; 0x15c
   1568c:	orr	r3, r2, fp, lsl #24
   15690:	ldr	fp, [sp, #344]	; 0x158
   15694:	movw	r2, #64468	; 0xfbd4
   15698:	movt	r2, #48449	; 0xbd41
   1569c:	eor	r3, r3, r5
   156a0:	lsr	r5, r6, #19
   156a4:	orr	r5, r5, sl, lsl #13
   156a8:	orr	r0, r0, fp, lsl #24
   156ac:	orr	r1, r1, fp, lsl #31
   156b0:	ldr	fp, [sp, #348]	; 0x15c
   156b4:	eor	r1, r1, r0
   156b8:	lsl	r0, r6, #3
   156bc:	orr	r0, r0, sl, lsr #29
   156c0:	orr	ip, ip, fp, lsl #25
   156c4:	mov	fp, r6
   156c8:	lsr	r6, sl, #19
   156cc:	eor	r0, r0, r5
   156d0:	eor	r3, r3, ip
   156d4:	lsl	ip, sl, #3
   156d8:	adds	r3, r3, r4
   156dc:	orr	r6, r6, fp, lsl #13
   156e0:	orr	r4, ip, fp, lsr #29
   156e4:	movw	ip, #43484	; 0xa9dc
   156e8:	movt	ip, #23728	; 0x5cb0
   156ec:	lsr	r5, fp, #6
   156f0:	ldr	fp, [sp, #348]	; 0x15c
   156f4:	eor	r6, r6, r4
   156f8:	orr	r5, r5, sl, lsl #26
   156fc:	eor	r6, r6, sl, lsr #6
   15700:	ldr	sl, [sp, #4]
   15704:	eor	r0, r0, r5
   15708:	eor	r1, r1, fp, lsr #7
   1570c:	ldr	fp, [sp, #48]	; 0x30
   15710:	adc	r1, r1, lr
   15714:	adds	lr, r3, r0
   15718:	ldr	r3, [sp, #8]
   1571c:	adc	r0, r1, r6
   15720:	adds	r2, lr, r2
   15724:	lsr	r4, sl, #14
   15728:	ldr	r5, [sp, #72]	; 0x48
   1572c:	lsr	sl, sl, #18
   15730:	orr	r4, r4, fp, lsl #18
   15734:	str	lr, [sp, #124]	; 0x7c
   15738:	ldr	r6, [sp, #4]
   1573c:	orr	sl, sl, fp, lsl #14
   15740:	str	r0, [sp, #128]	; 0x80
   15744:	adc	r0, r0, ip
   15748:	ldr	ip, [sp, #64]	; 0x40
   1574c:	eor	r3, r5, r3
   15750:	and	r3, r3, r6
   15754:	lsl	r6, r6, #23
   15758:	eor	r1, r3, r5
   1575c:	ldr	r3, [sp, #60]	; 0x3c
   15760:	lsr	r5, fp, #14
   15764:	adds	r3, r2, r3
   15768:	eor	r2, r4, sl
   1576c:	ldr	sl, [sp, #4]
   15770:	adc	lr, r0, ip
   15774:	adds	r3, r1, r3
   15778:	lsr	r4, fp, #18
   1577c:	ldr	ip, [sp, #12]
   15780:	ldr	r1, [sp, #44]	; 0x2c
   15784:	orr	r5, r5, sl, lsl #18
   15788:	eor	r0, r1, ip
   1578c:	orr	ip, r6, fp, lsr #9
   15790:	ldr	r6, [sp, #84]	; 0x54
   15794:	and	r0, r0, fp
   15798:	eor	r0, r0, r1
   1579c:	orr	r1, r4, sl, lsl #14
   157a0:	eor	r2, r2, ip
   157a4:	lsl	r4, fp, #23
   157a8:	ldr	fp, [sp, #88]	; 0x58
   157ac:	adc	r0, r0, lr
   157b0:	adds	r3, r3, r2
   157b4:	eor	r1, r1, r5
   157b8:	lsl	r2, r6, #30
   157bc:	orr	ip, r8, r6
   157c0:	lsr	lr, r6, #28
   157c4:	and	ip, ip, r9
   157c8:	orr	r4, r4, sl, lsr #9
   157cc:	mov	sl, r6
   157d0:	and	r6, r8, r6
   157d4:	orr	r5, r2, fp, lsr #2
   157d8:	orr	ip, ip, r6
   157dc:	orr	lr, lr, fp, lsl #4
   157e0:	eor	r4, r4, r1
   157e4:	adc	r4, r0, r4
   157e8:	adds	r6, r7, r3
   157ec:	lsr	r1, fp, #28
   157f0:	eor	lr, lr, r5
   157f4:	ldr	r5, [sp, #68]	; 0x44
   157f8:	mov	r7, fp
   157fc:	lsl	r0, fp, #30
   15800:	str	r6, [sp, #64]	; 0x40
   15804:	lsl	r2, sl, #25
   15808:	ldr	r6, [sp, #80]	; 0x50
   1580c:	orr	r1, r1, sl, lsl #4
   15810:	orr	r2, r2, r7, lsr #7
   15814:	adc	fp, r5, r4
   15818:	orr	r0, r0, sl, lsr #2
   1581c:	mov	r5, sl
   15820:	eor	lr, lr, r2
   15824:	mov	r2, r7
   15828:	str	fp, [sp, #20]
   1582c:	adds	ip, lr, ip
   15830:	orr	sl, r6, r7
   15834:	ldr	fp, [sp, #76]	; 0x4c
   15838:	and	r2, r6, r2
   1583c:	lsl	r7, r7, #25
   15840:	eor	r0, r0, r1
   15844:	ldr	lr, [sp, #352]	; 0x160
   15848:	orr	r7, r7, r5, lsr #7
   1584c:	eor	r0, r0, r7
   15850:	ldr	r7, [sp, #36]	; 0x24
   15854:	and	sl, sl, fp
   15858:	orr	sl, sl, r2
   1585c:	ldr	r2, [sp, #356]	; 0x164
   15860:	lsr	r1, lr, #1
   15864:	adc	sl, r0, sl
   15868:	lsr	lr, lr, #8
   1586c:	lsr	r0, r7, #19
   15870:	orr	r5, r1, r2, lsl #31
   15874:	adds	r1, ip, r3
   15878:	orr	r3, lr, r2, lsl #24
   1587c:	ldr	lr, [sp, #352]	; 0x160
   15880:	adc	ip, sl, r4
   15884:	lsr	r6, r2, #1
   15888:	lsr	fp, r2, #8
   1588c:	eor	r3, r3, r5
   15890:	str	ip, [sp, #52]	; 0x34
   15894:	str	r1, [sp, #68]	; 0x44
   15898:	lsl	ip, r7, #3
   1589c:	movw	r2, #21429	; 0x53b5
   158a0:	movt	r2, #33553	; 0x8311
   158a4:	ldr	r5, [sp, #120]	; 0x78
   158a8:	orr	r1, r6, lr, lsl #31
   158ac:	orr	r4, fp, lr, lsl #24
   158b0:	ldr	sl, [sp, #64]	; 0x40
   158b4:	lsr	lr, lr, #7
   158b8:	ldr	r6, [sp, #356]	; 0x164
   158bc:	eor	r1, r1, r4
   158c0:	orr	r0, r0, r5, lsl #13
   158c4:	ldr	fp, [sp, #356]	; 0x164
   158c8:	orr	r4, ip, r5, lsr #29
   158cc:	lsl	ip, r5, #3
   158d0:	eor	r0, r0, r4
   158d4:	lsr	r4, r7, #6
   158d8:	orr	lr, lr, r6, lsl #25
   158dc:	ldr	r6, [sp, #344]	; 0x158
   158e0:	orr	r4, r4, r5, lsl #26
   158e4:	eor	r3, r3, lr
   158e8:	eor	r1, r1, fp, lsr #7
   158ec:	ldr	fp, [sp, #348]	; 0x15c
   158f0:	lsr	lr, r5, #19
   158f4:	eor	r0, r0, r4
   158f8:	orr	ip, ip, r7, lsr #29
   158fc:	adds	r3, r3, r6
   15900:	ldr	r6, [sp, #16]
   15904:	orr	lr, lr, r7, lsl #13
   15908:	lsr	r4, sl, #14
   1590c:	adc	r1, r1, fp
   15910:	ldr	r7, [sp, #8]
   15914:	eor	ip, ip, lr
   15918:	eor	ip, ip, r5, lsr #6
   1591c:	movw	lr, #35034	; 0x88da
   15920:	movt	lr, #30457	; 0x76f9
   15924:	lsr	r5, sl, #18
   15928:	adds	r3, r3, r6
   1592c:	ldr	r6, [sp, #96]	; 0x60
   15930:	adc	r1, r1, r6
   15934:	adds	fp, r3, r0
   15938:	ldr	r0, [sp, #4]
   1593c:	adc	r3, r1, ip
   15940:	adds	r2, fp, r2
   15944:	lsl	r1, sl, #23
   15948:	adc	lr, r3, lr
   1594c:	ldr	r6, [sp, #20]
   15950:	str	fp, [sp, #40]	; 0x28
   15954:	str	r3, [sp, #132]	; 0x84
   15958:	eor	r0, r7, r0
   1595c:	ldr	fp, [sp, #12]
   15960:	and	r0, r0, sl
   15964:	eor	r0, r0, r7
   15968:	ldr	r3, [sp, #20]
   1596c:	orr	r5, r5, r6, lsl #14
   15970:	orr	r4, r4, r6, lsl #18
   15974:	ldr	r7, [sp, #72]	; 0x48
   15978:	eor	r4, r4, r5
   1597c:	mov	r5, r3
   15980:	lsr	ip, r3, #14
   15984:	mov	r6, r5
   15988:	lsr	r3, r3, #18
   1598c:	adds	r2, r2, r7
   15990:	ldr	r7, [sp, #44]	; 0x2c
   15994:	orr	r1, r1, r5, lsr #9
   15998:	orr	ip, ip, sl, lsl #18
   1599c:	orr	r3, r3, sl, lsl #14
   159a0:	eor	r4, r4, r1
   159a4:	eor	r3, r3, ip
   159a8:	adc	lr, lr, r7
   159ac:	adds	r2, r0, r2
   159b0:	ldr	r0, [sp, #48]	; 0x30
   159b4:	lsl	r7, r6, #23
   159b8:	eor	r0, fp, r0
   159bc:	and	r0, r0, r5
   159c0:	mov	r5, sl
   159c4:	eor	r0, r0, fp
   159c8:	ldr	fp, [sp, #68]	; 0x44
   159cc:	orr	r7, r7, r5, lsr #9
   159d0:	adc	lr, r0, lr
   159d4:	adds	r2, r2, r4
   159d8:	ldr	r0, [sp, #84]	; 0x54
   159dc:	eor	r7, r7, r3
   159e0:	adc	lr, lr, r7
   159e4:	ldr	r1, [sp, #52]	; 0x34
   159e8:	lsl	ip, fp, #30
   159ec:	mov	r5, fp
   159f0:	ldr	r7, [sp, #52]	; 0x34
   159f4:	lsr	sl, fp, #28
   159f8:	and	r4, r0, fp
   159fc:	orr	r6, r0, fp
   15a00:	lsl	r3, fp, #25
   15a04:	and	r6, r6, r8
   15a08:	orr	sl, sl, r1, lsl #4
   15a0c:	orr	r6, r6, r4
   15a10:	orr	r1, ip, r1, lsr #2
   15a14:	adds	ip, r9, r2
   15a18:	mov	r9, fp
   15a1c:	ldr	fp, [sp, #76]	; 0x4c
   15a20:	orr	r3, r3, r7, lsr #7
   15a24:	eor	sl, sl, r1
   15a28:	lsr	r0, r7, #28
   15a2c:	str	ip, [sp, #92]	; 0x5c
   15a30:	eor	sl, sl, r3
   15a34:	ldr	r3, [sp, #88]	; 0x58
   15a38:	lsl	ip, r7, #30
   15a3c:	orr	r0, r0, r5, lsl #4
   15a40:	orr	ip, ip, r5, lsr #2
   15a44:	adc	r1, fp, lr
   15a48:	ldr	fp, [sp, #80]	; 0x50
   15a4c:	adds	r6, sl, r6
   15a50:	eor	ip, ip, r0
   15a54:	str	r1, [sp, #56]	; 0x38
   15a58:	mov	r1, r7
   15a5c:	orr	r7, r3, r7
   15a60:	lsl	r5, r1, #25
   15a64:	and	r1, r3, r1
   15a68:	ldr	r3, [sp, #360]	; 0x168
   15a6c:	and	r7, r7, fp
   15a70:	ldr	fp, [sp, #360]	; 0x168
   15a74:	orr	r5, r5, r9, lsr #7
   15a78:	orr	r7, r7, r1
   15a7c:	eor	ip, ip, r5
   15a80:	lsr	r3, r3, #1
   15a84:	adc	r7, ip, r7
   15a88:	adds	sl, r6, r2
   15a8c:	ldr	r6, [sp, #124]	; 0x7c
   15a90:	lsr	r4, fp, #8
   15a94:	ldr	ip, [sp, #360]	; 0x168
   15a98:	ldr	fp, [sp, #364]	; 0x16c
   15a9c:	lsl	r0, r6, #3
   15aa0:	lsr	r1, r6, #19
   15aa4:	lsr	ip, ip, #7
   15aa8:	lsr	r9, fp, #1
   15aac:	mov	r2, fp
   15ab0:	orr	r3, r3, fp, lsl #31
   15ab4:	lsr	r5, fp, #8
   15ab8:	adc	fp, r7, lr
   15abc:	ldr	r7, [sp, #128]	; 0x80
   15ac0:	orr	r4, r4, r2, lsl #24
   15ac4:	ldr	lr, [sp, #360]	; 0x168
   15ac8:	eor	r3, r3, r4
   15acc:	orr	r1, r1, r7, lsl #13
   15ad0:	orr	r4, r0, r7, lsr #29
   15ad4:	orr	r2, r9, lr, lsl #31
   15ad8:	ldr	r9, [sp, #364]	; 0x16c
   15adc:	lsl	r0, r7, #3
   15ae0:	eor	r1, r1, r4
   15ae4:	lsr	r4, r6, #6
   15ae8:	orr	r0, r0, r6, lsr #29
   15aec:	orr	r5, r5, lr, lsl #24
   15af0:	movw	lr, #57259	; 0xdfab
   15af4:	movt	lr, #61030	; 0xee66
   15af8:	orr	ip, ip, r9, lsl #25
   15afc:	ldr	r9, [sp, #352]	; 0x160
   15b00:	eor	r2, r2, r5
   15b04:	orr	r4, r4, r7, lsl #26
   15b08:	eor	r3, r3, ip
   15b0c:	lsr	ip, r7, #19
   15b10:	ldr	r5, [sp, #92]	; 0x5c
   15b14:	eor	r1, r1, r4
   15b18:	orr	ip, ip, r6, lsl #13
   15b1c:	ldr	r6, [sp, #364]	; 0x16c
   15b20:	adds	r3, r3, r9
   15b24:	eor	r0, r0, ip
   15b28:	ldr	r9, [sp, #104]	; 0x68
   15b2c:	movw	ip, #20818	; 0x5152
   15b30:	movt	ip, #38974	; 0x983e
   15b34:	eor	r0, r0, r7, lsr #6
   15b38:	ldr	r7, [sp, #56]	; 0x38
   15b3c:	lsr	r4, r5, #14
   15b40:	eor	r2, r2, r6, lsr #7
   15b44:	ldr	r6, [sp, #356]	; 0x164
   15b48:	orr	r4, r4, r7, lsl #18
   15b4c:	adc	r2, r2, r6
   15b50:	ldr	r6, [sp, #100]	; 0x64
   15b54:	adds	r3, r3, r6
   15b58:	mov	r6, r5
   15b5c:	lsr	r5, r5, #18
   15b60:	adc	r2, r2, r9
   15b64:	adds	r3, r3, r1
   15b68:	ldr	r9, [sp, #4]
   15b6c:	orr	r5, r5, r7, lsl #14
   15b70:	adc	r0, r2, r0
   15b74:	adds	lr, r3, lr
   15b78:	ldr	r7, [sp, #8]
   15b7c:	adc	ip, r0, ip
   15b80:	eor	r4, r4, r5
   15b84:	str	r3, [sp, #136]	; 0x88
   15b88:	ldr	r5, [sp, #20]
   15b8c:	str	r0, [sp, #140]	; 0x8c
   15b90:	ldr	r2, [sp, #64]	; 0x40
   15b94:	adds	lr, lr, r7
   15b98:	ldr	r7, [sp, #12]
   15b9c:	eor	r1, r9, r2
   15ba0:	lsl	r2, r6, #23
   15ba4:	and	r1, r1, r6
   15ba8:	eor	r1, r1, r9
   15bac:	ldr	r9, [sp, #56]	; 0x38
   15bb0:	adc	ip, ip, r7
   15bb4:	adds	lr, r1, lr
   15bb8:	ldr	r7, [sp, #48]	; 0x30
   15bbc:	lsr	r0, r9, #14
   15bc0:	orr	r2, r2, r9, lsr #9
   15bc4:	eor	r1, r7, r5
   15bc8:	mov	r5, r9
   15bcc:	orr	r0, r0, r6, lsl #18
   15bd0:	lsr	r3, r9, #18
   15bd4:	and	r1, r1, r5
   15bd8:	mov	r9, r6
   15bdc:	mov	r6, r5
   15be0:	eor	r1, r1, r7
   15be4:	lsl	r7, r6, #23
   15be8:	mov	r5, r9
   15bec:	adc	ip, r1, ip
   15bf0:	orr	r3, r3, r9, lsl #14
   15bf4:	ldr	r1, [sp, #68]	; 0x44
   15bf8:	eor	r4, r4, r2
   15bfc:	orr	r7, r7, r5, lsr #9
   15c00:	adds	lr, lr, r4
   15c04:	eor	r3, r3, r0
   15c08:	ldr	r2, [sp, #84]	; 0x54
   15c0c:	lsl	r0, sl, #30
   15c10:	eor	r7, r7, r3
   15c14:	lsr	r9, sl, #28
   15c18:	adc	ip, ip, r7
   15c1c:	adds	r8, r8, lr
   15c20:	lsl	r3, sl, #25
   15c24:	orr	r6, r1, sl
   15c28:	orr	r9, r9, fp, lsl #4
   15c2c:	and	r4, r1, sl
   15c30:	str	r8, [sp, #8]
   15c34:	orr	r3, r3, fp, lsr #7
   15c38:	ldr	r8, [sp, #80]	; 0x50
   15c3c:	and	r6, r6, r2
   15c40:	orr	r2, r0, fp, lsr #2
   15c44:	orr	r6, r6, r4
   15c48:	lsr	r1, fp, #28
   15c4c:	eor	r9, r9, r2
   15c50:	ldr	r2, [sp, #52]	; 0x34
   15c54:	lsl	r0, fp, #30
   15c58:	eor	r9, r9, r3
   15c5c:	lsl	r5, fp, #25
   15c60:	ldr	r3, [sp, #368]	; 0x170
   15c64:	orr	r1, r1, sl, lsl #4
   15c68:	adc	r8, r8, ip
   15c6c:	adds	r6, r9, r6
   15c70:	orr	r0, r0, sl, lsr #2
   15c74:	ldr	r9, [sp, #368]	; 0x170
   15c78:	orr	r5, r5, sl, lsr #7
   15c7c:	str	r8, [sp, #60]	; 0x3c
   15c80:	orr	r7, r2, fp
   15c84:	eor	r0, r0, r1
   15c88:	ldr	r8, [sp, #88]	; 0x58
   15c8c:	and	r2, r2, fp
   15c90:	eor	r0, r0, r5
   15c94:	lsr	r3, r3, #1
   15c98:	ldr	r5, [sp, #108]	; 0x6c
   15c9c:	lsr	r4, r9, #8
   15ca0:	ldr	r9, [sp, #372]	; 0x174
   15ca4:	and	r7, r7, r8
   15ca8:	orr	r7, r7, r2
   15cac:	adc	r7, r0, r7
   15cb0:	lsr	r8, r9, #1
   15cb4:	orr	r3, r3, r9, lsl #31
   15cb8:	adds	r9, r6, lr
   15cbc:	ldr	lr, [sp, #372]	; 0x174
   15cc0:	adc	ip, r7, ip
   15cc4:	ldr	r7, [sp, #40]	; 0x28
   15cc8:	str	ip, [sp, #80]	; 0x50
   15ccc:	ldr	ip, [sp, #372]	; 0x174
   15cd0:	lsr	lr, lr, #8
   15cd4:	ldr	r6, [sp, #372]	; 0x174
   15cd8:	lsl	r0, r7, #3
   15cdc:	lsr	r1, r7, #19
   15ce0:	orr	r4, r4, ip, lsl #24
   15ce4:	ldr	ip, [sp, #368]	; 0x170
   15ce8:	eor	r3, r3, r4
   15cec:	movw	r4, #12816	; 0x3210
   15cf0:	movt	r4, #11700	; 0x2db4
   15cf4:	orr	r2, r8, ip, lsl #31
   15cf8:	ldr	r8, [sp, #132]	; 0x84
   15cfc:	orr	lr, lr, ip, lsl #24
   15d00:	lsr	ip, ip, #7
   15d04:	eor	r2, r2, lr
   15d08:	ldr	lr, [sp, #372]	; 0x174
   15d0c:	eor	r2, r2, r6, lsr #7
   15d10:	orr	r1, r1, r8, lsl #13
   15d14:	ldr	r6, [sp, #64]	; 0x40
   15d18:	orr	ip, ip, lr, lsl #25
   15d1c:	orr	lr, r0, r8, lsr #29
   15d20:	eor	r3, r3, ip
   15d24:	lsl	r0, r8, #3
   15d28:	eor	r1, r1, lr
   15d2c:	ldr	lr, [sp, #360]	; 0x168
   15d30:	lsr	ip, r8, #19
   15d34:	orr	r0, r0, r7, lsr #29
   15d38:	orr	ip, ip, r7, lsl #13
   15d3c:	eor	r0, r0, ip
   15d40:	movw	ip, #50797	; 0xc66d
   15d44:	movt	ip, #43057	; 0xa831
   15d48:	adds	r3, r3, lr
   15d4c:	lsr	lr, r7, #6
   15d50:	ldr	r7, [sp, #24]
   15d54:	eor	r0, r0, r8, lsr #6
   15d58:	orr	lr, lr, r8, lsl #26
   15d5c:	ldr	r8, [sp, #8]
   15d60:	eor	r1, r1, lr
   15d64:	ldr	lr, [sp, #364]	; 0x16c
   15d68:	adc	r2, r2, lr
   15d6c:	adds	r3, r3, r5
   15d70:	lsr	lr, r8, #14
   15d74:	adc	r2, r2, r7
   15d78:	adds	r3, r3, r1
   15d7c:	ldr	r7, [sp, #60]	; 0x3c
   15d80:	lsr	r5, r8, #18
   15d84:	mov	r8, r3
   15d88:	adc	r3, r2, r0
   15d8c:	ldr	r0, [sp, #92]	; 0x5c
   15d90:	adds	r4, r8, r4
   15d94:	adc	ip, r3, ip
   15d98:	str	r8, [sp, #44]	; 0x2c
   15d9c:	str	r3, [sp, #144]	; 0x90
   15da0:	orr	r5, r5, r7, lsl #14
   15da4:	orr	lr, lr, r7, lsl #18
   15da8:	ldr	r7, [sp, #8]
   15dac:	eor	r1, r6, r0
   15db0:	ldr	r0, [sp, #4]
   15db4:	eor	lr, lr, r5
   15db8:	ldr	r5, [sp, #48]	; 0x30
   15dbc:	and	r1, r1, r7
   15dc0:	lsl	r2, r7, #23
   15dc4:	eor	r1, r1, r6
   15dc8:	ldr	r6, [sp, #60]	; 0x3c
   15dcc:	adds	r4, r4, r0
   15dd0:	adc	ip, ip, r5
   15dd4:	ldr	r5, [sp, #20]
   15dd8:	adds	r4, r1, r4
   15ddc:	ldr	r8, [sp, #56]	; 0x38
   15de0:	lsr	r0, r6, #14
   15de4:	lsr	r3, r6, #18
   15de8:	orr	r0, r0, r7, lsl #18
   15dec:	orr	r3, r3, r7, lsl #14
   15df0:	orr	r2, r2, r6, lsr #9
   15df4:	eor	r1, r5, r8
   15df8:	eor	r3, r3, r0
   15dfc:	lsr	r8, r9, #28
   15e00:	and	r1, r1, r6
   15e04:	lsl	r0, r9, #30
   15e08:	eor	lr, lr, r2
   15e0c:	eor	r1, r1, r5
   15e10:	ldr	r5, [sp, #80]	; 0x50
   15e14:	lsl	r7, r6, #23
   15e18:	adc	ip, r1, ip
   15e1c:	adds	lr, r4, lr
   15e20:	ldr	r1, [sp, #8]
   15e24:	orr	r6, sl, r9
   15e28:	ldr	r4, [sp, #68]	; 0x44
   15e2c:	orr	r2, r0, r5, lsr #2
   15e30:	orr	r8, r8, r5, lsl #4
   15e34:	ldr	r0, [sp, #84]	; 0x54
   15e38:	orr	r7, r7, r1, lsr #9
   15e3c:	eor	r8, r8, r2
   15e40:	ldr	r2, [sp, #88]	; 0x58
   15e44:	lsr	r1, r5, #28
   15e48:	eor	r7, r7, r3
   15e4c:	lsl	r3, r9, #25
   15e50:	and	r6, r6, r4
   15e54:	adc	ip, ip, r7
   15e58:	and	r4, sl, r9
   15e5c:	orr	r1, r1, r9, lsl #4
   15e60:	adds	r0, r0, lr
   15e64:	orr	r3, r3, r5, lsr #7
   15e68:	orr	r6, r6, r4
   15e6c:	mov	r4, r5
   15e70:	orr	r7, fp, r5
   15e74:	adc	r2, r2, ip
   15e78:	str	r0, [sp, #12]
   15e7c:	lsl	r0, r4, #30
   15e80:	eor	r8, r8, r3
   15e84:	mov	r3, r5
   15e88:	lsl	r5, r5, #25
   15e8c:	str	r2, [sp, #84]	; 0x54
   15e90:	orr	r0, r0, r9, lsr #2
   15e94:	adds	r6, r8, r6
   15e98:	ldr	r2, [sp, #52]	; 0x34
   15e9c:	orr	r5, r5, r9, lsr #7
   15ea0:	eor	r0, r0, r1
   15ea4:	eor	r0, r0, r5
   15ea8:	ldr	r5, [sp, #136]	; 0x88
   15eac:	ldr	r4, [sp, #376]	; 0x178
   15eb0:	and	r7, r7, r2
   15eb4:	and	r2, fp, r3
   15eb8:	orr	r7, r7, r2
   15ebc:	ldr	r8, [sp, #380]	; 0x17c
   15ec0:	adc	r7, r0, r7
   15ec4:	adds	lr, r6, lr
   15ec8:	lsr	r1, r5, #19
   15ecc:	adc	r0, r7, ip
   15ed0:	ldr	r7, [sp, #12]
   15ed4:	lsr	r3, r4, #1
   15ed8:	str	lr, [sp, #88]	; 0x58
   15edc:	ldr	ip, [sp, #380]	; 0x17c
   15ee0:	lsr	r4, r4, #8
   15ee4:	orr	r3, r3, r8, lsl #31
   15ee8:	str	r0, [sp, #164]	; 0xa4
   15eec:	lsr	r8, r8, #1
   15ef0:	ldr	r6, [sp, #140]	; 0x8c
   15ef4:	lsl	r0, r5, #3
   15ef8:	ldr	lr, [sp, #380]	; 0x17c
   15efc:	orr	r4, r4, ip, lsl #24
   15f00:	ldr	ip, [sp, #376]	; 0x178
   15f04:	orr	r1, r1, r6, lsl #13
   15f08:	eor	r3, r3, r4
   15f0c:	movw	r4, #8511	; 0x213f
   15f10:	movt	r4, #39163	; 0x98fb
   15f14:	lsr	lr, lr, #8
   15f18:	orr	r2, r8, ip, lsl #31
   15f1c:	ldr	r8, [sp, #380]	; 0x17c
   15f20:	orr	lr, lr, ip, lsl #24
   15f24:	lsr	ip, ip, #7
   15f28:	eor	r2, r2, lr
   15f2c:	ldr	lr, [sp, #380]	; 0x17c
   15f30:	eor	r2, r2, r8, lsr #7
   15f34:	ldr	r8, [sp, #28]
   15f38:	orr	ip, ip, lr, lsl #25
   15f3c:	orr	lr, r0, r6, lsr #29
   15f40:	eor	r3, r3, ip
   15f44:	lsl	r0, r6, #3
   15f48:	eor	r1, r1, lr
   15f4c:	ldr	lr, [sp, #368]	; 0x170
   15f50:	lsr	ip, r6, #19
   15f54:	orr	r0, r0, r5, lsr #29
   15f58:	orr	ip, ip, r5, lsl #13
   15f5c:	eor	r0, r0, ip
   15f60:	movw	ip, #10184	; 0x27c8
   15f64:	movt	ip, #45059	; 0xb003
   15f68:	adds	r3, r3, lr
   15f6c:	lsr	lr, r5, #6
   15f70:	eor	r0, r0, r6, lsr #6
   15f74:	orr	lr, lr, r6, lsl #26
   15f78:	ldr	r6, [sp, #8]
   15f7c:	lsr	r5, r7, #18
   15f80:	eor	r1, r1, lr
   15f84:	ldr	lr, [sp, #372]	; 0x174
   15f88:	adc	r2, r2, lr
   15f8c:	adds	r3, r3, r8
   15f90:	ldr	r8, [sp, #112]	; 0x70
   15f94:	lsr	lr, r7, #14
   15f98:	ldr	r7, [sp, #92]	; 0x5c
   15f9c:	adc	r2, r2, r8
   15fa0:	ldr	r8, [sp, #84]	; 0x54
   15fa4:	adds	r3, r3, r1
   15fa8:	adc	r0, r2, r0
   15fac:	adds	r4, r3, r4
   15fb0:	eor	r1, r7, r6
   15fb4:	adc	ip, r0, ip
   15fb8:	str	r3, [sp, #48]	; 0x30
   15fbc:	str	r0, [sp, #148]	; 0x94
   15fc0:	ldr	r0, [sp, #64]	; 0x40
   15fc4:	mov	r6, r8
   15fc8:	orr	r5, r5, r8, lsl #14
   15fcc:	orr	lr, lr, r8, lsl #18
   15fd0:	ldr	r8, [sp, #12]
   15fd4:	lsr	r3, r6, #18
   15fd8:	eor	lr, lr, r5
   15fdc:	ldr	r5, [sp, #20]
   15fe0:	adds	r4, r4, r0
   15fe4:	lsr	r0, r6, #14
   15fe8:	and	r1, r1, r8
   15fec:	lsl	r2, r8, #23
   15ff0:	eor	r1, r1, r7
   15ff4:	orr	r0, r0, r8, lsl #18
   15ff8:	adc	ip, ip, r5
   15ffc:	adds	r4, r1, r4
   16000:	ldr	r5, [sp, #56]	; 0x38
   16004:	orr	r2, r2, r6, lsr #9
   16008:	ldr	r1, [sp, #60]	; 0x3c
   1600c:	orr	r3, r3, r8, lsl #14
   16010:	eor	lr, lr, r2
   16014:	lsl	r7, r6, #23
   16018:	eor	r3, r3, r0
   1601c:	eor	r1, r5, r1
   16020:	and	r1, r1, r6
   16024:	eor	r1, r1, r5
   16028:	ldr	r5, [sp, #88]	; 0x58
   1602c:	adc	ip, r1, ip
   16030:	adds	lr, r4, lr
   16034:	ldr	r4, [sp, #12]
   16038:	ldr	r1, [sp, #164]	; 0xa4
   1603c:	lsl	r0, r5, #30
   16040:	orr	r6, r9, r5
   16044:	lsr	r8, r5, #28
   16048:	and	r6, r6, sl
   1604c:	orr	r7, r7, r4, lsr #9
   16050:	and	r4, r9, r5
   16054:	orr	r6, r6, r4
   16058:	mov	r4, r5
   1605c:	orr	r2, r0, r1, lsr #2
   16060:	ldr	r0, [sp, #68]	; 0x44
   16064:	eor	r7, r7, r3
   16068:	orr	r8, r8, r1, lsl #4
   1606c:	adc	ip, ip, r7
   16070:	mov	r7, r1
   16074:	lsl	r3, r5, #25
   16078:	eor	r8, r8, r2
   1607c:	ldr	r2, [sp, #52]	; 0x34
   16080:	lsr	r1, r1, #28
   16084:	orr	r3, r3, r7, lsr #7
   16088:	adds	r0, r0, lr
   1608c:	orr	r1, r1, r5, lsl #4
   16090:	lsl	r5, r7, #25
   16094:	eor	r8, r8, r3
   16098:	mov	r3, r7
   1609c:	str	r0, [sp, #72]	; 0x48
   160a0:	lsl	r0, r7, #30
   160a4:	adc	r2, r2, ip
   160a8:	orr	r5, r5, r4, lsr #7
   160ac:	adds	r6, r8, r6
   160b0:	orr	r0, r0, r4, lsr #2
   160b4:	ldr	r4, [sp, #384]	; 0x180
   160b8:	str	r2, [sp, #20]
   160bc:	ldr	r2, [sp, #80]	; 0x50
   160c0:	eor	r0, r0, r1
   160c4:	eor	r0, r0, r5
   160c8:	lsr	r4, r4, #8
   160cc:	orr	r7, r2, r7
   160d0:	and	r2, r2, r3
   160d4:	ldr	r3, [sp, #384]	; 0x180
   160d8:	and	r7, r7, fp
   160dc:	orr	r7, r7, r2
   160e0:	ldr	r2, [sp, #388]	; 0x184
   160e4:	adc	r7, r0, r7
   160e8:	adds	lr, r6, lr
   160ec:	adc	r0, r7, ip
   160f0:	ldr	r7, [sp, #44]	; 0x2c
   160f4:	lsr	r3, r3, #1
   160f8:	str	lr, [sp, #168]	; 0xa8
   160fc:	movw	lr, #3812	; 0xee4
   16100:	movt	lr, #48879	; 0xbeef
   16104:	str	r0, [sp, #172]	; 0xac
   16108:	orr	r4, r4, r2, lsl #24
   1610c:	ldr	ip, [sp, #384]	; 0x180
   16110:	orr	r3, r3, r2, lsl #31
   16114:	lsr	r8, r2, #1
   16118:	ldr	r6, [sp, #72]	; 0x48
   1611c:	eor	r3, r3, r4
   16120:	lsr	r5, r2, #8
   16124:	ldr	r4, [sp, #144]	; 0x90
   16128:	lsl	r0, r7, #3
   1612c:	orr	r2, r8, ip, lsl #31
   16130:	orr	r5, r5, ip, lsl #24
   16134:	ldr	r8, [sp, #388]	; 0x184
   16138:	lsr	r1, r7, #19
   1613c:	eor	r2, r2, r5
   16140:	lsr	ip, ip, #7
   16144:	mov	r5, r4
   16148:	orr	r1, r1, r4, lsl #13
   1614c:	orr	r4, r0, r4, lsr #29
   16150:	orr	ip, ip, r8, lsl #25
   16154:	eor	r1, r1, r4
   16158:	ldr	r4, [sp, #376]	; 0x178
   1615c:	lsl	r0, r5, #3
   16160:	eor	r3, r3, ip
   16164:	lsr	ip, r5, #19
   16168:	orr	r0, r0, r7, lsr #29
   1616c:	orr	ip, ip, r7, lsl #13
   16170:	eor	r2, r2, r8, lsr #7
   16174:	adds	r3, r3, r4
   16178:	lsr	r4, r7, #6
   1617c:	ldr	r7, [sp, #32]
   16180:	eor	r0, r0, ip
   16184:	movw	ip, #32711	; 0x7fc7
   16188:	movt	ip, #48985	; 0xbf59
   1618c:	orr	r4, r4, r5, lsl #26
   16190:	eor	r0, r0, r5, lsr #6
   16194:	eor	r1, r1, r4
   16198:	ldr	r4, [sp, #380]	; 0x17c
   1619c:	lsr	r5, r6, #18
   161a0:	adc	r2, r2, r4
   161a4:	adds	r3, r3, r7
   161a8:	lsr	r4, r6, #14
   161ac:	mov	r7, r6
   161b0:	ldr	r6, [sp, #116]	; 0x74
   161b4:	adc	r2, r2, r6
   161b8:	adds	r3, r3, r1
   161bc:	ldr	r6, [sp, #8]
   161c0:	mov	r8, r3
   161c4:	ldr	r3, [sp, #20]
   161c8:	str	r8, [sp, #52]	; 0x34
   161cc:	orr	r4, r4, r3, lsl #18
   161d0:	adc	r3, r2, r0
   161d4:	ldr	r2, [sp, #12]
   161d8:	adds	lr, r8, lr
   161dc:	mov	r8, r7
   161e0:	ldr	r0, [sp, #20]
   161e4:	adc	ip, r3, ip
   161e8:	str	r3, [sp, #152]	; 0x98
   161ec:	eor	r1, r6, r2
   161f0:	lsl	r2, r7, #23
   161f4:	and	r1, r1, r7
   161f8:	orr	r5, r5, r0, lsl #14
   161fc:	ldr	r0, [sp, #92]	; 0x5c
   16200:	eor	r1, r1, r6
   16204:	eor	r4, r4, r5
   16208:	ldr	r7, [sp, #20]
   1620c:	ldr	r5, [sp, #56]	; 0x38
   16210:	adds	lr, lr, r0
   16214:	ldr	r6, [sp, #84]	; 0x54
   16218:	orr	r2, r2, r7, lsr #9
   1621c:	lsr	r0, r7, #14
   16220:	adc	ip, ip, r5
   16224:	ldr	r5, [sp, #60]	; 0x3c
   16228:	adds	lr, r1, lr
   1622c:	eor	r4, r4, r2
   16230:	lsr	r3, r7, #18
   16234:	ldr	r2, [sp, #168]	; 0xa8
   16238:	orr	r0, r0, r8, lsl #18
   1623c:	orr	r3, r3, r8, lsl #14
   16240:	eor	r1, r5, r6
   16244:	eor	r3, r3, r0
   16248:	and	r1, r1, r7
   1624c:	lsl	r7, r7, #23
   16250:	eor	r1, r1, r5
   16254:	ldr	r5, [sp, #88]	; 0x58
   16258:	lsl	r0, r2, #30
   1625c:	adc	ip, r1, ip
   16260:	lsr	r8, r2, #28
   16264:	adds	lr, lr, r4
   16268:	mov	r4, r2
   1626c:	ldr	r1, [sp, #172]	; 0xac
   16270:	orr	r6, r5, r2
   16274:	ldr	r2, [sp, #72]	; 0x48
   16278:	and	r6, r6, r9
   1627c:	orr	r8, r8, r1, lsl #4
   16280:	orr	r7, r7, r2, lsr #9
   16284:	orr	r2, r0, r1, lsr #2
   16288:	mov	r0, r5
   1628c:	mov	r5, r4
   16290:	eor	r7, r7, r3
   16294:	and	r4, r0, r4
   16298:	lsl	r3, r5, #25
   1629c:	adc	ip, ip, r7
   162a0:	adds	sl, sl, lr
   162a4:	adc	fp, fp, ip
   162a8:	mov	r0, r1
   162ac:	lsr	r1, r1, #28
   162b0:	eor	r8, r8, r2
   162b4:	mov	r2, r0
   162b8:	lsl	r0, r0, #30
   162bc:	str	sl, [sp, #76]	; 0x4c
   162c0:	orr	r3, r3, r2, lsr #7
   162c4:	orr	r6, r6, r4
   162c8:	ldr	sl, [sp, #164]	; 0xa4
   162cc:	mov	r4, r5
   162d0:	orr	r1, r1, r5, lsl #4
   162d4:	str	fp, [sp, #64]	; 0x40
   162d8:	orr	r0, r0, r5, lsr #2
   162dc:	eor	r8, r8, r3
   162e0:	ldr	fp, [sp, #80]	; 0x50
   162e4:	lsl	r5, r2, #25
   162e8:	adds	r6, r8, r6
   162ec:	eor	r0, r0, r1
   162f0:	orr	r5, r5, r4, lsr #7
   162f4:	orr	r7, sl, r2
   162f8:	eor	r0, r0, r5
   162fc:	and	r7, r7, fp
   16300:	mov	fp, sl
   16304:	and	r2, fp, r2
   16308:	ldr	fp, [sp, #392]	; 0x188
   1630c:	orr	r7, r7, r2
   16310:	adc	r7, r0, r7
   16314:	adds	sl, r6, lr
   16318:	ldr	r6, [sp, #396]	; 0x18c
   1631c:	lsr	r3, fp, #1
   16320:	ldr	fp, [sp, #392]	; 0x188
   16324:	lsr	r4, fp, #8
   16328:	ldr	fp, [sp, #396]	; 0x18c
   1632c:	mov	lr, fp
   16330:	lsr	r8, fp, #1
   16334:	orr	r4, r4, lr, lsl #24
   16338:	ldr	lr, [sp, #392]	; 0x188
   1633c:	orr	r3, r3, fp, lsl #31
   16340:	lsr	r5, fp, #8
   16344:	adc	fp, r7, ip
   16348:	ldr	r7, [sp, #48]	; 0x30
   1634c:	eor	r3, r3, r4
   16350:	ldr	r4, [sp, #148]	; 0x94
   16354:	orr	r2, r8, lr, lsl #31
   16358:	ldr	ip, [sp, #392]	; 0x188
   1635c:	orr	r5, r5, lr, lsl #24
   16360:	movw	lr, #36802	; 0x8fc2
   16364:	movt	lr, #15784	; 0x3da8
   16368:	lsl	r0, r7, #3
   1636c:	lsr	r1, r7, #19
   16370:	ldr	r8, [sp, #396]	; 0x18c
   16374:	eor	r2, r2, r5
   16378:	orr	r1, r1, r4, lsl #13
   1637c:	ldr	r5, [sp, #36]	; 0x24
   16380:	lsr	ip, ip, #7
   16384:	orr	ip, ip, r6, lsl #25
   16388:	mov	r6, r4
   1638c:	orr	r4, r0, r4, lsr #29
   16390:	eor	r3, r3, ip
   16394:	lsl	r0, r6, #3
   16398:	eor	r1, r1, r4
   1639c:	ldr	r4, [sp, #384]	; 0x180
   163a0:	lsr	ip, r6, #19
   163a4:	orr	r0, r0, r7, lsr #29
   163a8:	orr	ip, ip, r7, lsl #13
   163ac:	eor	r2, r2, r8, lsr #7
   163b0:	ldr	r8, [sp, #12]
   163b4:	eor	r0, r0, ip
   163b8:	movw	ip, #3059	; 0xbf3
   163bc:	movt	ip, #50912	; 0xc6e0
   163c0:	adds	r3, r3, r4
   163c4:	lsr	r4, r7, #6
   163c8:	ldr	r7, [sp, #120]	; 0x78
   163cc:	eor	r0, r0, r6, lsr #6
   163d0:	orr	r4, r4, r6, lsl #26
   163d4:	ldr	r6, [sp, #76]	; 0x4c
   163d8:	eor	r1, r1, r4
   163dc:	ldr	r4, [sp, #388]	; 0x184
   163e0:	adc	r2, r2, r4
   163e4:	adds	r3, r3, r5
   163e8:	lsr	r4, r6, #14
   163ec:	adc	r2, r2, r7
   163f0:	adds	r3, r3, r1
   163f4:	ldr	r7, [sp, #64]	; 0x40
   163f8:	adc	r0, r2, r0
   163fc:	lsr	r5, r6, #18
   16400:	adds	lr, r3, lr
   16404:	ldr	r2, [sp, #72]	; 0x48
   16408:	adc	ip, r0, ip
   1640c:	str	r3, [sp, #56]	; 0x38
   16410:	str	r0, [sp, #156]	; 0x9c
   16414:	orr	r5, r5, r7, lsl #14
   16418:	ldr	r0, [sp, #8]
   1641c:	orr	r4, r4, r7, lsl #18
   16420:	mov	r7, r6
   16424:	eor	r1, r8, r2
   16428:	lsl	r2, r6, #23
   1642c:	and	r1, r1, r6
   16430:	eor	r4, r4, r5
   16434:	eor	r1, r1, r8
   16438:	ldr	r8, [sp, #64]	; 0x40
   1643c:	adds	lr, lr, r0
   16440:	ldr	r6, [sp, #20]
   16444:	ldr	r5, [sp, #60]	; 0x3c
   16448:	orr	r2, r2, r8, lsr #9
   1644c:	lsr	r0, r8, #14
   16450:	eor	r4, r4, r2
   16454:	lsr	r3, r8, #18
   16458:	orr	r0, r0, r7, lsl #18
   1645c:	adc	ip, ip, r5
   16460:	ldr	r5, [sp, #84]	; 0x54
   16464:	adds	lr, r1, lr
   16468:	orr	r3, r3, r7, lsl #14
   1646c:	eor	r3, r3, r0
   16470:	lsl	r0, sl, #30
   16474:	eor	r1, r5, r6
   16478:	mov	r6, r8
   1647c:	lsr	r8, sl, #28
   16480:	and	r1, r1, r6
   16484:	lsl	r7, r6, #23
   16488:	eor	r1, r1, r5
   1648c:	ldr	r5, [sp, #168]	; 0xa8
   16490:	orr	r2, r0, fp, lsr #2
   16494:	adc	ip, r1, ip
   16498:	adds	lr, lr, r4
   1649c:	orr	r8, r8, fp, lsl #4
   164a0:	ldr	r4, [sp, #88]	; 0x58
   164a4:	lsr	r1, fp, #28
   164a8:	eor	r8, r8, r2
   164ac:	ldr	r2, [sp, #80]	; 0x50
   164b0:	orr	r1, r1, sl, lsl #4
   164b4:	orr	r6, r5, sl
   164b8:	mov	r0, r5
   164bc:	lsl	r5, fp, #25
   164c0:	and	r6, r6, r4
   164c4:	ldr	r4, [sp, #76]	; 0x4c
   164c8:	orr	r5, r5, sl, lsr #7
   164cc:	orr	r7, r7, r4, lsr #9
   164d0:	and	r4, r0, sl
   164d4:	orr	r6, r6, r4
   164d8:	eor	r7, r7, r3
   164dc:	lsl	r3, sl, #25
   164e0:	adc	ip, ip, r7
   164e4:	adds	r0, r9, lr
   164e8:	adc	r9, r2, ip
   164ec:	orr	r3, r3, fp, lsr #7
   164f0:	ldr	r2, [sp, #172]	; 0xac
   164f4:	eor	r8, r8, r3
   164f8:	str	r9, [sp, #68]	; 0x44
   164fc:	ldr	r3, [sp, #164]	; 0xa4
   16500:	adds	r6, r8, r6
   16504:	str	r0, [sp, #176]	; 0xb0
   16508:	lsl	r0, fp, #30
   1650c:	ldr	r9, [sp, #400]	; 0x190
   16510:	orr	r7, r2, fp
   16514:	and	r2, r2, fp
   16518:	orr	r0, r0, sl, lsr #2
   1651c:	and	r7, r7, r3
   16520:	eor	r0, r0, r1
   16524:	eor	r0, r0, r5
   16528:	orr	r7, r7, r2
   1652c:	lsr	r3, r9, #1
   16530:	adc	r7, r0, r7
   16534:	lsr	r4, r9, #8
   16538:	ldr	r9, [sp, #404]	; 0x194
   1653c:	lsr	r8, r9, #1
   16540:	orr	r3, r3, r9, lsl #31
   16544:	adds	r9, r6, lr
   16548:	ldr	r6, [sp, #52]	; 0x34
   1654c:	ldr	lr, [sp, #404]	; 0x194
   16550:	lsl	r0, r6, #3
   16554:	lsr	r1, r6, #19
   16558:	lsr	r5, lr, #8
   1655c:	adc	lr, r7, ip
   16560:	ldr	r7, [sp, #128]	; 0x80
   16564:	ldr	ip, [sp, #404]	; 0x194
   16568:	str	lr, [sp, #180]	; 0xb4
   1656c:	movw	lr, #42789	; 0xa725
   16570:	movt	lr, #37642	; 0x930a
   16574:	orr	r4, r4, ip, lsl #24
   16578:	ldr	ip, [sp, #400]	; 0x190
   1657c:	eor	r3, r3, r4
   16580:	ldr	r4, [sp, #152]	; 0x98
   16584:	orr	r2, r8, ip, lsl #31
   16588:	ldr	r8, [sp, #404]	; 0x194
   1658c:	orr	r5, r5, ip, lsl #24
   16590:	orr	r1, r1, r4, lsl #13
   16594:	eor	r2, r2, r5
   16598:	mov	r5, r4
   1659c:	orr	r4, r0, r4, lsr #29
   165a0:	lsr	ip, ip, #7
   165a4:	eor	r1, r1, r4
   165a8:	ldr	r4, [sp, #392]	; 0x188
   165ac:	lsl	r0, r5, #3
   165b0:	orr	ip, ip, r8, lsl #25
   165b4:	ldr	r8, [sp, #404]	; 0x194
   165b8:	orr	r0, r0, r6, lsr #29
   165bc:	eor	r3, r3, ip
   165c0:	lsr	ip, r5, #19
   165c4:	adds	r3, r3, r4
   165c8:	lsr	r4, r6, #6
   165cc:	orr	ip, ip, r6, lsl #13
   165d0:	ldr	r6, [sp, #176]	; 0xb0
   165d4:	orr	r4, r4, r5, lsl #26
   165d8:	eor	r2, r2, r8, lsr #7
   165dc:	ldr	r8, [sp, #124]	; 0x7c
   165e0:	eor	r0, r0, ip
   165e4:	eor	r1, r1, r4
   165e8:	eor	r0, r0, r5, lsr #6
   165ec:	movw	ip, #37191	; 0x9147
   165f0:	movt	ip, #54695	; 0xd5a7
   165f4:	ldr	r4, [sp, #396]	; 0x18c
   165f8:	lsr	r5, r6, #18
   165fc:	adc	r2, r2, r4
   16600:	adds	r3, r3, r8
   16604:	lsr	r4, r6, #14
   16608:	adc	r2, r2, r7
   1660c:	adds	r3, r3, r1
   16610:	ldr	r7, [sp, #72]	; 0x48
   16614:	mov	r8, r6
   16618:	mov	r6, r3
   1661c:	ldr	r3, [sp, #68]	; 0x44
   16620:	str	r6, [sp, #4]
   16624:	orr	r4, r4, r3, lsl #18
   16628:	adc	r3, r2, r0
   1662c:	ldr	r0, [sp, #68]	; 0x44
   16630:	adds	lr, r6, lr
   16634:	ldr	r2, [sp, #76]	; 0x4c
   16638:	adc	ip, r3, ip
   1663c:	str	r3, [sp, #160]	; 0xa0
   16640:	ldr	r6, [sp, #20]
   16644:	orr	r5, r5, r0, lsl #14
   16648:	ldr	r0, [sp, #12]
   1664c:	eor	r1, r7, r2
   16650:	eor	r4, r4, r5
   16654:	lsl	r2, r8, #23
   16658:	and	r1, r1, r8
   1665c:	ldr	r5, [sp, #84]	; 0x54
   16660:	eor	r1, r1, r7
   16664:	ldr	r7, [sp, #68]	; 0x44
   16668:	adds	lr, lr, r0
   1666c:	adc	ip, ip, r5
   16670:	adds	lr, r1, lr
   16674:	ldr	r1, [sp, #64]	; 0x40
   16678:	mov	r5, r8
   1667c:	orr	r2, r2, r7, lsr #9
   16680:	lsr	r0, r7, #14
   16684:	eor	r4, r4, r2
   16688:	ldr	r2, [sp, #168]	; 0xa8
   1668c:	lsr	r3, r7, #18
   16690:	eor	r1, r6, r1
   16694:	orr	r0, r0, r8, lsl #18
   16698:	and	r1, r1, r7
   1669c:	lsl	r7, r7, #23
   166a0:	eor	r1, r1, r6
   166a4:	orr	r6, sl, r9
   166a8:	orr	r3, r3, r8, lsl #14
   166ac:	adc	ip, r1, ip
   166b0:	adds	lr, lr, r4
   166b4:	orr	r7, r7, r5, lsr #9
   166b8:	and	r4, sl, r9
   166bc:	and	r6, r6, r2
   166c0:	ldr	r5, [sp, #180]	; 0xb4
   166c4:	orr	r6, r6, r4
   166c8:	eor	r3, r3, r0
   166cc:	lsr	r8, r9, #28
   166d0:	ldr	r4, [sp, #88]	; 0x58
   166d4:	eor	r7, r7, r3
   166d8:	lsl	r0, r9, #30
   166dc:	adc	ip, ip, r7
   166e0:	lsl	r3, r9, #25
   166e4:	orr	r2, r0, r5, lsr #2
   166e8:	orr	r7, fp, r5
   166ec:	orr	r8, r8, r5, lsl #4
   166f0:	adds	r4, r4, lr
   166f4:	orr	r3, r3, r5, lsr #7
   166f8:	eor	r8, r8, r2
   166fc:	lsr	r1, r5, #28
   16700:	str	r4, [sp, #80]	; 0x50
   16704:	eor	r8, r8, r3
   16708:	lsl	r0, r5, #30
   1670c:	ldr	r4, [sp, #164]	; 0xa4
   16710:	orr	r1, r1, r9, lsl #4
   16714:	orr	r0, r0, r9, lsr #2
   16718:	ldr	r3, [sp, #172]	; 0xac
   1671c:	eor	r0, r0, r1
   16720:	adc	r4, r4, ip
   16724:	adds	r6, r8, r6
   16728:	str	r4, [sp, #184]	; 0xb8
   1672c:	mov	r4, r5
   16730:	and	r7, r7, r3
   16734:	and	r2, fp, r4
   16738:	lsl	r5, r5, #25
   1673c:	ldr	r4, [sp, #408]	; 0x198
   16740:	orr	r7, r7, r2
   16744:	ldr	r3, [sp, #408]	; 0x198
   16748:	orr	r5, r5, r9, lsr #7
   1674c:	ldr	r2, [sp, #412]	; 0x19c
   16750:	eor	r0, r0, r5
   16754:	adc	r7, r0, r7
   16758:	lsr	r4, r4, #8
   1675c:	adds	lr, r6, lr
   16760:	ldr	r6, [sp, #56]	; 0x38
   16764:	adc	ip, r7, ip
   16768:	lsr	r3, r3, #1
   1676c:	str	lr, [sp, #84]	; 0x54
   16770:	ldr	r7, [sp, #156]	; 0x9c
   16774:	orr	r4, r4, r2, lsl #24
   16778:	str	ip, [sp, #188]	; 0xbc
   1677c:	orr	r3, r3, r2, lsl #31
   16780:	ldr	lr, [sp, #408]	; 0x198
   16784:	lsl	r0, r6, #3
   16788:	eor	r3, r3, r4
   1678c:	lsr	r1, r6, #19
   16790:	ldr	ip, [sp, #408]	; 0x198
   16794:	lsr	r8, r2, #1
   16798:	ldr	r4, [sp, #412]	; 0x19c
   1679c:	orr	r1, r1, r7, lsl #13
   167a0:	lsr	lr, lr, #7
   167a4:	lsr	r5, r2, #8
   167a8:	orr	r2, r8, ip, lsl #31
   167ac:	ldr	r8, [sp, #412]	; 0x19c
   167b0:	orr	r5, r5, ip, lsl #24
   167b4:	movw	ip, #33391	; 0x826f
   167b8:	movt	ip, #57347	; 0xe003
   167bc:	orr	lr, lr, r4, lsl #25
   167c0:	orr	r4, r0, r7, lsr #29
   167c4:	eor	r2, r2, r5
   167c8:	ldr	r5, [sp, #80]	; 0x50
   167cc:	eor	r3, r3, lr
   167d0:	lsl	r0, r7, #3
   167d4:	eor	r1, r1, r4
   167d8:	ldr	r4, [sp, #400]	; 0x190
   167dc:	lsr	lr, r7, #19
   167e0:	orr	r0, r0, r6, lsr #29
   167e4:	orr	lr, lr, r6, lsl #13
   167e8:	eor	r2, r2, r8, lsr #7
   167ec:	ldr	r8, [sp, #132]	; 0x84
   167f0:	eor	r0, r0, lr
   167f4:	movw	lr, #25425	; 0x6351
   167f8:	movt	lr, #1738	; 0x6ca
   167fc:	adds	r3, r3, r4
   16800:	lsr	r4, r6, #6
   16804:	eor	r0, r0, r7, lsr #6
   16808:	ldr	r6, [sp, #184]	; 0xb8
   1680c:	orr	r4, r4, r7, lsl #26
   16810:	ldr	r7, [sp, #40]	; 0x28
   16814:	eor	r1, r1, r4
   16818:	ldr	r4, [sp, #404]	; 0x194
   1681c:	adc	r2, r2, r4
   16820:	adds	r3, r3, r7
   16824:	lsr	r4, r5, #14
   16828:	mov	r7, r5
   1682c:	adc	r2, r2, r8
   16830:	lsr	r5, r5, #18
   16834:	adds	r3, r3, r1
   16838:	ldr	r8, [sp, #76]	; 0x4c
   1683c:	orr	r4, r4, r6, lsl #18
   16840:	adc	r0, r2, r0
   16844:	orr	r5, r5, r6, lsl #14
   16848:	adds	ip, r3, ip
   1684c:	ldr	r2, [sp, #176]	; 0xb0
   16850:	adc	lr, r0, lr
   16854:	str	r3, [sp, #60]	; 0x3c
   16858:	eor	r4, r4, r5
   1685c:	lsr	r3, r6, #18
   16860:	str	r0, [sp, #164]	; 0xa4
   16864:	ldr	r5, [sp, #20]
   16868:	orr	r3, r3, r7, lsl #14
   1686c:	ldr	r0, [sp, #72]	; 0x48
   16870:	eor	r1, r8, r2
   16874:	lsl	r2, r7, #23
   16878:	and	r1, r1, r7
   1687c:	eor	r1, r1, r8
   16880:	orr	r2, r2, r6, lsr #9
   16884:	eor	r4, r4, r2
   16888:	ldr	r2, [sp, #80]	; 0x50
   1688c:	adds	ip, ip, r0
   16890:	lsr	r0, r6, #14
   16894:	adc	lr, lr, r5
   16898:	adds	ip, r1, ip
   1689c:	ldr	r5, [sp, #64]	; 0x40
   168a0:	orr	r0, r0, r7, lsl #18
   168a4:	ldr	r1, [sp, #68]	; 0x44
   168a8:	lsl	r7, r6, #23
   168ac:	eor	r3, r3, r0
   168b0:	orr	r7, r7, r2, lsr #9
   168b4:	eor	r7, r7, r3
   168b8:	eor	r1, r5, r1
   168bc:	and	r1, r1, r6
   168c0:	eor	r1, r1, r5
   168c4:	ldr	r5, [sp, #84]	; 0x54
   168c8:	adc	lr, r1, lr
   168cc:	adds	ip, ip, r4
   168d0:	ldr	r1, [sp, #188]	; 0xbc
   168d4:	adc	lr, lr, r7
   168d8:	orr	r6, r9, r5
   168dc:	and	r4, r9, r5
   168e0:	lsl	r0, r5, #30
   168e4:	lsr	r8, r5, #28
   168e8:	and	r6, r6, sl
   168ec:	orr	r6, r6, r4
   168f0:	ldr	r4, [sp, #168]	; 0xa8
   168f4:	orr	r2, r0, r1, lsr #2
   168f8:	orr	r8, r8, r1, lsl #4
   168fc:	mov	r0, r1
   16900:	lsl	r3, r5, #25
   16904:	eor	r8, r8, r2
   16908:	lsr	r1, r1, #28
   1690c:	mov	r2, r0
   16910:	lsl	r0, r0, #30
   16914:	adds	r4, r4, ip
   16918:	orr	r3, r3, r2, lsr #7
   1691c:	orr	r1, r1, r5, lsl #4
   16920:	orr	r0, r0, r5, lsr #2
   16924:	eor	r8, r8, r3
   16928:	str	r4, [sp, #20]
   1692c:	ldr	r4, [sp, #172]	; 0xac
   16930:	lsl	r5, r2, #25
   16934:	eor	r0, r0, r1
   16938:	ldr	r1, [sp, #84]	; 0x54
   1693c:	ldr	r3, [sp, #180]	; 0xb4
   16940:	adc	r4, r4, lr
   16944:	adds	r6, r8, r6
   16948:	orr	r5, r5, r1, lsr #7
   1694c:	str	r4, [sp, #72]	; 0x48
   16950:	ldr	r4, [sp, #16]
   16954:	orr	r7, r3, r2
   16958:	and	r2, r3, r2
   1695c:	and	r7, r7, fp
   16960:	eor	r0, r0, r5
   16964:	orr	r7, r7, r2
   16968:	ldr	r2, [sp, #96]	; 0x60
   1696c:	adc	r7, r0, r7
   16970:	adds	ip, r6, ip
   16974:	adc	lr, r7, lr
   16978:	lsr	r3, r4, #1
   1697c:	ldr	r0, [sp, #4]
   16980:	lsr	r4, r4, #8
   16984:	str	ip, [sp, #192]	; 0xc0
   16988:	movw	r6, #28272	; 0x6e70
   1698c:	movt	r6, #2574	; 0xa0e
   16990:	ldr	r7, [sp, #16]
   16994:	lsr	r8, r2, #1
   16998:	mov	r5, r2
   1699c:	str	lr, [sp, #196]	; 0xc4
   169a0:	orr	r4, r4, r2, lsl #24
   169a4:	lsr	ip, r2, #8
   169a8:	orr	r3, r3, r2, lsl #31
   169ac:	orr	r2, r8, r7, lsl #31
   169b0:	ldr	r8, [sp, #160]	; 0xa0
   169b4:	orr	lr, ip, r7, lsl #24
   169b8:	eor	r3, r3, r4
   169bc:	lsr	r1, r0, #19
   169c0:	ldr	r4, [sp, #136]	; 0x88
   169c4:	lsl	r0, r0, #3
   169c8:	eor	r2, r2, lr
   169cc:	lsr	ip, r7, #7
   169d0:	ldr	r7, [sp, #20]
   169d4:	orr	lr, r0, r8, lsr #29
   169d8:	orr	r1, r1, r8, lsl #13
   169dc:	orr	ip, ip, r5, lsl #25
   169e0:	eor	r2, r2, r5, lsr #7
   169e4:	eor	r1, r1, lr
   169e8:	ldr	r5, [sp, #4]
   169ec:	eor	r3, r3, ip
   169f0:	lsl	r0, r8, #3
   169f4:	ldr	lr, [sp, #408]	; 0x198
   169f8:	lsr	ip, r8, #19
   169fc:	orr	r0, r0, r5, lsr #29
   16a00:	orr	ip, ip, r5, lsl #13
   16a04:	adds	r3, r3, lr
   16a08:	lsr	lr, r5, #6
   16a0c:	ldr	r5, [sp, #140]	; 0x8c
   16a10:	eor	r0, r0, ip
   16a14:	movw	ip, #10599	; 0x2967
   16a18:	movt	ip, #5161	; 0x1429
   16a1c:	orr	lr, lr, r8, lsl #26
   16a20:	eor	r0, r0, r8, lsr #6
   16a24:	eor	r1, r1, lr
   16a28:	ldr	lr, [sp, #412]	; 0x19c
   16a2c:	adc	r2, r2, lr
   16a30:	adds	r3, r3, r4
   16a34:	lsr	lr, r7, #14
   16a38:	adc	r2, r2, r5
   16a3c:	ldr	r5, [sp, #72]	; 0x48
   16a40:	adds	r3, r3, r1
   16a44:	lsr	r4, r7, #18
   16a48:	mov	r8, r3
   16a4c:	adc	r3, r2, r0
   16a50:	ldr	r2, [sp, #80]	; 0x50
   16a54:	adds	r6, r8, r6
   16a58:	str	r8, [sp, #8]
   16a5c:	adc	ip, r3, ip
   16a60:	ldr	r7, [sp, #176]	; 0xb0
   16a64:	orr	r4, r4, r5, lsl #14
   16a68:	str	r3, [sp, #168]	; 0xa8
   16a6c:	orr	lr, lr, r5, lsl #18
   16a70:	ldr	r5, [sp, #20]
   16a74:	ldr	r0, [sp, #76]	; 0x4c
   16a78:	eor	lr, lr, r4
   16a7c:	eor	r1, r7, r2
   16a80:	ldr	r4, [sp, #64]	; 0x40
   16a84:	and	r1, r1, r5
   16a88:	lsl	r2, r5, #23
   16a8c:	eor	r1, r1, r7
   16a90:	ldr	r7, [sp, #72]	; 0x48
   16a94:	adds	r6, r6, r0
   16a98:	ldr	r8, [sp, #184]	; 0xb8
   16a9c:	adc	ip, ip, r4
   16aa0:	adds	r6, r1, r6
   16aa4:	ldr	r4, [sp, #68]	; 0x44
   16aa8:	orr	r2, r2, r7, lsr #9
   16aac:	lsr	r0, r7, #14
   16ab0:	eor	lr, lr, r2
   16ab4:	ldr	r2, [sp, #20]
   16ab8:	lsr	r3, r7, #18
   16abc:	orr	r0, r0, r5, lsl #18
   16ac0:	eor	r1, r4, r8
   16ac4:	orr	r3, r3, r5, lsl #14
   16ac8:	and	r1, r1, r7
   16acc:	lsl	r7, r7, #23
   16ad0:	eor	r1, r1, r4
   16ad4:	ldr	r4, [sp, #84]	; 0x54
   16ad8:	eor	r3, r3, r0
   16adc:	adc	ip, r1, ip
   16ae0:	orr	r7, r7, r2, lsr #9
   16ae4:	adds	lr, r6, lr
   16ae8:	ldr	r1, [sp, #192]	; 0xc0
   16aec:	eor	r7, r7, r3
   16af0:	adc	ip, ip, r7
   16af4:	adds	sl, sl, lr
   16af8:	adc	fp, fp, ip
   16afc:	mov	r6, r1
   16b00:	orr	r5, r4, r1
   16b04:	lsl	r0, r1, #30
   16b08:	lsr	r8, r1, #28
   16b0c:	ldr	r1, [sp, #196]	; 0xc4
   16b10:	and	r4, r4, r6
   16b14:	strd	sl, [sp, #88]	; 0x58
   16b18:	and	r5, r5, r9
   16b1c:	lsl	r3, r6, #25
   16b20:	ldr	fp, [sp, #180]	; 0xb4
   16b24:	orr	r5, r5, r4
   16b28:	mov	r4, r6
   16b2c:	ldr	sl, [sp, #188]	; 0xbc
   16b30:	orr	r2, r0, r1, lsr #2
   16b34:	mov	r0, r1
   16b38:	orr	r8, r8, r1, lsl #4
   16b3c:	lsr	r1, r1, #28
   16b40:	eor	r8, r8, r2
   16b44:	mov	r2, r0
   16b48:	lsl	r0, r0, #30
   16b4c:	orr	r1, r1, r6, lsl #4
   16b50:	orr	r7, sl, r2
   16b54:	orr	r0, r0, r6, lsr #2
   16b58:	and	r7, r7, fp
   16b5c:	mov	fp, sl
   16b60:	lsl	r6, r2, #25
   16b64:	ldr	sl, [sp, #100]	; 0x64
   16b68:	orr	r3, r3, r2, lsr #7
   16b6c:	eor	r0, r0, r1
   16b70:	and	r2, fp, r2
   16b74:	orr	r6, r6, r4, lsr #7
   16b78:	ldr	r1, [sp, #104]	; 0x68
   16b7c:	orr	r2, r7, r2
   16b80:	eor	r8, r8, r3
   16b84:	adds	r5, r8, r5
   16b88:	eor	r0, r0, r6
   16b8c:	adc	r2, r0, r2
   16b90:	ldr	r0, [sp, #60]	; 0x3c
   16b94:	lsr	r3, sl, #1
   16b98:	mov	r7, sl
   16b9c:	lsr	r4, sl, #8
   16ba0:	adds	sl, r5, lr
   16ba4:	lsr	r8, r1, #1
   16ba8:	adc	fp, r2, ip
   16bac:	mov	r5, r1
   16bb0:	lsr	lr, r1, #8
   16bb4:	movw	r6, #12284	; 0x2ffc
   16bb8:	movt	r6, #18130	; 0x46d2
   16bbc:	orr	r3, r3, r1, lsl #31
   16bc0:	lsr	r2, r0, #19
   16bc4:	lsl	r1, r0, #3
   16bc8:	mov	r0, r7
   16bcc:	orr	r7, r8, r7, lsl #31
   16bd0:	ldr	r8, [sp, #164]	; 0xa4
   16bd4:	orr	ip, lr, r0, lsl #24
   16bd8:	lsr	r0, r0, #7
   16bdc:	ldr	lr, [sp, #44]	; 0x2c
   16be0:	orr	r4, r4, r5, lsl #24
   16be4:	eor	r7, r7, ip
   16be8:	ldr	ip, [sp, #16]
   16bec:	orr	r0, r0, r5, lsl #25
   16bf0:	orr	r1, r1, r8, lsr #29
   16bf4:	eor	r3, r3, r4
   16bf8:	orr	r2, r2, r8, lsl #13
   16bfc:	eor	r3, r3, r0
   16c00:	lsl	r4, r8, #3
   16c04:	eor	r2, r2, r1
   16c08:	ldr	r1, [sp, #60]	; 0x3c
   16c0c:	lsr	r0, r8, #19
   16c10:	adds	r3, r3, ip
   16c14:	eor	r7, r7, r5, lsr #7
   16c18:	ldr	r5, [sp, #80]	; 0x50
   16c1c:	orr	r0, r0, r1, lsl #13
   16c20:	lsr	ip, r1, #6
   16c24:	orr	r1, r4, r1, lsr #29
   16c28:	ldr	r4, [sp, #96]	; 0x60
   16c2c:	orr	ip, ip, r8, lsl #26
   16c30:	eor	r1, r1, r0
   16c34:	movw	r0, #2693	; 0xa85
   16c38:	movt	r0, #10167	; 0x27b7
   16c3c:	eor	r2, r2, ip
   16c40:	eor	r1, r1, r8, lsr #6
   16c44:	ldr	r8, [sp, #88]	; 0x58
   16c48:	adc	r7, r7, r4
   16c4c:	adds	r3, r3, lr
   16c50:	ldr	r4, [sp, #144]	; 0x90
   16c54:	lsr	ip, r8, #14
   16c58:	lsr	lr, r8, #18
   16c5c:	adc	r7, r7, r4
   16c60:	adds	r3, r3, r2
   16c64:	lsl	r2, r8, #23
   16c68:	mov	r4, r3
   16c6c:	ldr	r3, [sp, #92]	; 0x5c
   16c70:	str	r4, [sp, #12]
   16c74:	orr	ip, ip, r3, lsl #18
   16c78:	adc	r3, r7, r1
   16c7c:	ldr	r7, [sp, #20]
   16c80:	adds	r6, r4, r6
   16c84:	adc	r0, r3, r0
   16c88:	str	r3, [sp, #172]	; 0xac
   16c8c:	ldr	r3, [sp, #176]	; 0xb0
   16c90:	eor	r1, r5, r7
   16c94:	ldr	r7, [sp, #92]	; 0x5c
   16c98:	and	r1, r1, r8
   16c9c:	eor	r1, r1, r5
   16ca0:	adds	r6, r6, r3
   16ca4:	orr	lr, lr, r7, lsl #14
   16ca8:	mov	r5, r7
   16cac:	lsr	r4, r7, #14
   16cb0:	eor	ip, ip, lr
   16cb4:	ldr	lr, [sp, #68]	; 0x44
   16cb8:	lsr	r3, r7, #18
   16cbc:	orr	r2, r2, r5, lsr #9
   16cc0:	ldr	r7, [sp, #72]	; 0x48
   16cc4:	orr	r4, r4, r8, lsl #18
   16cc8:	eor	ip, ip, r2
   16ccc:	orr	r3, r3, r8, lsl #14
   16cd0:	lsr	r8, sl, #28
   16cd4:	adc	r0, r0, lr
   16cd8:	ldr	lr, [sp, #184]	; 0xb8
   16cdc:	adds	r6, r1, r6
   16ce0:	eor	r3, r3, r4
   16ce4:	lsl	r4, sl, #30
   16ce8:	orr	r8, r8, fp, lsl #4
   16cec:	orr	r2, r4, fp, lsr #2
   16cf0:	lsl	r4, fp, #25
   16cf4:	eor	r1, lr, r7
   16cf8:	mov	r7, r5
   16cfc:	and	r1, r1, r7
   16d00:	lsl	r7, r7, #23
   16d04:	eor	r8, r8, r2
   16d08:	eor	r1, r1, lr
   16d0c:	orr	r4, r4, sl, lsr #7
   16d10:	adc	r0, r1, r0
   16d14:	adds	ip, r6, ip
   16d18:	ldr	r6, [sp, #88]	; 0x58
   16d1c:	ldr	lr, [sp, #84]	; 0x54
   16d20:	ldr	r1, [sp, #192]	; 0xc0
   16d24:	orr	r7, r7, r6, lsr #9
   16d28:	eor	r7, r7, r3
   16d2c:	adc	r0, r0, r7
   16d30:	adds	r9, r9, ip
   16d34:	orr	r5, r1, sl
   16d38:	mov	r3, r1
   16d3c:	lsr	r1, fp, #28
   16d40:	str	r9, [sp, #96]	; 0x60
   16d44:	and	r5, r5, lr
   16d48:	and	lr, r3, sl
   16d4c:	ldr	r9, [sp, #180]	; 0xb4
   16d50:	lsl	r3, sl, #25
   16d54:	orr	r5, r5, lr
   16d58:	lsl	lr, fp, #30
   16d5c:	orr	r3, r3, fp, lsr #7
   16d60:	orr	r1, r1, sl, lsl #4
   16d64:	eor	r8, r8, r3
   16d68:	ldr	r3, [sp, #188]	; 0xbc
   16d6c:	orr	lr, lr, sl, lsr #2
   16d70:	adc	r9, r9, r0
   16d74:	adds	r5, r8, r5
   16d78:	eor	lr, lr, r1
   16d7c:	ldr	r1, [sp, #108]	; 0x6c
   16d80:	str	r9, [sp, #176]	; 0xb0
   16d84:	eor	lr, lr, r4
   16d88:	ldr	r9, [sp, #196]	; 0xc4
   16d8c:	lsr	r7, r1, #8
   16d90:	orr	r6, r9, fp
   16d94:	and	r2, r9, fp
   16d98:	and	r6, r6, r3
   16d9c:	lsr	r3, r1, #1
   16da0:	orr	r6, r6, r2
   16da4:	ldr	r2, [sp, #24]
   16da8:	adc	r6, lr, r6
   16dac:	adds	r9, r5, ip
   16db0:	adc	ip, r6, r0
   16db4:	ldr	r0, [sp, #8]
   16db8:	movw	r6, #51494	; 0xc926
   16dbc:	movt	r6, #23590	; 0x5c26
   16dc0:	str	ip, [sp, #180]	; 0xb4
   16dc4:	mov	ip, r1
   16dc8:	mov	r5, r2
   16dcc:	orr	r3, r3, r2, lsl #31
   16dd0:	orr	r7, r7, r5, lsl #24
   16dd4:	lsr	r8, r2, #1
   16dd8:	eor	r3, r3, r7
   16ddc:	ldr	r7, [sp, #168]	; 0xa8
   16de0:	lsr	lr, r2, #8
   16de4:	lsr	r2, r0, #19
   16de8:	lsl	r0, r0, #3
   16dec:	orr	lr, lr, ip, lsl #24
   16df0:	lsr	ip, ip, #7
   16df4:	orr	r0, r0, r7, lsr #29
   16df8:	orr	r2, r2, r7, lsl #13
   16dfc:	orr	ip, ip, r5, lsl #25
   16e00:	eor	r2, r2, r0
   16e04:	ldr	r0, [sp, #100]	; 0x64
   16e08:	orr	r1, r8, r1, lsl #31
   16e0c:	eor	r3, r3, ip
   16e10:	lsl	r4, r7, #3
   16e14:	eor	r1, r1, lr
   16e18:	lsr	lr, r7, #19
   16e1c:	ldr	r8, [sp, #96]	; 0x60
   16e20:	eor	r1, r1, r5, lsr #7
   16e24:	adds	r3, r3, r0
   16e28:	ldr	r0, [sp, #8]
   16e2c:	lsr	r5, r8, #18
   16e30:	lsr	ip, r0, #6
   16e34:	orr	lr, lr, r0, lsl #13
   16e38:	orr	ip, ip, r7, lsl #26
   16e3c:	orr	r0, r4, r0, lsr #29
   16e40:	eor	r2, r2, ip
   16e44:	ldr	ip, [sp, #104]	; 0x68
   16e48:	lsr	r4, r8, #14
   16e4c:	eor	r0, r0, lr
   16e50:	movw	lr, #8504	; 0x2138
   16e54:	movt	lr, #11803	; 0x2e1b
   16e58:	eor	r0, r0, r7, lsr #6
   16e5c:	ldr	r7, [sp, #176]	; 0xb0
   16e60:	adc	r1, r1, ip
   16e64:	ldr	ip, [sp, #48]	; 0x30
   16e68:	orr	r5, r5, r7, lsl #14
   16e6c:	orr	r4, r4, r7, lsl #18
   16e70:	adds	r3, r3, ip
   16e74:	ldr	ip, [sp, #148]	; 0x94
   16e78:	eor	r4, r4, r5
   16e7c:	mov	r5, r7
   16e80:	ldr	r7, [sp, #92]	; 0x5c
   16e84:	adc	r1, r1, ip
   16e88:	adds	r3, r3, r2
   16e8c:	ldr	ip, [sp, #20]
   16e90:	adc	r0, r1, r0
   16e94:	adds	r6, r3, r6
   16e98:	ldr	r2, [sp, #88]	; 0x58
   16e9c:	adc	lr, r0, lr
   16ea0:	str	r3, [sp, #100]	; 0x64
   16ea4:	lsr	r3, r5, #18
   16ea8:	str	r0, [sp, #104]	; 0x68
   16eac:	ldr	r0, [sp, #80]	; 0x50
   16eb0:	eor	r1, ip, r2
   16eb4:	lsl	r2, r8, #23
   16eb8:	and	r1, r1, r8
   16ebc:	eor	r1, r1, ip
   16ec0:	ldr	ip, [sp, #184]	; 0xb8
   16ec4:	orr	r2, r2, r5, lsr #9
   16ec8:	adds	r6, r6, r0
   16ecc:	lsr	r0, r5, #14
   16ed0:	eor	r4, r4, r2
   16ed4:	orr	r0, r0, r8, lsl #18
   16ed8:	adc	lr, lr, ip
   16edc:	ldr	ip, [sp, #72]	; 0x48
   16ee0:	adds	r6, r1, r6
   16ee4:	eor	r1, ip, r7
   16ee8:	mov	r7, r8
   16eec:	and	r1, r1, r5
   16ef0:	orr	r3, r3, r7, lsl #14
   16ef4:	mov	r8, r5
   16ef8:	eor	r1, r1, ip
   16efc:	orr	ip, sl, r9
   16f00:	adc	lr, r1, lr
   16f04:	adds	r4, r6, r4
   16f08:	ldr	r6, [sp, #192]	; 0xc0
   16f0c:	eor	r3, r3, r0
   16f10:	lsl	r0, r9, #30
   16f14:	mov	r5, r7
   16f18:	lsl	r7, r8, #23
   16f1c:	lsr	r8, r9, #28
   16f20:	orr	r7, r7, r5, lsr #9
   16f24:	and	r5, sl, r9
   16f28:	and	ip, ip, r6
   16f2c:	ldr	r6, [sp, #180]	; 0xb4
   16f30:	eor	r7, r7, r3
   16f34:	lsl	r3, r9, #25
   16f38:	orr	ip, ip, r5
   16f3c:	adc	lr, lr, r7
   16f40:	orr	r2, r0, r6, lsr #2
   16f44:	ldr	r0, [sp, #84]	; 0x54
   16f48:	mov	r7, r6
   16f4c:	lsr	r1, r6, #28
   16f50:	orr	r8, r8, r6, lsl #4
   16f54:	orr	r1, r1, r9, lsl #4
   16f58:	eor	r8, r8, r2
   16f5c:	orr	r3, r3, r7, lsr #7
   16f60:	adds	r0, r0, r4
   16f64:	eor	r8, r8, r3
   16f68:	str	r0, [sp, #80]	; 0x50
   16f6c:	lsl	r0, r6, #30
   16f70:	orr	r0, r0, r9, lsr #2
   16f74:	eor	r0, r0, r1
   16f78:	ldr	r1, [sp, #28]
   16f7c:	ldr	r2, [sp, #188]	; 0xbc
   16f80:	ldr	r3, [sp, #196]	; 0xc4
   16f84:	lsr	r5, r1, #8
   16f88:	adc	r6, r2, lr
   16f8c:	mov	r2, r7
   16f90:	orr	r7, fp, r7
   16f94:	adds	ip, r8, ip
   16f98:	str	r6, [sp, #76]	; 0x4c
   16f9c:	lsl	r6, r2, #25
   16fa0:	and	r7, r7, r3
   16fa4:	and	r2, fp, r2
   16fa8:	lsr	r3, r1, #1
   16fac:	ldr	r1, [sp, #112]	; 0x70
   16fb0:	orr	r6, r6, r9, lsr #7
   16fb4:	orr	r7, r7, r2
   16fb8:	eor	r0, r0, r6
   16fbc:	movw	r6, #10989	; 0x2aed
   16fc0:	movt	r6, #23236	; 0x5ac4
   16fc4:	adc	r7, r0, r7
   16fc8:	adds	r0, ip, r4
   16fcc:	ldr	r4, [sp, #28]
   16fd0:	lsr	r8, r1, #1
   16fd4:	adc	lr, r7, lr
   16fd8:	lsr	ip, r1, #8
   16fdc:	mov	r7, r1
   16fe0:	orr	r5, r5, r1, lsl #24
   16fe4:	str	r0, [sp, #184]	; 0xb8
   16fe8:	str	lr, [sp, #188]	; 0xbc
   16fec:	orr	r3, r3, r1, lsl #31
   16ff0:	ldr	lr, [sp, #12]
   16ff4:	orr	r1, r8, r4, lsl #31
   16ff8:	eor	r3, r3, r5
   16ffc:	ldr	r5, [sp, #24]
   17000:	ldr	r8, [sp, #172]	; 0xac
   17004:	lsr	r2, lr, #19
   17008:	lsl	r0, lr, #3
   1700c:	orr	lr, ip, r4, lsl #24
   17010:	lsr	ip, r4, #7
   17014:	eor	r1, r1, lr
   17018:	ldr	lr, [sp, #108]	; 0x6c
   1701c:	orr	r0, r0, r8, lsr #29
   17020:	orr	r2, r2, r8, lsl #13
   17024:	orr	ip, ip, r7, lsl #25
   17028:	eor	r2, r2, r0
   1702c:	ldr	r0, [sp, #12]
   17030:	eor	r1, r1, r7, lsr #7
   17034:	eor	r3, r3, ip
   17038:	lsl	r4, r8, #3
   1703c:	adds	r3, r3, lr
   17040:	lsr	ip, r8, #19
   17044:	ldr	r7, [sp, #76]	; 0x4c
   17048:	adc	r1, r1, r5
   1704c:	ldr	r5, [sp, #52]	; 0x34
   17050:	orr	ip, ip, r0, lsl #13
   17054:	lsr	lr, r0, #6
   17058:	orr	r0, r4, r0, lsr #29
   1705c:	orr	lr, lr, r8, lsl #26
   17060:	eor	r0, r0, ip
   17064:	adds	r3, r3, r5
   17068:	ldr	r5, [sp, #152]	; 0x98
   1706c:	eor	r0, r0, r8, lsr #6
   17070:	eor	r2, r2, lr
   17074:	movw	ip, #28156	; 0x6dfc
   17078:	movt	ip, #19756	; 0x4d2c
   1707c:	ldr	r8, [sp, #80]	; 0x50
   17080:	adc	r1, r1, r5
   17084:	adds	r3, r3, r2
   17088:	ldr	r5, [sp, #88]	; 0x58
   1708c:	mov	r2, r3
   17090:	adc	r3, r1, r0
   17094:	lsr	lr, r8, #14
   17098:	adds	r6, r2, r6
   1709c:	ldr	r0, [sp, #96]	; 0x60
   170a0:	lsr	r4, r8, #18
   170a4:	adc	ip, r3, ip
   170a8:	str	r2, [sp, #16]
   170ac:	orr	lr, lr, r7, lsl #18
   170b0:	str	r3, [sp, #108]	; 0x6c
   170b4:	orr	r4, r4, r7, lsl #14
   170b8:	ldr	r3, [sp, #20]
   170bc:	mov	r7, r8
   170c0:	lsl	r2, r7, #23
   170c4:	eor	lr, lr, r4
   170c8:	ldr	r4, [sp, #72]	; 0x48
   170cc:	eor	r1, r5, r0
   170d0:	and	r1, r1, r8
   170d4:	eor	r1, r1, r5
   170d8:	ldr	r5, [sp, #76]	; 0x4c
   170dc:	adds	r6, r6, r3
   170e0:	ldr	r8, [sp, #176]	; 0xb0
   170e4:	adc	ip, ip, r4
   170e8:	adds	r6, r1, r6
   170ec:	ldr	r4, [sp, #92]	; 0x5c
   170f0:	orr	r2, r2, r5, lsr #9
   170f4:	lsr	r0, r5, #14
   170f8:	lsr	r3, r5, #18
   170fc:	eor	lr, lr, r2
   17100:	orr	r0, r0, r7, lsl #18
   17104:	eor	r1, r4, r8
   17108:	mov	r8, r5
   1710c:	orr	r3, r3, r7, lsl #14
   17110:	and	r1, r1, r8
   17114:	lsl	r7, r8, #23
   17118:	eor	r1, r1, r4
   1711c:	ldr	r4, [sp, #184]	; 0xb8
   17120:	eor	r3, r3, r0
   17124:	adc	ip, r1, ip
   17128:	adds	lr, r6, lr
   1712c:	ldr	r6, [sp, #80]	; 0x50
   17130:	ldr	r1, [sp, #188]	; 0xbc
   17134:	lsl	r0, r4, #30
   17138:	orr	r5, r9, r4
   1713c:	lsr	r8, r4, #28
   17140:	and	r5, r5, sl
   17144:	orr	r7, r7, r6, lsr #9
   17148:	mov	r6, r4
   1714c:	and	r4, r9, r4
   17150:	orr	r5, r5, r4
   17154:	orr	r2, r0, r1, lsr #2
   17158:	mov	r4, r1
   1715c:	ldr	r0, [sp, #192]	; 0xc0
   17160:	orr	r8, r8, r1, lsl #4
   17164:	eor	r7, r7, r3
   17168:	lsl	r3, r6, #25
   1716c:	adc	ip, ip, r7
   17170:	eor	r8, r8, r2
   17174:	mov	r2, r4
   17178:	ldr	r4, [sp, #196]	; 0xc4
   1717c:	orr	r3, r3, r2, lsr #7
   17180:	adds	r0, r0, lr
   17184:	lsr	r1, r1, #28
   17188:	eor	r8, r8, r3
   1718c:	str	r0, [sp, #84]	; 0x54
   17190:	lsl	r0, r2, #30
   17194:	adc	r4, r4, ip
   17198:	orr	r1, r1, r6, lsl #4
   1719c:	adds	r5, r8, r5
   171a0:	orr	r0, r0, r6, lsr #2
   171a4:	str	r4, [sp, #192]	; 0xc0
   171a8:	mov	r4, r6
   171ac:	lsl	r6, r2, #25
   171b0:	ldr	r3, [sp, #180]	; 0xb4
   171b4:	eor	r0, r0, r1
   171b8:	orr	r6, r6, r4, lsr #7
   171bc:	ldr	r1, [sp, #32]
   171c0:	eor	r0, r0, r6
   171c4:	movw	r6, #46047	; 0xb3df
   171c8:	movt	r6, #40341	; 0x9d95
   171cc:	orr	r7, r3, r2
   171d0:	and	r2, r3, r2
   171d4:	and	r7, r7, fp
   171d8:	orr	r7, r7, r2
   171dc:	ldr	r2, [sp, #116]	; 0x74
   171e0:	lsr	r3, r1, #1
   171e4:	adc	r7, r0, r7
   171e8:	adds	lr, r5, lr
   171ec:	lsr	r4, r1, #8
   171f0:	adc	ip, r7, ip
   171f4:	ldr	r7, [sp, #100]	; 0x64
   171f8:	str	lr, [sp, #196]	; 0xc4
   171fc:	str	ip, [sp, #200]	; 0xc8
   17200:	ldr	ip, [sp, #32]
   17204:	lsr	r8, r2, #1
   17208:	mov	r5, r2
   1720c:	lsr	lr, r2, #8
   17210:	orr	r4, r4, r2, lsl #24
   17214:	orr	r3, r3, r2, lsl #31
   17218:	lsl	r1, r7, #3
   1721c:	orr	r0, r8, ip, lsl #31
   17220:	ldr	r8, [sp, #104]	; 0x68
   17224:	eor	r3, r3, r4
   17228:	orr	lr, lr, ip, lsl #24
   1722c:	lsr	ip, ip, #7
   17230:	eor	r0, r0, lr
   17234:	ldr	lr, [sp, #28]
   17238:	lsr	r2, r7, #19
   1723c:	orr	ip, ip, r5, lsl #25
   17240:	orr	r1, r1, r8, lsr #29
   17244:	lsl	r4, r8, #3
   17248:	eor	r3, r3, ip
   1724c:	orr	r2, r2, r8, lsl #13
   17250:	lsr	ip, r8, #19
   17254:	adds	r3, r3, lr
   17258:	eor	r2, r2, r1
   1725c:	lsr	lr, r7, #6
   17260:	orr	ip, ip, r7, lsl #13
   17264:	orr	r1, r4, r7, lsr #29
   17268:	ldr	r4, [sp, #56]	; 0x38
   1726c:	eor	r0, r0, r5, lsr #7
   17270:	ldr	r7, [sp, #112]	; 0x70
   17274:	eor	r1, r1, ip
   17278:	orr	lr, lr, r8, lsl #26
   1727c:	eor	r1, r1, r8, lsr #6
   17280:	movw	ip, #3347	; 0xd13
   17284:	movt	ip, #21304	; 0x5338
   17288:	ldr	r8, [sp, #84]	; 0x54
   1728c:	eor	r2, r2, lr
   17290:	ldr	r5, [sp, #192]	; 0xc0
   17294:	adc	r0, r0, r7
   17298:	adds	r3, r3, r4
   1729c:	ldr	r7, [sp, #156]	; 0x9c
   172a0:	lsr	lr, r8, #14
   172a4:	lsr	r4, r8, #18
   172a8:	orr	lr, lr, r5, lsl #18
   172ac:	orr	r4, r4, r5, lsl #14
   172b0:	adc	r0, r0, r7
   172b4:	adds	r3, r3, r2
   172b8:	ldr	r2, [sp, #80]	; 0x50
   172bc:	adc	r0, r0, r1
   172c0:	adds	r6, r3, r6
   172c4:	ldr	r7, [sp, #96]	; 0x60
   172c8:	eor	lr, lr, r4
   172cc:	adc	ip, r0, ip
   172d0:	str	r3, [sp, #64]	; 0x40
   172d4:	ldr	r3, [sp, #88]	; 0x58
   172d8:	str	r0, [sp, #112]	; 0x70
   172dc:	lsr	r0, r5, #14
   172e0:	ldr	r4, [sp, #92]	; 0x5c
   172e4:	eor	r1, r7, r2
   172e8:	lsl	r2, r8, #23
   172ec:	and	r1, r1, r8
   172f0:	orr	r0, r0, r8, lsl #18
   172f4:	adds	r6, r6, r3
   172f8:	eor	r1, r1, r7
   172fc:	ldr	r7, [sp, #76]	; 0x4c
   17300:	orr	r2, r2, r5, lsr #9
   17304:	adc	ip, ip, r4
   17308:	ldr	r4, [sp, #176]	; 0xb0
   1730c:	adds	r6, r1, r6
   17310:	eor	lr, lr, r2
   17314:	lsr	r3, r5, #18
   17318:	ldr	r2, [sp, #196]	; 0xc4
   1731c:	orr	r3, r3, r8, lsl #14
   17320:	eor	r1, r4, r7
   17324:	lsl	r7, r5, #23
   17328:	eor	r3, r3, r0
   1732c:	and	r1, r1, r5
   17330:	eor	r1, r1, r4
   17334:	ldr	r4, [sp, #184]	; 0xb8
   17338:	lsl	r0, r2, #30
   1733c:	adc	ip, r1, ip
   17340:	lsr	r8, r2, #28
   17344:	adds	lr, r6, lr
   17348:	mov	r6, r2
   1734c:	ldr	r1, [sp, #200]	; 0xc8
   17350:	orr	r5, r4, r2
   17354:	and	r4, r4, r2
   17358:	and	r5, r5, r9
   1735c:	orr	r5, r5, r4
   17360:	mov	r4, r2
   17364:	ldr	r2, [sp, #84]	; 0x54
   17368:	orr	r8, r8, r1, lsl #4
   1736c:	orr	r7, r7, r2, lsr #9
   17370:	orr	r2, r0, r1, lsr #2
   17374:	eor	r7, r7, r3
   17378:	lsl	r3, r6, #25
   1737c:	adc	ip, ip, r7
   17380:	adds	sl, sl, lr
   17384:	adc	fp, fp, ip
   17388:	mov	r7, r1
   1738c:	lsr	r1, r1, #28
   17390:	orr	r3, r3, r7, lsr #7
   17394:	eor	r8, r8, r2
   17398:	str	sl, [sp, #88]	; 0x58
   1739c:	lsl	r0, r7, #30
   173a0:	ldr	sl, [sp, #188]	; 0xbc
   173a4:	eor	r8, r8, r3
   173a8:	mov	r3, r7
   173ac:	str	fp, [sp, #24]
   173b0:	orr	r1, r1, r6, lsl #4
   173b4:	adds	r5, r8, r5
   173b8:	ldr	fp, [sp, #180]	; 0xb4
   173bc:	orr	r0, r0, r6, lsr #2
   173c0:	lsl	r6, r3, #25
   173c4:	eor	r0, r0, r1
   173c8:	ldr	r1, [sp, #120]	; 0x78
   173cc:	orr	r7, sl, r7
   173d0:	orr	r6, r6, r4, lsr #7
   173d4:	and	r7, r7, fp
   173d8:	mov	fp, sl
   173dc:	ldr	sl, [sp, #36]	; 0x24
   173e0:	and	r2, fp, r3
   173e4:	eor	r0, r0, r6
   173e8:	ldr	r6, [sp, #16]
   173ec:	orr	r7, r7, r2
   173f0:	lsr	r8, r1, #1
   173f4:	adc	r7, r0, r7
   173f8:	lsr	r3, sl, #1
   173fc:	lsr	r4, sl, #8
   17400:	adds	sl, r5, lr
   17404:	ldr	r5, [sp, #108]	; 0x6c
   17408:	adc	fp, r7, ip
   1740c:	lsr	r2, r6, #19
   17410:	mov	r7, r1
   17414:	ldr	ip, [sp, #36]	; 0x24
   17418:	lsl	r0, r6, #3
   1741c:	movw	r6, #25566	; 0x63de
   17420:	movt	r6, #35759	; 0x8baf
   17424:	lsr	lr, r1, #8
   17428:	orr	r4, r4, r1, lsl #24
   1742c:	orr	r0, r0, r5, lsr #29
   17430:	orr	r2, r2, r5, lsl #13
   17434:	orr	lr, lr, ip, lsl #24
   17438:	orr	r3, r3, r1, lsl #31
   1743c:	eor	r2, r2, r0
   17440:	ldr	r0, [sp, #32]
   17444:	orr	r1, r8, ip, lsl #31
   17448:	lsr	ip, ip, #7
   1744c:	eor	r3, r3, r4
   17450:	ldr	r8, [sp, #160]	; 0xa0
   17454:	lsl	r4, r5, #3
   17458:	eor	r1, r1, lr
   1745c:	orr	ip, ip, r7, lsl #25
   17460:	eor	r1, r1, r7, lsr #7
   17464:	ldr	r7, [sp, #88]	; 0x58
   17468:	eor	r3, r3, ip
   1746c:	lsr	ip, r5, #19
   17470:	adds	r3, r3, r0
   17474:	ldr	r0, [sp, #16]
   17478:	orr	ip, ip, r0, lsl #13
   1747c:	lsr	lr, r0, #6
   17480:	orr	r0, r4, r0, lsr #29
   17484:	orr	lr, lr, r5, lsl #26
   17488:	eor	r0, r0, ip
   1748c:	lsr	r4, r7, #18
   17490:	movw	ip, #29524	; 0x7354
   17494:	movt	ip, #25866	; 0x650a
   17498:	eor	r0, r0, r5, lsr #6
   1749c:	ldr	r5, [sp, #116]	; 0x74
   174a0:	eor	r2, r2, lr
   174a4:	lsr	lr, r7, #14
   174a8:	adc	r1, r1, r5
   174ac:	ldr	r5, [sp, #4]
   174b0:	adds	r3, r3, r5
   174b4:	adc	r1, r1, r8
   174b8:	adds	r3, r3, r2
   174bc:	ldr	r8, [sp, #24]
   174c0:	mov	r5, r3
   174c4:	ldr	r3, [sp, #24]
   174c8:	str	r5, [sp, #68]	; 0x44
   174cc:	ldr	r2, [sp, #84]	; 0x54
   174d0:	orr	r4, r4, r8, lsl #14
   174d4:	mov	r8, r7
   174d8:	orr	lr, lr, r3, lsl #18
   174dc:	adc	r3, r1, r0
   174e0:	adds	r6, r5, r6
   174e4:	adc	ip, r3, ip
   174e8:	ldr	r0, [sp, #80]	; 0x50
   174ec:	str	r3, [sp, #116]	; 0x74
   174f0:	eor	lr, lr, r4
   174f4:	ldr	r3, [sp, #96]	; 0x60
   174f8:	ldr	r4, [sp, #176]	; 0xb0
   174fc:	eor	r1, r0, r2
   17500:	lsl	r2, r7, #23
   17504:	and	r1, r1, r7
   17508:	ldr	r7, [sp, #24]
   1750c:	adds	r6, r6, r3
   17510:	eor	r1, r1, r0
   17514:	ldr	r5, [sp, #192]	; 0xc0
   17518:	adc	ip, ip, r4
   1751c:	adds	r6, r1, r6
   17520:	ldr	r4, [sp, #76]	; 0x4c
   17524:	orr	r2, r2, r7, lsr #9
   17528:	lsr	r0, r7, #14
   1752c:	eor	lr, lr, r2
   17530:	lsr	r3, r7, #18
   17534:	orr	r0, r0, r8, lsl #18
   17538:	eor	r1, r4, r5
   1753c:	orr	r3, r3, r8, lsl #14
   17540:	and	r1, r1, r7
   17544:	lsl	r7, r7, #23
   17548:	eor	r1, r1, r4
   1754c:	eor	r3, r3, r0
   17550:	ldr	r4, [sp, #184]	; 0xb8
   17554:	adc	ip, r1, ip
   17558:	adds	lr, r6, lr
   1755c:	lsl	r0, sl, #30
   17560:	ldr	r6, [sp, #88]	; 0x58
   17564:	lsr	r8, sl, #28
   17568:	orr	r2, r0, fp, lsr #2
   1756c:	ldr	r1, [sp, #196]	; 0xc4
   17570:	orr	r8, r8, fp, lsl #4
   17574:	lsl	r0, fp, #30
   17578:	eor	r8, r8, r2
   1757c:	orr	r7, r7, r6, lsr #9
   17580:	lsl	r6, fp, #25
   17584:	eor	r7, r7, r3
   17588:	orr	r5, r1, sl
   1758c:	orr	r0, r0, sl, lsr #2
   17590:	adc	ip, ip, r7
   17594:	adds	r9, r9, lr
   17598:	orr	r6, r6, sl, lsr #7
   1759c:	mov	r3, r1
   175a0:	and	r5, r5, r4
   175a4:	lsr	r1, fp, #28
   175a8:	str	r9, [sp, #96]	; 0x60
   175ac:	and	r4, r3, sl
   175b0:	lsl	r3, sl, #25
   175b4:	ldr	r9, [sp, #180]	; 0xb4
   175b8:	orr	r1, r1, sl, lsl #4
   175bc:	orr	r5, r5, r4
   175c0:	orr	r3, r3, fp, lsr #7
   175c4:	eor	r0, r0, r1
   175c8:	ldr	r1, [sp, #124]	; 0x7c
   175cc:	eor	r8, r8, r3
   175d0:	eor	r0, r0, r6
   175d4:	ldr	r3, [sp, #188]	; 0xbc
   175d8:	movw	r6, #45736	; 0xb2a8
   175dc:	movt	r6, #15479	; 0x3c77
   175e0:	adc	r9, r9, ip
   175e4:	adds	r5, r8, r5
   175e8:	str	r9, [sp, #180]	; 0xb4
   175ec:	lsr	r4, r1, #8
   175f0:	ldr	r9, [sp, #200]	; 0xc8
   175f4:	orr	r7, r9, fp
   175f8:	and	r2, r9, fp
   175fc:	and	r7, r7, r3
   17600:	lsr	r3, r1, #1
   17604:	orr	r7, r7, r2
   17608:	ldr	r2, [sp, #128]	; 0x80
   1760c:	adc	r7, r0, r7
   17610:	adds	r9, r5, lr
   17614:	adc	ip, r7, ip
   17618:	str	ip, [sp, #204]	; 0xcc
   1761c:	ldr	ip, [sp, #64]	; 0x40
   17620:	mov	r5, r2
   17624:	lsr	r8, r2, #1
   17628:	orr	r4, r4, r2, lsl #24
   1762c:	ldr	r7, [sp, #112]	; 0x70
   17630:	orr	r3, r3, r2, lsl #31
   17634:	lsr	lr, r2, #8
   17638:	eor	r3, r3, r4
   1763c:	lsr	r2, ip, #19
   17640:	lsl	r0, ip, #3
   17644:	mov	ip, r1
   17648:	orr	r2, r2, r7, lsl #13
   1764c:	orr	r0, r0, r7, lsr #29
   17650:	orr	lr, lr, ip, lsl #24
   17654:	eor	r2, r2, r0
   17658:	lsr	ip, ip, #7
   1765c:	ldr	r0, [sp, #36]	; 0x24
   17660:	lsl	r4, r7, #3
   17664:	orr	ip, ip, r5, lsl #25
   17668:	orr	r1, r8, r1, lsl #31
   1766c:	ldr	r8, [sp, #96]	; 0x60
   17670:	eor	r3, r3, ip
   17674:	lsr	ip, r7, #19
   17678:	adds	r3, r3, r0
   1767c:	ldr	r0, [sp, #64]	; 0x40
   17680:	eor	r1, r1, lr
   17684:	eor	r1, r1, r5, lsr #7
   17688:	ldr	r5, [sp, #180]	; 0xb4
   1768c:	orr	ip, ip, r0, lsl #13
   17690:	lsr	lr, r0, #6
   17694:	orr	r0, r4, r0, lsr #29
   17698:	ldr	r4, [sp, #60]	; 0x3c
   1769c:	orr	lr, lr, r7, lsl #26
   176a0:	eor	r0, r0, ip
   176a4:	movw	ip, #2747	; 0xabb
   176a8:	movt	ip, #30314	; 0x766a
   176ac:	eor	r0, r0, r7, lsr #6
   176b0:	ldr	r7, [sp, #120]	; 0x78
   176b4:	eor	r2, r2, lr
   176b8:	lsr	lr, r8, #14
   176bc:	orr	lr, lr, r5, lsl #18
   176c0:	adc	r1, r1, r7
   176c4:	ldr	r7, [sp, #164]	; 0xa4
   176c8:	adds	r3, r3, r4
   176cc:	lsr	r4, r8, #18
   176d0:	orr	r4, r4, r5, lsl #14
   176d4:	adc	r1, r1, r7
   176d8:	adds	r3, r3, r2
   176dc:	ldr	r7, [sp, #84]	; 0x54
   176e0:	adc	r0, r1, r0
   176e4:	adds	r6, r3, r6
   176e8:	ldr	r2, [sp, #88]	; 0x58
   176ec:	adc	ip, r0, ip
   176f0:	eor	lr, lr, r4
   176f4:	str	r3, [sp, #120]	; 0x78
   176f8:	ldr	r4, [sp, #24]
   176fc:	str	r0, [sp, #176]	; 0xb0
   17700:	lsr	r0, r5, #14
   17704:	ldr	r3, [sp, #80]	; 0x50
   17708:	eor	r1, r7, r2
   1770c:	lsl	r2, r8, #23
   17710:	and	r1, r1, r8
   17714:	orr	r0, r0, r8, lsl #18
   17718:	eor	r1, r1, r7
   1771c:	ldr	r7, [sp, #76]	; 0x4c
   17720:	orr	r2, r2, r5, lsr #9
   17724:	adds	r6, r6, r3
   17728:	eor	lr, lr, r2
   1772c:	lsr	r3, r5, #18
   17730:	orr	r3, r3, r8, lsl #14
   17734:	adc	ip, ip, r7
   17738:	ldr	r7, [sp, #192]	; 0xc0
   1773c:	adds	r6, r1, r6
   17740:	eor	r3, r3, r0
   17744:	lsl	r0, r9, #30
   17748:	eor	r1, r7, r4
   1774c:	mov	r4, r8
   17750:	lsr	r8, r9, #28
   17754:	and	r1, r1, r5
   17758:	eor	r1, r1, r7
   1775c:	lsl	r7, r5, #23
   17760:	orr	r5, sl, r9
   17764:	adc	ip, r1, ip
   17768:	adds	lr, r6, lr
   1776c:	ldr	r6, [sp, #196]	; 0xc4
   17770:	orr	r7, r7, r4, lsr #9
   17774:	and	r4, sl, r9
   17778:	ldr	r1, [sp, #204]	; 0xcc
   1777c:	eor	r7, r7, r3
   17780:	lsl	r3, r9, #25
   17784:	adc	ip, ip, r7
   17788:	and	r5, r5, r6
   1778c:	ldr	r6, [sp, #184]	; 0xb8
   17790:	orr	r5, r5, r4
   17794:	mov	r4, r1
   17798:	orr	r2, r0, r1, lsr #2
   1779c:	orr	r8, r8, r1, lsl #4
   177a0:	orr	r7, fp, r4
   177a4:	lsl	r0, r4, #30
   177a8:	adds	r6, r6, lr
   177ac:	lsr	r1, r1, #28
   177b0:	eor	r8, r8, r2
   177b4:	orr	r3, r3, r4, lsr #7
   177b8:	and	r2, fp, r4
   177bc:	str	r6, [sp, #28]
   177c0:	orr	r1, r1, r9, lsl #4
   177c4:	ldr	r6, [sp, #188]	; 0xbc
   177c8:	orr	r0, r0, r9, lsr #2
   177cc:	eor	r8, r8, r3
   177d0:	ldr	r3, [sp, #200]	; 0xc8
   177d4:	eor	r0, r0, r1
   177d8:	ldr	r1, [sp, #40]	; 0x28
   177dc:	adc	r6, r6, ip
   177e0:	adds	r5, r8, r5
   177e4:	str	r6, [sp, #72]	; 0x48
   177e8:	lsl	r6, r4, #25
   177ec:	and	r7, r7, r3
   177f0:	orr	r7, r7, r2
   177f4:	orr	r6, r6, r9, lsr #7
   177f8:	lsr	r3, r1, #1
   177fc:	eor	r0, r0, r6
   17800:	lsr	r4, r1, #8
   17804:	ldr	r1, [sp, #132]	; 0x84
   17808:	adc	r7, r0, r7
   1780c:	adds	lr, r5, lr
   17810:	adc	r7, r7, ip
   17814:	ldr	ip, [sp, #40]	; 0x28
   17818:	movw	r6, #44774	; 0xaee6
   1781c:	movt	r6, #18413	; 0x47ed
   17820:	str	lr, [sp, #76]	; 0x4c
   17824:	ldr	r5, [sp, #68]	; 0x44
   17828:	lsr	r8, r1, #1
   1782c:	str	r7, [sp, #184]	; 0xb8
   17830:	mov	r7, r1
   17834:	orr	r4, r4, r1, lsl #24
   17838:	orr	r3, r3, r1, lsl #31
   1783c:	lsr	lr, r1, #8
   17840:	orr	r1, r8, ip, lsl #31
   17844:	ldr	r8, [sp, #116]	; 0x74
   17848:	eor	r3, r3, r4
   1784c:	lsr	r2, r5, #19
   17850:	lsl	r0, r5, #3
   17854:	orr	lr, lr, ip, lsl #24
   17858:	lsr	ip, ip, #7
   1785c:	orr	r0, r0, r8, lsr #29
   17860:	eor	r1, r1, lr
   17864:	orr	r2, r2, r8, lsl #13
   17868:	orr	ip, ip, r7, lsl #25
   1786c:	eor	r2, r2, r0
   17870:	ldr	r0, [sp, #124]	; 0x7c
   17874:	lsl	r4, r8, #3
   17878:	eor	r3, r3, ip
   1787c:	lsr	ip, r8, #19
   17880:	lsr	lr, r5, #6
   17884:	orr	ip, ip, r5, lsl #13
   17888:	eor	r1, r1, r7, lsr #7
   1788c:	adds	r3, r3, r0
   17890:	orr	r0, r4, r5, lsr #29
   17894:	ldr	r5, [sp, #128]	; 0x80
   17898:	orr	lr, lr, r8, lsl #26
   1789c:	eor	r0, r0, ip
   178a0:	movw	ip, #51502	; 0xc92e
   178a4:	movt	ip, #33218	; 0x81c2
   178a8:	eor	r0, r0, r8, lsr #6
   178ac:	ldr	r8, [sp, #28]
   178b0:	eor	r2, r2, lr
   178b4:	adc	r1, r1, r5
   178b8:	ldr	r5, [sp, #8]
   178bc:	lsr	lr, r8, #14
   178c0:	lsr	r4, r8, #18
   178c4:	ldr	r8, [sp, #88]	; 0x58
   178c8:	adds	r3, r3, r5
   178cc:	ldr	r5, [sp, #168]	; 0xa8
   178d0:	adc	r1, r1, r5
   178d4:	ldr	r5, [sp, #72]	; 0x48
   178d8:	adds	r3, r3, r2
   178dc:	mov	r7, r3
   178e0:	adc	r3, r1, r0
   178e4:	ldr	r2, [sp, #96]	; 0x60
   178e8:	adds	r6, r7, r6
   178ec:	adc	ip, r3, ip
   178f0:	str	r7, [sp, #20]
   178f4:	str	r3, [sp, #124]	; 0x7c
   178f8:	orr	r4, r4, r5, lsl #14
   178fc:	ldr	r3, [sp, #84]	; 0x54
   17900:	orr	lr, lr, r5, lsl #18
   17904:	ldr	r5, [sp, #28]
   17908:	eor	r1, r8, r2
   1790c:	eor	lr, lr, r4
   17910:	ldr	r4, [sp, #192]	; 0xc0
   17914:	adds	r6, r6, r3
   17918:	and	r1, r1, r5
   1791c:	lsl	r2, r5, #23
   17920:	eor	r1, r1, r8
   17924:	ldr	r8, [sp, #72]	; 0x48
   17928:	adc	ip, ip, r4
   1792c:	adds	r6, r1, r6
   17930:	ldr	r4, [sp, #24]
   17934:	ldr	r1, [sp, #180]	; 0xb4
   17938:	lsr	r0, r8, #14
   1793c:	lsr	r3, r8, #18
   17940:	orr	r2, r2, r8, lsr #9
   17944:	lsl	r7, r8, #23
   17948:	eor	r1, r4, r1
   1794c:	orr	r0, r0, r5, lsl #18
   17950:	eor	lr, lr, r2
   17954:	and	r1, r1, r8
   17958:	orr	r3, r3, r5, lsl #14
   1795c:	eor	r1, r1, r4
   17960:	ldr	r4, [sp, #28]
   17964:	adc	ip, r1, ip
   17968:	eor	r3, r3, r0
   1796c:	ldr	r1, [sp, #76]	; 0x4c
   17970:	adds	lr, r6, lr
   17974:	ldr	r6, [sp, #196]	; 0xc4
   17978:	orr	r7, r7, r4, lsr #9
   1797c:	orr	r5, r9, r1
   17980:	and	r4, r9, r1
   17984:	lsl	r0, r1, #30
   17988:	eor	r7, r7, r3
   1798c:	lsr	r8, r1, #28
   17990:	and	r5, r5, sl
   17994:	lsl	r3, r1, #25
   17998:	ldr	r1, [sp, #184]	; 0xb8
   1799c:	adc	ip, ip, r7
   179a0:	adds	r6, r6, lr
   179a4:	orr	r5, r5, r4
   179a8:	str	r6, [sp, #92]	; 0x5c
   179ac:	ldr	r6, [sp, #200]	; 0xc8
   179b0:	mov	r4, r1
   179b4:	orr	r2, r0, r1, lsr #2
   179b8:	orr	r8, r8, r1, lsl #4
   179bc:	orr	r3, r3, r4, lsr #7
   179c0:	eor	r8, r8, r2
   179c4:	lsl	r0, r4, #30
   179c8:	mov	r2, r4
   179cc:	eor	r8, r8, r3
   179d0:	ldr	r4, [sp, #76]	; 0x4c
   179d4:	adc	r6, r6, ip
   179d8:	lsr	r1, r1, #28
   179dc:	adds	r5, r8, r5
   179e0:	ldr	r3, [sp, #204]	; 0xcc
   179e4:	str	r6, [sp, #80]	; 0x50
   179e8:	lsl	r6, r2, #25
   179ec:	orr	r1, r1, r4, lsl #4
   179f0:	orr	r0, r0, r4, lsr #2
   179f4:	orr	r7, r3, r2
   179f8:	and	r2, r3, r2
   179fc:	orr	r6, r6, r4, lsr #7
   17a00:	and	r7, r7, fp
   17a04:	eor	r0, r0, r1
   17a08:	ldr	r1, [sp, #136]	; 0x88
   17a0c:	orr	r7, r7, r2
   17a10:	eor	r0, r0, r6
   17a14:	ldr	r2, [sp, #140]	; 0x8c
   17a18:	adc	r7, r0, r7
   17a1c:	adds	lr, r5, lr
   17a20:	adc	ip, r7, ip
   17a24:	movw	r5, #13627	; 0x353b
   17a28:	movt	r5, #5250	; 0x1482
   17a2c:	ldr	r7, [sp, #120]	; 0x78
   17a30:	str	lr, [sp, #188]	; 0xbc
   17a34:	lsr	r3, r1, #1
   17a38:	lsr	r4, r1, #8
   17a3c:	str	ip, [sp, #84]	; 0x54
   17a40:	mov	ip, r1
   17a44:	lsr	lr, r2, #8
   17a48:	mov	r6, r2
   17a4c:	lsr	r8, r2, #1
   17a50:	orr	lr, lr, ip, lsl #24
   17a54:	lsr	ip, ip, #7
   17a58:	orr	r4, r4, r2, lsl #24
   17a5c:	orr	r3, r3, r2, lsl #31
   17a60:	orr	ip, ip, r6, lsl #25
   17a64:	orr	r1, r8, r1, lsl #31
   17a68:	ldr	r8, [sp, #176]	; 0xb0
   17a6c:	eor	r3, r3, r4
   17a70:	eor	r3, r3, ip
   17a74:	lsr	r2, r7, #19
   17a78:	ldr	ip, [sp, #40]	; 0x28
   17a7c:	lsl	r0, r7, #3
   17a80:	eor	r1, r1, lr
   17a84:	eor	r1, r1, r6, lsr #7
   17a88:	orr	r0, r0, r8, lsr #29
   17a8c:	lsl	r4, r8, #3
   17a90:	orr	r2, r2, r8, lsl #13
   17a94:	adds	r3, r3, ip
   17a98:	lsr	lr, r8, #19
   17a9c:	eor	r2, r2, r0
   17aa0:	lsr	ip, r7, #6
   17aa4:	orr	lr, lr, r7, lsl #13
   17aa8:	orr	r0, r4, r7, lsr #29
   17aac:	ldr	r7, [sp, #132]	; 0x84
   17ab0:	orr	ip, ip, r8, lsl #26
   17ab4:	eor	r0, r0, lr
   17ab8:	movw	lr, #11397	; 0x2c85
   17abc:	movt	lr, #37490	; 0x9272
   17ac0:	eor	r2, r2, ip
   17ac4:	eor	r0, r0, r8, lsr #6
   17ac8:	adc	r1, r1, r7
   17acc:	ldr	r7, [sp, #92]	; 0x5c
   17ad0:	ldr	ip, [sp, #12]
   17ad4:	ldr	r8, [sp, #80]	; 0x50
   17ad8:	lsr	r4, r7, #14
   17adc:	lsr	r6, r7, #18
   17ae0:	adds	r3, r3, ip
   17ae4:	ldr	ip, [sp, #172]	; 0xac
   17ae8:	orr	r6, r6, r8, lsl #14
   17aec:	orr	r4, r4, r8, lsl #18
   17af0:	ldr	r8, [sp, #88]	; 0x58
   17af4:	adc	r1, r1, ip
   17af8:	adds	r3, r3, r2
   17afc:	ldr	ip, [sp, #96]	; 0x60
   17b00:	adc	r0, r1, r0
   17b04:	adds	r5, r3, r5
   17b08:	lsl	r2, r7, #23
   17b0c:	ldr	r1, [sp, #28]
   17b10:	adc	lr, r0, lr
   17b14:	eor	r4, r4, r6
   17b18:	adds	r5, r5, r8
   17b1c:	str	r3, [sp, #36]	; 0x24
   17b20:	ldr	r3, [sp, #80]	; 0x50
   17b24:	str	r0, [sp, #128]	; 0x80
   17b28:	ldr	r8, [sp, #180]	; 0xb4
   17b2c:	eor	r1, ip, r1
   17b30:	and	r1, r1, r7
   17b34:	eor	r1, r1, ip
   17b38:	ldr	ip, [sp, #24]
   17b3c:	mov	r6, r3
   17b40:	orr	r2, r2, r6, lsr #9
   17b44:	lsr	r0, r3, #14
   17b48:	eor	r4, r4, r2
   17b4c:	lsr	r3, r3, #18
   17b50:	ldr	r2, [sp, #84]	; 0x54
   17b54:	orr	r0, r0, r7, lsl #18
   17b58:	adc	lr, lr, ip
   17b5c:	ldr	ip, [sp, #72]	; 0x48
   17b60:	adds	r5, r1, r5
   17b64:	mov	r1, r8
   17b68:	orr	r3, r3, r7, lsl #14
   17b6c:	eor	r3, r3, r0
   17b70:	eor	r1, r1, ip
   17b74:	mov	ip, r6
   17b78:	ldr	r6, [sp, #188]	; 0xbc
   17b7c:	and	r1, r1, ip
   17b80:	lsl	r7, ip, #23
   17b84:	eor	r1, r1, r8
   17b88:	adc	lr, r1, lr
   17b8c:	adds	r4, r5, r4
   17b90:	ldr	r1, [sp, #76]	; 0x4c
   17b94:	ldr	r5, [sp, #92]	; 0x5c
   17b98:	lsl	r0, r6, #30
   17b9c:	lsr	r8, r6, #28
   17ba0:	orr	ip, r1, r6
   17ba4:	orr	r8, r8, r2, lsl #4
   17ba8:	and	ip, ip, r9
   17bac:	orr	r2, r0, r2, lsr #2
   17bb0:	orr	r7, r7, r5, lsr #9
   17bb4:	and	r5, r1, r6
   17bb8:	orr	ip, ip, r5
   17bbc:	ldr	r5, [sp, #84]	; 0x54
   17bc0:	eor	r8, r8, r2
   17bc4:	eor	r7, r7, r3
   17bc8:	lsl	r3, r6, #25
   17bcc:	adc	lr, lr, r7
   17bd0:	adds	sl, sl, r4
   17bd4:	adc	fp, fp, lr
   17bd8:	str	sl, [sp, #32]
   17bdc:	ldr	sl, [sp, #184]	; 0xb8
   17be0:	lsr	r1, r5, #28
   17be4:	mov	r2, r5
   17be8:	lsl	r0, r5, #30
   17bec:	str	fp, [sp, #192]	; 0xc0
   17bf0:	ldr	fp, [sp, #204]	; 0xcc
   17bf4:	orr	r3, r3, r5, lsr #7
   17bf8:	mov	r5, r6
   17bfc:	orr	r1, r1, r6, lsl #4
   17c00:	orr	r0, r0, r6, lsr #2
   17c04:	eor	r8, r8, r3
   17c08:	orr	r7, sl, r2
   17c0c:	lsl	r6, r2, #25
   17c10:	and	r2, sl, r2
   17c14:	ldr	sl, [sp, #44]	; 0x2c
   17c18:	eor	r0, r0, r1
   17c1c:	adds	ip, r8, ip
   17c20:	orr	r6, r6, r5, lsr #7
   17c24:	and	r7, r7, fp
   17c28:	orr	r7, r7, r2
   17c2c:	ldr	r2, [sp, #144]	; 0x90
   17c30:	eor	r0, r0, r6
   17c34:	adc	r7, r0, r7
   17c38:	ldr	r6, [sp, #44]	; 0x2c
   17c3c:	lsr	r3, sl, #1
   17c40:	lsr	r5, sl, #8
   17c44:	adds	sl, ip, r4
   17c48:	adc	fp, r7, lr
   17c4c:	ldr	lr, [sp, #20]
   17c50:	lsr	ip, r2, #8
   17c54:	lsr	r8, r2, #1
   17c58:	mov	r4, r2
   17c5c:	ldr	r7, [sp, #124]	; 0x7c
   17c60:	orr	r5, r5, r2, lsl #24
   17c64:	orr	r3, r3, r2, lsl #31
   17c68:	orr	r2, r8, r6, lsl #31
   17c6c:	ldr	r8, [sp, #32]
   17c70:	lsr	r1, lr, #19
   17c74:	eor	r3, r3, r5
   17c78:	mov	r5, #868	; 0x364
   17c7c:	movt	r5, #19697	; 0x4cf1
   17c80:	lsl	r0, lr, #3
   17c84:	orr	r1, r1, r7, lsl #13
   17c88:	orr	r0, r0, r7, lsr #29
   17c8c:	orr	lr, ip, r6, lsl #24
   17c90:	lsr	ip, r6, #7
   17c94:	eor	r1, r1, r0
   17c98:	ldr	r6, [sp, #20]
   17c9c:	eor	r2, r2, lr
   17ca0:	lsr	lr, r7, #19
   17ca4:	ldr	r0, [sp, #136]	; 0x88
   17ca8:	orr	ip, ip, r4, lsl #25
   17cac:	eor	r2, r2, r4, lsr #7
   17cb0:	eor	r3, r3, ip
   17cb4:	lsl	ip, r7, #3
   17cb8:	orr	lr, lr, r6, lsl #13
   17cbc:	orr	ip, ip, r6, lsr #29
   17cc0:	adds	r3, r3, r0
   17cc4:	lsr	r0, r6, #6
   17cc8:	ldr	r6, [sp, #140]	; 0x8c
   17ccc:	eor	ip, ip, lr
   17cd0:	lsr	r4, r8, #14
   17cd4:	movw	lr, #59553	; 0xe8a1
   17cd8:	movt	lr, #41663	; 0xa2bf
   17cdc:	orr	r0, r0, r7, lsl #26
   17ce0:	eor	ip, ip, r7, lsr #6
   17ce4:	eor	r1, r1, r0
   17ce8:	ldr	r0, [sp, #104]	; 0x68
   17cec:	adc	r2, r2, r6
   17cf0:	ldr	r6, [sp, #100]	; 0x64
   17cf4:	adds	r3, r3, r6
   17cf8:	lsr	r6, r8, #18
   17cfc:	adc	r2, r2, r0
   17d00:	adds	r3, r3, r1
   17d04:	ldr	r0, [sp, #192]	; 0xc0
   17d08:	mov	r8, r3
   17d0c:	adc	r3, r2, ip
   17d10:	ldr	r7, [sp, #28]
   17d14:	adds	r5, r8, r5
   17d18:	str	r8, [sp, #40]	; 0x28
   17d1c:	adc	lr, r3, lr
   17d20:	ldr	ip, [sp, #96]	; 0x60
   17d24:	orr	r6, r6, r0, lsl #14
   17d28:	str	r3, [sp, #132]	; 0x84
   17d2c:	mov	r3, r0
   17d30:	ldr	r8, [sp, #32]
   17d34:	orr	r4, r4, r0, lsl #18
   17d38:	mov	r1, r7
   17d3c:	lsr	r0, r0, #14
   17d40:	ldr	r2, [sp, #92]	; 0x5c
   17d44:	eor	r4, r4, r6
   17d48:	mov	r6, r3
   17d4c:	adds	r5, r5, ip
   17d50:	lsr	r3, r3, #18
   17d54:	ldr	ip, [sp, #180]	; 0xb4
   17d58:	orr	r0, r0, r8, lsl #18
   17d5c:	orr	r3, r3, r8, lsl #14
   17d60:	eor	r1, r1, r2
   17d64:	lsl	r2, r8, #23
   17d68:	and	r1, r1, r8
   17d6c:	eor	r3, r3, r0
   17d70:	lsr	r8, sl, #28
   17d74:	eor	r1, r1, r7
   17d78:	adc	lr, lr, ip
   17d7c:	ldr	ip, [sp, #72]	; 0x48
   17d80:	adds	r5, r1, r5
   17d84:	orr	r2, r2, r6, lsr #9
   17d88:	ldr	r1, [sp, #80]	; 0x50
   17d8c:	lsl	r7, r6, #23
   17d90:	eor	r4, r4, r2
   17d94:	lsl	r0, sl, #30
   17d98:	orr	r8, r8, fp, lsl #4
   17d9c:	orr	r2, r0, fp, lsr #2
   17da0:	lsl	r0, fp, #30
   17da4:	eor	r1, ip, r1
   17da8:	eor	r8, r8, r2
   17dac:	and	r1, r1, r6
   17db0:	ldr	r6, [sp, #188]	; 0xbc
   17db4:	orr	r0, r0, sl, lsr #2
   17db8:	eor	r1, r1, ip
   17dbc:	adc	lr, r1, lr
   17dc0:	ldr	r1, [sp, #76]	; 0x4c
   17dc4:	adds	r4, r5, r4
   17dc8:	orr	ip, r6, sl
   17dcc:	and	r5, r6, sl
   17dd0:	lsl	r6, fp, #25
   17dd4:	and	ip, ip, r1
   17dd8:	ldr	r1, [sp, #32]
   17ddc:	orr	r6, r6, sl, lsr #7
   17de0:	orr	ip, ip, r5
   17de4:	orr	r7, r7, r1, lsr #9
   17de8:	lsr	r1, fp, #28
   17dec:	eor	r7, r7, r3
   17df0:	lsl	r3, sl, #25
   17df4:	adc	lr, lr, r7
   17df8:	adds	r9, r9, r4
   17dfc:	orr	r1, r1, sl, lsl #4
   17e00:	orr	r3, r3, fp, lsr #7
   17e04:	str	r9, [sp, #88]	; 0x58
   17e08:	eor	r0, r0, r1
   17e0c:	ldr	r9, [sp, #204]	; 0xcc
   17e10:	eor	r8, r8, r3
   17e14:	eor	r0, r0, r6
   17e18:	ldr	r3, [sp, #84]	; 0x54
   17e1c:	adc	r9, r9, lr
   17e20:	adds	ip, r8, ip
   17e24:	str	r9, [sp, #180]	; 0xb4
   17e28:	orr	r7, r3, fp
   17e2c:	and	r2, r3, fp
   17e30:	ldr	r9, [sp, #184]	; 0xb8
   17e34:	and	r7, r7, r9
   17e38:	ldr	r9, [sp, #48]	; 0x30
   17e3c:	orr	r7, r7, r2
   17e40:	adc	r7, r0, r7
   17e44:	ldr	r2, [sp, #148]	; 0x94
   17e48:	lsr	r3, r9, #1
   17e4c:	lsr	r5, r9, #8
   17e50:	adds	r9, ip, r4
   17e54:	ldr	ip, [sp, #36]	; 0x24
   17e58:	adc	lr, r7, lr
   17e5c:	orr	r3, r3, r2, lsl #31
   17e60:	ldr	r7, [sp, #128]	; 0x80
   17e64:	orr	r5, r5, r2, lsl #24
   17e68:	str	lr, [sp, #196]	; 0xc4
   17e6c:	lsr	r8, r2, #1
   17e70:	ldr	lr, [sp, #48]	; 0x30
   17e74:	lsr	r4, r2, #8
   17e78:	eor	r3, r3, r5
   17e7c:	lsr	r1, ip, #19
   17e80:	mov	r5, r2
   17e84:	lsl	r0, ip, #3
   17e88:	movw	ip, #12289	; 0x3001
   17e8c:	movt	ip, #48194	; 0xbc42
   17e90:	orr	r1, r1, r7, lsl #13
   17e94:	mov	r6, r7
   17e98:	orr	r0, r0, r7, lsr #29
   17e9c:	ldr	r7, [sp, #88]	; 0x58
   17ea0:	orr	r2, r8, lr, lsl #31
   17ea4:	orr	r4, r4, lr, lsl #24
   17ea8:	eor	r1, r1, r0
   17eac:	ldr	r8, [sp, #36]	; 0x24
   17eb0:	lsr	lr, lr, #7
   17eb4:	ldr	r0, [sp, #44]	; 0x2c
   17eb8:	eor	r2, r2, r4
   17ebc:	lsr	r4, r6, #19
   17ec0:	orr	lr, lr, r5, lsl #25
   17ec4:	eor	r2, r2, r5, lsr #7
   17ec8:	eor	r3, r3, lr
   17ecc:	lsl	lr, r6, #3
   17ed0:	orr	r4, r4, r8, lsl #13
   17ed4:	adds	r3, r3, r0
   17ed8:	lsr	r0, r8, #6
   17edc:	orr	lr, lr, r8, lsr #29
   17ee0:	ldr	r8, [sp, #92]	; 0x5c
   17ee4:	orr	r0, r0, r6, lsl #26
   17ee8:	eor	lr, lr, r4
   17eec:	lsr	r5, r7, #14
   17ef0:	movw	r4, #26187	; 0x664b
   17ef4:	movt	r4, #43034	; 0xa81a
   17ef8:	eor	r1, r1, r0
   17efc:	ldr	r0, [sp, #144]	; 0x90
   17f00:	eor	lr, lr, r6, lsr #6
   17f04:	ldr	r6, [sp, #16]
   17f08:	adc	r2, r2, r0
   17f0c:	ldr	r0, [sp, #108]	; 0x6c
   17f10:	adds	r3, r3, r6
   17f14:	lsr	r6, r7, #18
   17f18:	adc	r2, r2, r0
   17f1c:	ldr	r0, [sp, #180]	; 0xb4
   17f20:	adds	r3, r3, r1
   17f24:	adc	lr, r2, lr
   17f28:	adds	ip, r3, ip
   17f2c:	ldr	r7, [sp, #32]
   17f30:	adc	r4, lr, r4
   17f34:	str	r3, [sp, #24]
   17f38:	ldr	r3, [sp, #28]
   17f3c:	str	lr, [sp, #136]	; 0x88
   17f40:	orr	r6, r6, r0, lsl #14
   17f44:	ldr	lr, [sp, #72]	; 0x48
   17f48:	orr	r5, r5, r0, lsl #18
   17f4c:	eor	r1, r8, r7
   17f50:	ldr	r7, [sp, #88]	; 0x58
   17f54:	eor	r5, r5, r6
   17f58:	adds	ip, ip, r3
   17f5c:	adc	r4, r4, lr
   17f60:	ldr	lr, [sp, #80]	; 0x50
   17f64:	and	r1, r1, r7
   17f68:	lsl	r2, r7, #23
   17f6c:	mov	r6, r7
   17f70:	eor	r1, r1, r8
   17f74:	mov	r7, r0
   17f78:	adds	ip, r1, ip
   17f7c:	ldr	r1, [sp, #192]	; 0xc0
   17f80:	mov	r8, r0
   17f84:	orr	r2, r2, r0, lsr #9
   17f88:	lsr	r3, r8, #18
   17f8c:	lsr	r0, r0, #14
   17f90:	eor	r5, r5, r2
   17f94:	ldr	r2, [sp, #188]	; 0xbc
   17f98:	orr	r3, r3, r6, lsl #14
   17f9c:	eor	r1, lr, r1
   17fa0:	orr	r0, r0, r6, lsl #18
   17fa4:	and	r1, r1, r7
   17fa8:	lsl	r7, r7, #23
   17fac:	eor	r1, r1, lr
   17fb0:	eor	r3, r3, r0
   17fb4:	lsr	r8, r9, #28
   17fb8:	orr	r7, r7, r6, lsr #9
   17fbc:	ldr	r6, [sp, #76]	; 0x4c
   17fc0:	adc	r4, r1, r4
   17fc4:	adds	ip, ip, r5
   17fc8:	lsl	r0, r9, #30
   17fcc:	orr	lr, sl, r9
   17fd0:	ldr	r1, [sp, #196]	; 0xc4
   17fd4:	eor	r7, r7, r3
   17fd8:	lsl	r3, r9, #25
   17fdc:	adc	r4, r4, r7
   17fe0:	and	lr, lr, r2
   17fe4:	and	r5, sl, r9
   17fe8:	adds	r6, r6, ip
   17fec:	orr	lr, lr, r5
   17ff0:	str	r6, [sp, #200]	; 0xc8
   17ff4:	mov	r7, r1
   17ff8:	orr	r2, r0, r1, lsr #2
   17ffc:	ldr	r6, [sp, #184]	; 0xb8
   18000:	orr	r8, r8, r1, lsl #4
   18004:	orr	r3, r3, r7, lsr #7
   18008:	eor	r8, r8, r2
   1800c:	lsl	r0, r7, #30
   18010:	eor	r8, r8, r3
   18014:	ldr	r3, [sp, #84]	; 0x54
   18018:	lsr	r1, r1, #28
   1801c:	orr	r0, r0, r9, lsr #2
   18020:	adc	r2, r6, r4
   18024:	mov	r6, r7
   18028:	orr	r1, r1, r9, lsl #4
   1802c:	lsl	r6, r6, #25
   18030:	adds	lr, r8, lr
   18034:	str	r2, [sp, #28]
   18038:	mov	r2, r7
   1803c:	orr	r7, fp, r7
   18040:	orr	r6, r6, r9, lsr #7
   18044:	and	r2, fp, r2
   18048:	eor	r0, r0, r1
   1804c:	and	r7, r7, r3
   18050:	ldr	r1, [sp, #52]	; 0x34
   18054:	eor	r0, r0, r6
   18058:	orr	r7, r7, r2
   1805c:	adc	r7, r0, r7
   18060:	adds	ip, lr, ip
   18064:	ldr	r6, [sp, #132]	; 0x84
   18068:	adc	r4, r7, r4
   1806c:	ldr	r7, [sp, #40]	; 0x28
   18070:	lsr	r5, r1, #8
   18074:	str	r4, [sp, #72]	; 0x48
   18078:	ldr	r2, [sp, #152]	; 0x98
   1807c:	lsr	r3, r1, #1
   18080:	str	ip, [sp, #96]	; 0x60
   18084:	ldr	ip, [sp, #52]	; 0x34
   18088:	lsr	r1, r7, #19
   1808c:	lsl	r0, r7, #3
   18090:	lsr	r8, r2, #1
   18094:	mov	r4, r2
   18098:	orr	r0, r0, r6, lsr #29
   1809c:	lsr	lr, r2, #8
   180a0:	orr	r1, r1, r6, lsl #13
   180a4:	orr	r5, r5, r2, lsl #24
   180a8:	orr	lr, lr, ip, lsl #24
   180ac:	eor	r1, r1, r0
   180b0:	ldr	r0, [sp, #48]	; 0x30
   180b4:	orr	r3, r3, r2, lsl #31
   180b8:	orr	r2, r8, ip, lsl #31
   180bc:	ldr	r8, [sp, #64]	; 0x40
   180c0:	lsr	ip, ip, #7
   180c4:	eor	r3, r3, r5
   180c8:	movw	r5, #38801	; 0x9791
   180cc:	movt	r5, #53496	; 0xd0f8
   180d0:	eor	r2, r2, lr
   180d4:	lsr	lr, r6, #19
   180d8:	orr	ip, ip, r4, lsl #25
   180dc:	eor	r2, r2, r4, lsr #7
   180e0:	eor	r3, r3, ip
   180e4:	lsl	ip, r6, #3
   180e8:	adds	r3, r3, r0
   180ec:	lsr	r0, r7, #6
   180f0:	orr	lr, lr, r7, lsl #13
   180f4:	orr	r0, r0, r6, lsl #26
   180f8:	orr	ip, ip, r7, lsr #29
   180fc:	eor	r1, r1, r0
   18100:	ldr	r0, [sp, #148]	; 0x94
   18104:	eor	ip, ip, lr
   18108:	movw	lr, #35696	; 0x8b70
   1810c:	movt	lr, #49739	; 0xc24b
   18110:	eor	ip, ip, r6, lsr #6
   18114:	ldr	r6, [sp, #200]	; 0xc8
   18118:	adc	r2, r2, r0
   1811c:	ldr	r0, [sp, #112]	; 0x70
   18120:	adds	r3, r3, r8
   18124:	lsr	r4, r6, #14
   18128:	mov	r8, r6
   1812c:	lsr	r6, r6, #18
   18130:	adc	r2, r2, r0
   18134:	adds	r3, r3, r1
   18138:	ldr	r0, [sp, #32]
   1813c:	mov	r7, r3
   18140:	ldr	r3, [sp, #28]
   18144:	str	r7, [sp, #140]	; 0x8c
   18148:	ldr	r1, [sp, #88]	; 0x58
   1814c:	orr	r4, r4, r3, lsl #18
   18150:	adc	r3, r2, ip
   18154:	ldr	ip, [sp, #28]
   18158:	adds	r5, r7, r5
   1815c:	lsl	r2, r8, #23
   18160:	str	r3, [sp, #144]	; 0x90
   18164:	adc	lr, r3, lr
   18168:	eor	r1, r0, r1
   1816c:	ldr	r3, [sp, #28]
   18170:	and	r1, r1, r8
   18174:	eor	r1, r1, r0
   18178:	orr	r6, r6, ip, lsl #14
   1817c:	ldr	ip, [sp, #92]	; 0x5c
   18180:	ldr	r7, [sp, #180]	; 0xb4
   18184:	eor	r4, r4, r6
   18188:	mov	r6, r3
   1818c:	lsr	r0, r3, #14
   18190:	orr	r2, r2, r6, lsr #9
   18194:	adds	r5, r5, ip
   18198:	ldr	ip, [sp, #80]	; 0x50
   1819c:	lsr	r3, r3, #18
   181a0:	eor	r4, r4, r2
   181a4:	orr	r0, r0, r8, lsl #18
   181a8:	orr	r3, r3, r8, lsl #14
   181ac:	eor	r3, r3, r0
   181b0:	adc	lr, lr, ip
   181b4:	ldr	ip, [sp, #192]	; 0xc0
   181b8:	adds	r5, r1, r5
   181bc:	eor	r1, ip, r7
   181c0:	mov	r7, r6
   181c4:	and	r1, r1, r7
   181c8:	lsl	r7, r7, #23
   181cc:	eor	r1, r1, ip
   181d0:	adc	lr, r1, lr
   181d4:	ldr	r1, [sp, #96]	; 0x60
   181d8:	adds	r4, r5, r4
   181dc:	orr	r7, r7, r8, lsr #9
   181e0:	ldr	r5, [sp, #72]	; 0x48
   181e4:	eor	r7, r7, r3
   181e8:	adc	lr, lr, r7
   181ec:	lsl	r0, r1, #30
   181f0:	orr	ip, r9, r1
   181f4:	mov	r6, r1
   181f8:	lsr	r8, r1, #28
   181fc:	and	ip, ip, sl
   18200:	orr	r2, r0, r5, lsr #2
   18204:	orr	r8, r8, r5, lsl #4
   18208:	and	r5, r9, r1
   1820c:	orr	ip, ip, r5
   18210:	ldr	r5, [sp, #72]	; 0x48
   18214:	lsl	r3, r1, #25
   18218:	eor	r8, r8, r2
   1821c:	ldr	r2, [sp, #188]	; 0xbc
   18220:	lsr	r1, r5, #28
   18224:	lsl	r0, r5, #30
   18228:	adds	r2, r2, r4
   1822c:	orr	r1, r1, r6, lsl #4
   18230:	orr	r3, r3, r5, lsr #7
   18234:	str	r2, [sp, #184]	; 0xb8
   18238:	orr	r0, r0, r6, lsr #2
   1823c:	ldr	r2, [sp, #84]	; 0x54
   18240:	eor	r8, r8, r3
   18244:	eor	r0, r0, r1
   18248:	ldr	r1, [sp, #96]	; 0x60
   1824c:	ldr	r3, [sp, #196]	; 0xc4
   18250:	adc	r2, r2, lr
   18254:	adds	ip, r8, ip
   18258:	str	r2, [sp, #48]	; 0x30
   1825c:	mov	r2, r5
   18260:	lsl	r6, r2, #25
   18264:	ldr	r5, [sp, #56]	; 0x38
   18268:	orr	r7, r3, r2
   1826c:	and	r2, r3, r2
   18270:	orr	r6, r6, r1, lsr #7
   18274:	and	r7, r7, fp
   18278:	orr	r7, r7, r2
   1827c:	ldr	r2, [sp, #156]	; 0x9c
   18280:	eor	r0, r0, r6
   18284:	adc	r7, r0, r7
   18288:	adds	ip, ip, r4
   1828c:	ldr	r4, [sp, #56]	; 0x38
   18290:	adc	lr, r7, lr
   18294:	lsr	r3, r5, #1
   18298:	ldr	r7, [sp, #136]	; 0x88
   1829c:	lsr	r5, r5, #8
   182a0:	str	lr, [sp, #76]	; 0x4c
   182a4:	lsr	r8, r2, #1
   182a8:	mov	r6, r2
   182ac:	ldr	lr, [sp, #24]
   182b0:	orr	r5, r5, r2, lsl #24
   182b4:	str	ip, [sp, #188]	; 0xbc
   182b8:	lsr	ip, r2, #8
   182bc:	orr	r3, r3, r2, lsl #31
   182c0:	orr	r2, r8, r4, lsl #31
   182c4:	ldr	r8, [sp, #88]	; 0x58
   182c8:	eor	r3, r3, r5
   182cc:	movw	r5, #48688	; 0xbe30
   182d0:	movt	r5, #1620	; 0x654
   182d4:	lsr	r1, lr, #19
   182d8:	lsl	r0, lr, #3
   182dc:	orr	r1, r1, r7, lsl #13
   182e0:	orr	lr, ip, r4, lsl #24
   182e4:	orr	r0, r0, r7, lsr #29
   182e8:	lsr	ip, r4, #7
   182ec:	ldr	r4, [sp, #24]
   182f0:	eor	r2, r2, lr
   182f4:	eor	r1, r1, r0
   182f8:	lsr	lr, r7, #19
   182fc:	orr	ip, ip, r6, lsl #25
   18300:	ldr	r0, [sp, #52]	; 0x34
   18304:	eor	r2, r2, r6, lsr #7
   18308:	eor	r3, r3, ip
   1830c:	lsl	ip, r7, #3
   18310:	orr	lr, lr, r4, lsl #13
   18314:	orr	ip, ip, r4, lsr #29
   18318:	adds	r3, r3, r0
   1831c:	lsr	r0, r4, #6
   18320:	ldr	r4, [sp, #152]	; 0x98
   18324:	eor	ip, ip, lr
   18328:	movw	lr, #20899	; 0x51a3
   1832c:	movt	lr, #51052	; 0xc76c
   18330:	orr	r0, r0, r7, lsl #26
   18334:	eor	ip, ip, r7, lsr #6
   18338:	ldr	r7, [sp, #68]	; 0x44
   1833c:	eor	r1, r1, r0
   18340:	adc	r2, r2, r4
   18344:	ldr	r0, [sp, #184]	; 0xb8
   18348:	adds	r3, r3, r7
   1834c:	ldr	r7, [sp, #116]	; 0x74
   18350:	lsr	r4, r0, #14
   18354:	lsr	r6, r0, #18
   18358:	adc	r2, r2, r7
   1835c:	adds	r3, r3, r1
   18360:	ldr	r1, [sp, #200]	; 0xc8
   18364:	mov	r7, r3
   18368:	ldr	r3, [sp, #48]	; 0x30
   1836c:	str	r7, [sp, #44]	; 0x2c
   18370:	eor	r1, r8, r1
   18374:	and	r1, r1, r0
   18378:	orr	r4, r4, r3, lsl #18
   1837c:	adc	r3, r2, ip
   18380:	ldr	ip, [sp, #48]	; 0x30
   18384:	adds	r5, r7, r5
   18388:	eor	r1, r1, r8
   1838c:	lsl	r2, r0, #23
   18390:	str	r3, [sp, #92]	; 0x5c
   18394:	adc	lr, r3, lr
   18398:	mov	r7, r0
   1839c:	ldr	r8, [sp, #28]
   183a0:	orr	r6, r6, ip, lsl #14
   183a4:	ldr	ip, [sp, #32]
   183a8:	ldr	r3, [sp, #48]	; 0x30
   183ac:	eor	r4, r4, r6
   183b0:	adds	r5, r5, ip
   183b4:	ldr	ip, [sp, #192]	; 0xc0
   183b8:	mov	r6, r3
   183bc:	lsr	r0, r3, #14
   183c0:	orr	r2, r2, r6, lsr #9
   183c4:	lsr	r3, r3, #18
   183c8:	adc	lr, lr, ip
   183cc:	ldr	ip, [sp, #180]	; 0xb4
   183d0:	adds	r5, r1, r5
   183d4:	eor	r4, r4, r2
   183d8:	orr	r0, r0, r7, lsl #18
   183dc:	ldr	r2, [sp, #188]	; 0xbc
   183e0:	orr	r3, r3, r7, lsl #14
   183e4:	eor	r3, r3, r0
   183e8:	eor	r1, ip, r8
   183ec:	mov	r8, r6
   183f0:	and	r1, r1, r8
   183f4:	mov	r6, r7
   183f8:	lsl	r7, r8, #23
   183fc:	eor	r1, r1, ip
   18400:	lsl	r0, r2, #30
   18404:	adc	lr, r1, lr
   18408:	ldr	r1, [sp, #96]	; 0x60
   1840c:	orr	r7, r7, r6, lsr #9
   18410:	adds	r4, r5, r4
   18414:	mov	r6, r2
   18418:	lsr	r8, r2, #28
   1841c:	eor	r7, r7, r3
   18420:	lsl	r3, r2, #25
   18424:	adc	lr, lr, r7
   18428:	adds	sl, sl, r4
   1842c:	adc	fp, fp, lr
   18430:	and	r5, r1, r2
   18434:	orr	ip, r1, r2
   18438:	ldr	r2, [sp, #76]	; 0x4c
   1843c:	and	ip, ip, r9
   18440:	str	fp, [sp, #52]	; 0x34
   18444:	orr	ip, ip, r5
   18448:	ldr	r5, [sp, #76]	; 0x4c
   1844c:	str	sl, [sp, #84]	; 0x54
   18450:	ldr	sl, [sp, #72]	; 0x48
   18454:	orr	r8, r8, r2, lsl #4
   18458:	ldr	fp, [sp, #196]	; 0xc4
   1845c:	orr	r2, r0, r2, lsr #2
   18460:	lsr	r1, r5, #28
   18464:	eor	r8, r8, r2
   18468:	lsl	r0, r5, #30
   1846c:	mov	r2, r5
   18470:	orr	r7, sl, r2
   18474:	orr	r3, r3, r5, lsr #7
   18478:	mov	r5, r6
   1847c:	orr	r1, r1, r6, lsl #4
   18480:	orr	r0, r0, r6, lsr #2
   18484:	and	r7, r7, fp
   18488:	mov	fp, sl
   1848c:	lsl	r6, r2, #25
   18490:	ldr	sl, [sp, #4]
   18494:	eor	r8, r8, r3
   18498:	and	r2, fp, r2
   1849c:	eor	r0, r0, r1
   184a0:	orr	r6, r6, r5, lsr #7
   184a4:	adds	ip, r8, ip
   184a8:	orr	r7, r7, r2
   184ac:	ldr	r2, [sp, #160]	; 0xa0
   184b0:	eor	r0, r0, r6
   184b4:	adc	r7, r0, r7
   184b8:	lsr	r3, sl, #1
   184bc:	ldr	r6, [sp, #156]	; 0x9c
   184c0:	lsr	r5, sl, #8
   184c4:	adds	sl, ip, r4
   184c8:	adc	fp, r7, lr
   184cc:	ldr	lr, [sp, #4]
   184d0:	lsr	r8, r2, #1
   184d4:	mov	r4, r2
   184d8:	lsr	ip, r2, #8
   184dc:	ldr	r7, [sp, #140]	; 0x8c
   184e0:	orr	r5, r5, r2, lsl #24
   184e4:	orr	r3, r3, r2, lsl #31
   184e8:	orr	r2, r8, lr, lsl #31
   184ec:	mov	r8, lr
   184f0:	orr	lr, ip, lr, lsl #24
   184f4:	eor	r3, r3, r5
   184f8:	movw	r5, #21016	; 0x5218
   184fc:	movt	r5, #55023	; 0xd6ef
   18500:	lsr	ip, r8, #7
   18504:	ldr	r8, [sp, #144]	; 0x90
   18508:	lsr	r1, r7, #19
   1850c:	eor	r2, r2, lr
   18510:	lsl	r0, r7, #3
   18514:	orr	ip, ip, r4, lsl #25
   18518:	eor	r2, r2, r4, lsr #7
   1851c:	orr	r0, r0, r8, lsr #29
   18520:	eor	r3, r3, ip
   18524:	orr	r1, r1, r8, lsl #13
   18528:	lsr	lr, r8, #19
   1852c:	eor	r1, r1, r0
   18530:	ldr	r0, [sp, #56]	; 0x38
   18534:	lsl	ip, r8, #3
   18538:	orr	lr, lr, r7, lsl #13
   1853c:	orr	ip, ip, r7, lsr #29
   18540:	eor	ip, ip, lr
   18544:	movw	lr, #59417	; 0xe819
   18548:	movt	lr, #53650	; 0xd192
   1854c:	adds	r3, r3, r0
   18550:	lsr	r0, r7, #6
   18554:	ldr	r7, [sp, #120]	; 0x78
   18558:	adc	r2, r2, r6
   1855c:	eor	ip, ip, r8, lsr #6
   18560:	orr	r0, r0, r8, lsl #26
   18564:	ldr	r8, [sp, #84]	; 0x54
   18568:	eor	r1, r1, r0
   1856c:	ldr	r0, [sp, #200]	; 0xc8
   18570:	adds	r3, r3, r7
   18574:	ldr	r7, [sp, #176]	; 0xb0
   18578:	lsr	r4, r8, #14
   1857c:	lsr	r6, r8, #18
   18580:	adc	r2, r2, r7
   18584:	adds	r3, r3, r1
   18588:	ldr	r7, [sp, #52]	; 0x34
   1858c:	adc	ip, r2, ip
   18590:	adds	r5, r3, r5
   18594:	adc	lr, ip, lr
   18598:	ldr	r2, [sp, #184]	; 0xb8
   1859c:	str	r3, [sp, #148]	; 0x94
   185a0:	str	ip, [sp, #152]	; 0x98
   185a4:	ldr	ip, [sp, #88]	; 0x58
   185a8:	orr	r6, r6, r7, lsl #14
   185ac:	orr	r4, r4, r7, lsl #18
   185b0:	mov	r7, r8
   185b4:	eor	r1, r0, r2
   185b8:	lsl	r2, r8, #23
   185bc:	and	r1, r1, r8
   185c0:	ldr	r8, [sp, #52]	; 0x34
   185c4:	eor	r4, r4, r6
   185c8:	eor	r1, r1, r0
   185cc:	mov	r6, r7
   185d0:	adds	r5, r5, ip
   185d4:	ldr	ip, [sp, #180]	; 0xb4
   185d8:	lsr	r0, r8, #14
   185dc:	orr	r2, r2, r8, lsr #9
   185e0:	adc	lr, lr, ip
   185e4:	adds	r5, r1, r5
   185e8:	ldr	ip, [sp, #28]
   185ec:	orr	r0, r0, r7, lsl #18
   185f0:	mov	r7, r8
   185f4:	eor	r4, r4, r2
   185f8:	ldr	r1, [sp, #48]	; 0x30
   185fc:	lsr	r3, r8, #18
   18600:	lsr	r8, sl, #28
   18604:	orr	r3, r3, r6, lsl #14
   18608:	ldr	r6, [sp, #188]	; 0xbc
   1860c:	orr	r8, r8, fp, lsl #4
   18610:	eor	r3, r3, r0
   18614:	lsl	r0, sl, #30
   18618:	eor	r1, ip, r1
   1861c:	and	r1, r1, r7
   18620:	lsl	r7, r7, #23
   18624:	eor	r1, r1, ip
   18628:	orr	ip, r6, sl
   1862c:	orr	r2, r0, fp, lsr #2
   18630:	adc	lr, r1, lr
   18634:	adds	r4, r5, r4
   18638:	ldr	r5, [sp, #96]	; 0x60
   1863c:	eor	r8, r8, r2
   18640:	lsr	r1, fp, #28
   18644:	lsl	r0, fp, #30
   18648:	orr	r1, r1, sl, lsl #4
   1864c:	orr	r0, r0, sl, lsr #2
   18650:	and	ip, ip, r5
   18654:	ldr	r5, [sp, #84]	; 0x54
   18658:	eor	r0, r0, r1
   1865c:	orr	r7, r7, r5, lsr #9
   18660:	and	r5, r6, sl
   18664:	orr	ip, ip, r5
   18668:	lsl	r6, fp, #25
   1866c:	eor	r7, r7, r3
   18670:	lsl	r3, sl, #25
   18674:	adc	lr, lr, r7
   18678:	adds	r9, r9, r4
   1867c:	orr	r6, r6, sl, lsr #7
   18680:	orr	r3, r3, fp, lsr #7
   18684:	str	r9, [sp, #56]	; 0x38
   18688:	eor	r0, r0, r6
   1868c:	ldr	r9, [sp, #196]	; 0xc4
   18690:	eor	r8, r8, r3
   18694:	ldr	r3, [sp, #76]	; 0x4c
   18698:	adc	r9, r9, lr
   1869c:	adds	ip, r8, ip
   186a0:	ldr	r8, [sp, #164]	; 0xa4
   186a4:	str	r9, [sp, #80]	; 0x50
   186a8:	orr	r7, r3, fp
   186ac:	and	r2, r3, fp
   186b0:	ldr	r9, [sp, #72]	; 0x48
   186b4:	mov	r6, r8
   186b8:	and	r7, r7, r9
   186bc:	ldr	r9, [sp, #60]	; 0x3c
   186c0:	orr	r7, r7, r2
   186c4:	adc	r7, r0, r7
   186c8:	mov	r2, r9
   186cc:	lsr	r3, r9, #1
   186d0:	lsr	r5, r9, #8
   186d4:	adds	r9, ip, r4
   186d8:	mov	r4, r2
   186dc:	adc	lr, r7, lr
   186e0:	lsr	ip, r6, #8
   186e4:	ldr	r7, [sp, #44]	; 0x2c
   186e8:	orr	r3, r3, r8, lsl #31
   186ec:	str	lr, [sp, #88]	; 0x58
   186f0:	orr	lr, ip, r4, lsl #24
   186f4:	lsr	ip, r4, #7
   186f8:	ldr	r4, [sp, #92]	; 0x5c
   186fc:	lsr	r8, r8, #1
   18700:	lsr	r1, r7, #19
   18704:	lsl	r0, r7, #3
   18708:	orr	r5, r5, r6, lsl #24
   1870c:	orr	r0, r0, r4, lsr #29
   18710:	orr	r1, r1, r4, lsl #13
   18714:	eor	r3, r3, r5
   18718:	movw	r5, #43280	; 0xa910
   1871c:	movt	r5, #21861	; 0x5565
   18720:	orr	ip, ip, r6, lsl #25
   18724:	orr	r2, r8, r2, lsl #31
   18728:	eor	r1, r1, r0
   1872c:	ldr	r0, [sp, #4]
   18730:	eor	r3, r3, ip
   18734:	lsl	ip, r4, #3
   18738:	eor	r2, r2, lr
   1873c:	lsr	lr, r4, #19
   18740:	ldr	r8, [sp, #20]
   18744:	orr	ip, ip, r7, lsr #29
   18748:	orr	lr, lr, r7, lsl #13
   1874c:	adds	r3, r3, r0
   18750:	lsr	r0, r7, #6
   18754:	ldr	r7, [sp, #124]	; 0x7c
   18758:	eor	ip, ip, lr
   1875c:	eor	r2, r2, r6, lsr #7
   18760:	movw	lr, #1572	; 0x624
   18764:	movt	lr, #54937	; 0xd699
   18768:	eor	ip, ip, r4, lsr #6
   1876c:	orr	r0, r0, r4, lsl #26
   18770:	ldr	r4, [sp, #160]	; 0xa0
   18774:	eor	r1, r1, r0
   18778:	ldr	r0, [sp, #56]	; 0x38
   1877c:	adc	r2, r2, r4
   18780:	adds	r3, r3, r8
   18784:	ldr	r8, [sp, #184]	; 0xb8
   18788:	adc	r2, r2, r7
   1878c:	adds	r3, r3, r1
   18790:	lsr	r4, r0, #14
   18794:	ldr	r7, [sp, #80]	; 0x50
   18798:	lsr	r6, r0, #18
   1879c:	mov	r0, r3
   187a0:	adc	r3, r2, ip
   187a4:	ldr	ip, [sp, #84]	; 0x54
   187a8:	adds	r5, r0, r5
   187ac:	adc	lr, r3, lr
   187b0:	str	r0, [sp, #4]
   187b4:	str	r3, [sp, #156]	; 0x9c
   187b8:	orr	r6, r6, r7, lsl #14
   187bc:	ldr	r3, [sp, #80]	; 0x50
   187c0:	orr	r4, r4, r7, lsl #18
   187c4:	eor	r1, r8, ip
   187c8:	ldr	r7, [sp, #56]	; 0x38
   187cc:	eor	r4, r4, r6
   187d0:	ldr	ip, [sp, #200]	; 0xc8
   187d4:	mov	r6, r3
   187d8:	lsr	r0, r3, #14
   187dc:	lsr	r3, r3, #18
   187e0:	and	r1, r1, r7
   187e4:	lsl	r2, r7, #23
   187e8:	eor	r1, r1, r8
   187ec:	ldr	r8, [sp, #52]	; 0x34
   187f0:	orr	r0, r0, r7, lsl #18
   187f4:	adds	r5, r5, ip
   187f8:	orr	r2, r2, r6, lsr #9
   187fc:	ldr	ip, [sp, #28]
   18800:	orr	r3, r3, r7, lsl #14
   18804:	eor	r4, r4, r2
   18808:	ldr	r2, [sp, #188]	; 0xbc
   1880c:	eor	r3, r3, r0
   18810:	lsl	r0, r9, #30
   18814:	adc	lr, lr, ip
   18818:	ldr	ip, [sp, #48]	; 0x30
   1881c:	adds	r5, r1, r5
   18820:	eor	r1, ip, r8
   18824:	mov	r8, r6
   18828:	and	r1, r1, r6
   1882c:	mov	r6, r7
   18830:	lsl	r7, r8, #23
   18834:	eor	r1, r1, ip
   18838:	orr	ip, sl, r9
   1883c:	lsr	r8, r9, #28
   18840:	adc	lr, r1, lr
   18844:	and	ip, ip, r2
   18848:	orr	r7, r7, r6, lsr #9
   1884c:	adds	r4, r5, r4
   18850:	and	r5, sl, r9
   18854:	ldr	r6, [sp, #88]	; 0x58
   18858:	orr	ip, ip, r5
   1885c:	eor	r7, r7, r3
   18860:	lsl	r3, r9, #25
   18864:	ldr	r5, [sp, #96]	; 0x60
   18868:	adc	lr, lr, r7
   1886c:	orr	r2, r0, r6, lsr #2
   18870:	orr	r7, fp, r6
   18874:	orr	r8, r8, r6, lsl #4
   18878:	adds	r5, r5, r4
   1887c:	orr	r3, r3, r6, lsr #7
   18880:	eor	r8, r8, r2
   18884:	lsr	r1, r6, #28
   18888:	str	r5, [sp, #180]	; 0xb4
   1888c:	eor	r8, r8, r3
   18890:	lsl	r0, r6, #30
   18894:	ldr	r5, [sp, #72]	; 0x48
   18898:	orr	r1, r1, r9, lsl #4
   1889c:	orr	r0, r0, r9, lsr #2
   188a0:	ldr	r3, [sp, #76]	; 0x4c
   188a4:	eor	r0, r0, r1
   188a8:	adc	r5, r5, lr
   188ac:	adds	ip, r8, ip
   188b0:	str	r5, [sp, #192]	; 0xc0
   188b4:	mov	r5, r6
   188b8:	lsl	r6, r6, #25
   188bc:	and	r2, fp, r5
   188c0:	and	r7, r7, r3
   188c4:	ldr	r5, [sp, #8]
   188c8:	orr	r6, r6, r9, lsr #7
   188cc:	orr	r7, r7, r2
   188d0:	ldr	r2, [sp, #168]	; 0xa8
   188d4:	eor	r0, r0, r6
   188d8:	adc	r7, r0, r7
   188dc:	adds	ip, ip, r4
   188e0:	ldr	r6, [sp, #148]	; 0x94
   188e4:	adc	lr, r7, lr
   188e8:	lsr	r3, r5, #1
   188ec:	lsr	r5, r5, #8
   188f0:	str	ip, [sp, #72]	; 0x48
   188f4:	str	lr, [sp, #196]	; 0xc4
   188f8:	lsr	r8, r2, #1
   188fc:	mov	r4, r2
   18900:	ldr	lr, [sp, #8]
   18904:	lsr	ip, r2, #8
   18908:	orr	r5, r5, r2, lsl #24
   1890c:	orr	r3, r3, r2, lsl #31
   18910:	ldr	r7, [sp, #180]	; 0xb4
   18914:	lsr	r1, r6, #19
   18918:	lsl	r0, r6, #3
   1891c:	eor	r3, r3, r5
   18920:	movw	r5, #8234	; 0x202a
   18924:	movt	r5, #22385	; 0x5771
   18928:	orr	r2, r8, lr, lsl #31
   1892c:	mov	r8, lr
   18930:	orr	lr, ip, lr, lsl #24
   18934:	lsr	ip, r8, #7
   18938:	ldr	r8, [sp, #152]	; 0x98
   1893c:	eor	r2, r2, lr
   18940:	orr	ip, ip, r4, lsl #25
   18944:	eor	r2, r2, r4, lsr #7
   18948:	eor	r3, r3, ip
   1894c:	lsr	r4, r7, #14
   18950:	orr	r0, r0, r8, lsr #29
   18954:	orr	r1, r1, r8, lsl #13
   18958:	lsr	lr, r8, #19
   1895c:	eor	r1, r1, r0
   18960:	ldr	r0, [sp, #60]	; 0x3c
   18964:	lsl	ip, r8, #3
   18968:	orr	lr, lr, r6, lsl #13
   1896c:	orr	ip, ip, r6, lsr #29
   18970:	eor	ip, ip, lr
   18974:	movw	lr, #13701	; 0x3585
   18978:	movt	lr, #62478	; 0xf40e
   1897c:	adds	r3, r3, r0
   18980:	lsr	r0, r6, #6
   18984:	ldr	r6, [sp, #164]	; 0xa4
   18988:	eor	ip, ip, r8, lsr #6
   1898c:	orr	r0, r0, r8, lsl #26
   18990:	ldr	r8, [sp, #128]	; 0x80
   18994:	eor	r1, r1, r0
   18998:	ldr	r0, [sp, #84]	; 0x54
   1899c:	adc	r2, r2, r6
   189a0:	ldr	r6, [sp, #36]	; 0x24
   189a4:	adds	r3, r3, r6
   189a8:	lsr	r6, r7, #18
   189ac:	adc	r2, r2, r8
   189b0:	adds	r3, r3, r1
   189b4:	ldr	r8, [sp, #192]	; 0xc0
   189b8:	adc	ip, r2, ip
   189bc:	adds	r5, r3, r5
   189c0:	adc	lr, ip, lr
   189c4:	ldr	r2, [sp, #56]	; 0x38
   189c8:	str	r3, [sp, #32]
   189cc:	str	ip, [sp, #96]	; 0x60
   189d0:	ldr	ip, [sp, #184]	; 0xb8
   189d4:	orr	r6, r6, r8, lsl #14
   189d8:	orr	r4, r4, r8, lsl #18
   189dc:	eor	r1, r0, r2
   189e0:	lsl	r2, r7, #23
   189e4:	eor	r4, r4, r6
   189e8:	ldr	r6, [sp, #80]	; 0x50
   189ec:	and	r1, r1, r7
   189f0:	orr	r2, r2, r8, lsr #9
   189f4:	eor	r1, r1, r0
   189f8:	adds	r5, r5, ip
   189fc:	ldr	ip, [sp, #48]	; 0x30
   18a00:	lsr	r0, r8, #14
   18a04:	eor	r4, r4, r2
   18a08:	lsr	r3, r8, #18
   18a0c:	ldr	r2, [sp, #72]	; 0x48
   18a10:	orr	r0, r0, r7, lsl #18
   18a14:	orr	r3, r3, r7, lsl #14
   18a18:	adc	lr, lr, ip
   18a1c:	ldr	ip, [sp, #52]	; 0x34
   18a20:	adds	r5, r1, r5
   18a24:	eor	r3, r3, r0
   18a28:	lsl	r0, r2, #30
   18a2c:	eor	r1, ip, r6
   18a30:	mov	r6, r7
   18a34:	lsl	r7, r8, #23
   18a38:	and	r1, r1, r8
   18a3c:	lsr	r8, r2, #28
   18a40:	eor	r1, r1, ip
   18a44:	orr	ip, r9, r2
   18a48:	orr	r7, r7, r6, lsr #9
   18a4c:	adc	lr, r1, lr
   18a50:	adds	r4, r5, r4
   18a54:	ldr	r1, [sp, #196]	; 0xc4
   18a58:	mov	r5, r2
   18a5c:	and	ip, ip, sl
   18a60:	mov	r6, r5
   18a64:	and	r5, r9, r5
   18a68:	orr	ip, ip, r5
   18a6c:	ldr	r5, [sp, #188]	; 0xbc
   18a70:	eor	r7, r7, r3
   18a74:	adc	lr, lr, r7
   18a78:	lsl	r3, r6, #25
   18a7c:	orr	r2, r0, r1, lsr #2
   18a80:	mov	r0, r1
   18a84:	orr	r8, r8, r1, lsl #4
   18a88:	lsr	r1, r1, #28
   18a8c:	adds	r5, r5, r4
   18a90:	eor	r8, r8, r2
   18a94:	mov	r2, r0
   18a98:	lsl	r0, r0, #30
   18a9c:	str	r5, [sp, #28]
   18aa0:	orr	r3, r3, r2, lsr #7
   18aa4:	ldr	r5, [sp, #76]	; 0x4c
   18aa8:	orr	r1, r1, r6, lsl #4
   18aac:	eor	r8, r8, r3
   18ab0:	orr	r0, r0, r6, lsr #2
   18ab4:	lsl	r6, r2, #25
   18ab8:	eor	r0, r0, r1
   18abc:	adc	r5, r5, lr
   18ac0:	adds	ip, r8, ip
   18ac4:	str	r5, [sp, #60]	; 0x3c
   18ac8:	ldr	r5, [sp, #88]	; 0x58
   18acc:	ldr	r8, [sp, #72]	; 0x48
   18ad0:	orr	r7, r5, r2
   18ad4:	and	r2, r5, r2
   18ad8:	ldr	r5, [sp, #12]
   18adc:	and	r7, r7, fp
   18ae0:	orr	r6, r6, r8, lsr #7
   18ae4:	orr	r7, r7, r2
   18ae8:	ldr	r2, [sp, #172]	; 0xac
   18aec:	eor	r0, r0, r6
   18af0:	adc	r7, r0, r7
   18af4:	adds	ip, ip, r4
   18af8:	lsr	r3, r5, #1
   18afc:	adc	lr, r7, lr
   18b00:	ldr	r7, [sp, #156]	; 0x9c
   18b04:	lsr	r5, r5, #8
   18b08:	orr	r3, r3, r2, lsl #31
   18b0c:	str	ip, [sp, #184]	; 0xb8
   18b10:	movw	ip, #53688	; 0xd1b8
   18b14:	movt	ip, #12987	; 0x32bb
   18b18:	str	lr, [sp, #188]	; 0xbc
   18b1c:	orr	r5, r5, r2, lsl #24
   18b20:	ldr	lr, [sp, #4]
   18b24:	lsr	r8, r2, #1
   18b28:	lsr	r4, r2, #8
   18b2c:	eor	r3, r3, r5
   18b30:	mov	r5, r2
   18b34:	mov	r6, r7
   18b38:	lsr	r1, lr, #19
   18b3c:	lsl	r0, lr, #3
   18b40:	ldr	lr, [sp, #12]
   18b44:	orr	r1, r1, r7, lsl #13
   18b48:	orr	r0, r0, r7, lsr #29
   18b4c:	ldr	r7, [sp, #40]	; 0x28
   18b50:	eor	r1, r1, r0
   18b54:	ldr	r0, [sp, #8]
   18b58:	orr	r2, r8, lr, lsl #31
   18b5c:	orr	r4, r4, lr, lsl #24
   18b60:	ldr	r8, [sp, #4]
   18b64:	lsr	lr, lr, #7
   18b68:	eor	r2, r2, r4
   18b6c:	lsr	r4, r6, #19
   18b70:	orr	lr, lr, r5, lsl #25
   18b74:	eor	r2, r2, r5, lsr #7
   18b78:	eor	r3, r3, lr
   18b7c:	lsl	lr, r6, #3
   18b80:	adds	r3, r3, r0
   18b84:	lsr	r0, r8, #6
   18b88:	orr	r4, r4, r8, lsl #13
   18b8c:	orr	r0, r0, r6, lsl #26
   18b90:	orr	lr, lr, r8, lsr #29
   18b94:	ldr	r8, [sp, #132]	; 0x84
   18b98:	eor	r1, r1, r0
   18b9c:	ldr	r0, [sp, #168]	; 0xa8
   18ba0:	eor	lr, lr, r4
   18ba4:	movw	r4, #41072	; 0xa070
   18ba8:	movt	r4, #4202	; 0x106a
   18bac:	eor	lr, lr, r6, lsr #6
   18bb0:	adc	r2, r2, r0
   18bb4:	ldr	r0, [sp, #28]
   18bb8:	adds	r3, r3, r7
   18bbc:	adc	r2, r2, r8
   18bc0:	adds	r3, r3, r1
   18bc4:	ldr	r7, [sp, #56]	; 0x38
   18bc8:	ldr	r8, [sp, #60]	; 0x3c
   18bcc:	lsr	r5, r0, #14
   18bd0:	lsr	r6, r0, #18
   18bd4:	mov	r0, r3
   18bd8:	adc	r3, r2, lr
   18bdc:	ldr	lr, [sp, #84]	; 0x54
   18be0:	adds	ip, r0, ip
   18be4:	adc	r4, r3, r4
   18be8:	str	r0, [sp, #8]
   18bec:	ldr	r2, [sp, #180]	; 0xb4
   18bf0:	orr	r6, r6, r8, lsl #14
   18bf4:	orr	r5, r5, r8, lsl #18
   18bf8:	str	r3, [sp, #160]	; 0xa0
   18bfc:	ldr	r8, [sp, #28]
   18c00:	adds	ip, ip, lr
   18c04:	eor	r5, r5, r6
   18c08:	ldr	lr, [sp, #52]	; 0x34
   18c0c:	eor	r1, r7, r2
   18c10:	ldr	r6, [sp, #192]	; 0xc0
   18c14:	and	r1, r1, r8
   18c18:	lsl	r2, r8, #23
   18c1c:	eor	r1, r1, r7
   18c20:	ldr	r7, [sp, #60]	; 0x3c
   18c24:	adc	r4, r4, lr
   18c28:	adds	ip, r1, ip
   18c2c:	ldr	lr, [sp, #80]	; 0x50
   18c30:	orr	r2, r2, r7, lsr #9
   18c34:	lsr	r0, r7, #14
   18c38:	eor	r5, r5, r2
   18c3c:	eor	r1, lr, r6
   18c40:	ldr	r6, [sp, #72]	; 0x48
   18c44:	lsr	r3, r7, #18
   18c48:	and	r1, r1, r7
   18c4c:	ldr	r2, [sp, #184]	; 0xb8
   18c50:	orr	r0, r0, r8, lsl #18
   18c54:	eor	r1, r1, lr
   18c58:	orr	r3, r3, r8, lsl #14
   18c5c:	adc	r4, r1, r4
   18c60:	adds	ip, ip, r5
   18c64:	lsl	r7, r7, #23
   18c68:	ldr	r1, [sp, #188]	; 0xbc
   18c6c:	eor	r3, r3, r0
   18c70:	mov	r5, r2
   18c74:	orr	lr, r6, r2
   18c78:	lsl	r0, r2, #30
   18c7c:	lsr	r8, r2, #28
   18c80:	ldr	r2, [sp, #28]
   18c84:	and	lr, lr, r9
   18c88:	orr	r8, r8, r1, lsl #4
   18c8c:	orr	r7, r7, r2, lsr #9
   18c90:	orr	r2, r0, r1, lsr #2
   18c94:	mov	r0, r1
   18c98:	eor	r7, r7, r3
   18c9c:	lsr	r1, r1, #28
   18ca0:	mov	r3, r6
   18ca4:	adc	r4, r4, r7
   18ca8:	adds	sl, sl, ip
   18cac:	adc	fp, fp, r4
   18cb0:	eor	r8, r8, r2
   18cb4:	str	sl, [sp, #76]	; 0x4c
   18cb8:	mov	r2, r0
   18cbc:	lsl	r0, r0, #30
   18cc0:	str	fp, [sp, #84]	; 0x54
   18cc4:	mov	r6, r5
   18cc8:	and	r5, r3, r5
   18ccc:	ldr	sl, [sp, #196]	; 0xc4
   18cd0:	orr	r1, r1, r6, lsl #4
   18cd4:	orr	lr, lr, r5
   18cd8:	lsl	r3, r6, #25
   18cdc:	mov	r5, r6
   18ce0:	ldr	fp, [sp, #88]	; 0x58
   18ce4:	orr	r0, r0, r6, lsr #2
   18ce8:	orr	r3, r3, r2, lsr #7
   18cec:	eor	r0, r0, r1
   18cf0:	lsl	r6, r2, #25
   18cf4:	ldr	r1, [sp, #100]	; 0x64
   18cf8:	orr	r7, sl, r2
   18cfc:	and	r2, sl, r2
   18d00:	orr	r6, r6, r5, lsr #7
   18d04:	eor	r8, r8, r3
   18d08:	and	r7, r7, fp
   18d0c:	adds	lr, r8, lr
   18d10:	orr	r7, r7, r2
   18d14:	ldr	r2, [sp, #104]	; 0x68
   18d18:	eor	r0, r0, r6
   18d1c:	lsr	r3, r1, #1
   18d20:	adc	r7, r0, r7
   18d24:	adds	sl, lr, ip
   18d28:	lsr	r5, r1, #8
   18d2c:	adc	fp, r7, r4
   18d30:	ldr	r7, [sp, #32]
   18d34:	mov	lr, r1
   18d38:	mov	r6, r2
   18d3c:	orr	r3, r3, r2, lsl #31
   18d40:	orr	r5, r5, r6, lsl #24
   18d44:	lsr	r8, r2, #1
   18d48:	eor	r3, r3, r5
   18d4c:	ldr	r5, [sp, #96]	; 0x60
   18d50:	lsr	ip, r2, #8
   18d54:	lsl	r0, r7, #3
   18d58:	orr	r4, ip, lr, lsl #24
   18d5c:	movw	ip, #53448	; 0xd0c8
   18d60:	movt	ip, #47314	; 0xb8d2
   18d64:	lsr	r2, r7, #19
   18d68:	orr	r1, r8, r1, lsl #31
   18d6c:	ldr	r8, [sp, #136]	; 0x88
   18d70:	orr	r2, r2, r5, lsl #13
   18d74:	eor	r1, r1, r4
   18d78:	lsr	lr, lr, #7
   18d7c:	orr	r4, r0, r5, lsr #29
   18d80:	orr	lr, lr, r6, lsl #25
   18d84:	eor	r2, r2, r4
   18d88:	ldr	r4, [sp, #12]
   18d8c:	lsl	r0, r5, #3
   18d90:	eor	r3, r3, lr
   18d94:	lsr	lr, r5, #19
   18d98:	orr	r0, r0, r7, lsr #29
   18d9c:	orr	lr, lr, r7, lsl #13
   18da0:	eor	r1, r1, r6, lsr #7
   18da4:	ldr	r6, [sp, #76]	; 0x4c
   18da8:	adds	r3, r3, r4
   18dac:	lsr	r4, r7, #6
   18db0:	eor	r0, r0, lr
   18db4:	eor	r0, r0, r5, lsr #6
   18db8:	ldr	r7, [sp, #84]	; 0x54
   18dbc:	movw	lr, #49430	; 0xc116
   18dc0:	movt	lr, #6564	; 0x19a4
   18dc4:	orr	r4, r4, r5, lsl #26
   18dc8:	ldr	r5, [sp, #172]	; 0xac
   18dcc:	eor	r2, r2, r4
   18dd0:	lsr	r4, r6, #14
   18dd4:	orr	r4, r4, r7, lsl #18
   18dd8:	adc	r1, r1, r5
   18ddc:	ldr	r5, [sp, #24]
   18de0:	adds	r3, r3, r5
   18de4:	lsr	r5, r6, #18
   18de8:	adc	r1, r1, r8
   18dec:	adds	r3, r3, r2
   18df0:	ldr	r8, [sp, #28]
   18df4:	mov	r2, r3
   18df8:	adc	r3, r1, r0
   18dfc:	orr	r5, r5, r7, lsl #14
   18e00:	ldr	r0, [sp, #180]	; 0xb4
   18e04:	adds	ip, r2, ip
   18e08:	eor	r4, r4, r5
   18e0c:	str	r2, [sp, #48]	; 0x30
   18e10:	lsl	r2, r6, #23
   18e14:	ldr	r5, [sp, #80]	; 0x50
   18e18:	adc	lr, r3, lr
   18e1c:	orr	r2, r2, r7, lsr #9
   18e20:	str	r3, [sp, #164]	; 0xa4
   18e24:	mov	r3, r7
   18e28:	eor	r1, r0, r8
   18e2c:	mov	r8, r6
   18e30:	and	r1, r1, r6
   18e34:	mov	r6, r7
   18e38:	ldr	r7, [sp, #60]	; 0x3c
   18e3c:	eor	r1, r1, r0
   18e40:	eor	r4, r4, r2
   18e44:	ldr	r0, [sp, #56]	; 0x38
   18e48:	adds	ip, ip, r0
   18e4c:	lsr	r0, r3, #14
   18e50:	adc	lr, lr, r5
   18e54:	ldr	r5, [sp, #192]	; 0xc0
   18e58:	adds	ip, r1, ip
   18e5c:	lsr	r3, r3, #18
   18e60:	orr	r0, r0, r8, lsl #18
   18e64:	orr	r3, r3, r8, lsl #14
   18e68:	lsr	r8, sl, #28
   18e6c:	eor	r1, r5, r7
   18e70:	mov	r7, r6
   18e74:	and	r1, r1, r6
   18e78:	lsl	r7, r7, #23
   18e7c:	eor	r3, r3, r0
   18e80:	eor	r1, r1, r5
   18e84:	ldr	r5, [sp, #184]	; 0xb8
   18e88:	lsl	r0, sl, #30
   18e8c:	adc	lr, r1, lr
   18e90:	adds	ip, ip, r4
   18e94:	orr	r8, r8, fp, lsl #4
   18e98:	ldr	r4, [sp, #72]	; 0x48
   18e9c:	orr	r2, r0, fp, lsr #2
   18ea0:	lsr	r1, fp, #28
   18ea4:	eor	r8, r8, r2
   18ea8:	lsl	r0, fp, #30
   18eac:	orr	r6, r5, sl
   18eb0:	orr	r1, r1, sl, lsl #4
   18eb4:	orr	r0, r0, sl, lsr #2
   18eb8:	and	r6, r6, r4
   18ebc:	ldr	r4, [sp, #76]	; 0x4c
   18ec0:	eor	r0, r0, r1
   18ec4:	ldr	r1, [sp, #108]	; 0x6c
   18ec8:	orr	r7, r7, r4, lsr #9
   18ecc:	and	r4, r5, sl
   18ed0:	lsl	r5, fp, #25
   18ed4:	orr	r6, r6, r4
   18ed8:	eor	r7, r7, r3
   18edc:	lsl	r3, sl, #25
   18ee0:	adc	lr, lr, r7
   18ee4:	adds	r9, r9, ip
   18ee8:	orr	r5, r5, sl, lsr #7
   18eec:	orr	r3, r3, fp, lsr #7
   18ef0:	str	r9, [sp, #200]	; 0xc8
   18ef4:	eor	r0, r0, r5
   18ef8:	lsr	r5, r1, #8
   18efc:	ldr	r9, [sp, #88]	; 0x58
   18f00:	eor	r8, r8, r3
   18f04:	ldr	r3, [sp, #188]	; 0xbc
   18f08:	adc	r9, r9, lr
   18f0c:	adds	r6, r8, r6
   18f10:	lsr	r8, r1, #1
   18f14:	str	r9, [sp, #12]
   18f18:	orr	r7, r3, fp
   18f1c:	and	r2, r3, fp
   18f20:	ldr	r9, [sp, #196]	; 0xc4
   18f24:	and	r7, r7, r9
   18f28:	ldr	r9, [sp, #16]
   18f2c:	orr	r7, r7, r2
   18f30:	adc	r7, r0, r7
   18f34:	lsr	r3, r9, #1
   18f38:	lsr	r4, r9, #8
   18f3c:	adds	r9, r6, ip
   18f40:	ldr	r6, [sp, #8]
   18f44:	adc	ip, r7, lr
   18f48:	orr	r3, r3, r1, lsl #31
   18f4c:	mov	r7, r1
   18f50:	orr	r4, r4, r1, lsl #24
   18f54:	movw	lr, #43859	; 0xab53
   18f58:	movt	lr, #20801	; 0x5141
   18f5c:	str	ip, [sp, #88]	; 0x58
   18f60:	eor	r3, r3, r4
   18f64:	ldr	ip, [sp, #16]
   18f68:	lsr	r2, r6, #19
   18f6c:	ldr	r4, [sp, #160]	; 0xa0
   18f70:	lsl	r0, r6, #3
   18f74:	orr	r1, r8, ip, lsl #31
   18f78:	ldr	r8, [sp, #144]	; 0x90
   18f7c:	orr	r5, r5, ip, lsl #24
   18f80:	orr	r0, r0, r4, lsr #29
   18f84:	orr	r2, r2, r4, lsl #13
   18f88:	eor	r1, r1, r5
   18f8c:	mov	r5, r7
   18f90:	lsr	ip, ip, #7
   18f94:	eor	r2, r2, r0
   18f98:	ldr	r0, [sp, #100]	; 0x64
   18f9c:	eor	r1, r1, r5, lsr #7
   18fa0:	orr	ip, ip, r7, lsl #25
   18fa4:	mov	r7, r4
   18fa8:	lsr	r4, r4, #19
   18fac:	eor	r3, r3, ip
   18fb0:	lsl	ip, r7, #3
   18fb4:	orr	r4, r4, r6, lsl #13
   18fb8:	adds	r3, r3, r0
   18fbc:	lsr	r0, r6, #6
   18fc0:	orr	ip, ip, r6, lsr #29
   18fc4:	ldr	r6, [sp, #104]	; 0x68
   18fc8:	orr	r0, r0, r7, lsl #26
   18fcc:	eor	ip, ip, r4
   18fd0:	movw	r4, #27656	; 0x6c08
   18fd4:	movt	r4, #7735	; 0x1e37
   18fd8:	eor	r2, r2, r0
   18fdc:	ldr	r0, [sp, #140]	; 0x8c
   18fe0:	eor	ip, ip, r7, lsr #6
   18fe4:	adc	r1, r1, r6
   18fe8:	ldr	r7, [sp, #200]	; 0xc8
   18fec:	adds	r3, r3, r0
   18ff0:	ldr	r0, [sp, #28]
   18ff4:	adc	r1, r1, r8
   18ff8:	adds	r3, r3, r2
   18ffc:	adc	ip, r1, ip
   19000:	adds	lr, r3, lr
   19004:	ldr	r8, [sp, #12]
   19008:	adc	r4, ip, r4
   1900c:	lsr	r5, r7, #14
   19010:	str	r3, [sp, #52]	; 0x34
   19014:	str	ip, [sp, #168]	; 0xa8
   19018:	lsr	r6, r7, #18
   1901c:	ldr	r2, [sp, #76]	; 0x4c
   19020:	ldr	ip, [sp, #180]	; 0xb4
   19024:	orr	r6, r6, r8, lsl #14
   19028:	orr	r5, r5, r8, lsl #18
   1902c:	lsr	r8, r9, #28
   19030:	eor	r1, r0, r2
   19034:	eor	r5, r5, r6
   19038:	lsl	r2, r7, #23
   1903c:	and	r1, r1, r7
   19040:	mov	r6, r7
   19044:	ldr	r7, [sp, #12]
   19048:	adds	lr, lr, ip
   1904c:	eor	r1, r1, r0
   19050:	ldr	ip, [sp, #192]	; 0xc0
   19054:	lsr	r0, r7, #14
   19058:	lsr	r3, r7, #18
   1905c:	adc	r4, r4, ip
   19060:	adds	lr, r1, lr
   19064:	ldr	ip, [sp, #60]	; 0x3c
   19068:	orr	r2, r2, r7, lsr #9
   1906c:	ldr	r1, [sp, #84]	; 0x54
   19070:	orr	r0, r0, r6, lsl #18
   19074:	orr	r3, r3, r6, lsl #14
   19078:	eor	r5, r5, r2
   1907c:	eor	r3, r3, r0
   19080:	lsl	r0, r9, #30
   19084:	eor	r1, ip, r1
   19088:	and	r1, r1, r7
   1908c:	lsl	r7, r7, #23
   19090:	eor	r1, r1, ip
   19094:	orr	ip, sl, r9
   19098:	adc	r4, r1, r4
   1909c:	ldr	r1, [sp, #88]	; 0x58
   190a0:	adds	lr, lr, r5
   190a4:	orr	r7, r7, r6, lsr #9
   190a8:	ldr	r5, [sp, #184]	; 0xb8
   190ac:	eor	r7, r7, r3
   190b0:	lsl	r3, r9, #25
   190b4:	adc	r4, r4, r7
   190b8:	orr	r2, r0, r1, lsr #2
   190bc:	ldr	r0, [sp, #72]	; 0x48
   190c0:	orr	r8, r8, r1, lsl #4
   190c4:	and	ip, ip, r5
   190c8:	and	r5, sl, r9
   190cc:	orr	ip, ip, r5
   190d0:	mov	r5, r1
   190d4:	lsr	r1, r1, #28
   190d8:	orr	r3, r3, r5, lsr #7
   190dc:	eor	r8, r8, r2
   190e0:	ldr	r2, [sp, #196]	; 0xc4
   190e4:	adds	r0, r0, lr
   190e8:	orr	r1, r1, r9, lsl #4
   190ec:	orr	r7, fp, r5
   190f0:	eor	r8, r8, r3
   190f4:	ldr	r3, [sp, #188]	; 0xbc
   190f8:	lsl	r6, r5, #25
   190fc:	str	r0, [sp, #100]	; 0x64
   19100:	lsl	r0, r5, #30
   19104:	orr	r6, r6, r9, lsr #7
   19108:	orr	r0, r0, r9, lsr #2
   1910c:	adc	r2, r2, r4
   19110:	adds	ip, r8, ip
   19114:	eor	r0, r0, r1
   19118:	ldr	r1, [sp, #64]	; 0x40
   1911c:	and	r7, r7, r3
   19120:	str	r2, [sp, #72]	; 0x48
   19124:	and	r2, fp, r5
   19128:	eor	r0, r0, r6
   1912c:	orr	r7, r7, r2
   19130:	ldr	r2, [sp, #112]	; 0x70
   19134:	adc	r7, r0, r7
   19138:	adds	lr, ip, lr
   1913c:	lsr	r3, r1, #1
   19140:	str	lr, [sp, #80]	; 0x50
   19144:	adc	lr, r7, r4
   19148:	lsr	r5, r1, #8
   1914c:	ldr	r7, [sp, #48]	; 0x30
   19150:	orr	r3, r3, r2, lsl #31
   19154:	mov	r6, r2
   19158:	str	lr, [sp, #104]	; 0x68
   1915c:	orr	r5, r5, r2, lsl #24
   19160:	mov	lr, r1
   19164:	lsr	r8, r2, #1
   19168:	eor	r3, r3, r5
   1916c:	ldr	r5, [sp, #164]	; 0xa4
   19170:	lsr	ip, r2, #8
   19174:	lsl	r0, r7, #3
   19178:	lsr	r2, r7, #19
   1917c:	orr	r4, ip, lr, lsl #24
   19180:	movw	ip, #60313	; 0xeb99
   19184:	movt	ip, #57230	; 0xdf8e
   19188:	lsr	lr, lr, #7
   1918c:	orr	r0, r0, r5, lsr #29
   19190:	orr	r2, r2, r5, lsl #13
   19194:	orr	lr, lr, r6, lsl #25
   19198:	eor	r2, r2, r0
   1919c:	ldr	r0, [sp, #16]
   191a0:	orr	r1, r8, r1, lsl #31
   191a4:	eor	r3, r3, lr
   191a8:	lsl	lr, r5, #3
   191ac:	eor	r1, r1, r4
   191b0:	lsr	r4, r5, #19
   191b4:	orr	lr, lr, r7, lsr #29
   191b8:	orr	r4, r4, r7, lsl #13
   191bc:	adds	r3, r3, r0
   191c0:	lsr	r0, r7, #6
   191c4:	eor	lr, lr, r4
   191c8:	eor	r1, r1, r6, lsr #7
   191cc:	movw	r4, #30540	; 0x774c
   191d0:	movt	r4, #10056	; 0x2748
   191d4:	orr	r0, r0, r5, lsl #26
   191d8:	eor	lr, lr, r5, lsr #6
   191dc:	ldr	r5, [sp, #108]	; 0x6c
   191e0:	eor	r2, r2, r0
   191e4:	ldr	r8, [sp, #100]	; 0x64
   191e8:	ldr	r0, [sp, #44]	; 0x2c
   191ec:	adc	r1, r1, r5
   191f0:	ldr	r7, [sp, #72]	; 0x48
   191f4:	lsr	r5, r8, #14
   191f8:	lsr	r6, r8, #18
   191fc:	adds	r3, r3, r0
   19200:	ldr	r0, [sp, #92]	; 0x5c
   19204:	orr	r6, r6, r7, lsl #14
   19208:	orr	r5, r5, r7, lsl #18
   1920c:	mov	r7, r8
   19210:	adc	r1, r1, r0
   19214:	adds	r3, r3, r2
   19218:	ldr	r0, [sp, #76]	; 0x4c
   1921c:	mov	r2, r3
   19220:	adc	r3, r1, lr
   19224:	ldr	lr, [sp, #200]	; 0xc8
   19228:	adds	ip, r2, ip
   1922c:	eor	r5, r5, r6
   19230:	str	r2, [sp, #56]	; 0x38
   19234:	adc	r4, r3, r4
   19238:	mov	r6, r8
   1923c:	str	r3, [sp, #172]	; 0xac
   19240:	eor	r1, r0, lr
   19244:	mov	lr, r8
   19248:	lsl	r2, lr, #23
   1924c:	ldr	lr, [sp, #28]
   19250:	and	r1, r1, r8
   19254:	eor	r1, r1, r0
   19258:	ldr	r8, [sp, #72]	; 0x48
   1925c:	adds	ip, ip, lr
   19260:	ldr	lr, [sp, #60]	; 0x3c
   19264:	orr	r2, r2, r8, lsr #9
   19268:	lsr	r0, r8, #14
   1926c:	eor	r5, r5, r2
   19270:	ldr	r2, [sp, #80]	; 0x50
   19274:	lsr	r3, r8, #18
   19278:	adc	r4, r4, lr
   1927c:	adds	ip, r1, ip
   19280:	orr	r0, r0, r7, lsl #18
   19284:	ldr	r1, [sp, #12]
   19288:	orr	r3, r3, r7, lsl #14
   1928c:	lsl	r7, r8, #23
   19290:	ldr	lr, [sp, #84]	; 0x54
   19294:	eor	r3, r3, r0
   19298:	lsl	r0, r2, #30
   1929c:	orr	r7, r7, r6, lsr #9
   192a0:	eor	r7, r7, r3
   192a4:	eor	r1, lr, r1
   192a8:	and	r1, r1, r8
   192ac:	lsr	r8, r2, #28
   192b0:	eor	r1, r1, lr
   192b4:	orr	lr, r9, r2
   192b8:	adc	r4, r1, r4
   192bc:	ldr	r1, [sp, #104]	; 0x68
   192c0:	adds	ip, ip, r5
   192c4:	mov	r5, r2
   192c8:	and	lr, lr, sl
   192cc:	mov	r6, r5
   192d0:	and	r5, r9, r5
   192d4:	orr	lr, lr, r5
   192d8:	ldr	r5, [sp, #184]	; 0xb8
   192dc:	lsl	r3, r6, #25
   192e0:	adc	r4, r4, r7
   192e4:	orr	r2, r0, r1, lsr #2
   192e8:	mov	r0, r1
   192ec:	orr	r8, r8, r1, lsl #4
   192f0:	lsr	r1, r1, #28
   192f4:	eor	r8, r8, r2
   192f8:	mov	r2, r0
   192fc:	lsl	r0, r0, #30
   19300:	orr	r3, r3, r2, lsr #7
   19304:	adds	r5, r5, ip
   19308:	orr	r1, r1, r6, lsl #4
   1930c:	orr	r0, r0, r6, lsr #2
   19310:	eor	r8, r8, r3
   19314:	ldr	r3, [sp, #88]	; 0x58
   19318:	str	r5, [sp, #108]	; 0x6c
   1931c:	lsl	r6, r2, #25
   19320:	eor	r0, r0, r1
   19324:	ldr	r1, [sp, #80]	; 0x50
   19328:	ldr	r5, [sp, #188]	; 0xbc
   1932c:	orr	r7, r3, r2
   19330:	and	r2, r3, r2
   19334:	and	r7, r7, fp
   19338:	orr	r6, r6, r1, lsr #7
   1933c:	orr	r7, r7, r2
   19340:	ldr	r1, [sp, #116]	; 0x74
   19344:	adc	r5, r5, r4
   19348:	eor	r0, r0, r6
   1934c:	ldr	r6, [sp, #52]	; 0x34
   19350:	adds	lr, r8, lr
   19354:	adc	r7, r0, r7
   19358:	adds	ip, lr, ip
   1935c:	str	r5, [sp, #192]	; 0xc0
   19360:	adc	lr, r7, r4
   19364:	ldr	r5, [sp, #68]	; 0x44
   19368:	lsr	r8, r1, #1
   1936c:	mov	r7, r1
   19370:	str	lr, [sp, #16]
   19374:	lsr	r2, r6, #19
   19378:	ldr	lr, [sp, #68]	; 0x44
   1937c:	lsl	r0, r6, #3
   19380:	str	ip, [sp, #196]	; 0xc4
   19384:	lsr	ip, r1, #8
   19388:	lsr	r3, r5, #1
   1938c:	lsr	r5, r5, #8
   19390:	orr	r3, r3, r1, lsl #31
   19394:	orr	r5, r5, r1, lsl #24
   19398:	orr	r1, r8, lr, lsl #31
   1939c:	ldr	r8, [sp, #168]	; 0xa8
   193a0:	orr	r4, ip, lr, lsl #24
   193a4:	eor	r3, r3, r5
   193a8:	mov	r5, r7
   193ac:	lsr	lr, lr, #7
   193b0:	movw	ip, #18600	; 0x48a8
   193b4:	movt	ip, #57755	; 0xe19b
   193b8:	eor	r1, r1, r4
   193bc:	orr	lr, lr, r7, lsl #25
   193c0:	orr	r0, r0, r8, lsr #29
   193c4:	mov	r7, r8
   193c8:	orr	r2, r2, r8, lsl #13
   193cc:	eor	r3, r3, lr
   193d0:	lsr	r4, r8, #19
   193d4:	eor	r2, r2, r0
   193d8:	ldr	r0, [sp, #64]	; 0x40
   193dc:	lsl	lr, r8, #3
   193e0:	orr	r4, r4, r6, lsl #13
   193e4:	orr	lr, lr, r6, lsr #29
   193e8:	eor	r1, r1, r5, lsr #7
   193ec:	eor	lr, lr, r4
   193f0:	movw	r4, #48309	; 0xbcb5
   193f4:	movt	r4, #13488	; 0x34b0
   193f8:	adds	r3, r3, r0
   193fc:	lsr	r0, r6, #6
   19400:	ldr	r6, [sp, #112]	; 0x70
   19404:	eor	lr, lr, r7, lsr #6
   19408:	orr	r0, r0, r7, lsl #26
   1940c:	ldr	r7, [sp, #108]	; 0x6c
   19410:	eor	r2, r2, r0
   19414:	ldr	r0, [sp, #148]	; 0x94
   19418:	adc	r1, r1, r6
   1941c:	lsr	r5, r7, #14
   19420:	lsr	r6, r7, #18
   19424:	adds	r3, r3, r0
   19428:	ldr	r0, [sp, #152]	; 0x98
   1942c:	ldr	r8, [sp, #192]	; 0xc0
   19430:	adc	r1, r1, r0
   19434:	adds	r3, r3, r2
   19438:	ldr	r2, [sp, #100]	; 0x64
   1943c:	adc	lr, r1, lr
   19440:	adds	ip, r3, ip
   19444:	adc	r4, lr, r4
   19448:	ldr	r0, [sp, #200]	; 0xc8
   1944c:	orr	r6, r6, r8, lsl #14
   19450:	orr	r5, r5, r8, lsl #18
   19454:	str	r3, [sp, #28]
   19458:	str	lr, [sp, #180]	; 0xb4
   1945c:	lsr	r3, r8, #18
   19460:	ldr	lr, [sp, #76]	; 0x4c
   19464:	eor	r5, r5, r6
   19468:	orr	r3, r3, r7, lsl #14
   1946c:	ldr	r6, [sp, #72]	; 0x48
   19470:	eor	r1, r0, r2
   19474:	lsl	r2, r7, #23
   19478:	and	r1, r1, r7
   1947c:	eor	r1, r1, r0
   19480:	orr	r2, r2, r8, lsr #9
   19484:	adds	ip, ip, lr
   19488:	ldr	lr, [sp, #84]	; 0x54
   1948c:	lsr	r0, r8, #14
   19490:	eor	r5, r5, r2
   19494:	ldr	r2, [sp, #196]	; 0xc4
   19498:	orr	r0, r0, r7, lsl #18
   1949c:	eor	r3, r3, r0
   194a0:	adc	r4, r4, lr
   194a4:	ldr	lr, [sp, #12]
   194a8:	adds	ip, r1, ip
   194ac:	lsl	r0, r2, #30
   194b0:	eor	r1, lr, r6
   194b4:	mov	r6, r7
   194b8:	lsl	r7, r8, #23
   194bc:	and	r1, r1, r8
   194c0:	lsr	r8, r2, #28
   194c4:	eor	r1, r1, lr
   194c8:	orr	r7, r7, r6, lsr #9
   194cc:	mov	r6, r2
   194d0:	adc	r4, r1, r4
   194d4:	ldr	r1, [sp, #80]	; 0x50
   194d8:	adds	ip, ip, r5
   194dc:	eor	r7, r7, r3
   194e0:	lsl	r3, r2, #25
   194e4:	adc	r4, r4, r7
   194e8:	adds	sl, sl, ip
   194ec:	adc	fp, fp, r4
   194f0:	str	sl, [sp, #84]	; 0x54
   194f4:	and	r5, r1, r2
   194f8:	orr	lr, r1, r2
   194fc:	ldr	r2, [sp, #16]
   19500:	and	lr, lr, r9
   19504:	str	fp, [sp, #112]	; 0x70
   19508:	orr	lr, lr, r5
   1950c:	ldr	r5, [sp, #16]
   19510:	ldr	fp, [sp, #88]	; 0x58
   19514:	orr	r8, r8, r2, lsl #4
   19518:	ldr	sl, [sp, #104]	; 0x68
   1951c:	orr	r2, r0, r2, lsr #2
   19520:	lsr	r1, r5, #28
   19524:	eor	r8, r8, r2
   19528:	mov	r2, r5
   1952c:	lsl	r0, r5, #30
   19530:	orr	r3, r3, r5, lsr #7
   19534:	mov	r5, r6
   19538:	orr	r1, r1, r6, lsl #4
   1953c:	orr	r7, sl, r2
   19540:	orr	r0, r0, r6, lsr #2
   19544:	eor	r8, r8, r3
   19548:	and	r7, r7, fp
   1954c:	mov	fp, sl
   19550:	lsl	r6, r2, #25
   19554:	and	r2, fp, r2
   19558:	eor	r0, r0, r1
   1955c:	ldr	r1, [sp, #120]	; 0x78
   19560:	orr	r7, r7, r2
   19564:	orr	r6, r6, r5, lsr #7
   19568:	adds	lr, r8, lr
   1956c:	ldr	r2, [sp, #176]	; 0xb0
   19570:	eor	r0, r0, r6
   19574:	adc	r7, r0, r7
   19578:	adds	sl, lr, ip
   1957c:	adc	fp, r7, r4
   19580:	ldr	r7, [sp, #56]	; 0x38
   19584:	mov	lr, r1
   19588:	lsr	r3, r1, #1
   1958c:	lsr	r8, r2, #1
   19590:	mov	r6, r2
   19594:	lsr	r5, r1, #8
   19598:	orr	r1, r8, r1, lsl #31
   1959c:	ldr	r8, [sp, #172]	; 0xac
   195a0:	lsr	ip, r2, #8
   195a4:	orr	r3, r3, r2, lsl #31
   195a8:	lsl	r0, r7, #3
   195ac:	lsr	r2, r7, #19
   195b0:	orr	r0, r0, r8, lsr #29
   195b4:	orr	r2, r2, r8, lsl #13
   195b8:	orr	r4, ip, lr, lsl #24
   195bc:	movw	ip, #23139	; 0x5a63
   195c0:	movt	ip, #50633	; 0xc5c9
   195c4:	eor	r2, r2, r0
   195c8:	lsr	lr, lr, #7
   195cc:	ldr	r0, [sp, #68]	; 0x44
   195d0:	orr	r5, r5, r6, lsl #24
   195d4:	eor	r1, r1, r4
   195d8:	orr	lr, lr, r6, lsl #25
   195dc:	eor	r3, r3, r5
   195e0:	mov	r5, r7
   195e4:	lsr	r4, r8, #19
   195e8:	eor	r3, r3, lr
   195ec:	lsl	lr, r8, #3
   195f0:	ldr	r7, [sp, #4]
   195f4:	adds	r3, r3, r0
   195f8:	lsr	r0, r5, #6
   195fc:	orr	r4, r4, r5, lsl #13
   19600:	orr	r0, r0, r8, lsl #26
   19604:	orr	lr, lr, r5, lsr #29
   19608:	ldr	r5, [sp, #116]	; 0x74
   1960c:	eor	r2, r2, r0
   19610:	eor	r1, r1, r6, lsr #7
   19614:	ldr	r0, [sp, #84]	; 0x54
   19618:	eor	lr, lr, r4
   1961c:	movw	r4, #3251	; 0xcb3
   19620:	movt	r4, #14620	; 0x391c
   19624:	eor	lr, lr, r8, lsr #6
   19628:	ldr	r8, [sp, #112]	; 0x70
   1962c:	adc	r1, r1, r5
   19630:	adds	r3, r3, r7
   19634:	lsr	r5, r0, #14
   19638:	mov	r7, r0
   1963c:	lsr	r6, r0, #18
   19640:	ldr	r0, [sp, #156]	; 0x9c
   19644:	orr	r5, r5, r8, lsl #18
   19648:	orr	r6, r6, r8, lsl #14
   1964c:	eor	r5, r5, r6
   19650:	mov	r6, r8
   19654:	adc	r1, r1, r0
   19658:	adds	r3, r3, r2
   1965c:	ldr	r0, [sp, #100]	; 0x64
   19660:	mov	r2, r3
   19664:	adc	r3, r1, lr
   19668:	ldr	r1, [sp, #108]	; 0x6c
   1966c:	adds	ip, r2, ip
   19670:	adc	r4, r3, r4
   19674:	strd	r2, [sp, #184]	; 0xb8
   19678:	lsl	r2, r7, #23
   1967c:	ldr	lr, [sp, #200]	; 0xc8
   19680:	lsr	r3, r8, #18
   19684:	orr	r2, r2, r8, lsr #9
   19688:	orr	r3, r3, r7, lsl #14
   1968c:	eor	r1, r0, r1
   19690:	eor	r5, r5, r2
   19694:	and	r1, r1, r7
   19698:	mov	r2, r8
   1969c:	adds	ip, ip, lr
   196a0:	ldr	lr, [sp, #12]
   196a4:	eor	r1, r1, r0
   196a8:	lsr	r0, r8, #14
   196ac:	lsr	r8, sl, #28
   196b0:	orr	r0, r0, r7, lsl #18
   196b4:	orr	r8, r8, fp, lsl #4
   196b8:	adc	r4, r4, lr
   196bc:	adds	ip, r1, ip
   196c0:	ldr	lr, [sp, #72]	; 0x48
   196c4:	eor	r3, r3, r0
   196c8:	lsl	r0, sl, #30
   196cc:	ldr	r1, [sp, #192]	; 0xc0
   196d0:	eor	r1, lr, r1
   196d4:	and	r1, r1, r6
   196d8:	mov	r6, r7
   196dc:	lsl	r7, r2, #23
   196e0:	eor	r1, r1, lr
   196e4:	orr	r2, r0, fp, lsr #2
   196e8:	orr	r7, r7, r6, lsr #9
   196ec:	adc	r4, r1, r4
   196f0:	adds	ip, ip, r5
   196f4:	eor	r8, r8, r2
   196f8:	ldr	r5, [sp, #80]	; 0x50
   196fc:	lsl	r0, fp, #30
   19700:	eor	r7, r7, r3
   19704:	lsl	r3, sl, #25
   19708:	adc	r4, r4, r7
   1970c:	adds	r9, r9, ip
   19710:	ldr	r1, [sp, #196]	; 0xc4
   19714:	orr	r3, r3, fp, lsr #7
   19718:	str	r9, [sp, #116]	; 0x74
   1971c:	lsl	r6, fp, #25
   19720:	ldr	r9, [sp, #88]	; 0x58
   19724:	eor	r8, r8, r3
   19728:	orr	r0, r0, sl, lsr #2
   1972c:	orr	r6, r6, sl, lsr #7
   19730:	ldr	r3, [sp, #16]
   19734:	orr	lr, r1, sl
   19738:	and	lr, lr, r5
   1973c:	and	r5, r1, sl
   19740:	lsr	r1, fp, #28
   19744:	orr	lr, lr, r5
   19748:	adc	r9, r9, r4
   1974c:	orr	r1, r1, sl, lsl #4
   19750:	adds	lr, r8, lr
   19754:	str	r9, [sp, #64]	; 0x40
   19758:	orr	r7, r3, fp
   1975c:	and	r2, r3, fp
   19760:	ldr	r9, [sp, #104]	; 0x68
   19764:	eor	r0, r0, r1
   19768:	eor	r0, r0, r6
   1976c:	ldr	r6, [sp, #28]
   19770:	ldr	r1, [sp, #124]	; 0x7c
   19774:	and	r7, r7, r9
   19778:	ldr	r9, [sp, #20]
   1977c:	orr	r7, r7, r2
   19780:	adc	r7, r0, r7
   19784:	lsr	r2, r6, #19
   19788:	lsl	r0, r6, #3
   1978c:	lsr	r8, r1, #1
   19790:	lsr	r3, r9, #1
   19794:	lsr	r5, r9, #8
   19798:	adds	r9, lr, ip
   1979c:	adc	lr, r7, r4
   197a0:	lsr	ip, r1, #8
   197a4:	mov	r7, r1
   197a8:	orr	r5, r5, r1, lsl #24
   197ac:	str	lr, [sp, #88]	; 0x58
   197b0:	orr	r3, r3, r1, lsl #31
   197b4:	ldr	lr, [sp, #20]
   197b8:	eor	r3, r3, r5
   197bc:	mov	r5, r7
   197c0:	orr	r1, r8, lr, lsl #31
   197c4:	ldr	r8, [sp, #180]	; 0xb4
   197c8:	orr	r4, ip, lr, lsl #24
   197cc:	movw	ip, #35531	; 0x8acb
   197d0:	movt	ip, #58177	; 0xe341
   197d4:	lsr	lr, lr, #7
   197d8:	eor	r1, r1, r4
   197dc:	orr	lr, lr, r7, lsl #25
   197e0:	orr	r0, r0, r8, lsr #29
   197e4:	mov	r7, r8
   197e8:	orr	r2, r2, r8, lsl #13
   197ec:	eor	r3, r3, lr
   197f0:	lsr	r4, r8, #19
   197f4:	eor	r2, r2, r0
   197f8:	ldr	r0, [sp, #120]	; 0x78
   197fc:	lsl	lr, r8, #3
   19800:	orr	r4, r4, r6, lsl #13
   19804:	orr	lr, lr, r6, lsr #29
   19808:	eor	r1, r1, r5, lsr #7
   1980c:	eor	lr, lr, r4
   19810:	movw	r4, #43594	; 0xaa4a
   19814:	movt	r4, #20184	; 0x4ed8
   19818:	adds	r3, r3, r0
   1981c:	lsr	r0, r6, #6
   19820:	ldr	r6, [sp, #176]	; 0xb0
   19824:	eor	lr, lr, r8, lsr #6
   19828:	orr	r0, r0, r7, lsl #26
   1982c:	ldr	r7, [sp, #96]	; 0x60
   19830:	eor	r2, r2, r0
   19834:	ldr	r0, [sp, #108]	; 0x6c
   19838:	adc	r1, r1, r6
   1983c:	ldr	r6, [sp, #32]
   19840:	ldr	r8, [sp, #116]	; 0x74
   19844:	adds	r3, r3, r6
   19848:	adc	r1, r1, r7
   1984c:	adds	r3, r3, r2
   19850:	ldr	r7, [sp, #64]	; 0x40
   19854:	adc	lr, r1, lr
   19858:	adds	ip, r3, ip
   1985c:	lsr	r5, r8, #14
   19860:	str	r3, [sp, #12]
   19864:	adc	r4, lr, r4
   19868:	lsr	r6, r8, #18
   1986c:	str	lr, [sp, #120]	; 0x78
   19870:	lsl	r2, r8, #23
   19874:	ldr	r3, [sp, #100]	; 0x64
   19878:	orr	r6, r6, r7, lsl #14
   1987c:	ldr	lr, [sp, #72]	; 0x48
   19880:	orr	r5, r5, r7, lsl #18
   19884:	mov	r7, r8
   19888:	ldr	r1, [sp, #84]	; 0x54
   1988c:	eor	r5, r5, r6
   19890:	adds	ip, ip, r3
   19894:	ldr	r6, [sp, #112]	; 0x70
   19898:	adc	r4, r4, lr
   1989c:	ldr	lr, [sp, #192]	; 0xc0
   198a0:	eor	r1, r0, r1
   198a4:	and	r1, r1, r8
   198a8:	ldr	r8, [sp, #64]	; 0x40
   198ac:	eor	r1, r1, r0
   198b0:	adds	ip, r1, ip
   198b4:	eor	r1, lr, r6
   198b8:	mov	r6, r7
   198bc:	and	r1, r1, r8
   198c0:	orr	r2, r2, r8, lsr #9
   198c4:	eor	r1, r1, lr
   198c8:	orr	lr, sl, r9
   198cc:	lsr	r0, r8, #14
   198d0:	adc	r4, r1, r4
   198d4:	ldr	r1, [sp, #196]	; 0xc4
   198d8:	eor	r5, r5, r2
   198dc:	adds	ip, ip, r5
   198e0:	lsr	r3, r8, #18
   198e4:	and	r5, sl, r9
   198e8:	orr	r0, r0, r7, lsl #18
   198ec:	orr	r3, r3, r7, lsl #14
   198f0:	lsl	r7, r8, #23
   198f4:	and	lr, lr, r1
   198f8:	eor	r3, r3, r0
   198fc:	lsr	r8, r9, #28
   19900:	orr	lr, lr, r5
   19904:	ldr	r5, [sp, #80]	; 0x50
   19908:	lsl	r0, r9, #30
   1990c:	orr	r7, r7, r6, lsr #9
   19910:	ldr	r1, [sp, #88]	; 0x58
   19914:	eor	r7, r7, r3
   19918:	lsl	r3, r9, #25
   1991c:	adc	r4, r4, r7
   19920:	adds	r5, r5, ip
   19924:	orr	r2, r0, r1, lsr #2
   19928:	mov	r0, r1
   1992c:	str	r5, [sp, #80]	; 0x50
   19930:	orr	r8, r8, r1, lsl #4
   19934:	ldr	r5, [sp, #104]	; 0x68
   19938:	lsr	r1, r1, #28
   1993c:	eor	r8, r8, r2
   19940:	mov	r2, r0
   19944:	lsl	r0, r0, #30
   19948:	orr	r3, r3, r2, lsr #7
   1994c:	orr	r7, fp, r2
   19950:	orr	r1, r1, r9, lsl #4
   19954:	eor	r8, r8, r3
   19958:	ldr	r3, [sp, #16]
   1995c:	orr	r0, r0, r9, lsr #2
   19960:	lsl	r6, r2, #25
   19964:	and	r2, fp, r2
   19968:	adc	r5, r5, r4
   1996c:	eor	r0, r0, r1
   19970:	ldr	r1, [sp, #36]	; 0x24
   19974:	adds	lr, r8, lr
   19978:	orr	r6, r6, r9, lsr #7
   1997c:	str	r5, [sp, #68]	; 0x44
   19980:	and	r7, r7, r3
   19984:	eor	r0, r0, r6
   19988:	orr	r7, r7, r2
   1998c:	ldr	r2, [sp, #128]	; 0x80
   19990:	lsr	r3, r1, #1
   19994:	adc	r7, r0, r7
   19998:	adds	ip, lr, ip
   1999c:	lsr	r5, r1, #8
   199a0:	adc	r4, r7, r4
   199a4:	ldr	r7, [sp, #184]	; 0xb8
   199a8:	str	ip, [sp, #100]	; 0x64
   199ac:	mov	lr, r1
   199b0:	str	r4, [sp, #104]	; 0x68
   199b4:	mov	r6, r2
   199b8:	orr	r3, r3, r2, lsl #31
   199bc:	orr	r5, r5, r6, lsl #24
   199c0:	lsr	r8, r2, #1
   199c4:	eor	r3, r3, r5
   199c8:	ldr	r5, [sp, #188]	; 0xbc
   199cc:	lsr	ip, r2, #8
   199d0:	lsl	r0, r7, #3
   199d4:	lsr	r2, r7, #19
   199d8:	orr	r4, ip, lr, lsl #24
   199dc:	movw	ip, #58227	; 0xe373
   199e0:	movt	ip, #30563	; 0x7763
   199e4:	lsr	lr, lr, #7
   199e8:	orr	r0, r0, r5, lsr #29
   199ec:	orr	r2, r2, r5, lsl #13
   199f0:	orr	lr, lr, r6, lsl #25
   199f4:	eor	r2, r2, r0
   199f8:	ldr	r0, [sp, #20]
   199fc:	orr	r1, r8, r1, lsl #31
   19a00:	eor	r3, r3, lr
   19a04:	lsl	lr, r5, #3
   19a08:	mov	r8, r7
   19a0c:	eor	r1, r1, r4
   19a10:	lsr	r4, r5, #19
   19a14:	ldr	r7, [sp, #116]	; 0x74
   19a18:	orr	lr, lr, r8, lsr #29
   19a1c:	orr	r4, r4, r8, lsl #13
   19a20:	adds	r3, r3, r0
   19a24:	lsr	r0, r8, #6
   19a28:	ldr	r8, [sp, #80]	; 0x50
   19a2c:	eor	lr, lr, r4
   19a30:	eor	r1, r1, r6, lsr #7
   19a34:	movw	r4, #51791	; 0xca4f
   19a38:	movt	r4, #23452	; 0x5b9c
   19a3c:	orr	r0, r0, r5, lsl #26
   19a40:	ldr	r6, [sp, #8]
   19a44:	eor	lr, lr, r5, lsr #6
   19a48:	ldr	r5, [sp, #124]	; 0x7c
   19a4c:	eor	r2, r2, r0
   19a50:	ldr	r0, [sp, #160]	; 0xa0
   19a54:	adc	r1, r1, r5
   19a58:	adds	r3, r3, r6
   19a5c:	lsr	r5, r8, #14
   19a60:	lsr	r6, r8, #18
   19a64:	adc	r1, r1, r0
   19a68:	adds	r3, r3, r2
   19a6c:	ldr	r0, [sp, #84]	; 0x54
   19a70:	mov	r2, r3
   19a74:	ldr	r3, [sp, #68]	; 0x44
   19a78:	str	r2, [sp, #60]	; 0x3c
   19a7c:	orr	r5, r5, r3, lsl #18
   19a80:	adc	r3, r1, lr
   19a84:	ldr	lr, [sp, #68]	; 0x44
   19a88:	adds	ip, r2, ip
   19a8c:	eor	r1, r0, r7
   19a90:	adc	r4, r3, r4
   19a94:	mov	r7, r8
   19a98:	str	r3, [sp, #124]	; 0x7c
   19a9c:	and	r1, r1, r8
   19aa0:	ldr	r8, [sp, #68]	; 0x44
   19aa4:	lsl	r2, r7, #23
   19aa8:	eor	r1, r1, r0
   19aac:	orr	r6, r6, lr, lsl #14
   19ab0:	ldr	lr, [sp, #108]	; 0x6c
   19ab4:	eor	r5, r5, r6
   19ab8:	ldr	r6, [sp, #64]	; 0x40
   19abc:	orr	r2, r2, r8, lsr #9
   19ac0:	lsr	r0, r8, #14
   19ac4:	adds	ip, ip, lr
   19ac8:	ldr	lr, [sp, #192]	; 0xc0
   19acc:	lsr	r3, r8, #18
   19ad0:	eor	r5, r5, r2
   19ad4:	orr	r0, r0, r7, lsl #18
   19ad8:	adc	r4, r4, lr
   19adc:	ldr	lr, [sp, #112]	; 0x70
   19ae0:	adds	ip, r1, ip
   19ae4:	eor	r1, lr, r6
   19ae8:	mov	r6, r7
   19aec:	lsl	r7, r8, #23
   19af0:	and	r1, r1, r8
   19af4:	orr	r3, r3, r6, lsl #14
   19af8:	eor	r1, r1, lr
   19afc:	orr	r7, r7, r6, lsr #9
   19b00:	adc	r4, r1, r4
   19b04:	ldr	r1, [sp, #100]	; 0x64
   19b08:	adds	ip, ip, r5
   19b0c:	eor	r3, r3, r0
   19b10:	eor	r7, r7, r3
   19b14:	adc	r4, r4, r7
   19b18:	orr	lr, r9, r1
   19b1c:	mov	r5, r1
   19b20:	lsl	r0, r1, #30
   19b24:	mov	r6, r5
   19b28:	and	lr, lr, sl
   19b2c:	lsr	r8, r1, #28
   19b30:	and	r5, r9, r5
   19b34:	ldr	r1, [sp, #104]	; 0x68
   19b38:	lsl	r3, r6, #25
   19b3c:	orr	lr, lr, r5
   19b40:	ldr	r5, [sp, #196]	; 0xc4
   19b44:	orr	r2, r0, r1, lsr #2
   19b48:	mov	r0, r1
   19b4c:	orr	r8, r8, r1, lsl #4
   19b50:	adds	r5, r5, ip
   19b54:	lsr	r1, r1, #28
   19b58:	eor	r8, r8, r2
   19b5c:	mov	r2, r0
   19b60:	lsl	r0, r0, #30
   19b64:	str	r5, [sp, #76]	; 0x4c
   19b68:	orr	r3, r3, r2, lsr #7
   19b6c:	ldr	r5, [sp, #16]
   19b70:	orr	r1, r1, r6, lsl #4
   19b74:	orr	r0, r0, r6, lsr #2
   19b78:	eor	r8, r8, r3
   19b7c:	ldr	r3, [sp, #88]	; 0x58
   19b80:	eor	r0, r0, r1
   19b84:	ldr	r1, [sp, #40]	; 0x28
   19b88:	adc	r5, r5, r4
   19b8c:	adds	lr, r8, lr
   19b90:	str	r5, [sp, #108]	; 0x6c
   19b94:	mov	r5, r6
   19b98:	lsl	r6, r2, #25
   19b9c:	orr	r7, r3, r2
   19ba0:	and	r2, r3, r2
   19ba4:	orr	r6, r6, r5, lsr #7
   19ba8:	and	r7, r7, fp
   19bac:	lsr	r3, r1, #1
   19bb0:	orr	r7, r7, r2
   19bb4:	lsr	r5, r1, #8
   19bb8:	ldr	r1, [sp, #132]	; 0x84
   19bbc:	eor	r0, r0, r6
   19bc0:	adc	r7, r0, r7
   19bc4:	adds	ip, lr, ip
   19bc8:	adc	r4, r7, r4
   19bcc:	ldr	lr, [sp, #12]
   19bd0:	ldr	r6, [sp, #40]	; 0x28
   19bd4:	orr	r5, r5, r1, lsl #24
   19bd8:	str	ip, [sp, #176]	; 0xb0
   19bdc:	orr	r3, r3, r1, lsl #31
   19be0:	str	r4, [sp, #16]
   19be4:	lsr	ip, r1, #8
   19be8:	ldr	r7, [sp, #12]
   19bec:	lsr	r8, r1, #1
   19bf0:	eor	r3, r3, r5
   19bf4:	mov	r5, r1
   19bf8:	orr	r4, ip, r6, lsl #24
   19bfc:	orr	r1, r8, r6, lsl #31
   19c00:	ldr	r8, [sp, #76]	; 0x4c
   19c04:	lsr	ip, r6, #7
   19c08:	ldr	r6, [sp, #120]	; 0x78
   19c0c:	lsr	r2, lr, #19
   19c10:	eor	r1, r1, r4
   19c14:	lsl	r0, lr, #3
   19c18:	movw	lr, #47267	; 0xb8a3
   19c1c:	movt	lr, #54962	; 0xd6b2
   19c20:	orr	ip, ip, r5, lsl #25
   19c24:	eor	r1, r1, r5, lsr #7
   19c28:	eor	r3, r3, ip
   19c2c:	lsr	r5, r8, #14
   19c30:	orr	r0, r0, r6, lsr #29
   19c34:	orr	r2, r2, r6, lsl #13
   19c38:	lsr	r4, r6, #19
   19c3c:	eor	r2, r2, r0
   19c40:	ldr	r0, [sp, #36]	; 0x24
   19c44:	lsl	ip, r6, #3
   19c48:	orr	r4, r4, r7, lsl #13
   19c4c:	orr	ip, ip, r7, lsr #29
   19c50:	eor	ip, ip, r4
   19c54:	movw	r4, #28659	; 0x6ff3
   19c58:	movt	r4, #26670	; 0x682e
   19c5c:	adds	r3, r3, r0
   19c60:	lsr	r0, r7, #6
   19c64:	eor	ip, ip, r6, lsr #6
   19c68:	ldr	r7, [sp, #164]	; 0xa4
   19c6c:	orr	r0, r0, r6, lsl #26
   19c70:	ldr	r6, [sp, #128]	; 0x80
   19c74:	eor	r2, r2, r0
   19c78:	ldr	r0, [sp, #116]	; 0x74
   19c7c:	adc	r1, r1, r6
   19c80:	ldr	r6, [sp, #48]	; 0x30
   19c84:	adds	r3, r3, r6
   19c88:	lsr	r6, r8, #18
   19c8c:	adc	r1, r1, r7
   19c90:	adds	r3, r3, r2
   19c94:	ldr	r2, [sp, #80]	; 0x50
   19c98:	adc	ip, r1, ip
   19c9c:	adds	lr, r3, lr
   19ca0:	adc	r4, ip, r4
   19ca4:	mov	r1, r0
   19ca8:	ldr	r7, [sp, #108]	; 0x6c
   19cac:	str	r3, [sp, #36]	; 0x24
   19cb0:	str	ip, [sp, #128]	; 0x80
   19cb4:	ldr	ip, [sp, #84]	; 0x54
   19cb8:	eor	r1, r1, r2
   19cbc:	lsl	r2, r8, #23
   19cc0:	and	r1, r1, r8
   19cc4:	eor	r1, r1, r0
   19cc8:	orr	r6, r6, r7, lsl #14
   19ccc:	orr	r5, r5, r7, lsl #18
   19cd0:	orr	r2, r2, r7, lsr #9
   19cd4:	adds	lr, lr, ip
   19cd8:	ldr	ip, [sp, #112]	; 0x70
   19cdc:	eor	r5, r5, r6
   19ce0:	eor	r5, r5, r2
   19ce4:	lsr	r3, r7, #18
   19ce8:	mov	r6, r8
   19cec:	lsr	r0, r7, #14
   19cf0:	orr	r3, r3, r6, lsl #14
   19cf4:	ldr	r6, [sp, #176]	; 0xb0
   19cf8:	orr	r0, r0, r8, lsl #18
   19cfc:	adc	r4, r4, ip
   19d00:	adds	lr, r1, lr
   19d04:	ldr	ip, [sp, #64]	; 0x40
   19d08:	eor	r3, r3, r0
   19d0c:	ldr	r1, [sp, #68]	; 0x44
   19d10:	lsl	r0, r6, #30
   19d14:	lsr	r8, r6, #28
   19d18:	eor	r1, ip, r1
   19d1c:	and	r1, r1, r7
   19d20:	lsl	r7, r7, #23
   19d24:	eor	r1, r1, ip
   19d28:	adc	r4, r1, r4
   19d2c:	adds	lr, lr, r5
   19d30:	ldr	r5, [sp, #76]	; 0x4c
   19d34:	ldr	r1, [sp, #100]	; 0x64
   19d38:	orr	r7, r7, r5, lsr #9
   19d3c:	ldr	r5, [sp, #16]
   19d40:	eor	r7, r7, r3
   19d44:	orr	ip, r1, r6
   19d48:	lsl	r3, r6, #25
   19d4c:	adc	r4, r4, r7
   19d50:	adds	sl, sl, lr
   19d54:	adc	fp, fp, r4
   19d58:	and	ip, ip, r9
   19d5c:	orr	r2, r0, r5, lsr #2
   19d60:	ldr	r0, [sp, #16]
   19d64:	str	fp, [sp, #20]
   19d68:	orr	r8, r8, r5, lsl #4
   19d6c:	and	r5, r1, r6
   19d70:	str	sl, [sp, #84]	; 0x54
   19d74:	orr	ip, ip, r5
   19d78:	mov	r5, r6
   19d7c:	ldr	sl, [sp, #104]	; 0x68
   19d80:	eor	r8, r8, r2
   19d84:	ldr	fp, [sp, #88]	; 0x58
   19d88:	mov	r2, r0
   19d8c:	lsr	r1, r0, #28
   19d90:	lsl	r0, r0, #30
   19d94:	orr	r3, r3, r2, lsr #7
   19d98:	orr	r7, sl, r2
   19d9c:	orr	r1, r1, r6, lsl #4
   19da0:	orr	r0, r0, r6, lsr #2
   19da4:	eor	r8, r8, r3
   19da8:	and	r7, r7, fp
   19dac:	mov	fp, sl
   19db0:	ldr	sl, [sp, #24]
   19db4:	lsl	r6, r2, #25
   19db8:	and	r2, fp, r2
   19dbc:	eor	r0, r0, r1
   19dc0:	orr	r7, r7, r2
   19dc4:	ldr	r2, [sp, #136]	; 0x88
   19dc8:	adds	ip, r8, ip
   19dcc:	orr	r6, r6, r5, lsr #7
   19dd0:	lsr	r3, sl, #1
   19dd4:	eor	r0, r0, r6
   19dd8:	movw	r6, #45820	; 0xb2fc
   19ddc:	movt	r6, #24047	; 0x5def
   19de0:	lsr	r5, sl, #8
   19de4:	adc	r7, r0, r7
   19de8:	orr	r3, r3, r2, lsl #31
   19dec:	adds	sl, ip, lr
   19df0:	ldr	ip, [sp, #60]	; 0x3c
   19df4:	orr	r5, r5, r2, lsl #24
   19df8:	adc	fp, r7, r4
   19dfc:	mov	r7, r2
   19e00:	ldr	r4, [sp, #24]
   19e04:	lsr	r8, r2, #1
   19e08:	eor	r3, r3, r5
   19e0c:	lsr	lr, r2, #8
   19e10:	ldr	r5, [sp, #124]	; 0x7c
   19e14:	lsl	r0, ip, #3
   19e18:	lsr	r1, ip, #19
   19e1c:	orr	r2, r8, r4, lsl #31
   19e20:	ldr	r8, [sp, #84]	; 0x54
   19e24:	orr	lr, lr, r4, lsl #24
   19e28:	lsr	ip, r4, #7
   19e2c:	orr	r1, r1, r5, lsl #13
   19e30:	eor	r2, r2, lr
   19e34:	orr	r4, r0, r5, lsr #29
   19e38:	orr	ip, ip, r7, lsl #25
   19e3c:	eor	r1, r1, r4
   19e40:	ldr	r4, [sp, #40]	; 0x28
   19e44:	lsr	lr, r5, #19
   19e48:	eor	r3, r3, ip
   19e4c:	lsl	r0, r5, #3
   19e50:	eor	r2, r2, r7, lsr #7
   19e54:	ldr	r7, [sp, #20]
   19e58:	adds	r3, r3, r4
   19e5c:	ldr	r4, [sp, #60]	; 0x3c
   19e60:	lsr	ip, r4, #6
   19e64:	orr	lr, lr, r4, lsl #13
   19e68:	orr	r0, r0, r4, lsr #29
   19e6c:	orr	ip, ip, r5, lsl #26
   19e70:	eor	r0, r0, lr
   19e74:	movw	lr, #33518	; 0x82ee
   19e78:	movt	lr, #29839	; 0x748f
   19e7c:	eor	r1, r1, ip
   19e80:	eor	r0, r0, r5, lsr #6
   19e84:	ldr	ip, [sp, #52]	; 0x34
   19e88:	lsr	r4, r8, #14
   19e8c:	ldr	r5, [sp, #132]	; 0x84
   19e90:	orr	r4, r4, r7, lsl #18
   19e94:	adc	r2, r2, r5
   19e98:	adds	r3, r3, ip
   19e9c:	ldr	ip, [sp, #168]	; 0xa8
   19ea0:	lsr	r5, r8, #18
   19ea4:	orr	r5, r5, r7, lsl #14
   19ea8:	mov	r7, r8
   19eac:	adc	r2, r2, ip
   19eb0:	adds	r3, r3, r1
   19eb4:	mov	ip, r3
   19eb8:	adc	r3, r2, r0
   19ebc:	ldr	r2, [sp, #76]	; 0x4c
   19ec0:	adds	r6, ip, r6
   19ec4:	eor	r4, r4, r5
   19ec8:	str	ip, [sp, #40]	; 0x28
   19ecc:	adc	lr, r3, lr
   19ed0:	ldr	r0, [sp, #80]	; 0x50
   19ed4:	str	r3, [sp, #132]	; 0x84
   19ed8:	ldr	ip, [sp, #116]	; 0x74
   19edc:	ldr	r5, [sp, #108]	; 0x6c
   19ee0:	eor	r1, r0, r2
   19ee4:	lsl	r2, r8, #23
   19ee8:	and	r1, r1, r8
   19eec:	ldr	r8, [sp, #20]
   19ef0:	adds	r6, r6, ip
   19ef4:	eor	r1, r1, r0
   19ef8:	ldr	ip, [sp, #64]	; 0x40
   19efc:	lsr	r0, r8, #14
   19f00:	lsr	r3, r8, #18
   19f04:	adc	lr, lr, ip
   19f08:	ldr	ip, [sp, #68]	; 0x44
   19f0c:	adds	r6, r1, r6
   19f10:	orr	r0, r0, r7, lsl #18
   19f14:	orr	r3, r3, r7, lsl #14
   19f18:	lsl	r7, r8, #23
   19f1c:	orr	r2, r2, r8, lsr #9
   19f20:	eor	r3, r3, r0
   19f24:	eor	r1, ip, r5
   19f28:	ldr	r5, [sp, #100]	; 0x64
   19f2c:	lsl	r0, sl, #30
   19f30:	and	r1, r1, r8
   19f34:	eor	r4, r4, r2
   19f38:	lsr	r8, sl, #28
   19f3c:	eor	r1, r1, ip
   19f40:	orr	r2, r0, fp, lsr #2
   19f44:	adc	lr, r1, lr
   19f48:	ldr	r1, [sp, #176]	; 0xb0
   19f4c:	adds	r4, r6, r4
   19f50:	orr	r8, r8, fp, lsl #4
   19f54:	lsl	r0, fp, #30
   19f58:	eor	r8, r8, r2
   19f5c:	lsl	r6, fp, #25
   19f60:	orr	r0, r0, sl, lsr #2
   19f64:	orr	ip, r1, sl
   19f68:	orr	r6, r6, sl, lsr #7
   19f6c:	and	ip, ip, r5
   19f70:	ldr	r5, [sp, #84]	; 0x54
   19f74:	orr	r7, r7, r5, lsr #9
   19f78:	and	r5, r1, sl
   19f7c:	lsr	r1, fp, #28
   19f80:	orr	ip, ip, r5
   19f84:	eor	r7, r7, r3
   19f88:	lsl	r3, sl, #25
   19f8c:	adc	lr, lr, r7
   19f90:	adds	r9, r9, r4
   19f94:	orr	r1, r1, sl, lsl #4
   19f98:	orr	r3, r3, fp, lsr #7
   19f9c:	str	r9, [sp, #112]	; 0x70
   19fa0:	eor	r0, r0, r1
   19fa4:	ldr	r9, [sp, #88]	; 0x58
   19fa8:	eor	r8, r8, r3
   19fac:	eor	r0, r0, r6
   19fb0:	ldr	r3, [sp, #16]
   19fb4:	adc	r9, r9, lr
   19fb8:	adds	ip, r8, ip
   19fbc:	str	r9, [sp, #72]	; 0x48
   19fc0:	orr	r7, r3, fp
   19fc4:	and	r2, r3, fp
   19fc8:	ldr	r9, [sp, #104]	; 0x68
   19fcc:	and	r7, r7, r9
   19fd0:	ldr	r9, [sp, #140]	; 0x8c
   19fd4:	orr	r7, r7, r2
   19fd8:	ldr	r8, [sp, #144]	; 0x90
   19fdc:	adc	r7, r0, r7
   19fe0:	mov	r2, r9
   19fe4:	lsr	r3, r9, #1
   19fe8:	lsr	r5, r9, #8
   19fec:	adds	r9, ip, r4
   19ff0:	movw	ip, #12128	; 0x2f60
   19ff4:	movt	ip, #17175	; 0x4317
   19ff8:	mov	r6, r8
   19ffc:	orr	r3, r3, r8, lsl #31
   1a000:	adc	lr, r7, lr
   1a004:	lsr	r4, r6, #8
   1a008:	ldr	r7, [sp, #36]	; 0x24
   1a00c:	orr	r5, r5, r6, lsl #24
   1a010:	str	lr, [sp, #116]	; 0x74
   1a014:	mov	lr, r2
   1a018:	lsr	r8, r8, #1
   1a01c:	orr	r4, r4, lr, lsl #24
   1a020:	eor	r3, r3, r5
   1a024:	lsr	lr, lr, #7
   1a028:	orr	r2, r8, r2, lsl #31
   1a02c:	ldr	r8, [sp, #128]	; 0x80
   1a030:	orr	lr, lr, r6, lsl #25
   1a034:	lsl	r0, r7, #3
   1a038:	eor	r2, r2, r4
   1a03c:	eor	r3, r3, lr
   1a040:	ldr	lr, [sp, #24]
   1a044:	lsr	r1, r7, #19
   1a048:	eor	r2, r2, r6, lsr #7
   1a04c:	orr	r5, r0, r8, lsr #29
   1a050:	orr	r1, r1, r8, lsl #13
   1a054:	lsr	r4, r8, #19
   1a058:	adds	r3, r3, lr
   1a05c:	lsr	lr, r7, #6
   1a060:	eor	r1, r1, r5
   1a064:	lsl	r0, r8, #3
   1a068:	orr	lr, lr, r8, lsl #26
   1a06c:	orr	r4, r4, r7, lsl #13
   1a070:	eor	r1, r1, lr
   1a074:	orr	r0, r0, r7, lsr #29
   1a078:	ldr	lr, [sp, #56]	; 0x38
   1a07c:	ldr	r7, [sp, #136]	; 0x88
   1a080:	eor	r0, r0, r4
   1a084:	movw	r4, #25455	; 0x636f
   1a088:	movt	r4, #30885	; 0x78a5
   1a08c:	eor	r0, r0, r8, lsr #6
   1a090:	ldr	r8, [sp, #76]	; 0x4c
   1a094:	adc	r2, r2, r7
   1a098:	adds	r3, r3, lr
   1a09c:	ldr	r7, [sp, #112]	; 0x70
   1a0a0:	ldr	lr, [sp, #172]	; 0xac
   1a0a4:	lsr	r5, r7, #14
   1a0a8:	lsr	r6, r7, #18
   1a0ac:	adc	r2, r2, lr
   1a0b0:	ldr	lr, [sp, #72]	; 0x48
   1a0b4:	adds	r3, r3, r1
   1a0b8:	str	r3, [sp, #136]	; 0x88
   1a0bc:	orr	r5, r5, lr, lsl #18
   1a0c0:	adc	lr, r2, r0
   1a0c4:	ldr	r2, [sp, #72]	; 0x48
   1a0c8:	adds	ip, r3, ip
   1a0cc:	ldr	r0, [sp, #84]	; 0x54
   1a0d0:	adc	r4, lr, r4
   1a0d4:	str	lr, [sp, #204]	; 0xcc
   1a0d8:	ldr	lr, [sp, #68]	; 0x44
   1a0dc:	orr	r6, r6, r2, lsl #14
   1a0e0:	lsl	r2, r7, #23
   1a0e4:	eor	r1, r8, r0
   1a0e8:	ldr	r0, [sp, #80]	; 0x50
   1a0ec:	eor	r5, r5, r6
   1a0f0:	and	r1, r1, r7
   1a0f4:	ldr	r6, [sp, #20]
   1a0f8:	eor	r1, r1, r8
   1a0fc:	ldr	r8, [sp, #72]	; 0x48
   1a100:	adds	ip, ip, r0
   1a104:	adc	r4, r4, lr
   1a108:	ldr	lr, [sp, #108]	; 0x6c
   1a10c:	adds	ip, r1, ip
   1a110:	orr	r2, r2, r8, lsr #9
   1a114:	lsr	r0, r8, #14
   1a118:	eor	r1, lr, r6
   1a11c:	lsr	r3, r8, #18
   1a120:	eor	r5, r5, r2
   1a124:	and	r1, r1, r8
   1a128:	ldr	r2, [sp, #176]	; 0xb0
   1a12c:	orr	r0, r0, r7, lsl #18
   1a130:	eor	r1, r1, lr
   1a134:	orr	r3, r3, r7, lsl #14
   1a138:	mov	r6, r7
   1a13c:	adc	r4, r1, r4
   1a140:	ldr	r1, [sp, #116]	; 0x74
   1a144:	lsl	r7, r8, #23
   1a148:	eor	r3, r3, r0
   1a14c:	lsr	r8, r9, #28
   1a150:	orr	lr, sl, r9
   1a154:	lsl	r0, r9, #30
   1a158:	adds	ip, ip, r5
   1a15c:	and	r5, sl, r9
   1a160:	orr	r7, r7, r6, lsr #9
   1a164:	and	lr, lr, r2
   1a168:	orr	lr, lr, r5
   1a16c:	orr	r2, r0, r1, lsr #2
   1a170:	mov	r5, r1
   1a174:	eor	r7, r7, r3
   1a178:	orr	r8, r8, r1, lsl #4
   1a17c:	ldr	r0, [sp, #100]	; 0x64
   1a180:	adc	r4, r4, r7
   1a184:	lsl	r3, r9, #25
   1a188:	eor	r8, r8, r2
   1a18c:	mov	r2, r5
   1a190:	lsr	r1, r1, #28
   1a194:	orr	r3, r3, r2, lsr #7
   1a198:	lsl	r6, r2, #25
   1a19c:	eor	r8, r8, r3
   1a1a0:	ldr	r3, [sp, #16]
   1a1a4:	adds	r7, r0, ip
   1a1a8:	lsl	r0, r5, #30
   1a1ac:	ldr	r5, [sp, #104]	; 0x68
   1a1b0:	orr	r1, r1, r9, lsl #4
   1a1b4:	orr	r0, r0, r9, lsr #2
   1a1b8:	str	r7, [sp, #88]	; 0x58
   1a1bc:	orr	r7, fp, r2
   1a1c0:	orr	r6, r6, r9, lsr #7
   1a1c4:	and	r2, fp, r2
   1a1c8:	eor	r0, r0, r1
   1a1cc:	and	r7, r7, r3
   1a1d0:	ldr	r1, [sp, #44]	; 0x2c
   1a1d4:	eor	r0, r0, r6
   1a1d8:	orr	r7, r7, r2
   1a1dc:	adc	r5, r5, r4
   1a1e0:	adds	lr, r8, lr
   1a1e4:	ldr	r6, [sp, #40]	; 0x28
   1a1e8:	adc	r7, r0, r7
   1a1ec:	adds	ip, lr, ip
   1a1f0:	adc	r4, r7, r4
   1a1f4:	ldr	r2, [sp, #92]	; 0x5c
   1a1f8:	movw	lr, #43890	; 0xab72
   1a1fc:	movt	lr, #41456	; 0xa1f0
   1a200:	str	ip, [sp, #24]
   1a204:	lsr	r3, r1, #1
   1a208:	str	r5, [sp, #192]	; 0xc0
   1a20c:	lsr	r5, r1, #8
   1a210:	str	r4, [sp, #196]	; 0xc4
   1a214:	lsl	r0, r6, #3
   1a218:	ldr	r4, [sp, #44]	; 0x2c
   1a21c:	lsr	r1, r6, #19
   1a220:	lsr	r8, r2, #1
   1a224:	mov	r7, r2
   1a228:	lsr	ip, r2, #8
   1a22c:	orr	r5, r5, r2, lsl #24
   1a230:	orr	r3, r3, r2, lsl #31
   1a234:	orr	r2, r8, r4, lsl #31
   1a238:	mov	r8, r4
   1a23c:	orr	r4, ip, r4, lsl #24
   1a240:	eor	r3, r3, r5
   1a244:	lsr	ip, r8, #7
   1a248:	ldr	r8, [sp, #132]	; 0x84
   1a24c:	eor	r2, r2, r4
   1a250:	orr	ip, ip, r7, lsl #25
   1a254:	eor	r2, r2, r7, lsr #7
   1a258:	ldr	r7, [sp, #88]	; 0x58
   1a25c:	eor	r3, r3, ip
   1a260:	ldr	ip, [sp, #140]	; 0x8c
   1a264:	orr	r5, r0, r8, lsr #29
   1a268:	orr	r1, r1, r8, lsl #13
   1a26c:	lsr	r4, r8, #19
   1a270:	lsl	r0, r8, #3
   1a274:	eor	r1, r1, r5
   1a278:	orr	r4, r4, r6, lsl #13
   1a27c:	adds	r3, r3, ip
   1a280:	lsr	ip, r6, #6
   1a284:	orr	r0, r0, r6, lsr #29
   1a288:	ldr	r6, [sp, #144]	; 0x90
   1a28c:	orr	ip, ip, r8, lsl #26
   1a290:	eor	r0, r0, r4
   1a294:	lsr	r5, r7, #14
   1a298:	movw	r4, #30740	; 0x7814
   1a29c:	movt	r4, #33992	; 0x84c8
   1a2a0:	eor	r1, r1, ip
   1a2a4:	ldr	ip, [sp, #28]
   1a2a8:	eor	r0, r0, r8, lsr #6
   1a2ac:	adc	r2, r2, r6
   1a2b0:	ldr	r8, [sp, #192]	; 0xc0
   1a2b4:	lsr	r6, r7, #18
   1a2b8:	adds	r3, r3, ip
   1a2bc:	ldr	ip, [sp, #180]	; 0xb4
   1a2c0:	orr	r6, r6, r8, lsl #14
   1a2c4:	orr	r5, r5, r8, lsl #18
   1a2c8:	adc	r2, r2, ip
   1a2cc:	adds	r3, r3, r1
   1a2d0:	mov	ip, r3
   1a2d4:	adc	r3, r2, r0
   1a2d8:	ldr	r0, [sp, #84]	; 0x54
   1a2dc:	adds	lr, ip, lr
   1a2e0:	eor	r5, r5, r6
   1a2e4:	str	ip, [sp, #64]	; 0x40
   1a2e8:	adc	r4, r3, r4
   1a2ec:	ldr	r2, [sp, #112]	; 0x70
   1a2f0:	str	r3, [sp, #140]	; 0x8c
   1a2f4:	lsr	r3, r8, #18
   1a2f8:	ldr	r6, [sp, #72]	; 0x48
   1a2fc:	orr	r3, r3, r7, lsl #14
   1a300:	ldr	ip, [sp, #108]	; 0x6c
   1a304:	eor	r1, r0, r2
   1a308:	lsl	r2, r7, #23
   1a30c:	and	r1, r1, r7
   1a310:	eor	r1, r1, r0
   1a314:	ldr	r0, [sp, #76]	; 0x4c
   1a318:	orr	r2, r2, r8, lsr #9
   1a31c:	eor	r5, r5, r2
   1a320:	ldr	r2, [sp, #88]	; 0x58
   1a324:	adds	lr, lr, r0
   1a328:	lsr	r0, r8, #14
   1a32c:	adc	r4, r4, ip
   1a330:	ldr	ip, [sp, #20]
   1a334:	adds	lr, r1, lr
   1a338:	orr	r0, r0, r7, lsl #18
   1a33c:	lsl	r7, r8, #23
   1a340:	eor	r3, r3, r0
   1a344:	orr	r7, r7, r2, lsr #9
   1a348:	eor	r1, ip, r6
   1a34c:	ldr	r6, [sp, #24]
   1a350:	and	r1, r1, r8
   1a354:	eor	r7, r7, r3
   1a358:	eor	r1, r1, ip
   1a35c:	adc	r4, r1, r4
   1a360:	ldr	r1, [sp, #196]	; 0xc4
   1a364:	adds	lr, lr, r5
   1a368:	adc	r4, r4, r7
   1a36c:	lsl	r0, r6, #30
   1a370:	and	r5, r9, r6
   1a374:	orr	ip, r9, r6
   1a378:	lsr	r8, r6, #28
   1a37c:	and	ip, ip, sl
   1a380:	lsl	r3, r6, #25
   1a384:	orr	ip, ip, r5
   1a388:	ldr	r5, [sp, #24]
   1a38c:	orr	r2, r0, r1, lsr #2
   1a390:	mov	r6, r1
   1a394:	ldr	r0, [sp, #176]	; 0xb0
   1a398:	orr	r8, r8, r1, lsl #4
   1a39c:	orr	r3, r3, r6, lsr #7
   1a3a0:	eor	r8, r8, r2
   1a3a4:	mov	r2, r6
   1a3a8:	ldr	r6, [sp, #16]
   1a3ac:	eor	r8, r8, r3
   1a3b0:	lsr	r1, r1, #28
   1a3b4:	ldr	r3, [sp, #116]	; 0x74
   1a3b8:	adds	r0, r0, lr
   1a3bc:	orr	r1, r1, r5, lsl #4
   1a3c0:	str	r0, [sp, #100]	; 0x64
   1a3c4:	lsl	r0, r2, #30
   1a3c8:	adc	r6, r6, r4
   1a3cc:	adds	ip, r8, ip
   1a3d0:	ldr	r8, [sp, #152]	; 0x98
   1a3d4:	orr	r0, r0, r5, lsr #2
   1a3d8:	str	r6, [sp, #76]	; 0x4c
   1a3dc:	orr	r7, r3, r2
   1a3e0:	lsl	r6, r2, #25
   1a3e4:	and	r7, r7, fp
   1a3e8:	and	r2, r3, r2
   1a3ec:	eor	r0, r0, r1
   1a3f0:	ldr	r1, [sp, #148]	; 0x94
   1a3f4:	orr	r7, r7, r2
   1a3f8:	orr	r6, r6, r5, lsr #7
   1a3fc:	eor	r0, r0, r6
   1a400:	mov	r6, r8
   1a404:	adc	r7, r0, r7
   1a408:	adds	r0, ip, lr
   1a40c:	lsr	ip, r8, #8
   1a410:	lsr	r3, r1, #1
   1a414:	movw	lr, #14828	; 0x39ec
   1a418:	movt	lr, #6756	; 0x1a64
   1a41c:	lsr	r5, r1, #8
   1a420:	str	r0, [sp, #176]	; 0xb0
   1a424:	adc	r0, r7, r4
   1a428:	orr	r4, ip, r1, lsl #24
   1a42c:	ldr	r7, [sp, #136]	; 0x88
   1a430:	lsr	ip, r1, #7
   1a434:	str	r0, [sp, #80]	; 0x50
   1a438:	orr	r5, r5, r6, lsl #24
   1a43c:	orr	r3, r3, r8, lsl #31
   1a440:	orr	ip, ip, r6, lsl #25
   1a444:	lsr	r8, r8, #1
   1a448:	eor	r3, r3, r5
   1a44c:	eor	r3, r3, ip
   1a450:	ldr	ip, [sp, #44]	; 0x2c
   1a454:	lsl	r0, r7, #3
   1a458:	orr	r2, r8, r1, lsl #31
   1a45c:	ldr	r8, [sp, #204]	; 0xcc
   1a460:	lsr	r1, r7, #19
   1a464:	eor	r2, r2, r4
   1a468:	eor	r2, r2, r6, lsr #7
   1a46c:	adds	r3, r3, ip
   1a470:	lsr	ip, r7, #6
   1a474:	orr	r5, r0, r8, lsr #29
   1a478:	lsr	r4, r8, #19
   1a47c:	lsl	r0, r8, #3
   1a480:	orr	r1, r1, r8, lsl #13
   1a484:	orr	ip, ip, r8, lsl #26
   1a488:	orr	r4, r4, r7, lsl #13
   1a48c:	eor	r1, r1, r5
   1a490:	orr	r0, r0, r7, lsr #29
   1a494:	ldr	r7, [sp, #92]	; 0x5c
   1a498:	eor	r1, r1, ip
   1a49c:	eor	r0, r0, r4
   1a4a0:	ldr	ip, [sp, #184]	; 0xb8
   1a4a4:	mov	r4, #520	; 0x208
   1a4a8:	movt	r4, #36039	; 0x8cc7
   1a4ac:	eor	r0, r0, r8, lsr #6
   1a4b0:	ldr	r8, [sp, #188]	; 0xbc
   1a4b4:	adc	r2, r2, r7
   1a4b8:	ldr	r7, [sp, #100]	; 0x64
   1a4bc:	adds	r3, r3, ip
   1a4c0:	adc	r2, r2, r8
   1a4c4:	ldr	r8, [sp, #76]	; 0x4c
   1a4c8:	adds	r3, r3, r1
   1a4cc:	adc	r0, r2, r0
   1a4d0:	adds	lr, r3, lr
   1a4d4:	lsr	r5, r7, #14
   1a4d8:	mov	ip, r7
   1a4dc:	ldr	r1, [sp, #88]	; 0x58
   1a4e0:	lsr	r6, r7, #18
   1a4e4:	adc	r4, r0, r4
   1a4e8:	str	r3, [sp, #44]	; 0x2c
   1a4ec:	str	r0, [sp, #144]	; 0x90
   1a4f0:	lsl	r2, ip, #23
   1a4f4:	orr	r6, r6, r8, lsl #14
   1a4f8:	ldr	r0, [sp, #84]	; 0x54
   1a4fc:	orr	r5, r5, r8, lsl #18
   1a500:	mov	r8, r7
   1a504:	ldr	r7, [sp, #112]	; 0x70
   1a508:	eor	r5, r5, r6
   1a50c:	ldr	r6, [sp, #176]	; 0xb0
   1a510:	adds	lr, lr, r0
   1a514:	eor	r1, r7, r1
   1a518:	and	r1, r1, ip
   1a51c:	ldr	ip, [sp, #20]
   1a520:	eor	r1, r1, r7
   1a524:	ldr	r7, [sp, #76]	; 0x4c
   1a528:	adc	r4, r4, ip
   1a52c:	adds	lr, r1, lr
   1a530:	ldr	ip, [sp, #72]	; 0x48
   1a534:	ldr	r1, [sp, #192]	; 0xc0
   1a538:	orr	r2, r2, r7, lsr #9
   1a53c:	lsr	r0, r7, #14
   1a540:	eor	r5, r5, r2
   1a544:	ldr	r2, [sp, #100]	; 0x64
   1a548:	lsr	r3, r7, #18
   1a54c:	orr	r0, r0, r8, lsl #18
   1a550:	orr	r3, r3, r8, lsl #14
   1a554:	eor	r1, ip, r1
   1a558:	lsr	r8, r6, #28
   1a55c:	and	r1, r1, r7
   1a560:	lsl	r7, r7, #23
   1a564:	eor	r3, r3, r0
   1a568:	eor	r1, r1, ip
   1a56c:	lsl	r0, r6, #30
   1a570:	orr	r7, r7, r2, lsr #9
   1a574:	ldr	r2, [sp, #80]	; 0x50
   1a578:	adc	r4, r1, r4
   1a57c:	adds	lr, lr, r5
   1a580:	eor	r7, r7, r3
   1a584:	ldr	r1, [sp, #24]
   1a588:	lsl	r3, r6, #25
   1a58c:	adc	r4, r4, r7
   1a590:	adds	sl, sl, lr
   1a594:	adc	fp, fp, r4
   1a598:	orr	r8, r8, r2, lsl #4
   1a59c:	orr	r2, r0, r2, lsr #2
   1a5a0:	ldr	r0, [sp, #80]	; 0x50
   1a5a4:	str	fp, [sp, #84]	; 0x54
   1a5a8:	and	r5, r1, r6
   1a5ac:	orr	ip, r1, r6
   1a5b0:	str	sl, [sp, #104]	; 0x68
   1a5b4:	eor	r8, r8, r2
   1a5b8:	and	ip, ip, r9
   1a5bc:	ldr	fp, [sp, #116]	; 0x74
   1a5c0:	orr	ip, ip, r5
   1a5c4:	mov	r5, r6
   1a5c8:	ldr	sl, [sp, #196]	; 0xc4
   1a5cc:	mov	r2, r0
   1a5d0:	lsr	r1, r0, #28
   1a5d4:	lsl	r0, r0, #30
   1a5d8:	orr	r1, r1, r6, lsl #4
   1a5dc:	orr	r0, r0, r6, lsr #2
   1a5e0:	lsl	r6, r2, #25
   1a5e4:	orr	r7, sl, r2
   1a5e8:	orr	r3, r3, r2, lsr #7
   1a5ec:	and	r2, sl, r2
   1a5f0:	and	r7, r7, fp
   1a5f4:	orr	r6, r6, r5, lsr #7
   1a5f8:	ldr	sl, [sp, #4]
   1a5fc:	orr	r7, r7, r2
   1a600:	eor	r0, r0, r1
   1a604:	ldr	r2, [sp, #156]	; 0x9c
   1a608:	eor	r0, r0, r6
   1a60c:	eor	r8, r8, r3
   1a610:	adds	ip, r8, ip
   1a614:	ldr	r6, [sp, #4]
   1a618:	adc	r7, r0, r7
   1a61c:	lsr	r3, sl, #1
   1a620:	lsr	r5, sl, #8
   1a624:	adds	sl, ip, lr
   1a628:	ldr	lr, [sp, #64]	; 0x40
   1a62c:	lsr	ip, r2, #8
   1a630:	adc	fp, r7, r4
   1a634:	mov	r7, r2
   1a638:	lsr	r8, r2, #1
   1a63c:	orr	r4, ip, r6, lsl #24
   1a640:	orr	r5, r5, r2, lsl #24
   1a644:	orr	r3, r3, r2, lsl #31
   1a648:	lsr	ip, r6, #7
   1a64c:	orr	r2, r8, r6, lsl #31
   1a650:	ldr	r8, [sp, #64]	; 0x40
   1a654:	eor	r3, r3, r5
   1a658:	lsl	r0, lr, #3
   1a65c:	ldr	r6, [sp, #140]	; 0x8c
   1a660:	orr	ip, ip, r7, lsl #25
   1a664:	eor	r2, r2, r4
   1a668:	lsr	r1, lr, #19
   1a66c:	movw	lr, #7720	; 0x1e28
   1a670:	movt	lr, #9059	; 0x2363
   1a674:	eor	r3, r3, ip
   1a678:	eor	r2, r2, r7, lsr #7
   1a67c:	lsr	ip, r8, #6
   1a680:	orr	r5, r0, r6, lsr #29
   1a684:	lsr	r4, r6, #19
   1a688:	lsl	r0, r6, #3
   1a68c:	orr	r4, r4, r8, lsl #13
   1a690:	orr	r1, r1, r6, lsl #13
   1a694:	orr	r0, r0, r8, lsr #29
   1a698:	ldr	r8, [sp, #104]	; 0x68
   1a69c:	orr	ip, ip, r6, lsl #26
   1a6a0:	eor	r1, r1, r5
   1a6a4:	eor	r0, r0, r4
   1a6a8:	ldr	r5, [sp, #148]	; 0x94
   1a6ac:	movw	r4, #65530	; 0xfffa
   1a6b0:	movt	r4, #37054	; 0x90be
   1a6b4:	eor	r1, r1, ip
   1a6b8:	eor	r0, r0, r6, lsr #6
   1a6bc:	ldr	r6, [sp, #152]	; 0x98
   1a6c0:	ldr	ip, [sp, #12]
   1a6c4:	adds	r3, r3, r5
   1a6c8:	lsr	r5, r8, #14
   1a6cc:	ldr	r7, [sp, #88]	; 0x58
   1a6d0:	adc	r2, r2, r6
   1a6d4:	lsr	r6, r8, #18
   1a6d8:	adds	r3, r3, ip
   1a6dc:	ldr	ip, [sp, #120]	; 0x78
   1a6e0:	adc	r2, r2, ip
   1a6e4:	adds	ip, r3, r1
   1a6e8:	ldr	r3, [sp, #84]	; 0x54
   1a6ec:	str	ip, [sp, #68]	; 0x44
   1a6f0:	orr	r5, r5, r3, lsl #18
   1a6f4:	adc	r3, r2, r0
   1a6f8:	ldr	r0, [sp, #84]	; 0x54
   1a6fc:	adds	lr, ip, lr
   1a700:	ldr	ip, [sp, #72]	; 0x48
   1a704:	adc	r4, r3, r4
   1a708:	str	r3, [sp, #148]	; 0x94
   1a70c:	ldr	r2, [sp, #100]	; 0x64
   1a710:	orr	r6, r6, r0, lsl #14
   1a714:	ldr	r0, [sp, #112]	; 0x70
   1a718:	eor	r5, r5, r6
   1a71c:	ldr	r6, [sp, #76]	; 0x4c
   1a720:	eor	r1, r7, r2
   1a724:	lsl	r2, r8, #23
   1a728:	and	r1, r1, r8
   1a72c:	adds	lr, lr, r0
   1a730:	eor	r1, r1, r7
   1a734:	ldr	r7, [sp, #84]	; 0x54
   1a738:	adc	r4, r4, ip
   1a73c:	adds	lr, r1, lr
   1a740:	ldr	ip, [sp, #192]	; 0xc0
   1a744:	lsr	r0, r7, #14
   1a748:	lsr	r3, r7, #18
   1a74c:	eor	r1, ip, r6
   1a750:	orr	r2, r2, r7, lsr #9
   1a754:	mov	r6, r8
   1a758:	and	r1, r1, r7
   1a75c:	lsl	r7, r7, #23
   1a760:	eor	r1, r1, ip
   1a764:	orr	r0, r0, r8, lsl #18
   1a768:	eor	r5, r5, r2
   1a76c:	adc	r4, r1, r4
   1a770:	orr	r3, r3, r6, lsl #14
   1a774:	adds	lr, lr, r5
   1a778:	ldr	r1, [sp, #104]	; 0x68
   1a77c:	lsr	r8, sl, #28
   1a780:	eor	r3, r3, r0
   1a784:	lsl	r0, sl, #30
   1a788:	ldr	r2, [sp, #24]
   1a78c:	orr	r8, r8, fp, lsl #4
   1a790:	ldr	r6, [sp, #176]	; 0xb0
   1a794:	orr	r7, r7, r1, lsr #9
   1a798:	lsr	r1, fp, #28
   1a79c:	eor	r7, r7, r3
   1a7a0:	lsl	r3, sl, #25
   1a7a4:	adc	r4, r4, r7
   1a7a8:	adds	r9, r9, lr
   1a7ac:	orr	r1, r1, sl, lsl #4
   1a7b0:	orr	ip, r6, sl
   1a7b4:	orr	r3, r3, fp, lsr #7
   1a7b8:	and	r5, r6, sl
   1a7bc:	str	r9, [sp, #152]	; 0x98
   1a7c0:	and	ip, ip, r2
   1a7c4:	orr	r2, r0, fp, lsr #2
   1a7c8:	ldr	r9, [sp, #116]	; 0x74
   1a7cc:	lsl	r0, fp, #30
   1a7d0:	orr	ip, ip, r5
   1a7d4:	eor	r8, r8, r2
   1a7d8:	lsl	r6, fp, #25
   1a7dc:	eor	r8, r8, r3
   1a7e0:	ldr	r3, [sp, #80]	; 0x50
   1a7e4:	orr	r0, r0, sl, lsr #2
   1a7e8:	orr	r6, r6, sl, lsr #7
   1a7ec:	eor	r0, r0, r1
   1a7f0:	adc	r9, r9, r4
   1a7f4:	eor	r0, r0, r6
   1a7f8:	adds	ip, r8, ip
   1a7fc:	str	r9, [sp, #108]	; 0x6c
   1a800:	orr	r7, r3, fp
   1a804:	and	r2, r3, fp
   1a808:	ldr	r9, [sp, #196]	; 0xc4
   1a80c:	and	r7, r7, r9
   1a810:	ldr	r9, [sp, #32]
   1a814:	orr	r7, r7, r2
   1a818:	ldr	r2, [sp, #96]	; 0x60
   1a81c:	adc	r7, r0, r7
   1a820:	lsr	r3, r9, #1
   1a824:	lsr	r5, r9, #8
   1a828:	adds	r9, ip, lr
   1a82c:	adc	lr, r7, r4
   1a830:	ldr	r7, [sp, #32]
   1a834:	lsr	ip, r2, #8
   1a838:	lsr	r8, r2, #1
   1a83c:	mov	r6, r2
   1a840:	str	lr, [sp, #200]	; 0xc8
   1a844:	orr	r5, r5, r2, lsl #24
   1a848:	ldr	lr, [sp, #44]	; 0x2c
   1a84c:	orr	r3, r3, r2, lsl #31
   1a850:	orr	r4, ip, r7, lsl #24
   1a854:	eor	r3, r3, r5
   1a858:	orr	r2, r8, r7, lsl #31
   1a85c:	ldr	r8, [sp, #152]	; 0x98
   1a860:	lsr	ip, r7, #7
   1a864:	ldr	r7, [sp, #144]	; 0x90
   1a868:	lsl	r0, lr, #3
   1a86c:	eor	r2, r2, r4
   1a870:	lsr	r1, lr, #19
   1a874:	movw	lr, #48617	; 0xbde9
   1a878:	movt	lr, #56962	; 0xde82
   1a87c:	orr	ip, ip, r6, lsl #25
   1a880:	eor	r2, r2, r6, lsr #7
   1a884:	eor	r3, r3, ip
   1a888:	lsr	r6, r8, #18
   1a88c:	orr	r5, r0, r7, lsr #29
   1a890:	orr	r1, r1, r7, lsl #13
   1a894:	lsr	r4, r7, #19
   1a898:	eor	r1, r1, r5
   1a89c:	ldr	r5, [sp, #4]
   1a8a0:	lsl	r0, r7, #3
   1a8a4:	adds	r3, r3, r5
   1a8a8:	ldr	r5, [sp, #44]	; 0x2c
   1a8ac:	lsr	ip, r5, #6
   1a8b0:	orr	r4, r4, r5, lsl #13
   1a8b4:	orr	r0, r0, r5, lsr #29
   1a8b8:	orr	ip, ip, r7, lsl #26
   1a8bc:	eor	r0, r0, r4
   1a8c0:	movw	r4, #27883	; 0x6ceb
   1a8c4:	movt	r4, #42064	; 0xa450
   1a8c8:	eor	r1, r1, ip
   1a8cc:	eor	r0, r0, r7, lsr #6
   1a8d0:	ldr	ip, [sp, #60]	; 0x3c
   1a8d4:	lsr	r5, r8, #14
   1a8d8:	ldr	r7, [sp, #156]	; 0x9c
   1a8dc:	adc	r2, r2, r7
   1a8e0:	adds	r3, r3, ip
   1a8e4:	ldr	ip, [sp, #124]	; 0x7c
   1a8e8:	ldr	r7, [sp, #100]	; 0x64
   1a8ec:	adc	r2, r2, ip
   1a8f0:	adds	r3, r3, r1
   1a8f4:	ldr	r1, [sp, #104]	; 0x68
   1a8f8:	adc	r0, r2, r0
   1a8fc:	adds	lr, r3, lr
   1a900:	lsl	r2, r8, #23
   1a904:	ldr	ip, [sp, #108]	; 0x6c
   1a908:	adc	r4, r0, r4
   1a90c:	str	r3, [sp, #16]
   1a910:	str	r0, [sp, #72]	; 0x48
   1a914:	ldr	r0, [sp, #88]	; 0x58
   1a918:	eor	r1, r7, r1
   1a91c:	and	r1, r1, r8
   1a920:	orr	r6, r6, ip, lsl #14
   1a924:	eor	r1, r1, r7
   1a928:	ldr	r7, [sp, #84]	; 0x54
   1a92c:	orr	r5, r5, ip, lsl #18
   1a930:	lsr	r3, ip, #18
   1a934:	adds	lr, lr, r0
   1a938:	eor	r5, r5, r6
   1a93c:	lsr	r0, ip, #14
   1a940:	mov	r6, ip
   1a944:	ldr	ip, [sp, #192]	; 0xc0
   1a948:	orr	r3, r3, r8, lsl #14
   1a94c:	orr	r2, r2, r6, lsr #9
   1a950:	orr	r0, r0, r8, lsl #18
   1a954:	eor	r5, r5, r2
   1a958:	ldr	r2, [sp, #108]	; 0x6c
   1a95c:	eor	r3, r3, r0
   1a960:	lsl	r0, r9, #30
   1a964:	adc	r4, r4, ip
   1a968:	ldr	ip, [sp, #76]	; 0x4c
   1a96c:	adds	lr, r1, lr
   1a970:	eor	r1, ip, r7
   1a974:	lsl	r7, r2, #23
   1a978:	ldr	r2, [sp, #176]	; 0xb0
   1a97c:	and	r1, r1, r6
   1a980:	mov	r6, r8
   1a984:	lsr	r8, r9, #28
   1a988:	eor	r1, r1, ip
   1a98c:	orr	ip, sl, r9
   1a990:	orr	r7, r7, r6, lsr #9
   1a994:	adc	r4, r1, r4
   1a998:	ldr	r1, [sp, #200]	; 0xc8
   1a99c:	adds	lr, lr, r5
   1a9a0:	eor	r7, r7, r3
   1a9a4:	lsl	r3, r9, #25
   1a9a8:	and	r5, sl, r9
   1a9ac:	and	ip, ip, r2
   1a9b0:	adc	r4, r4, r7
   1a9b4:	orr	ip, ip, r5
   1a9b8:	orr	r2, r0, r1, lsr #2
   1a9bc:	ldr	r0, [sp, #24]
   1a9c0:	mov	r7, r1
   1a9c4:	orr	r8, r8, r1, lsl #4
   1a9c8:	orr	r3, r3, r7, lsr #7
   1a9cc:	eor	r8, r8, r2
   1a9d0:	ldr	r2, [sp, #196]	; 0xc4
   1a9d4:	lsr	r1, r1, #28
   1a9d8:	eor	r8, r8, r3
   1a9dc:	adds	r0, r0, lr
   1a9e0:	ldr	r3, [sp, #80]	; 0x50
   1a9e4:	orr	r1, r1, r9, lsl #4
   1a9e8:	str	r0, [sp, #88]	; 0x58
   1a9ec:	lsl	r0, r7, #30
   1a9f0:	adc	r2, r2, r4
   1a9f4:	adds	ip, r8, ip
   1a9f8:	orr	r0, r0, r9, lsr #2
   1a9fc:	str	r2, [sp, #156]	; 0x9c
   1aa00:	mov	r2, r7
   1aa04:	orr	r7, fp, r7
   1aa08:	lsl	r6, r2, #25
   1aa0c:	eor	r0, r0, r1
   1aa10:	and	r2, fp, r2
   1aa14:	and	r7, r7, r3
   1aa18:	ldr	r1, [sp, #8]
   1aa1c:	orr	r6, r6, r9, lsr #7
   1aa20:	orr	r7, r7, r2
   1aa24:	ldr	r2, [sp, #160]	; 0xa0
   1aa28:	eor	r0, r0, r6
   1aa2c:	adc	r7, r0, r7
   1aa30:	adds	r0, ip, lr
   1aa34:	ldr	r6, [sp, #68]	; 0x44
   1aa38:	adc	r4, r7, r4
   1aa3c:	lsr	r3, r1, #1
   1aa40:	movw	lr, #30997	; 0x7915
   1aa44:	movt	lr, #45766	; 0xb2c6
   1aa48:	lsr	r5, r1, #8
   1aa4c:	str	r0, [sp, #112]	; 0x70
   1aa50:	lsr	r8, r2, #1
   1aa54:	ldr	r0, [sp, #8]
   1aa58:	lsr	ip, r2, #8
   1aa5c:	orr	r5, r5, r2, lsl #24
   1aa60:	str	r4, [sp, #92]	; 0x5c
   1aa64:	mov	r4, r2
   1aa68:	orr	r3, r3, r2, lsl #31
   1aa6c:	lsr	r7, r6, #19
   1aa70:	lsl	r1, r6, #3
   1aa74:	eor	r3, r3, r5
   1aa78:	orr	r2, r8, r0, lsl #31
   1aa7c:	ldr	r8, [sp, #148]	; 0x94
   1aa80:	orr	ip, ip, r0, lsl #24
   1aa84:	lsr	r0, r0, #7
   1aa88:	eor	r2, r2, ip
   1aa8c:	ldr	ip, [sp, #32]
   1aa90:	orr	r0, r0, r4, lsl #25
   1aa94:	orr	r1, r1, r8, lsr #29
   1aa98:	eor	r3, r3, r0
   1aa9c:	eor	r2, r2, r4, lsr #7
   1aaa0:	orr	r7, r7, r8, lsl #13
   1aaa4:	lsr	r4, r8, #19
   1aaa8:	adds	r3, r3, ip
   1aaac:	lsl	r0, r8, #3
   1aab0:	eor	r7, r7, r1
   1aab4:	lsr	ip, r6, #6
   1aab8:	orr	r1, r4, r6, lsl #13
   1aabc:	orr	ip, ip, r8, lsl #26
   1aac0:	orr	r0, r0, r6, lsr #29
   1aac4:	ldr	r6, [sp, #96]	; 0x60
   1aac8:	eor	r7, r7, ip
   1aacc:	eor	r0, r0, r1
   1aad0:	ldr	ip, [sp, #36]	; 0x24
   1aad4:	movw	r1, #41975	; 0xa3f7
   1aad8:	movt	r1, #48889	; 0xbef9
   1aadc:	eor	r0, r0, r8, lsr #6
   1aae0:	ldr	r8, [sp, #128]	; 0x80
   1aae4:	adc	r2, r2, r6
   1aae8:	ldr	r6, [sp, #88]	; 0x58
   1aaec:	adds	r3, r3, ip
   1aaf0:	adc	r2, r2, r8
   1aaf4:	adds	ip, r3, r7
   1aaf8:	ldr	r7, [sp, #156]	; 0x9c
   1aafc:	adc	r3, r2, r0
   1ab00:	adds	lr, ip, lr
   1ab04:	lsr	r4, r6, #14
   1ab08:	adc	r1, r3, r1
   1ab0c:	lsr	r5, r6, #18
   1ab10:	ldr	r6, [sp, #104]	; 0x68
   1ab14:	ldr	r0, [sp, #152]	; 0x98
   1ab18:	orr	r5, r5, r7, lsl #14
   1ab1c:	str	ip, [sp, #20]
   1ab20:	orr	r4, r4, r7, lsl #18
   1ab24:	ldr	r8, [sp, #88]	; 0x58
   1ab28:	eor	r4, r4, r5
   1ab2c:	mov	r5, r7
   1ab30:	str	r3, [sp, #96]	; 0x60
   1ab34:	ldr	ip, [sp, #100]	; 0x64
   1ab38:	lsr	r3, r7, #18
   1ab3c:	eor	r0, r6, r0
   1ab40:	and	r0, r0, r8
   1ab44:	lsl	r2, r8, #23
   1ab48:	eor	r0, r0, r6
   1ab4c:	ldr	r6, [sp, #108]	; 0x6c
   1ab50:	adds	lr, lr, ip
   1ab54:	lsr	ip, r7, #14
   1ab58:	ldr	r7, [sp, #76]	; 0x4c
   1ab5c:	orr	r2, r2, r5, lsr #9
   1ab60:	orr	ip, ip, r8, lsl #18
   1ab64:	eor	r4, r4, r2
   1ab68:	adc	r1, r1, r7
   1ab6c:	ldr	r7, [sp, #84]	; 0x54
   1ab70:	adds	lr, r0, lr
   1ab74:	eor	r0, r7, r6
   1ab78:	mov	r6, r8
   1ab7c:	and	r0, r0, r5
   1ab80:	orr	r3, r3, r6, lsl #14
   1ab84:	mov	r8, r5
   1ab88:	eor	r0, r0, r7
   1ab8c:	mov	r5, r6
   1ab90:	lsl	r7, r8, #23
   1ab94:	adc	r1, r0, r1
   1ab98:	ldr	r0, [sp, #112]	; 0x70
   1ab9c:	adds	lr, lr, r4
   1aba0:	eor	r3, r3, ip
   1aba4:	orr	r7, r7, r5, lsr #9
   1aba8:	eor	r7, r7, r3
   1abac:	adc	r1, r1, r7
   1abb0:	ldr	r7, [sp, #92]	; 0x5c
   1abb4:	orr	r6, r9, r0
   1abb8:	mov	r4, r0
   1abbc:	lsl	ip, r0, #30
   1abc0:	lsr	r8, r0, #28
   1abc4:	ldr	r0, [sp, #92]	; 0x5c
   1abc8:	mov	r5, r4
   1abcc:	lsl	r3, r5, #25
   1abd0:	and	r4, r9, r4
   1abd4:	and	r6, r6, sl
   1abd8:	orr	r6, r6, r4
   1abdc:	ldr	r4, [sp, #48]	; 0x30
   1abe0:	orr	r3, r3, r7, lsr #7
   1abe4:	orr	r2, ip, r0, lsr #2
   1abe8:	orr	r8, r8, r0, lsl #4
   1abec:	lsr	r0, r7, #28
   1abf0:	eor	r8, r8, r2
   1abf4:	ldr	r2, [sp, #176]	; 0xb0
   1abf8:	orr	r0, r0, r5, lsl #4
   1abfc:	eor	r8, r8, r3
   1ac00:	mov	r3, r7
   1ac04:	adds	ip, r2, lr
   1ac08:	ldr	r2, [sp, #80]	; 0x50
   1ac0c:	str	ip, [sp, #116]	; 0x74
   1ac10:	lsl	ip, r7, #30
   1ac14:	orr	ip, ip, r5, lsr #2
   1ac18:	adc	r2, r2, r1
   1ac1c:	lsl	r5, r7, #25
   1ac20:	adds	r6, r8, r6
   1ac24:	eor	ip, ip, r0
   1ac28:	ldr	r0, [sp, #112]	; 0x70
   1ac2c:	str	r2, [sp, #32]
   1ac30:	ldr	r2, [sp, #200]	; 0xc8
   1ac34:	orr	r5, r5, r0, lsr #7
   1ac38:	orr	r7, r2, r7
   1ac3c:	and	r3, r2, r3
   1ac40:	lsr	r2, r4, #1
   1ac44:	and	r7, r7, fp
   1ac48:	eor	ip, ip, r5
   1ac4c:	lsr	r4, r4, #8
   1ac50:	orr	r7, r7, r3
   1ac54:	ldr	r3, [sp, #164]	; 0xa4
   1ac58:	adc	r7, ip, r7
   1ac5c:	adds	lr, r6, lr
   1ac60:	movw	ip, #21291	; 0x532b
   1ac64:	movt	ip, #58226	; 0xe372
   1ac68:	str	lr, [sp, #176]	; 0xb0
   1ac6c:	adc	lr, r7, r1
   1ac70:	ldr	r7, [sp, #72]	; 0x48
   1ac74:	orr	r0, r4, r3, lsl #24
   1ac78:	str	lr, [sp, #80]	; 0x50
   1ac7c:	mov	r6, r3
   1ac80:	orr	r8, r2, r3, lsl #31
   1ac84:	ldr	lr, [sp, #16]
   1ac88:	lsr	r2, r3, #1
   1ac8c:	ldr	r4, [sp, #48]	; 0x30
   1ac90:	lsr	r5, r3, #8
   1ac94:	eor	r0, r0, r8
   1ac98:	ldr	r8, [sp, #132]	; 0x84
   1ac9c:	lsl	r1, lr, #3
   1aca0:	orr	r5, r5, r4, lsl #24
   1aca4:	orr	r2, r2, r4, lsl #31
   1aca8:	orr	r1, r1, r7, lsr #29
   1acac:	eor	r2, r2, r5
   1acb0:	lsl	r5, r7, #3
   1acb4:	eor	r2, r2, r3, lsr #7
   1acb8:	lsr	r3, lr, #19
   1acbc:	lsr	lr, r4, #7
   1acc0:	orr	r3, r3, r7, lsl #13
   1acc4:	orr	lr, lr, r6, lsl #25
   1acc8:	eor	r3, r3, r1
   1accc:	ldr	r1, [sp, #16]
   1acd0:	lsr	r4, r7, #19
   1acd4:	eor	r0, r0, lr
   1acd8:	ldr	lr, [sp, #8]
   1acdc:	orr	r4, r4, r1, lsl #13
   1ace0:	adds	r0, r0, lr
   1ace4:	lsr	lr, r1, #6
   1ace8:	orr	r1, r5, r1, lsr #29
   1acec:	ldr	r5, [sp, #160]	; 0xa0
   1acf0:	orr	lr, lr, r7, lsl #26
   1acf4:	eor	r1, r1, r4
   1acf8:	movw	r4, #30962	; 0x78f2
   1acfc:	movt	r4, #50801	; 0xc671
   1ad00:	eor	r3, r3, lr
   1ad04:	ldr	lr, [sp, #40]	; 0x28
   1ad08:	eor	r1, r1, r7, lsr #6
   1ad0c:	adc	r2, r2, r5
   1ad10:	ldr	r7, [sp, #116]	; 0x74
   1ad14:	adds	r0, r0, lr
   1ad18:	adc	r2, r2, r8
   1ad1c:	adds	r0, r0, r3
   1ad20:	ldr	r8, [sp, #32]
   1ad24:	mov	lr, r0
   1ad28:	adc	r0, r2, r1
   1ad2c:	lsr	r5, r7, #14
   1ad30:	ldr	r3, [sp, #152]	; 0x98
   1ad34:	adds	ip, lr, ip
   1ad38:	lsr	r6, r7, #18
   1ad3c:	adc	r4, r0, r4
   1ad40:	ldr	r2, [sp, #88]	; 0x58
   1ad44:	orr	r6, r6, r8, lsl #14
   1ad48:	str	lr, [sp, #4]
   1ad4c:	str	r0, [sp, #76]	; 0x4c
   1ad50:	orr	r5, r5, r8, lsl #18
   1ad54:	mov	r8, r7
   1ad58:	ldr	r0, [sp, #104]	; 0x68
   1ad5c:	eor	r5, r5, r6
   1ad60:	eor	r1, r3, r2
   1ad64:	ldr	lr, [sp, #108]	; 0x6c
   1ad68:	lsl	r2, r8, #23
   1ad6c:	and	r1, r1, r7
   1ad70:	ldr	r7, [sp, #84]	; 0x54
   1ad74:	eor	r1, r1, r3
   1ad78:	adds	ip, ip, r0
   1ad7c:	ldr	r3, [sp, #32]
   1ad80:	adc	r4, r4, r7
   1ad84:	ldr	r7, [sp, #156]	; 0x9c
   1ad88:	adds	ip, r1, ip
   1ad8c:	mov	r6, r3
   1ad90:	lsr	r0, r3, #14
   1ad94:	orr	r2, r2, r6, lsr #9
   1ad98:	lsr	r3, r3, #18
   1ad9c:	eor	r1, lr, r7
   1ada0:	eor	r5, r5, r2
   1ada4:	ldr	r2, [sp, #116]	; 0x74
   1ada8:	and	r1, r1, r6
   1adac:	lsl	r7, r6, #23
   1adb0:	eor	r1, r1, lr
   1adb4:	orr	r0, r0, r8, lsl #18
   1adb8:	ldr	r6, [sp, #112]	; 0x70
   1adbc:	adc	r4, r1, r4
   1adc0:	orr	r3, r3, r8, lsl #14
   1adc4:	adds	ip, ip, r5
   1adc8:	ldr	r1, [sp, #176]	; 0xb0
   1adcc:	orr	r7, r7, r2, lsr #9
   1add0:	eor	r3, r3, r0
   1add4:	ldr	r2, [sp, #80]	; 0x50
   1add8:	eor	r7, r7, r3
   1addc:	mov	r3, r6
   1ade0:	adc	r4, r4, r7
   1ade4:	adds	sl, sl, ip
   1ade8:	lsl	r0, r1, #30
   1adec:	adc	fp, fp, r4
   1adf0:	orr	lr, r6, r1
   1adf4:	lsr	r8, r1, #28
   1adf8:	and	r5, r3, r1
   1adfc:	and	lr, lr, r9
   1ae00:	mov	r6, r1
   1ae04:	lsl	r3, r1, #25
   1ae08:	orr	lr, lr, r5
   1ae0c:	orr	r8, r8, r2, lsl #4
   1ae10:	str	sl, [sp, #24]
   1ae14:	mov	r5, r1
   1ae18:	orr	r2, r0, r2, lsr #2
   1ae1c:	ldr	r0, [sp, #80]	; 0x50
   1ae20:	str	fp, [sp, #8]
   1ae24:	ldr	sl, [sp, #92]	; 0x5c
   1ae28:	eor	r8, r8, r2
   1ae2c:	ldr	fp, [sp, #200]	; 0xc8
   1ae30:	mov	r2, r0
   1ae34:	lsr	r1, r0, #28
   1ae38:	lsl	r0, r0, #30
   1ae3c:	orr	r3, r3, r2, lsr #7
   1ae40:	orr	r7, sl, r2
   1ae44:	orr	r1, r1, r6, lsl #4
   1ae48:	orr	r0, r0, r6, lsr #2
   1ae4c:	eor	r8, r8, r3
   1ae50:	and	r3, sl, r2
   1ae54:	lsl	r6, r2, #25
   1ae58:	ldr	sl, [sp, #52]	; 0x34
   1ae5c:	and	r7, r7, fp
   1ae60:	eor	r0, r0, r1
   1ae64:	adds	lr, r8, lr
   1ae68:	orr	r6, r6, r5, lsr #7
   1ae6c:	orr	r7, r7, r3
   1ae70:	ldr	r1, [sp, #168]	; 0xa8
   1ae74:	eor	r0, r0, r6
   1ae78:	ldr	r6, [sp, #96]	; 0x60
   1ae7c:	adc	r7, r0, r7
   1ae80:	lsr	r5, sl, #8
   1ae84:	ldr	r0, [sp, #20]
   1ae88:	lsr	r2, sl, #1
   1ae8c:	adds	sl, lr, ip
   1ae90:	orr	ip, r5, r1, lsl #24
   1ae94:	adc	fp, r7, r4
   1ae98:	mov	r4, r1
   1ae9c:	ldr	r5, [sp, #52]	; 0x34
   1aea0:	orr	r2, r2, r1, lsl #31
   1aea4:	lsr	r8, r1, #1
   1aea8:	eor	ip, ip, r2
   1aeac:	lsr	lr, r1, #8
   1aeb0:	movw	r1, #24988	; 0x619c
   1aeb4:	movt	r1, #59942	; 0xea26
   1aeb8:	lsr	r7, r0, #19
   1aebc:	lsl	r3, r0, #3
   1aec0:	orr	r7, r7, r6, lsl #13
   1aec4:	orr	r3, r3, r6, lsr #29
   1aec8:	lsr	r2, r5, #7
   1aecc:	eor	r7, r7, r3
   1aed0:	ldr	r3, [sp, #48]	; 0x30
   1aed4:	orr	r0, r8, r5, lsl #31
   1aed8:	orr	r2, r2, r4, lsl #25
   1aedc:	orr	lr, lr, r5, lsl #24
   1aee0:	mov	r5, r4
   1aee4:	ldr	r8, [sp, #88]	; 0x58
   1aee8:	eor	ip, ip, r2
   1aeec:	lsl	r4, r6, #3
   1aef0:	eor	r0, r0, lr
   1aef4:	lsr	lr, r6, #19
   1aef8:	adds	ip, ip, r3
   1aefc:	ldr	r3, [sp, #20]
   1af00:	eor	r0, r0, r5, lsr #7
   1af04:	orr	lr, lr, r3, lsl #13
   1af08:	lsr	r2, r3, #6
   1af0c:	orr	r3, r4, r3, lsr #29
   1af10:	ldr	r4, [sp, #136]	; 0x88
   1af14:	orr	r2, r2, r6, lsl #26
   1af18:	eor	r3, r3, lr
   1af1c:	movw	lr, #16078	; 0x3ece
   1af20:	movt	lr, #51751	; 0xca27
   1af24:	eor	r3, r3, r6, lsr #6
   1af28:	ldr	r6, [sp, #164]	; 0xa4
   1af2c:	eor	r7, r7, r2
   1af30:	adc	r0, r0, r6
   1af34:	ldr	r6, [sp, #24]
   1af38:	adds	ip, ip, r4
   1af3c:	lsr	r2, r6, #14
   1af40:	lsr	r4, r6, #18
   1af44:	ldr	r6, [sp, #204]	; 0xcc
   1af48:	adc	r0, r0, r6
   1af4c:	adds	ip, ip, r7
   1af50:	ldr	r7, [sp, #8]
   1af54:	adc	r3, r0, r3
   1af58:	mov	r6, ip
   1af5c:	adds	r1, ip, r1
   1af60:	ldr	ip, [sp, #24]
   1af64:	mov	r0, r8
   1af68:	adc	lr, r3, lr
   1af6c:	orr	r5, r2, r7, lsl #18
   1af70:	ldr	r2, [sp, #116]	; 0x74
   1af74:	orr	r4, r4, r7, lsl #14
   1af78:	mov	r7, r3
   1af7c:	eor	r4, r4, r5
   1af80:	eor	r0, r0, r2
   1af84:	lsl	r2, ip, #23
   1af88:	and	r0, r0, ip
   1af8c:	ldr	ip, [sp, #152]	; 0x98
   1af90:	eor	r0, r0, r8
   1af94:	str	r6, [sp, #84]	; 0x54
   1af98:	ldr	r3, [sp, #8]
   1af9c:	str	r7, [sp, #100]	; 0x64
   1afa0:	ldr	r8, [sp, #108]	; 0x6c
   1afa4:	adds	ip, r1, ip
   1afa8:	str	r6, [sp, #288]	; 0x120
   1afac:	ldr	r5, [sp, #32]
   1afb0:	lsr	r1, r3, #14
   1afb4:	str	r7, [sp, #292]	; 0x124
   1afb8:	ldr	r6, [sp, #24]
   1afbc:	lsr	r3, r3, #18
   1afc0:	adc	lr, lr, r8
   1afc4:	adds	ip, r0, ip
   1afc8:	ldr	r8, [sp, #156]	; 0x9c
   1afcc:	orr	r1, r1, r6, lsl #18
   1afd0:	orr	r3, r3, r6, lsl #14
   1afd4:	mov	r0, r8
   1afd8:	eor	r0, r0, r5
   1afdc:	ldr	r5, [sp, #8]
   1afe0:	eor	r3, r3, r1
   1afe4:	lsl	r1, sl, #30
   1afe8:	orr	r2, r2, r5, lsr #9
   1afec:	and	r0, r0, r5
   1aff0:	mov	r5, r6
   1aff4:	eor	r0, r0, r8
   1aff8:	lsr	r8, sl, #28
   1affc:	adc	lr, r0, lr
   1b000:	eor	r4, r4, r2
   1b004:	ldr	r2, [sp, #8]
   1b008:	adds	r4, ip, r4
   1b00c:	orr	r8, r8, fp, lsl #4
   1b010:	ldr	ip, [sp, #112]	; 0x70
   1b014:	ldr	r0, [sp, #176]	; 0xb0
   1b018:	lsl	r7, r2, #23
   1b01c:	orr	r2, r1, fp, lsr #2
   1b020:	orr	r7, r7, r5, lsr #9
   1b024:	eor	r8, r8, r2
   1b028:	lsl	r1, fp, #30
   1b02c:	orr	r6, r0, sl
   1b030:	eor	r7, r7, r3
   1b034:	lsl	r3, sl, #25
   1b038:	and	r6, r6, ip
   1b03c:	and	ip, r0, sl
   1b040:	lsr	r0, fp, #28
   1b044:	orr	r6, r6, ip
   1b048:	ldr	ip, [sp, #200]	; 0xc8
   1b04c:	adc	lr, lr, r7
   1b050:	adds	r9, r9, r4
   1b054:	orr	r3, r3, fp, lsr #7
   1b058:	lsl	r5, fp, #25
   1b05c:	str	r9, [sp, #152]	; 0x98
   1b060:	eor	r8, r8, r3
   1b064:	orr	r0, r0, sl, lsl #4
   1b068:	ldr	r3, [sp, #92]	; 0x5c
   1b06c:	orr	r1, r1, sl, lsr #2
   1b070:	adc	r9, ip, lr
   1b074:	orr	r5, r5, sl, lsr #7
   1b078:	adds	r6, r8, r6
   1b07c:	eor	r1, r1, r0
   1b080:	ldr	r0, [sp, #4]
   1b084:	str	r9, [sp, #48]	; 0x30
   1b088:	eor	r1, r1, r5
   1b08c:	ldr	r9, [sp, #80]	; 0x50
   1b090:	and	r2, r9, fp
   1b094:	orr	r7, r9, fp
   1b098:	ldr	r9, [sp, #56]	; 0x38
   1b09c:	and	r7, r7, r3
   1b0a0:	orr	r7, r7, r2
   1b0a4:	ldr	r2, [sp, #172]	; 0xac
   1b0a8:	adc	r7, r1, r7
   1b0ac:	lsr	r3, r9, #1
   1b0b0:	lsr	ip, r9, #8
   1b0b4:	adds	r9, r6, r4
   1b0b8:	lsr	r8, r2, #1
   1b0bc:	mov	r6, r2
   1b0c0:	orr	r3, r3, r2, lsl #31
   1b0c4:	lsr	r4, r2, #8
   1b0c8:	adc	r2, r7, lr
   1b0cc:	ldr	lr, [sp, #56]	; 0x38
   1b0d0:	orr	ip, ip, r6, lsl #24
   1b0d4:	ldr	r7, [sp, #76]	; 0x4c
   1b0d8:	eor	r3, r3, ip
   1b0dc:	str	r2, [sp, #160]	; 0xa0
   1b0e0:	lsr	r2, r0, #19
   1b0e4:	lsl	r0, r0, #3
   1b0e8:	orr	r1, r8, lr, lsl #31
   1b0ec:	mov	r8, lr
   1b0f0:	lsr	ip, r8, #7
   1b0f4:	ldr	r8, [sp, #4]
   1b0f8:	orr	r5, r0, r7, lsr #29
   1b0fc:	orr	ip, ip, r6, lsl #25
   1b100:	orr	r2, r2, r7, lsl #13
   1b104:	eor	r3, r3, ip
   1b108:	ldr	ip, [sp, #52]	; 0x34
   1b10c:	orr	r4, r4, lr, lsl #24
   1b110:	eor	r2, r2, r5
   1b114:	lsl	r0, r7, #3
   1b118:	movw	lr, #49671	; 0xc207
   1b11c:	movt	lr, #8640	; 0x21c0
   1b120:	ldr	r5, [sp, #168]	; 0xa8
   1b124:	eor	r1, r1, r4
   1b128:	eor	r1, r1, r6, lsr #7
   1b12c:	lsr	r4, r7, #19
   1b130:	adds	r3, r3, ip
   1b134:	lsr	ip, r8, #6
   1b138:	orr	r4, r4, r8, lsl #13
   1b13c:	orr	ip, ip, r7, lsl #26
   1b140:	adc	r1, r1, r5
   1b144:	orr	r0, r0, r8, lsr #29
   1b148:	eor	r2, r2, ip
   1b14c:	ldr	ip, [sp, #64]	; 0x40
   1b150:	eor	r0, r0, r4
   1b154:	movw	r4, #47303	; 0xb8c7
   1b158:	movt	r4, #53638	; 0xd186
   1b15c:	eor	r0, r0, r7, lsr #6
   1b160:	ldr	r7, [sp, #152]	; 0x98
   1b164:	adds	r3, r3, ip
   1b168:	ldr	ip, [sp, #140]	; 0x8c
   1b16c:	lsr	r5, r7, #14
   1b170:	lsr	r6, r7, #18
   1b174:	adc	r1, r1, ip
   1b178:	adds	r3, r3, r2
   1b17c:	ldr	ip, [sp, #48]	; 0x30
   1b180:	adc	r0, r1, r0
   1b184:	mov	r8, r3
   1b188:	adds	lr, r8, lr
   1b18c:	str	r0, [sp, #192]	; 0xc0
   1b190:	ldr	r2, [sp, #24]
   1b194:	orr	r6, r6, ip, lsl #14
   1b198:	str	r8, [sp, #104]	; 0x68
   1b19c:	mov	r8, r7
   1b1a0:	ldr	r0, [sp, #116]	; 0x74
   1b1a4:	orr	r5, r5, ip, lsl #18
   1b1a8:	ldr	r3, [sp, #192]	; 0xc0
   1b1ac:	eor	r5, r5, r6
   1b1b0:	mov	r6, ip
   1b1b4:	eor	r1, r0, r2
   1b1b8:	lsl	r2, r7, #23
   1b1bc:	and	r1, r1, r7
   1b1c0:	ldr	r7, [sp, #8]
   1b1c4:	eor	r1, r1, r0
   1b1c8:	adc	r4, r3, r4
   1b1cc:	lsr	r3, ip, #18
   1b1d0:	ldr	r0, [sp, #88]	; 0x58
   1b1d4:	orr	r2, r2, r6, lsr #9
   1b1d8:	orr	r3, r3, r8, lsl #14
   1b1dc:	eor	r5, r5, r2
   1b1e0:	ldr	r2, [sp, #48]	; 0x30
   1b1e4:	adds	lr, lr, r0
   1b1e8:	lsr	r0, ip, #14
   1b1ec:	ldr	ip, [sp, #156]	; 0x9c
   1b1f0:	orr	r0, r0, r8, lsl #18
   1b1f4:	eor	r3, r3, r0
   1b1f8:	lsl	r0, r9, #30
   1b1fc:	adc	r4, r4, ip
   1b200:	ldr	ip, [sp, #32]
   1b204:	adds	lr, r1, lr
   1b208:	eor	r1, ip, r7
   1b20c:	ldr	r7, [sp, #192]	; 0xc0
   1b210:	and	r1, r1, r6
   1b214:	ldr	r6, [sp, #104]	; 0x68
   1b218:	eor	r1, r1, ip
   1b21c:	orr	ip, sl, r9
   1b220:	adc	r4, r1, r4
   1b224:	adds	lr, lr, r5
   1b228:	ldr	r1, [sp, #160]	; 0xa0
   1b22c:	and	r5, sl, r9
   1b230:	str	r7, [sp, #300]	; 0x12c
   1b234:	lsl	r7, r2, #23
   1b238:	ldr	r2, [sp, #176]	; 0xb0
   1b23c:	str	r6, [sp, #296]	; 0x128
   1b240:	mov	r6, r8
   1b244:	lsr	r8, r9, #28
   1b248:	orr	r7, r7, r6, lsr #9
   1b24c:	orr	r8, r8, r1, lsl #4
   1b250:	eor	r7, r7, r3
   1b254:	lsl	r3, r9, #25
   1b258:	and	ip, ip, r2
   1b25c:	orr	r2, r0, r1, lsr #2
   1b260:	ldr	r0, [sp, #112]	; 0x70
   1b264:	adc	r4, r4, r7
   1b268:	mov	r7, r1
   1b26c:	lsr	r1, r1, #28
   1b270:	eor	r8, r8, r2
   1b274:	ldr	r2, [sp, #92]	; 0x5c
   1b278:	orr	r3, r3, r7, lsr #7
   1b27c:	orr	r1, r1, r9, lsl #4
   1b280:	orr	ip, ip, r5
   1b284:	eor	r8, r8, r3
   1b288:	ldr	r5, [sp, #28]
   1b28c:	adds	r0, r0, lr
   1b290:	ldr	r3, [sp, #80]	; 0x50
   1b294:	adc	r2, r2, r4
   1b298:	str	r0, [sp, #52]	; 0x34
   1b29c:	lsl	r0, r7, #30
   1b2a0:	adds	ip, r8, ip
   1b2a4:	str	r2, [sp, #88]	; 0x58
   1b2a8:	mov	r2, r7
   1b2ac:	orr	r0, r0, r9, lsr #2
   1b2b0:	lsl	r6, r2, #25
   1b2b4:	orr	r7, fp, r7
   1b2b8:	and	r2, fp, r2
   1b2bc:	eor	r0, r0, r1
   1b2c0:	and	r7, r7, r3
   1b2c4:	ldr	r1, [sp, #180]	; 0xb4
   1b2c8:	orr	r6, r6, r9, lsr #7
   1b2cc:	orr	r7, r7, r2
   1b2d0:	lsr	r3, r5, #1
   1b2d4:	eor	r0, r0, r6
   1b2d8:	lsr	r5, r5, #8
   1b2dc:	ldr	r6, [sp, #84]	; 0x54
   1b2e0:	adc	r7, r0, r7
   1b2e4:	adds	r0, ip, lr
   1b2e8:	adc	lr, r7, r4
   1b2ec:	lsr	ip, r1, #8
   1b2f0:	mov	r7, r1
   1b2f4:	lsr	r8, r1, #1
   1b2f8:	str	r0, [sp, #156]	; 0x9c
   1b2fc:	str	lr, [sp, #164]	; 0xa4
   1b300:	orr	r5, r5, r1, lsl #24
   1b304:	ldr	lr, [sp, #28]
   1b308:	orr	r3, r3, r1, lsl #31
   1b30c:	lsl	r0, r6, #3
   1b310:	eor	r3, r3, r5
   1b314:	lsr	r2, r6, #19
   1b318:	orr	r4, ip, lr, lsl #24
   1b31c:	movw	ip, #60190	; 0xeb1e
   1b320:	movt	ip, #52704	; 0xcde0
   1b324:	orr	r1, r8, lr, lsl #31
   1b328:	ldr	r8, [sp, #100]	; 0x64
   1b32c:	lsr	lr, lr, #7
   1b330:	eor	r1, r1, r4
   1b334:	orr	lr, lr, r7, lsl #25
   1b338:	eor	r1, r1, r7, lsr #7
   1b33c:	eor	r3, r3, lr
   1b340:	ldr	lr, [sp, #56]	; 0x38
   1b344:	orr	r5, r0, r8, lsr #29
   1b348:	orr	r2, r2, r8, lsl #13
   1b34c:	lsr	r4, r8, #19
   1b350:	lsl	r0, r8, #3
   1b354:	eor	r2, r2, r5
   1b358:	orr	r4, r4, r6, lsl #13
   1b35c:	adds	r3, r3, lr
   1b360:	lsr	lr, r6, #6
   1b364:	orr	r0, r0, r6, lsr #29
   1b368:	ldr	r6, [sp, #172]	; 0xac
   1b36c:	orr	lr, lr, r8, lsl #26
   1b370:	eor	r0, r0, r4
   1b374:	movw	r4, #32214	; 0x7dd6
   1b378:	movt	r4, #60122	; 0xeada
   1b37c:	eor	r2, r2, lr
   1b380:	ldr	lr, [sp, #44]	; 0x2c
   1b384:	eor	r0, r0, r8, lsr #6
   1b388:	adc	r1, r1, r6
   1b38c:	ldr	r8, [sp, #52]	; 0x34
   1b390:	adds	r3, r3, lr
   1b394:	ldr	lr, [sp, #144]	; 0x90
   1b398:	lsr	r5, r8, #14
   1b39c:	lsr	r6, r8, #18
   1b3a0:	adc	r1, r1, lr
   1b3a4:	adds	r3, r3, r2
   1b3a8:	ldr	lr, [sp, #88]	; 0x58
   1b3ac:	adc	r0, r1, r0
   1b3b0:	mov	r2, r3
   1b3b4:	mov	r7, r0
   1b3b8:	ldr	r3, [sp, #24]
   1b3bc:	adds	ip, r2, ip
   1b3c0:	str	r2, [sp, #92]	; 0x5c
   1b3c4:	lsl	r2, r8, #23
   1b3c8:	adc	r4, r7, r4
   1b3cc:	ldr	r0, [sp, #152]	; 0x98
   1b3d0:	orr	r6, r6, lr, lsl #14
   1b3d4:	str	r7, [sp, #196]	; 0xc4
   1b3d8:	mov	r7, lr
   1b3dc:	orr	r2, r2, lr, lsr #9
   1b3e0:	orr	r5, r5, lr, lsl #18
   1b3e4:	eor	r1, r3, r0
   1b3e8:	ldr	r0, [sp, #116]	; 0x74
   1b3ec:	eor	r5, r5, r6
   1b3f0:	and	r1, r1, r8
   1b3f4:	eor	r5, r5, r2
   1b3f8:	eor	r1, r1, r3
   1b3fc:	mov	r3, lr
   1b400:	ldr	lr, [sp, #32]
   1b404:	ldr	r2, [sp, #52]	; 0x34
   1b408:	adds	ip, ip, r0
   1b40c:	lsr	r0, r3, #14
   1b410:	ldr	r6, [sp, #92]	; 0x5c
   1b414:	lsr	r3, r3, #18
   1b418:	adc	r4, r4, lr
   1b41c:	adds	ip, r1, ip
   1b420:	orr	r0, r0, r8, lsl #18
   1b424:	ldr	lr, [sp, #8]
   1b428:	orr	r3, r3, r8, lsl #14
   1b42c:	ldr	r1, [sp, #48]	; 0x30
   1b430:	eor	r3, r3, r0
   1b434:	str	r6, [sp, #304]	; 0x130
   1b438:	ldr	r6, [sp, #156]	; 0x9c
   1b43c:	ldr	r8, [sp, #196]	; 0xc4
   1b440:	eor	r1, lr, r1
   1b444:	and	r1, r1, r7
   1b448:	lsl	r7, r7, #23
   1b44c:	eor	r1, r1, lr
   1b450:	lsl	r0, r6, #30
   1b454:	orr	lr, r9, r6
   1b458:	adc	r4, r1, r4
   1b45c:	ldr	r1, [sp, #164]	; 0xa4
   1b460:	orr	r7, r7, r2, lsr #9
   1b464:	str	r8, [sp, #308]	; 0x134
   1b468:	lsr	r8, r6, #28
   1b46c:	adds	ip, ip, r5
   1b470:	eor	r7, r7, r3
   1b474:	lsl	r3, r6, #25
   1b478:	and	r5, r9, r6
   1b47c:	adc	r4, r4, r7
   1b480:	and	lr, lr, sl
   1b484:	orr	lr, lr, r5
   1b488:	mov	r5, r6
   1b48c:	orr	r2, r0, r1, lsr #2
   1b490:	ldr	r0, [sp, #176]	; 0xb0
   1b494:	mov	r7, r1
   1b498:	orr	r8, r8, r1, lsl #4
   1b49c:	orr	r3, r3, r7, lsr #7
   1b4a0:	eor	r8, r8, r2
   1b4a4:	ldr	r2, [sp, #80]	; 0x50
   1b4a8:	lsr	r1, r1, #28
   1b4ac:	eor	r8, r8, r3
   1b4b0:	adds	r0, r0, ip
   1b4b4:	ldr	r3, [sp, #160]	; 0xa0
   1b4b8:	orr	r1, r1, r6, lsl #4
   1b4bc:	str	r0, [sp, #56]	; 0x38
   1b4c0:	lsl	r0, r7, #30
   1b4c4:	adc	r2, r2, r4
   1b4c8:	adds	lr, r8, lr
   1b4cc:	orr	r0, r0, r6, lsr #2
   1b4d0:	lsl	r6, r7, #25
   1b4d4:	str	r2, [sp, #116]	; 0x74
   1b4d8:	mov	r2, r7
   1b4dc:	orr	r7, r3, r7
   1b4e0:	and	r2, r3, r2
   1b4e4:	orr	r6, r6, r5, lsr #7
   1b4e8:	eor	r0, r0, r1
   1b4ec:	and	r7, r7, fp
   1b4f0:	orr	r7, r7, r2
   1b4f4:	ldr	r1, [sp, #184]	; 0xb8
   1b4f8:	eor	r0, r0, r6
   1b4fc:	adc	r7, r0, r7
   1b500:	adds	r0, lr, ip
   1b504:	ldr	r2, [sp, #188]	; 0xbc
   1b508:	str	r0, [sp, #168]	; 0xa8
   1b50c:	adc	r0, r7, r4
   1b510:	ldr	r4, [sp, #104]	; 0x68
   1b514:	lsr	r3, r1, #1
   1b518:	lsr	r5, r1, #8
   1b51c:	str	r0, [sp, #32]
   1b520:	lsr	r8, r2, #1
   1b524:	mov	r6, r2
   1b528:	ldr	r7, [sp, #192]	; 0xc0
   1b52c:	lsr	ip, r2, #8
   1b530:	orr	r5, r5, r2, lsl #24
   1b534:	lsl	r0, r4, #3
   1b538:	orr	r3, r3, r2, lsl #31
   1b53c:	lsr	r2, r4, #19
   1b540:	mov	r4, r1
   1b544:	orr	r1, r8, r1, lsl #31
   1b548:	mov	r8, r4
   1b54c:	eor	r3, r3, r5
   1b550:	lsr	lr, r8, #7
   1b554:	ldr	r8, [sp, #104]	; 0x68
   1b558:	orr	r4, ip, r4, lsl #24
   1b55c:	movw	ip, #53624	; 0xd178
   1b560:	movt	ip, #61038	; 0xee6e
   1b564:	orr	lr, lr, r6, lsl #25
   1b568:	orr	r5, r0, r7, lsr #29
   1b56c:	eor	r1, r1, r4
   1b570:	eor	r3, r3, lr
   1b574:	ldr	lr, [sp, #28]
   1b578:	lsr	r4, r7, #19
   1b57c:	lsl	r0, r7, #3
   1b580:	orr	r4, r4, r8, lsl #13
   1b584:	orr	r0, r0, r8, lsr #29
   1b588:	orr	r2, r2, r7, lsl #13
   1b58c:	adds	r3, r3, lr
   1b590:	lsr	lr, r8, #6
   1b594:	eor	r0, r0, r4
   1b598:	eor	r0, r0, r7, lsr #6
   1b59c:	eor	r2, r2, r5
   1b5a0:	movw	r4, #20351	; 0x4f7f
   1b5a4:	movt	r4, #62845	; 0xf57d
   1b5a8:	orr	lr, lr, r7, lsl #26
   1b5ac:	ldr	r7, [sp, #180]	; 0xb4
   1b5b0:	eor	r1, r1, r6, lsr #7
   1b5b4:	eor	r2, r2, lr
   1b5b8:	ldr	lr, [sp, #68]	; 0x44
   1b5bc:	adc	r1, r1, r7
   1b5c0:	ldr	r7, [sp, #56]	; 0x38
   1b5c4:	adds	r3, r3, lr
   1b5c8:	lsr	r5, r7, #14
   1b5cc:	mov	lr, r7
   1b5d0:	lsr	r6, r7, #18
   1b5d4:	ldr	r7, [sp, #148]	; 0x94
   1b5d8:	adc	r1, r1, r7
   1b5dc:	adds	r3, r3, r2
   1b5e0:	ldr	r2, [sp, #52]	; 0x34
   1b5e4:	adc	r0, r1, r0
   1b5e8:	mov	r8, r3
   1b5ec:	mov	r3, lr
   1b5f0:	ldr	r7, [sp, #116]	; 0x74
   1b5f4:	adds	ip, r8, ip
   1b5f8:	str	r8, [sp, #108]	; 0x6c
   1b5fc:	mov	r8, lr
   1b600:	str	r0, [sp, #172]	; 0xac
   1b604:	ldr	lr, [sp, #8]
   1b608:	ldr	r0, [sp, #152]	; 0x98
   1b60c:	orr	r6, r6, r7, lsl #14
   1b610:	orr	r5, r5, r7, lsl #18
   1b614:	eor	r5, r5, r6
   1b618:	mov	r6, r7
   1b61c:	eor	r1, r0, r2
   1b620:	lsl	r2, r3, #23
   1b624:	and	r1, r1, r3
   1b628:	ldr	r3, [sp, #172]	; 0xac
   1b62c:	eor	r1, r1, r0
   1b630:	orr	r2, r2, r6, lsr #9
   1b634:	ldr	r0, [sp, #24]
   1b638:	eor	r5, r5, r2
   1b63c:	ldr	r2, [sp, #56]	; 0x38
   1b640:	adc	r4, r3, r4
   1b644:	lsr	r3, r7, #18
   1b648:	adds	ip, ip, r0
   1b64c:	lsr	r0, r7, #14
   1b650:	ldr	r7, [sp, #88]	; 0x58
   1b654:	adc	r4, r4, lr
   1b658:	adds	ip, r1, ip
   1b65c:	ldr	lr, [sp, #48]	; 0x30
   1b660:	orr	r0, r0, r8, lsl #18
   1b664:	eor	r1, lr, r7
   1b668:	ldr	r7, [sp, #108]	; 0x6c
   1b66c:	and	r1, r1, r6
   1b670:	eor	r1, r1, lr
   1b674:	adc	r4, r1, r4
   1b678:	adds	ip, ip, r5
   1b67c:	ldr	r1, [sp, #156]	; 0x9c
   1b680:	str	r7, [sp, #312]	; 0x138
   1b684:	mov	r7, r8
   1b688:	orr	r3, r3, r7, lsl #14
   1b68c:	lsl	r7, r6, #23
   1b690:	ldr	r6, [sp, #172]	; 0xac
   1b694:	eor	r3, r3, r0
   1b698:	orr	r7, r7, r2, lsr #9
   1b69c:	ldr	r2, [sp, #32]
   1b6a0:	eor	r7, r7, r3
   1b6a4:	str	r6, [sp, #316]	; 0x13c
   1b6a8:	adc	r4, r4, r7
   1b6ac:	adds	sl, sl, ip
   1b6b0:	ldr	r6, [sp, #168]	; 0xa8
   1b6b4:	adc	fp, fp, r4
   1b6b8:	str	sl, [sp, #8]
   1b6bc:	str	fp, [sp, #24]
   1b6c0:	ldr	fp, [sp, #164]	; 0xa4
   1b6c4:	lsl	r0, r6, #30
   1b6c8:	and	r5, r1, r6
   1b6cc:	orr	lr, r1, r6
   1b6d0:	lsr	r8, r6, #28
   1b6d4:	mov	sl, r6
   1b6d8:	and	lr, lr, r9
   1b6dc:	lsl	r3, r6, #25
   1b6e0:	orr	lr, lr, r5
   1b6e4:	orr	r8, r8, r2, lsl #4
   1b6e8:	orr	r2, r0, r2, lsr #2
   1b6ec:	ldr	r0, [sp, #32]
   1b6f0:	eor	r8, r8, r2
   1b6f4:	mov	r2, r0
   1b6f8:	lsr	r1, r0, #28
   1b6fc:	orr	r3, r3, r2, lsr #7
   1b700:	orr	r7, fp, r2
   1b704:	lsl	r0, r0, #30
   1b708:	eor	r8, r8, r3
   1b70c:	orr	r1, r1, r6, lsl #4
   1b710:	mov	r3, r2
   1b714:	orr	r0, r0, r6, lsr #2
   1b718:	adds	lr, r8, lr
   1b71c:	lsl	r6, r2, #25
   1b720:	ldr	r2, [sp, #160]	; 0xa0
   1b724:	eor	r0, r0, r1
   1b728:	orr	r6, r6, sl, lsr #7
   1b72c:	ldr	r1, [sp, #120]	; 0x78
   1b730:	eor	r0, r0, r6
   1b734:	ldr	r6, [sp, #196]	; 0xc4
   1b738:	and	r7, r7, r2
   1b73c:	and	r2, fp, r3
   1b740:	ldr	fp, [sp, #12]
   1b744:	orr	r7, r7, r2
   1b748:	adc	r7, r0, r7
   1b74c:	adds	sl, lr, ip
   1b750:	lsr	r8, r1, #1
   1b754:	ldr	lr, [sp, #12]
   1b758:	lsr	ip, r1, #8
   1b75c:	lsr	r3, fp, #1
   1b760:	lsr	r5, fp, #8
   1b764:	adc	fp, r7, r4
   1b768:	ldr	r4, [sp, #92]	; 0x5c
   1b76c:	mov	r7, r1
   1b770:	orr	r3, r3, r1, lsl #31
   1b774:	orr	r5, r5, r1, lsl #24
   1b778:	orr	r1, r8, lr, lsl #31
   1b77c:	ldr	r8, [sp, #184]	; 0xb8
   1b780:	eor	r3, r3, r5
   1b784:	lsl	r0, r4, #3
   1b788:	lsr	r2, r4, #19
   1b78c:	orr	r4, ip, lr, lsl #24
   1b790:	movw	ip, #28602	; 0x6fba
   1b794:	movt	ip, #29207	; 0x7217
   1b798:	lsr	lr, lr, #7
   1b79c:	orr	r5, r0, r6, lsr #29
   1b7a0:	eor	r1, r1, r4
   1b7a4:	orr	lr, lr, r7, lsl #25
   1b7a8:	lsr	r4, r6, #19
   1b7ac:	eor	r3, r3, lr
   1b7b0:	lsl	r0, r6, #3
   1b7b4:	adds	r3, r3, r8
   1b7b8:	ldr	r8, [sp, #92]	; 0x5c
   1b7bc:	orr	r2, r2, r6, lsl #13
   1b7c0:	eor	r1, r1, r7, lsr #7
   1b7c4:	eor	r2, r2, r5
   1b7c8:	orr	r4, r4, r8, lsl #13
   1b7cc:	orr	r0, r0, r8, lsr #29
   1b7d0:	lsr	lr, r8, #6
   1b7d4:	eor	r0, r0, r4
   1b7d8:	movw	r4, #26538	; 0x67aa
   1b7dc:	movt	r4, #1776	; 0x6f0
   1b7e0:	orr	lr, lr, r6, lsl #26
   1b7e4:	eor	r0, r0, r6, lsr #6
   1b7e8:	ldr	r6, [sp, #188]	; 0xbc
   1b7ec:	eor	r2, r2, lr
   1b7f0:	adc	r1, r1, r6
   1b7f4:	ldr	r6, [sp, #8]
   1b7f8:	ldr	r8, [sp, #16]
   1b7fc:	ldr	r7, [sp, #24]
   1b800:	lsr	r5, r6, #14
   1b804:	ldr	lr, [sp, #72]	; 0x48
   1b808:	adds	r3, r3, r8
   1b80c:	mov	r8, r6
   1b810:	lsr	r6, r6, #18
   1b814:	orr	r5, r5, r7, lsl #18
   1b818:	orr	r6, r6, r7, lsl #14
   1b81c:	adc	r1, r1, lr
   1b820:	adds	r3, r3, r2
   1b824:	adc	r0, r1, r0
   1b828:	eor	r5, r5, r6
   1b82c:	ldr	r6, [sp, #88]	; 0x58
   1b830:	mov	lr, r0
   1b834:	str	r3, [sp, #80]	; 0x50
   1b838:	ldr	r0, [sp, #52]	; 0x34
   1b83c:	str	lr, [sp, #180]	; 0xb4
   1b840:	ldr	r3, [sp, #56]	; 0x38
   1b844:	ldr	r2, [sp, #80]	; 0x50
   1b848:	eor	r1, r0, r3
   1b84c:	mov	r3, r7
   1b850:	and	r1, r1, r8
   1b854:	mov	r7, lr
   1b858:	ldr	lr, [sp, #48]	; 0x30
   1b85c:	eor	r1, r1, r0
   1b860:	adds	ip, r2, ip
   1b864:	lsl	r2, r8, #23
   1b868:	ldr	r0, [sp, #152]	; 0x98
   1b86c:	adc	r4, r7, r4
   1b870:	mov	r7, r3
   1b874:	orr	r2, r2, r3, lsr #9
   1b878:	eor	r5, r5, r2
   1b87c:	ldr	r2, [sp, #156]	; 0x9c
   1b880:	adds	ip, ip, r0
   1b884:	lsr	r0, r3, #14
   1b888:	adc	r4, r4, lr
   1b88c:	ldr	lr, [sp, #116]	; 0x74
   1b890:	adds	ip, r1, ip
   1b894:	mov	r1, r6
   1b898:	lsr	r3, r3, #18
   1b89c:	orr	r0, r0, r8, lsl #18
   1b8a0:	orr	r3, r3, r8, lsl #14
   1b8a4:	lsr	r8, sl, #28
   1b8a8:	eor	r1, r1, lr
   1b8ac:	ldr	lr, [sp, #80]	; 0x50
   1b8b0:	eor	r3, r3, r0
   1b8b4:	and	r1, r1, r7
   1b8b8:	lsl	r7, r7, #23
   1b8bc:	eor	r1, r1, r6
   1b8c0:	lsl	r0, sl, #30
   1b8c4:	adc	r4, r1, r4
   1b8c8:	ldr	r1, [sp, #168]	; 0xa8
   1b8cc:	orr	r8, r8, fp, lsl #4
   1b8d0:	adds	ip, ip, r5
   1b8d4:	lsl	r6, fp, #25
   1b8d8:	str	lr, [sp, #320]	; 0x140
   1b8dc:	ldr	lr, [sp, #180]	; 0xb4
   1b8e0:	orr	r6, r6, sl, lsr #7
   1b8e4:	and	r5, r1, sl
   1b8e8:	str	lr, [sp, #324]	; 0x144
   1b8ec:	orr	lr, r1, sl
   1b8f0:	lsr	r1, fp, #28
   1b8f4:	and	lr, lr, r2
   1b8f8:	ldr	r2, [sp, #8]
   1b8fc:	orr	r1, r1, sl, lsl #4
   1b900:	orr	lr, lr, r5
   1b904:	orr	r7, r7, r2, lsr #9
   1b908:	orr	r2, r0, fp, lsr #2
   1b90c:	eor	r7, r7, r3
   1b910:	lsl	r3, sl, #25
   1b914:	eor	r8, r8, r2
   1b918:	adc	r4, r4, r7
   1b91c:	lsl	r0, fp, #30
   1b920:	orr	r3, r3, fp, lsr #7
   1b924:	adds	r9, r9, ip
   1b928:	orr	r0, r0, sl, lsr #2
   1b92c:	eor	r8, r8, r3
   1b930:	ldrd	r2, [sp, #160]	; 0xa0
   1b934:	str	r9, [sp, #28]
   1b938:	eor	r0, r0, r1
   1b93c:	ldr	r1, [sp, #60]	; 0x3c
   1b940:	eor	r0, r0, r6
   1b944:	adc	r9, r2, r4
   1b948:	adds	lr, r8, lr
   1b94c:	str	r9, [sp, #152]	; 0x98
   1b950:	lsr	r5, r1, #8
   1b954:	ldr	r9, [sp, #32]
   1b958:	orr	r7, r9, fp
   1b95c:	and	r2, r9, fp
   1b960:	and	r7, r7, r3
   1b964:	lsr	r3, r1, #1
   1b968:	orr	r7, r7, r2
   1b96c:	ldr	r2, [sp, #124]	; 0x7c
   1b970:	adc	r7, r0, r7
   1b974:	adds	r9, lr, ip
   1b978:	mov	r6, r2
   1b97c:	lsr	r8, r2, #1
   1b980:	lsr	ip, r2, #8
   1b984:	orr	r3, r3, r2, lsl #31
   1b988:	adc	r2, r7, r4
   1b98c:	ldr	r4, [sp, #108]	; 0x6c
   1b990:	orr	r5, r5, r6, lsl #24
   1b994:	ldr	r7, [sp, #172]	; 0xac
   1b998:	str	r2, [sp, #160]	; 0xa0
   1b99c:	eor	r3, r3, r5
   1b9a0:	lsl	r0, r4, #3
   1b9a4:	lsr	r2, r4, #19
   1b9a8:	mov	r4, r1
   1b9ac:	orr	r1, r8, r1, lsl #31
   1b9b0:	mov	r8, r4
   1b9b4:	lsr	lr, r8, #7
   1b9b8:	orr	r5, r0, r7, lsr #29
   1b9bc:	orr	r2, r2, r7, lsl #13
   1b9c0:	orr	lr, lr, r6, lsl #25
   1b9c4:	eor	r2, r2, r5
   1b9c8:	ldr	r5, [sp, #108]	; 0x6c
   1b9cc:	orr	r4, ip, r4, lsl #24
   1b9d0:	eor	r3, r3, lr
   1b9d4:	lsl	r0, r7, #3
   1b9d8:	movw	ip, #39078	; 0x98a6
   1b9dc:	movt	ip, #41672	; 0xa2c8
   1b9e0:	ldr	lr, [sp, #12]
   1b9e4:	eor	r1, r1, r4
   1b9e8:	lsr	r4, r7, #19
   1b9ec:	eor	r1, r1, r6, lsr #7
   1b9f0:	orr	r4, r4, r5, lsl #13
   1b9f4:	orr	r0, r0, r5, lsr #29
   1b9f8:	adds	r3, r3, lr
   1b9fc:	lsr	lr, r5, #6
   1ba00:	eor	r0, r0, r4
   1ba04:	movw	r4, #32197	; 0x7dc5
   1ba08:	movt	r4, #2659	; 0xa63
   1ba0c:	orr	lr, lr, r7, lsl #26
   1ba10:	eor	r0, r0, r7, lsr #6
   1ba14:	ldr	r7, [sp, #120]	; 0x78
   1ba18:	eor	r2, r2, lr
   1ba1c:	ldr	lr, [sp, #28]
   1ba20:	adc	r1, r1, r7
   1ba24:	ldr	r7, [sp, #20]
   1ba28:	lsr	r5, lr, #14
   1ba2c:	lsr	r6, lr, #18
   1ba30:	adds	r3, r3, r7
   1ba34:	ldr	r7, [sp, #96]	; 0x60
   1ba38:	adc	r1, r1, r7
   1ba3c:	adds	r3, r3, r2
   1ba40:	ldr	r2, [sp, #8]
   1ba44:	adc	r0, r1, r0
   1ba48:	mov	r8, r3
   1ba4c:	ldr	r3, [sp, #56]	; 0x38
   1ba50:	adds	ip, r8, ip
   1ba54:	str	r8, [sp, #112]	; 0x70
   1ba58:	mov	r8, lr
   1ba5c:	str	r0, [sp, #176]	; 0xb0
   1ba60:	ldr	r7, [sp, #152]	; 0x98
   1ba64:	ldr	r0, [sp, #176]	; 0xb0
   1ba68:	eor	r1, r3, r2
   1ba6c:	lsl	r2, lr, #23
   1ba70:	and	r1, r1, lr
   1ba74:	ldr	lr, [sp, #88]	; 0x58
   1ba78:	eor	r1, r1, r3
   1ba7c:	orr	r6, r6, r7, lsl #14
   1ba80:	orr	r5, r5, r7, lsl #18
   1ba84:	adc	r4, r0, r4
   1ba88:	ldr	r0, [sp, #52]	; 0x34
   1ba8c:	orr	r2, r2, r7, lsr #9
   1ba90:	eor	r5, r5, r6
   1ba94:	lsr	r3, r7, #18
   1ba98:	mov	r6, r7
   1ba9c:	eor	r5, r5, r2
   1baa0:	mov	r2, r6
   1baa4:	adds	ip, ip, r0
   1baa8:	lsr	r0, r7, #14
   1baac:	ldr	r7, [sp, #24]
   1bab0:	adc	r4, r4, lr
   1bab4:	adds	ip, r1, ip
   1bab8:	ldr	lr, [sp, #116]	; 0x74
   1babc:	orr	r0, r0, r8, lsl #18
   1bac0:	eor	r1, lr, r7
   1bac4:	ldr	r7, [sp, #112]	; 0x70
   1bac8:	and	r1, r1, r6
   1bacc:	ldr	r6, [sp, #176]	; 0xb0
   1bad0:	eor	r1, r1, lr
   1bad4:	orr	lr, sl, r9
   1bad8:	adc	r4, r1, r4
   1badc:	adds	ip, ip, r5
   1bae0:	ldr	r1, [sp, #160]	; 0xa0
   1bae4:	and	r5, sl, r9
   1bae8:	str	r7, [sp, #328]	; 0x148
   1baec:	mov	r7, r8
   1baf0:	lsr	r8, r9, #28
   1baf4:	orr	r3, r3, r7, lsl #14
   1baf8:	str	r6, [sp, #332]	; 0x14c
   1bafc:	mov	r6, r7
   1bb00:	lsl	r7, r2, #23
   1bb04:	ldr	r2, [sp, #168]	; 0xa8
   1bb08:	eor	r3, r3, r0
   1bb0c:	lsl	r0, r9, #30
   1bb10:	orr	r8, r8, r1, lsl #4
   1bb14:	orr	r7, r7, r6, lsr #9
   1bb18:	eor	r7, r7, r3
   1bb1c:	lsl	r3, r9, #25
   1bb20:	and	lr, lr, r2
   1bb24:	orr	r2, r0, r1, lsr #2
   1bb28:	adc	r4, r4, r7
   1bb2c:	mov	r7, r1
   1bb30:	lsr	r1, r1, #28
   1bb34:	orr	lr, lr, r5
   1bb38:	eor	r8, r8, r2
   1bb3c:	ldr	r2, [sp, #156]	; 0x9c
   1bb40:	orr	r3, r3, r7, lsr #7
   1bb44:	lsl	r0, r7, #30
   1bb48:	orr	r1, r1, r9, lsl #4
   1bb4c:	eor	r8, r8, r3
   1bb50:	ldr	r3, [sp, #32]
   1bb54:	orr	r0, r0, r9, lsr #2
   1bb58:	adds	r2, r2, ip
   1bb5c:	eor	r0, r0, r1
   1bb60:	ldr	r1, [sp, #36]	; 0x24
   1bb64:	str	r2, [sp, #120]	; 0x78
   1bb68:	ldr	r2, [sp, #164]	; 0xa4
   1bb6c:	lsr	r5, r1, #8
   1bb70:	adc	r2, r2, r4
   1bb74:	adds	lr, r8, lr
   1bb78:	str	r2, [sp, #156]	; 0x9c
   1bb7c:	mov	r2, r7
   1bb80:	orr	r7, fp, r7
   1bb84:	lsl	r6, r2, #25
   1bb88:	and	r7, r7, r3
   1bb8c:	and	r2, fp, r2
   1bb90:	orr	r7, r7, r2
   1bb94:	lsr	r3, r1, #1
   1bb98:	ldr	r1, [sp, #128]	; 0x80
   1bb9c:	orr	r6, r6, r9, lsr #7
   1bba0:	eor	r0, r0, r6
   1bba4:	movw	r6, #3502	; 0xdae
   1bba8:	movt	r6, #48889	; 0xbef9
   1bbac:	adc	r7, r0, r7
   1bbb0:	adds	r0, lr, ip
   1bbb4:	ldr	ip, [sp, #36]	; 0x24
   1bbb8:	orr	r5, r5, r1, lsl #24
   1bbbc:	orr	r3, r3, r1, lsl #31
   1bbc0:	str	r0, [sp, #164]	; 0xa4
   1bbc4:	adc	r0, r7, r4
   1bbc8:	lsr	r8, r1, #1
   1bbcc:	ldr	r4, [sp, #80]	; 0x50
   1bbd0:	lsr	lr, r1, #8
   1bbd4:	eor	r3, r3, r5
   1bbd8:	str	r0, [sp, #12]
   1bbdc:	ldr	r7, [sp, #180]	; 0xb4
   1bbe0:	orr	lr, lr, ip, lsl #24
   1bbe4:	lsl	r0, r4, #3
   1bbe8:	lsr	r2, r4, #19
   1bbec:	mov	r4, r1
   1bbf0:	orr	r1, r8, ip, lsl #31
   1bbf4:	ldr	r8, [sp, #60]	; 0x3c
   1bbf8:	orr	r2, r2, r7, lsl #13
   1bbfc:	ldr	r5, [sp, #80]	; 0x50
   1bc00:	eor	r1, r1, lr
   1bc04:	orr	lr, r0, r7, lsr #29
   1bc08:	lsr	ip, ip, #7
   1bc0c:	eor	r2, r2, lr
   1bc10:	lsl	r0, r7, #3
   1bc14:	orr	ip, ip, r4, lsl #25
   1bc18:	eor	r1, r1, r4, lsr #7
   1bc1c:	lsr	lr, r5, #6
   1bc20:	eor	r3, r3, ip
   1bc24:	lsr	ip, r7, #19
   1bc28:	adds	r3, r3, r8
   1bc2c:	ldr	r8, [sp, #120]	; 0x78
   1bc30:	orr	lr, lr, r7, lsl #26
   1bc34:	orr	ip, ip, r5, lsl #13
   1bc38:	eor	r2, r2, lr
   1bc3c:	ldr	lr, [sp, #124]	; 0x7c
   1bc40:	orr	r0, r0, r5, lsr #29
   1bc44:	eor	r0, r0, ip
   1bc48:	movw	ip, #38916	; 0x9804
   1bc4c:	movt	ip, #4415	; 0x113f
   1bc50:	eor	r0, r0, r7, lsr #6
   1bc54:	ldr	r7, [sp, #76]	; 0x4c
   1bc58:	lsr	r4, r8, #14
   1bc5c:	adc	r1, r1, lr
   1bc60:	ldr	lr, [sp, #4]
   1bc64:	lsr	r5, r8, #18
   1bc68:	adds	r3, r3, lr
   1bc6c:	ldr	lr, [sp, #116]	; 0x74
   1bc70:	adc	r1, r1, r7
   1bc74:	adds	r2, r3, r2
   1bc78:	adc	r0, r1, r0
   1bc7c:	adds	r6, r2, r6
   1bc80:	ldr	r1, [sp, #28]
   1bc84:	mov	r3, r0
   1bc88:	adc	ip, r0, ip
   1bc8c:	ldr	r0, [sp, #8]
   1bc90:	strd	r2, [sp, #184]	; 0xb8
   1bc94:	lsl	r2, r8, #23
   1bc98:	ldr	r3, [sp, #56]	; 0x38
   1bc9c:	ldr	r7, [sp, #156]	; 0x9c
   1bca0:	eor	r1, r0, r1
   1bca4:	and	r1, r1, r8
   1bca8:	adds	r6, r6, r3
   1bcac:	eor	r1, r1, r0
   1bcb0:	adc	ip, ip, lr
   1bcb4:	ldr	lr, [sp, #24]
   1bcb8:	adds	r6, r1, r6
   1bcbc:	orr	r5, r5, r7, lsl #14
   1bcc0:	orr	r4, r4, r7, lsl #18
   1bcc4:	lsr	r0, r7, #14
   1bcc8:	eor	r4, r4, r5
   1bccc:	lsr	r3, r7, #18
   1bcd0:	mov	r5, r7
   1bcd4:	ldr	r7, [sp, #152]	; 0x98
   1bcd8:	orr	r2, r2, r5, lsr #9
   1bcdc:	mov	r1, lr
   1bce0:	orr	r0, r0, r8, lsl #18
   1bce4:	eor	r4, r4, r2
   1bce8:	mov	r2, r5
   1bcec:	eor	r1, r1, r7
   1bcf0:	ldr	r7, [sp, #184]	; 0xb8
   1bcf4:	and	r1, r1, r5
   1bcf8:	ldr	r5, [sp, #188]	; 0xbc
   1bcfc:	eor	r1, r1, lr
   1bd00:	adc	ip, r1, ip
   1bd04:	adds	r4, r6, r4
   1bd08:	ldr	r1, [sp, #164]	; 0xa4
   1bd0c:	str	r7, [sp, #336]	; 0x150
   1bd10:	mov	r7, r8
   1bd14:	orr	r3, r3, r7, lsl #14
   1bd18:	str	r5, [sp, #340]	; 0x154
   1bd1c:	mov	r5, r7
   1bd20:	lsl	r7, r2, #23
   1bd24:	eor	r3, r3, r0
   1bd28:	ldr	r2, [sp, #12]
   1bd2c:	orr	r7, r7, r5, lsr #9
   1bd30:	orr	lr, r9, r1
   1bd34:	and	r5, r9, r1
   1bd38:	lsl	r0, r1, #30
   1bd3c:	and	lr, lr, sl
   1bd40:	mov	r6, r1
   1bd44:	eor	r7, r7, r3
   1bd48:	lsr	r8, r1, #28
   1bd4c:	orr	lr, lr, r5
   1bd50:	adc	ip, ip, r7
   1bd54:	ldr	r7, [sp, #12]
   1bd58:	lsl	r3, r1, #25
   1bd5c:	orr	r8, r8, r2, lsl #4
   1bd60:	mov	r5, r1
   1bd64:	orr	r2, r0, r2, lsr #2
   1bd68:	ldr	r0, [sp, #168]	; 0xa8
   1bd6c:	eor	r8, r8, r2
   1bd70:	ldr	r2, [sp, #32]
   1bd74:	orr	r3, r3, r7, lsr #7
   1bd78:	lsr	r1, r7, #28
   1bd7c:	eor	r8, r8, r3
   1bd80:	ldr	r3, [sp, #160]	; 0xa0
   1bd84:	adds	r0, r0, r4
   1bd88:	orr	r1, r1, r6, lsl #4
   1bd8c:	adc	r2, r2, ip
   1bd90:	str	r0, [sp, #60]	; 0x3c
   1bd94:	lsl	r0, r7, #30
   1bd98:	adds	lr, r8, lr
   1bd9c:	ldr	r8, [sp, #132]	; 0x84
   1bda0:	orr	r0, r0, r6, lsr #2
   1bda4:	str	r2, [sp, #116]	; 0x74
   1bda8:	lsl	r6, r7, #25
   1bdac:	orr	r2, r3, r7
   1bdb0:	and	r3, r3, r7
   1bdb4:	ldr	r7, [sp, #40]	; 0x28
   1bdb8:	eor	r0, r0, r1
   1bdbc:	and	r2, r2, fp
   1bdc0:	orr	r6, r6, r5, lsr #7
   1bdc4:	orr	r2, r2, r3
   1bdc8:	eor	r0, r0, r6
   1bdcc:	mov	r6, r8
   1bdd0:	adc	r2, r0, r2
   1bdd4:	adds	r0, lr, r4
   1bdd8:	lsr	lr, r8, #8
   1bddc:	lsr	r1, r7, #1
   1bde0:	adc	r2, r2, ip
   1bde4:	lsr	r5, r7, #8
   1bde8:	orr	r7, r1, r8, lsl #31
   1bdec:	ldr	r1, [sp, #112]	; 0x70
   1bdf0:	orr	r5, r5, r6, lsl #24
   1bdf4:	str	r0, [sp, #124]	; 0x7c
   1bdf8:	ldr	r0, [sp, #40]	; 0x28
   1bdfc:	lsr	r8, r8, #1
   1be00:	eor	r7, r7, r5
   1be04:	mov	r5, r6
   1be08:	str	r2, [sp, #48]	; 0x30
   1be0c:	ldr	r6, [sp, #112]	; 0x70
   1be10:	lsr	r3, r1, #19
   1be14:	ldr	r4, [sp, #176]	; 0xb0
   1be18:	lsl	r2, r1, #3
   1be1c:	orr	ip, lr, r0, lsl #24
   1be20:	movw	lr, #18203	; 0x471b
   1be24:	movt	lr, #4892	; 0x131c
   1be28:	orr	r1, r8, r0, lsl #31
   1be2c:	ldr	r8, [sp, #36]	; 0x24
   1be30:	lsr	r0, r0, #7
   1be34:	eor	r1, r1, ip
   1be38:	orr	r0, r0, r5, lsl #25
   1be3c:	orr	r2, r2, r4, lsr #29
   1be40:	orr	r3, r3, r4, lsl #13
   1be44:	eor	r7, r7, r0
   1be48:	lsr	ip, r4, #19
   1be4c:	adds	r7, r7, r8
   1be50:	ldr	r8, [sp, #100]	; 0x64
   1be54:	lsl	r0, r4, #3
   1be58:	eor	r3, r3, r2
   1be5c:	lsr	r2, r6, #6
   1be60:	orr	ip, ip, r6, lsl #13
   1be64:	orr	r2, r2, r4, lsl #26
   1be68:	orr	r0, r0, r6, lsr #29
   1be6c:	mov	r6, r4
   1be70:	movw	r4, #2869	; 0xb35
   1be74:	movt	r4, #7025	; 0x1b71
   1be78:	eor	r3, r3, r2
   1be7c:	ldr	r2, [sp, #128]	; 0x80
   1be80:	eor	r0, r0, ip
   1be84:	eor	r1, r1, r5, lsr #7
   1be88:	ldr	ip, [sp, #84]	; 0x54
   1be8c:	eor	r0, r0, r6, lsr #6
   1be90:	ldr	r6, [sp, #60]	; 0x3c
   1be94:	adc	r1, r1, r2
   1be98:	adds	r7, r7, ip
   1be9c:	adc	r1, r1, r8
   1bea0:	ldr	r8, [sp, #116]	; 0x74
   1bea4:	adds	ip, r7, r3
   1bea8:	lsr	r2, r6, #14
   1beac:	adc	r1, r1, r0
   1beb0:	mov	r7, ip
   1beb4:	mov	r0, r1
   1beb8:	ldr	ip, [sp, #28]
   1bebc:	lsr	r5, r6, #18
   1bec0:	adds	lr, r7, lr
   1bec4:	str	r7, [sp, #200]	; 0xc8
   1bec8:	mov	r7, r0
   1becc:	ldr	r1, [sp, #120]	; 0x78
   1bed0:	adc	r4, r0, r4
   1bed4:	orr	r3, r2, r8, lsl #18
   1bed8:	str	r7, [sp, #212]	; 0xd4
   1bedc:	lsl	r2, r6, #23
   1bee0:	ldr	r0, [sp, #8]
   1bee4:	orr	r5, r5, r8, lsl #14
   1bee8:	str	r7, [sp, #348]	; 0x15c
   1beec:	orr	r2, r2, r8, lsr #9
   1bef0:	eor	r1, ip, r1
   1bef4:	eor	r5, r5, r3
   1bef8:	lsr	r3, r8, #18
   1befc:	and	r1, r1, r6
   1bf00:	str	r2, [sp, #8]
   1bf04:	eor	r1, r1, ip
   1bf08:	mov	ip, r8
   1bf0c:	ldr	r8, [sp, #24]
   1bf10:	adds	lr, lr, r0
   1bf14:	lsr	r0, ip, #14
   1bf18:	orr	r3, r3, r6, lsl #14
   1bf1c:	ldr	r2, [sp, #200]	; 0xc8
   1bf20:	orr	r0, r0, r6, lsl #18
   1bf24:	lsl	r6, ip, #23
   1bf28:	eor	r3, r3, r0
   1bf2c:	adc	r4, r4, r8
   1bf30:	adds	lr, r1, lr
   1bf34:	ldr	r8, [sp, #152]	; 0x98
   1bf38:	str	r2, [sp, #344]	; 0x158
   1bf3c:	ldr	r2, [sp, #8]
   1bf40:	ldr	r1, [sp, #156]	; 0x9c
   1bf44:	eor	r5, r5, r2
   1bf48:	ldr	r2, [sp, #60]	; 0x3c
   1bf4c:	eor	r1, r8, r1
   1bf50:	and	r1, r1, ip
   1bf54:	eor	r1, r1, r8
   1bf58:	ldr	r8, [sp, #124]	; 0x7c
   1bf5c:	adc	r4, r1, r4
   1bf60:	orr	r6, r6, r2, lsr #9
   1bf64:	adds	r5, lr, r5
   1bf68:	ldr	r2, [sp, #48]	; 0x30
   1bf6c:	eor	r6, r6, r3
   1bf70:	ldr	r1, [sp, #164]	; 0xa4
   1bf74:	adc	r4, r4, r6
   1bf78:	lsl	r0, r8, #30
   1bf7c:	lsr	ip, r8, #28
   1bf80:	lsl	r3, r8, #25
   1bf84:	orr	ip, ip, r2, lsl #4
   1bf88:	and	lr, r1, r8
   1bf8c:	orr	r7, r1, r8
   1bf90:	orr	r2, r0, r2, lsr #2
   1bf94:	mov	r0, r8
   1bf98:	ldr	r8, [sp, #48]	; 0x30
   1bf9c:	and	r7, r7, r9
   1bfa0:	eor	ip, ip, r2
   1bfa4:	adds	r2, sl, r5
   1bfa8:	orr	r7, r7, lr
   1bfac:	adc	lr, fp, r4
   1bfb0:	ldr	fp, [sp, #12]
   1bfb4:	str	r2, [sp, #24]
   1bfb8:	str	lr, [sp, #128]	; 0x80
   1bfbc:	mov	lr, r0
   1bfc0:	lsr	r1, r8, #28
   1bfc4:	mov	sl, r8
   1bfc8:	lsl	r2, r8, #30
   1bfcc:	orr	r0, r1, r0, lsl #4
   1bfd0:	orr	r6, fp, r8
   1bfd4:	orr	r1, r2, lr, lsr #2
   1bfd8:	ldr	r2, [sp, #160]	; 0xa0
   1bfdc:	orr	r3, r3, r8, lsr #7
   1bfe0:	lsl	r8, r8, #25
   1bfe4:	eor	r1, r1, r0
   1bfe8:	eor	ip, ip, r3
   1bfec:	and	r3, fp, sl
   1bff0:	ldr	fp, [sp, #136]	; 0x88
   1bff4:	orr	r8, r8, lr, lsr #7
   1bff8:	adds	r7, ip, r7
   1bffc:	ldr	sl, [sp, #204]	; 0xcc
   1c000:	and	r6, r6, r2
   1c004:	eor	r8, r8, r1
   1c008:	orr	r6, r6, r3
   1c00c:	adc	r6, r8, r6
   1c010:	adds	ip, r7, r5
   1c014:	adc	r4, r6, r4
   1c018:	lsr	r2, fp, #1
   1c01c:	movw	r5, #32132	; 0x7d84
   1c020:	movt	r5, #8964	; 0x2304
   1c024:	lsr	r3, fp, #8
   1c028:	lsr	r1, sl, #8
   1c02c:	str	r4, [sp, #52]	; 0x34
   1c030:	lsr	r0, sl, #1
   1c034:	str	ip, [sp, #168]	; 0xa8
   1c038:	ldr	r4, [sp, #188]	; 0xbc
   1c03c:	orr	ip, r1, fp, lsl #24
   1c040:	lsr	r1, fp, #7
   1c044:	orr	r2, r2, sl, lsl #31
   1c048:	orr	r0, r0, fp, lsl #31
   1c04c:	ldr	fp, [sp, #184]	; 0xb8
   1c050:	orr	r3, r3, sl, lsl #24
   1c054:	orr	r1, r1, sl, lsl #25
   1c058:	eor	ip, ip, r0
   1c05c:	eor	r3, r3, r2
   1c060:	lsr	r6, r4, #19
   1c064:	eor	r0, r3, r1
   1c068:	lsl	r3, r4, #3
   1c06c:	ldr	r1, [sp, #40]	; 0x28
   1c070:	orr	r6, r6, fp, lsl #13
   1c074:	orr	r3, r3, fp, lsr #29
   1c078:	eor	ip, ip, sl, lsr #7
   1c07c:	eor	r6, r6, r3
   1c080:	ldr	r3, [sp, #132]	; 0x84
   1c084:	lsr	lr, fp, #19
   1c088:	adds	r0, r0, r1
   1c08c:	lsl	r2, fp, #3
   1c090:	movw	r1, #30709	; 0x77f5
   1c094:	movt	r1, #10459	; 0x28db
   1c098:	lsr	r7, fp, #6
   1c09c:	ldr	fp, [sp, #120]	; 0x78
   1c0a0:	orr	r2, r2, r4, lsr #29
   1c0a4:	eor	r6, r6, r4, lsr #6
   1c0a8:	adc	ip, ip, r3
   1c0ac:	ldr	r3, [sp, #104]	; 0x68
   1c0b0:	orr	r7, r7, r4, lsl #26
   1c0b4:	orr	lr, lr, r4, lsl #13
   1c0b8:	ldr	r4, [sp, #192]	; 0xc0
   1c0bc:	eor	lr, lr, r2
   1c0c0:	mov	r2, fp
   1c0c4:	eor	lr, lr, r7
   1c0c8:	adds	r0, r0, r3
   1c0cc:	ldr	r3, [sp, #60]	; 0x3c
   1c0d0:	adc	ip, ip, r4
   1c0d4:	adds	r0, r0, lr
   1c0d8:	mov	r8, r0
   1c0dc:	ldr	r0, [sp, #128]	; 0x80
   1c0e0:	eor	r2, r2, r3
   1c0e4:	ldr	r3, [sp, #24]
   1c0e8:	str	r8, [sp, #132]	; 0x84
   1c0ec:	lsr	r4, r3, #14
   1c0f0:	and	r2, r2, r3
   1c0f4:	mov	r7, r3
   1c0f8:	eor	r2, r2, fp
   1c0fc:	adc	fp, ip, r6
   1c100:	lsl	lr, r7, #23
   1c104:	mov	r6, r0
   1c108:	orr	r4, r4, r0, lsl #18
   1c10c:	ldr	r0, [sp, #28]
   1c110:	adds	r5, r8, r5
   1c114:	str	fp, [sp, #104]	; 0x68
   1c118:	lsr	r3, r3, #18
   1c11c:	adc	r1, fp, r1
   1c120:	ldr	fp, [sp, #132]	; 0x84
   1c124:	lsr	r8, r6, #14
   1c128:	orr	r3, r3, r6, lsl #14
   1c12c:	lsr	r7, r6, #18
   1c130:	adds	r5, r5, r0
   1c134:	ldr	r0, [sp, #152]	; 0x98
   1c138:	eor	r3, r3, r4
   1c13c:	str	fp, [sp, #352]	; 0x160
   1c140:	mov	fp, r6
   1c144:	lsl	r6, r6, #23
   1c148:	orr	lr, lr, fp, lsr #9
   1c14c:	adc	ip, r1, r0
   1c150:	ldr	r1, [sp, #116]	; 0x74
   1c154:	adds	r2, r2, r5
   1c158:	ldr	r5, [sp, #104]	; 0x68
   1c15c:	ldr	r0, [sp, #156]	; 0x9c
   1c160:	str	r5, [sp, #356]	; 0x164
   1c164:	ldr	r5, [sp, #168]	; 0xa8
   1c168:	eor	r1, r0, r1
   1c16c:	and	r1, r1, fp
   1c170:	ldr	fp, [sp, #124]	; 0x7c
   1c174:	eor	r1, r1, r0
   1c178:	ldr	r0, [sp, #24]
   1c17c:	adc	r1, r1, ip
   1c180:	lsr	r4, r5, #28
   1c184:	orr	ip, fp, r5
   1c188:	orr	r8, r8, r0, lsl #18
   1c18c:	eor	r0, r3, lr
   1c190:	ldr	r3, [sp, #164]	; 0xa4
   1c194:	adds	r2, r2, r0
   1c198:	mov	r0, fp
   1c19c:	and	lr, r0, r5
   1c1a0:	ldr	r0, [sp, #24]
   1c1a4:	mov	fp, r5
   1c1a8:	and	ip, ip, r3
   1c1ac:	lsl	r3, r5, #30
   1c1b0:	ldr	r5, [sp, #52]	; 0x34
   1c1b4:	orr	ip, ip, lr
   1c1b8:	orr	r7, r7, r0, lsl #14
   1c1bc:	ldr	r0, [sp, #24]
   1c1c0:	ldr	lr, [sp, #48]	; 0x30
   1c1c4:	orr	r6, r6, r0, lsr #9
   1c1c8:	ldr	r0, [sp, #12]
   1c1cc:	orr	r5, lr, r5
   1c1d0:	and	r5, r5, r0
   1c1d4:	ldr	r0, [sp, #52]	; 0x34
   1c1d8:	orr	r4, r4, r0, lsl #4
   1c1dc:	eor	r0, r8, r7
   1c1e0:	ldr	r8, [sp, #52]	; 0x34
   1c1e4:	eor	r0, r0, r6
   1c1e8:	adc	r0, r1, r0
   1c1ec:	adds	r1, r9, r2
   1c1f0:	ldr	r9, [sp, #64]	; 0x40
   1c1f4:	orr	r3, r3, r8, lsr #2
   1c1f8:	and	lr, lr, r8
   1c1fc:	orr	lr, r5, lr
   1c200:	lsl	r6, r8, #30
   1c204:	eor	r3, r3, r4
   1c208:	ldr	r4, [sp, #160]	; 0xa0
   1c20c:	lsl	r5, fp, #25
   1c210:	str	r1, [sp, #88]	; 0x58
   1c214:	lsr	r1, r8, #28
   1c218:	orr	r6, r6, fp, lsr #2
   1c21c:	orr	r5, r5, r8, lsr #7
   1c220:	orr	r1, r1, fp, lsl #4
   1c224:	adc	r4, r4, r0
   1c228:	eor	r5, r5, r3
   1c22c:	eor	r1, r1, r6
   1c230:	ldr	r6, [sp, #140]	; 0x8c
   1c234:	movw	r3, #43899	; 0xab7b
   1c238:	movt	r3, #13002	; 0x32ca
   1c23c:	str	r4, [sp, #152]	; 0x98
   1c240:	mov	r4, r8
   1c244:	lsl	r7, r4, #25
   1c248:	adds	r4, r5, ip
   1c24c:	lsr	ip, r9, #1
   1c250:	orr	r7, r7, fp, lsr #7
   1c254:	lsr	r5, r9, #8
   1c258:	eor	r1, r1, r7
   1c25c:	lsr	r8, r6, #1
   1c260:	adc	lr, r1, lr
   1c264:	adds	r2, r4, r2
   1c268:	ldr	r4, [sp, #60]	; 0x3c
   1c26c:	adc	fp, lr, r0
   1c270:	mov	r7, r2
   1c274:	lsr	lr, r9, #7
   1c278:	mov	r2, r9
   1c27c:	ldr	r9, [sp, #24]
   1c280:	lsr	r1, r6, #8
   1c284:	orr	r5, r5, r6, lsl #24
   1c288:	orr	ip, ip, r6, lsl #31
   1c28c:	orr	lr, lr, r6, lsl #25
   1c290:	eor	ip, ip, r5
   1c294:	eor	r0, r4, r9
   1c298:	mov	r9, r2
   1c29c:	orr	r2, r8, r2, lsl #31
   1c2a0:	orr	r1, r1, r9, lsl #24
   1c2a4:	ldr	r8, [sp, #88]	; 0x58
   1c2a8:	eor	ip, ip, lr
   1c2ac:	eor	r2, r2, r1
   1c2b0:	ldr	r9, [sp, #136]	; 0x88
   1c2b4:	str	r2, [sp, #8]
   1c2b8:	ldr	r2, [sp, #200]	; 0xc8
   1c2bc:	and	r0, r0, r8
   1c2c0:	eor	r0, r0, r4
   1c2c4:	ldr	lr, [sp, #212]	; 0xd4
   1c2c8:	adds	ip, ip, r9
   1c2cc:	lsr	r4, r2, #19
   1c2d0:	lsl	r1, r2, #3
   1c2d4:	mov	r9, lr
   1c2d8:	lsr	r5, lr, #19
   1c2dc:	orr	r4, r4, r9, lsl #13
   1c2e0:	orr	r1, r1, r9, lsr #29
   1c2e4:	lsl	lr, lr, #3
   1c2e8:	orr	r5, r5, r2, lsl #13
   1c2ec:	eor	r1, r1, r4
   1c2f0:	orr	lr, lr, r2, lsr #29
   1c2f4:	lsr	r4, r2, #6
   1c2f8:	ldr	r2, [sp, #8]
   1c2fc:	eor	lr, lr, r5
   1c300:	lsr	r5, r8, #18
   1c304:	str	r7, [sp, #8]
   1c308:	orr	r4, r4, r9, lsl #26
   1c30c:	eor	r1, r1, r4
   1c310:	eor	r2, r2, r6, lsr #7
   1c314:	mov	r6, r9
   1c318:	lsr	r9, r8, #14
   1c31c:	adc	r2, r2, sl
   1c320:	mov	sl, r8
   1c324:	ldr	r8, [sp, #92]	; 0x5c
   1c328:	eor	lr, lr, r6, lsr #6
   1c32c:	ldr	r6, [sp, #152]	; 0x98
   1c330:	adds	ip, ip, r8
   1c334:	ldr	r8, [sp, #196]	; 0xc4
   1c338:	adc	r2, r2, r8
   1c33c:	adds	ip, ip, r1
   1c340:	ldr	r1, [sp, #116]	; 0x74
   1c344:	str	ip, [sp, #92]	; 0x5c
   1c348:	ldr	ip, [sp, #128]	; 0x80
   1c34c:	ldr	r8, [sp, #168]	; 0xa8
   1c350:	eor	ip, r1, ip
   1c354:	lsl	r1, sl, #23
   1c358:	orr	sl, r9, r6, lsl #18
   1c35c:	adc	r9, r2, lr
   1c360:	ldr	r2, [sp, #92]	; 0x5c
   1c364:	movw	lr, #9363	; 0x2493
   1c368:	movt	lr, #16583	; 0x40c7
   1c36c:	orr	r4, r8, r7
   1c370:	and	ip, ip, r6
   1c374:	str	r9, [sp, #136]	; 0x88
   1c378:	mov	r7, r6
   1c37c:	adds	r6, r2, lr
   1c380:	mov	r2, r7
   1c384:	lsr	lr, r7, #14
   1c388:	adc	r3, r9, r3
   1c38c:	ldr	r9, [sp, #120]	; 0x78
   1c390:	orr	r5, r5, r2, lsl #14
   1c394:	orr	r1, r1, r2, lsr #9
   1c398:	lsr	r7, r7, #18
   1c39c:	adds	r6, r6, r9
   1c3a0:	ldr	r9, [sp, #156]	; 0x9c
   1c3a4:	adc	r3, r3, r9
   1c3a8:	ldr	r9, [sp, #116]	; 0x74
   1c3ac:	adds	r0, r0, r6
   1c3b0:	lsl	r6, r2, #23
   1c3b4:	eor	ip, ip, r9
   1c3b8:	ldr	r9, [sp, #8]
   1c3bc:	adc	ip, ip, r3
   1c3c0:	ldr	r3, [sp, #124]	; 0x7c
   1c3c4:	and	r8, r8, r9
   1c3c8:	and	r4, r4, r3
   1c3cc:	lsr	r3, r9, #28
   1c3d0:	eor	r9, sl, r5
   1c3d4:	orr	r4, r4, r8
   1c3d8:	ldr	sl, [sp, #8]
   1c3dc:	eor	r1, r1, r9
   1c3e0:	adds	r1, r0, r1
   1c3e4:	orr	r3, r3, fp, lsl #4
   1c3e8:	ldr	r0, [sp, #8]
   1c3ec:	ldr	r8, [sp, #92]	; 0x5c
   1c3f0:	lsl	r5, sl, #30
   1c3f4:	ldr	sl, [sp, #48]	; 0x30
   1c3f8:	lsl	r0, r0, #25
   1c3fc:	orr	r5, r5, fp, lsr #2
   1c400:	str	r8, [sp, #360]	; 0x168
   1c404:	orr	r0, r0, fp, lsr #7
   1c408:	ldr	r8, [sp, #52]	; 0x34
   1c40c:	eor	r3, r3, r5
   1c410:	eor	r0, r0, r3
   1c414:	ldr	r9, [sp, #52]	; 0x34
   1c418:	ldr	r3, [sp, #128]	; 0x80
   1c41c:	orr	r8, r8, fp
   1c420:	and	r8, r8, sl
   1c424:	ldr	sl, [sp, #136]	; 0x88
   1c428:	and	r9, r9, fp
   1c42c:	orr	r8, r8, r9
   1c430:	lsr	r9, fp, #28
   1c434:	eor	r5, r3, r2
   1c438:	lsl	r3, fp, #25
   1c43c:	str	sl, [sp, #364]	; 0x16c
   1c440:	ldr	sl, [sp, #88]	; 0x58
   1c444:	orr	r7, r7, sl, lsl #14
   1c448:	orr	lr, lr, sl, lsl #18
   1c44c:	orr	r6, r6, sl, lsr #9
   1c450:	eor	lr, lr, r7
   1c454:	ldr	r7, [sp, #24]
   1c458:	eor	r6, r6, lr
   1c45c:	adc	r6, ip, r6
   1c460:	ldr	ip, [sp, #164]	; 0xa4
   1c464:	mov	lr, r7
   1c468:	eor	lr, lr, sl
   1c46c:	ldr	sl, [sp, #12]
   1c470:	adds	ip, ip, r1
   1c474:	str	ip, [sp, #28]
   1c478:	lsl	ip, fp, #30
   1c47c:	adc	sl, sl, r6
   1c480:	adds	r4, r0, r4
   1c484:	str	sl, [sp, #56]	; 0x38
   1c488:	ldr	sl, [sp, #28]
   1c48c:	ldr	r0, [sp, #56]	; 0x38
   1c490:	and	lr, lr, sl
   1c494:	ldr	sl, [sp, #8]
   1c498:	eor	lr, lr, r7
   1c49c:	movw	r7, #48650	; 0xbe0a
   1c4a0:	movt	r7, #15518	; 0x3c9e
   1c4a4:	and	r5, r5, r0
   1c4a8:	ldr	r0, [sp, #128]	; 0x80
   1c4ac:	str	lr, [sp, #40]	; 0x28
   1c4b0:	orr	ip, ip, sl, lsr #2
   1c4b4:	orr	r9, r9, sl, lsl #4
   1c4b8:	ldr	sl, [sp, #44]	; 0x2c
   1c4bc:	eor	r0, r5, r0
   1c4c0:	ldr	r5, [sp, #8]
   1c4c4:	eor	r9, r9, ip
   1c4c8:	lsr	lr, sl, #1
   1c4cc:	lsr	ip, sl, #8
   1c4d0:	orr	r3, r3, r5, lsr #7
   1c4d4:	ldr	r5, [sp, #144]	; 0x90
   1c4d8:	eor	r9, r9, r3
   1c4dc:	adc	r8, r9, r8
   1c4e0:	adds	r1, r4, r1
   1c4e4:	adc	r4, r8, r6
   1c4e8:	ldr	r6, [sp, #132]	; 0x84
   1c4ec:	lsr	r3, r5, #1
   1c4f0:	str	r1, [sp, #12]
   1c4f4:	mov	r9, r5
   1c4f8:	lsr	r1, r5, #8
   1c4fc:	str	r4, [sp, #32]
   1c500:	orr	lr, lr, r5, lsl #31
   1c504:	ldr	r4, [sp, #8]
   1c508:	orr	ip, ip, r5, lsl #24
   1c50c:	lsr	r5, sl, #7
   1c510:	ldr	r8, [sp, #168]	; 0xa8
   1c514:	orr	r1, r1, sl, lsl #24
   1c518:	eor	ip, ip, lr
   1c51c:	orr	r3, r3, sl, lsl #31
   1c520:	ldr	lr, [sp, #12]
   1c524:	orr	r5, r5, r9, lsl #25
   1c528:	eor	r3, r3, r1
   1c52c:	lsl	r1, r6, #3
   1c530:	eor	ip, ip, r5
   1c534:	eor	r3, r3, r9, lsr #7
   1c538:	ldr	r9, [sp, #64]	; 0x40
   1c53c:	ldr	r5, [sp, #104]	; 0x68
   1c540:	orr	r4, r4, lr
   1c544:	lsr	lr, r6, #19
   1c548:	and	r4, r4, r8
   1c54c:	adds	ip, ip, r9
   1c550:	mov	r9, r5
   1c554:	lsr	sl, r5, #19
   1c558:	orr	lr, lr, r9, lsl #13
   1c55c:	orr	r1, r1, r9, lsr #29
   1c560:	lsl	r5, r5, #3
   1c564:	orr	sl, sl, r6, lsl #13
   1c568:	eor	r1, r1, lr
   1c56c:	orr	r5, r5, r6, lsr #29
   1c570:	lsr	lr, r6, #6
   1c574:	ldr	r6, [sp, #140]	; 0x8c
   1c578:	eor	sl, sl, r5
   1c57c:	orr	lr, lr, r9, lsl #26
   1c580:	ldr	r5, [sp, #28]
   1c584:	ldr	r9, [sp, #172]	; 0xac
   1c588:	eor	r1, r1, lr
   1c58c:	adc	r3, r3, r6
   1c590:	ldr	r6, [sp, #108]	; 0x6c
   1c594:	lsr	r8, r5, #14
   1c598:	lsl	lr, r5, #23
   1c59c:	adds	ip, ip, r6
   1c5a0:	lsr	r6, r5, #18
   1c5a4:	adc	r3, r3, r9
   1c5a8:	adds	r1, ip, r1
   1c5ac:	ldr	ip, [sp, #56]	; 0x38
   1c5b0:	ldr	r9, [sp, #104]	; 0x68
   1c5b4:	str	r1, [sp, #64]	; 0x40
   1c5b8:	ldr	r1, [sp, #8]
   1c5bc:	lsr	r5, ip, #14
   1c5c0:	eor	sl, sl, r9, lsr #6
   1c5c4:	ldr	r9, [sp, #12]
   1c5c8:	str	r5, [sp, #36]	; 0x24
   1c5cc:	adc	r5, r3, sl
   1c5d0:	movw	r3, #48828	; 0xbebc
   1c5d4:	movt	r3, #5577	; 0x15c9
   1c5d8:	mov	sl, ip
   1c5dc:	lsr	ip, ip, #18
   1c5e0:	str	r5, [sp, #108]	; 0x6c
   1c5e4:	orr	r8, r8, sl, lsl #18
   1c5e8:	and	r1, r1, r9
   1c5ec:	ldr	r9, [sp, #32]
   1c5f0:	orr	r6, r6, sl, lsl #14
   1c5f4:	orr	r1, r4, r1
   1c5f8:	lsl	sl, sl, #23
   1c5fc:	eor	r6, r6, r8
   1c600:	ldr	r8, [sp, #64]	; 0x40
   1c604:	str	r1, [sp, #140]	; 0x8c
   1c608:	ldr	r1, [sp, #64]	; 0x40
   1c60c:	orr	r4, fp, r9
   1c610:	str	r8, [sp, #368]	; 0x170
   1c614:	adds	r1, r1, r3
   1c618:	ldr	r3, [sp, #12]
   1c61c:	adc	r5, r5, r7
   1c620:	ldr	r7, [sp, #60]	; 0x3c
   1c624:	adds	r1, r1, r7
   1c628:	ldr	r7, [sp, #116]	; 0x74
   1c62c:	adc	r5, r5, r7
   1c630:	ldr	r7, [sp, #40]	; 0x28
   1c634:	adds	r1, r7, r1
   1c638:	and	r7, fp, r9
   1c63c:	ldr	r9, [sp, #52]	; 0x34
   1c640:	adc	r5, r0, r5
   1c644:	ldr	r0, [sp, #88]	; 0x58
   1c648:	and	r4, r4, r9
   1c64c:	ldr	r9, [sp, #28]
   1c650:	orr	r4, r4, r7
   1c654:	lsl	r7, r3, #30
   1c658:	eor	r9, r0, r9
   1c65c:	lsr	r0, r3, #28
   1c660:	ldr	r3, [sp, #56]	; 0x38
   1c664:	eor	r8, r2, r3
   1c668:	orr	lr, lr, r3, lsr #9
   1c66c:	ldr	r2, [sp, #28]
   1c670:	ldr	r3, [sp, #108]	; 0x6c
   1c674:	eor	lr, lr, r6
   1c678:	adds	lr, r1, lr
   1c67c:	ldr	r1, [sp, #12]
   1c680:	orr	ip, ip, r2, lsl #14
   1c684:	orr	sl, sl, r2, lsr #9
   1c688:	str	r3, [sp, #372]	; 0x174
   1c68c:	ldr	r3, [sp, #36]	; 0x24
   1c690:	lsl	r1, r1, #25
   1c694:	orr	r3, r3, r2, lsl #18
   1c698:	eor	ip, ip, r3
   1c69c:	ldr	r3, [sp, #32]
   1c6a0:	eor	ip, ip, sl
   1c6a4:	adc	r5, r5, ip
   1c6a8:	ldr	ip, [sp, #124]	; 0x7c
   1c6ac:	orr	r7, r7, r3, lsr #2
   1c6b0:	orr	r0, r0, r3, lsl #4
   1c6b4:	adds	ip, ip, lr
   1c6b8:	orr	r1, r1, r3, lsr #7
   1c6bc:	mov	r2, ip
   1c6c0:	ldr	ip, [sp, #48]	; 0x30
   1c6c4:	eor	r0, r0, r7
   1c6c8:	and	r9, r9, r2
   1c6cc:	eor	r0, r0, r1
   1c6d0:	lsr	sl, r3, #28
   1c6d4:	str	r2, [sp, #36]	; 0x24
   1c6d8:	lsl	r6, r3, #30
   1c6dc:	ldr	r1, [sp, #56]	; 0x38
   1c6e0:	ldr	r2, [sp, #88]	; 0x58
   1c6e4:	adc	ip, ip, r5
   1c6e8:	str	ip, [sp, #60]	; 0x3c
   1c6ec:	eor	r9, r9, r2
   1c6f0:	ldr	r2, [sp, #60]	; 0x3c
   1c6f4:	ldr	r7, [sp, #36]	; 0x24
   1c6f8:	ldr	ip, [sp, #60]	; 0x3c
   1c6fc:	and	r8, r8, r2
   1c700:	ldr	r2, [sp, #152]	; 0x98
   1c704:	eor	ip, r1, ip
   1c708:	ldr	r1, [sp, #32]
   1c70c:	eor	r3, r8, r2
   1c710:	ldr	r8, [sp, #12]
   1c714:	str	ip, [sp, #120]	; 0x78
   1c718:	ldr	r2, [sp, #28]
   1c71c:	lsl	ip, r1, #25
   1c720:	ldr	r1, [sp, #140]	; 0x8c
   1c724:	orr	r6, r6, r8, lsr #2
   1c728:	orr	sl, sl, r8, lsl #4
   1c72c:	eor	r7, r2, r7
   1c730:	orr	ip, ip, r8, lsr #7
   1c734:	mov	r2, r8
   1c738:	eor	sl, sl, r6
   1c73c:	ldr	r6, [sp, #148]	; 0x94
   1c740:	str	r7, [sp, #116]	; 0x74
   1c744:	adds	r0, r0, r1
   1c748:	eor	sl, sl, ip
   1c74c:	ldr	r7, [sp, #68]	; 0x44
   1c750:	adc	r4, sl, r4
   1c754:	adds	lr, r0, lr
   1c758:	mov	ip, lr
   1c75c:	adc	lr, r4, r5
   1c760:	ldr	r4, [sp, #8]
   1c764:	mov	sl, r6
   1c768:	lsr	r8, r6, #1
   1c76c:	str	ip, [sp, #40]	; 0x28
   1c770:	lsr	r0, r6, #8
   1c774:	str	lr, [sp, #48]	; 0x30
   1c778:	orr	ip, r2, ip
   1c77c:	lsr	r1, r7, #1
   1c780:	ldr	r2, [sp, #92]	; 0x5c
   1c784:	lsr	r7, r7, #8
   1c788:	orr	r1, r1, r6, lsl #31
   1c78c:	and	ip, ip, r4
   1c790:	orr	r7, r7, r6, lsl #24
   1c794:	ldr	r6, [sp, #68]	; 0x44
   1c798:	eor	r1, r1, r7
   1c79c:	lsl	r4, r2, #3
   1c7a0:	lsr	r7, r2, #19
   1c7a4:	orr	r0, r0, r6, lsl #24
   1c7a8:	orr	lr, r8, r6, lsl #31
   1c7ac:	ldr	r8, [sp, #136]	; 0x88
   1c7b0:	lsr	r5, r6, #7
   1c7b4:	eor	lr, lr, r0
   1c7b8:	ldr	r0, [sp, #44]	; 0x2c
   1c7bc:	orr	r5, r5, sl, lsl #25
   1c7c0:	eor	lr, lr, sl, lsr #7
   1c7c4:	ldr	sl, [sp, #32]
   1c7c8:	eor	r1, r1, r5
   1c7cc:	lsr	r6, r8, #19
   1c7d0:	orr	r7, r7, r8, lsl #13
   1c7d4:	adds	r1, r1, r0
   1c7d8:	lsl	r0, r8, #3
   1c7dc:	orr	r5, r6, r2, lsl #13
   1c7e0:	orr	r0, r0, r2, lsr #29
   1c7e4:	orr	r4, r4, r8, lsr #29
   1c7e8:	eor	r6, r5, r0
   1c7ec:	ldr	r0, [sp, #12]
   1c7f0:	eor	r4, r4, r7
   1c7f4:	lsr	r7, r2, #6
   1c7f8:	ldr	r5, [sp, #40]	; 0x28
   1c7fc:	eor	r2, r6, r8, lsr #6
   1c800:	orr	r7, r7, r8, lsl #26
   1c804:	ldr	r8, [sp, #144]	; 0x90
   1c808:	eor	r4, r4, r7
   1c80c:	ldr	r7, [sp, #180]	; 0xb4
   1c810:	and	r0, r0, r5
   1c814:	orr	r0, ip, r0
   1c818:	adc	lr, lr, r8
   1c81c:	ldr	r8, [sp, #36]	; 0x24
   1c820:	str	r0, [sp, #124]	; 0x7c
   1c824:	ldr	r0, [sp, #48]	; 0x30
   1c828:	lsr	ip, r8, #14
   1c82c:	orr	r5, sl, r0
   1c830:	ldr	r0, [sp, #80]	; 0x50
   1c834:	and	r5, r5, fp
   1c838:	adds	r1, r1, r0
   1c83c:	lsr	r0, r8, #18
   1c840:	adc	lr, lr, r7
   1c844:	adds	r7, r1, r4
   1c848:	ldr	r4, [sp, #48]	; 0x30
   1c84c:	mov	r1, sl
   1c850:	adc	r2, lr, r2
   1c854:	mov	r6, r7
   1c858:	movw	lr, #26564	; 0x67c4
   1c85c:	movt	lr, #17181	; 0x431d
   1c860:	ldr	sl, [sp, #60]	; 0x3c
   1c864:	str	r6, [sp, #80]	; 0x50
   1c868:	and	r8, r1, r4
   1c86c:	movw	r1, #3404	; 0xd4c
   1c870:	movt	r1, #39952	; 0x9c10
   1c874:	str	r2, [sp, #92]	; 0x5c
   1c878:	adds	r1, r6, r1
   1c87c:	ldr	r4, [sp, #36]	; 0x24
   1c880:	adc	lr, r2, lr
   1c884:	lsr	r7, sl, #14
   1c888:	ldr	r2, [sp, #24]
   1c88c:	orr	r0, r0, sl, lsl #14
   1c890:	orr	ip, ip, sl, lsl #18
   1c894:	lsr	r6, sl, #18
   1c898:	lsl	r4, r4, #23
   1c89c:	eor	ip, ip, r0
   1c8a0:	adds	r1, r1, r2
   1c8a4:	ldr	r2, [sp, #128]	; 0x80
   1c8a8:	adc	lr, lr, r2
   1c8ac:	adds	r1, r9, r1
   1c8b0:	adc	lr, r3, lr
   1c8b4:	orr	r3, r5, r8
   1c8b8:	lsl	r8, sl, #23
   1c8bc:	mov	r2, sl
   1c8c0:	ldr	sl, [sp, #80]	; 0x50
   1c8c4:	str	r3, [sp, #128]	; 0x80
   1c8c8:	orr	r4, r4, r2, lsr #9
   1c8cc:	ldr	r2, [sp, #48]	; 0x30
   1c8d0:	eor	r4, r4, ip
   1c8d4:	ldr	r3, [sp, #92]	; 0x5c
   1c8d8:	adds	r1, r1, r4
   1c8dc:	str	sl, [sp, #376]	; 0x178
   1c8e0:	ldr	sl, [sp, #40]	; 0x28
   1c8e4:	lsr	r4, r2, #28
   1c8e8:	str	r3, [sp, #380]	; 0x17c
   1c8ec:	ldr	r3, [sp, #36]	; 0x24
   1c8f0:	lsr	r5, sl, #28
   1c8f4:	lsl	r0, sl, #30
   1c8f8:	lsl	ip, sl, #25
   1c8fc:	ldr	sl, [sp, #16]
   1c900:	orr	r0, r0, r2, lsr #2
   1c904:	orr	r9, r7, r3, lsl #18
   1c908:	orr	r6, r6, r3, lsl #14
   1c90c:	orr	r8, r8, r3, lsr #9
   1c910:	ldr	r3, [sp, #116]	; 0x74
   1c914:	eor	r7, r9, r6
   1c918:	orr	r6, r5, r2, lsl #4
   1c91c:	ldr	r5, [sp, #168]	; 0xa8
   1c920:	lsl	r9, r2, #30
   1c924:	eor	r7, r7, r8
   1c928:	adc	lr, lr, r7
   1c92c:	lsr	r7, sl, #1
   1c930:	orr	ip, ip, r2, lsr #7
   1c934:	str	r9, [sp, #24]
   1c938:	lsl	r8, r2, #25
   1c93c:	adds	r9, r5, r1
   1c940:	eor	r5, r6, r0
   1c944:	ldr	r0, [sp, #52]	; 0x34
   1c948:	and	r3, r3, r9
   1c94c:	eor	ip, ip, r5
   1c950:	str	r9, [sp, #44]	; 0x2c
   1c954:	str	r3, [sp, #48]	; 0x30
   1c958:	ldr	r5, [sp, #36]	; 0x24
   1c95c:	adc	r0, r0, lr
   1c960:	ldr	r3, [sp, #120]	; 0x78
   1c964:	mov	r6, r0
   1c968:	lsr	r0, sl, #8
   1c96c:	mov	r9, r6
   1c970:	str	r6, [sp, #52]	; 0x34
   1c974:	ldr	r6, [sp, #72]	; 0x48
   1c978:	and	sl, r3, r9
   1c97c:	ldr	r9, [sp, #28]
   1c980:	ldr	r3, [sp, #48]	; 0x30
   1c984:	str	r2, [sp, #48]	; 0x30
   1c988:	lsr	r6, r6, #1
   1c98c:	ldr	r2, [sp, #44]	; 0x2c
   1c990:	eor	r3, r3, r9
   1c994:	ldr	r9, [sp, #56]	; 0x38
   1c998:	str	r3, [sp, #136]	; 0x88
   1c99c:	eor	r5, r5, r2
   1c9a0:	str	r5, [sp, #120]	; 0x78
   1c9a4:	eor	r3, sl, r9
   1c9a8:	ldr	r9, [sp, #24]
   1c9ac:	str	r3, [sp, #140]	; 0x8c
   1c9b0:	ldr	r3, [sp, #40]	; 0x28
   1c9b4:	ldr	sl, [sp, #72]	; 0x48
   1c9b8:	ldr	r2, [sp, #52]	; 0x34
   1c9bc:	orr	r9, r9, r3, lsr #2
   1c9c0:	orr	r8, r8, r3, lsr #7
   1c9c4:	ldr	r5, [sp, #60]	; 0x3c
   1c9c8:	orr	r4, r4, r3, lsl #4
   1c9cc:	ldr	r3, [sp, #124]	; 0x7c
   1c9d0:	lsr	sl, sl, #8
   1c9d4:	eor	r4, r4, r9
   1c9d8:	eor	r4, r4, r8
   1c9dc:	adds	ip, ip, r3
   1c9e0:	eor	r3, r5, r2
   1c9e4:	ldr	r2, [sp, #16]
   1c9e8:	str	r3, [sp, #124]	; 0x7c
   1c9ec:	ldr	r3, [sp, #72]	; 0x48
   1c9f0:	lsr	r5, r2, #7
   1c9f4:	orr	r6, r6, r2, lsl #31
   1c9f8:	orr	sl, sl, r2, lsl #24
   1c9fc:	ldr	r2, [sp, #48]	; 0x30
   1ca00:	mov	r9, r3
   1ca04:	orr	r0, r0, r3, lsl #24
   1ca08:	orr	r5, r5, r3, lsl #25
   1ca0c:	eor	sl, sl, r6
   1ca10:	ldr	r6, [sp, #108]	; 0x6c
   1ca14:	orr	r7, r7, r3, lsl #31
   1ca18:	ldr	r3, [sp, #128]	; 0x80
   1ca1c:	eor	sl, sl, r9, lsr #7
   1ca20:	eor	r7, r7, r0
   1ca24:	eor	r7, r7, r5
   1ca28:	ldr	r9, [sp, #44]	; 0x2c
   1ca2c:	ldr	r0, [sp, #64]	; 0x40
   1ca30:	adc	r4, r4, r3
   1ca34:	adds	r8, ip, r1
   1ca38:	adc	lr, r4, lr
   1ca3c:	mov	r3, lr
   1ca40:	ldr	lr, [sp, #40]	; 0x28
   1ca44:	lsr	r5, r9, #14
   1ca48:	orr	ip, r2, r3
   1ca4c:	lsr	r0, r0, #19
   1ca50:	str	r3, [sp, #24]
   1ca54:	str	r8, [sp, #116]	; 0x74
   1ca58:	orr	r1, lr, r8
   1ca5c:	and	lr, lr, r8
   1ca60:	ldr	r8, [sp, #12]
   1ca64:	and	r4, r1, r8
   1ca68:	ldr	r8, [sp, #32]
   1ca6c:	orr	lr, r4, lr
   1ca70:	orr	r4, r0, r6, lsl #13
   1ca74:	ldr	r1, [sp, #64]	; 0x40
   1ca78:	str	lr, [sp, #128]	; 0x80
   1ca7c:	lsr	lr, r6, #19
   1ca80:	ldr	r0, [sp, #64]	; 0x40
   1ca84:	and	ip, ip, r8
   1ca88:	and	r8, r2, r3
   1ca8c:	orr	r3, ip, r8
   1ca90:	lsl	ip, r6, #3
   1ca94:	lsl	r1, r1, #3
   1ca98:	str	r3, [sp, #144]	; 0x90
   1ca9c:	mov	r3, r6
   1caa0:	orr	ip, ip, r0, lsr #29
   1caa4:	orr	lr, lr, r0, lsl #13
   1caa8:	lsr	r8, r0, #6
   1caac:	ldr	r0, [sp, #52]	; 0x34
   1cab0:	orr	r1, r1, r3, lsr #29
   1cab4:	eor	lr, lr, ip
   1cab8:	orr	r8, r8, r6, lsl #26
   1cabc:	eor	lr, lr, r6, lsr #6
   1cac0:	ldr	r6, [sp, #68]	; 0x44
   1cac4:	eor	r4, r4, r1
   1cac8:	eor	r4, r4, r8
   1cacc:	lsl	r8, r9, #23
   1cad0:	ldr	r1, [sp, #148]	; 0x94
   1cad4:	lsr	ip, r0, #18
   1cad8:	orr	r8, r8, r0, lsr #9
   1cadc:	orr	ip, ip, r9, lsl #14
   1cae0:	adds	r7, r7, r6
   1cae4:	ldr	r6, [sp, #176]	; 0xb0
   1cae8:	adc	sl, sl, r1
   1caec:	ldr	r1, [sp, #112]	; 0x70
   1caf0:	adds	r7, r7, r1
   1caf4:	lsr	r1, r9, #18
   1caf8:	adc	sl, sl, r6
   1cafc:	ldr	r6, [sp, #88]	; 0x58
   1cb00:	adds	r3, r7, r4
   1cb04:	adc	r2, sl, lr
   1cb08:	mov	r7, r3
   1cb0c:	orr	r1, r1, r0, lsl #14
   1cb10:	movw	sl, #17078	; 0x42b6
   1cb14:	movt	sl, #52030	; 0xcb3e
   1cb18:	lsr	r4, r0, #14
   1cb1c:	adds	r3, r7, sl
   1cb20:	movw	lr, #54462	; 0xd4be
   1cb24:	movt	lr, #19653	; 0x4cc5
   1cb28:	mov	sl, r0
   1cb2c:	ldr	r0, [sp, #136]	; 0x88
   1cb30:	adc	lr, r2, lr
   1cb34:	adds	r3, r3, r6
   1cb38:	orr	r6, r5, sl, lsl #18
   1cb3c:	ldr	r5, [sp, #152]	; 0x98
   1cb40:	orr	r4, r4, r9, lsl #18
   1cb44:	str	r7, [sp, #88]	; 0x58
   1cb48:	str	r2, [sp, #108]	; 0x6c
   1cb4c:	str	r7, [sp, #384]	; 0x180
   1cb50:	lsl	r7, sl, #23
   1cb54:	adc	lr, lr, r5
   1cb58:	adds	r3, r0, r3
   1cb5c:	ldr	r0, [sp, #140]	; 0x8c
   1cb60:	eor	r5, r6, r1
   1cb64:	orr	r7, r7, r9, lsr #9
   1cb68:	ldr	r2, [sp, #116]	; 0x74
   1cb6c:	eor	r6, r5, r8
   1cb70:	ldr	r8, [sp, #24]
   1cb74:	adc	lr, r0, lr
   1cb78:	adds	r6, r3, r6
   1cb7c:	ldr	r1, [sp, #108]	; 0x6c
   1cb80:	lsr	r0, r2, #28
   1cb84:	str	r6, [sp, #112]	; 0x70
   1cb88:	eor	r6, r4, ip
   1cb8c:	eor	r6, r6, r7
   1cb90:	lsl	r5, r2, #25
   1cb94:	adc	lr, lr, r6
   1cb98:	orr	ip, r0, r8, lsl #4
   1cb9c:	ldr	r0, [sp, #8]
   1cba0:	lsr	r9, r8, #28
   1cba4:	ldr	r6, [sp, #112]	; 0x70
   1cba8:	lsl	r4, r8, #30
   1cbac:	str	r1, [sp, #388]	; 0x184
   1cbb0:	lsl	r1, r2, #30
   1cbb4:	orr	r9, r9, r2, lsl #4
   1cbb8:	orr	r1, r1, r8, lsr #2
   1cbbc:	orr	r4, r4, r2, lsr #2
   1cbc0:	adds	r3, r0, r6
   1cbc4:	eor	r0, ip, r1
   1cbc8:	lsl	r8, r8, #25
   1cbcc:	ldr	ip, [sp, #120]	; 0x78
   1cbd0:	adc	sl, fp, lr
   1cbd4:	eor	r4, r4, r9
   1cbd8:	str	r3, [sp, #64]	; 0x40
   1cbdc:	orr	r8, r8, r2, lsr #7
   1cbe0:	str	sl, [sp, #68]	; 0x44
   1cbe4:	ldr	r6, [sp, #20]
   1cbe8:	eor	r8, r8, r4
   1cbec:	and	fp, ip, r3
   1cbf0:	ldr	r9, [sp, #112]	; 0x70
   1cbf4:	ldr	r3, [sp, #124]	; 0x7c
   1cbf8:	lsr	r7, r6, #1
   1cbfc:	lsr	r1, r6, #8
   1cc00:	ldr	r6, [sp, #96]	; 0x60
   1cc04:	and	ip, r3, sl
   1cc08:	ldr	r3, [sp, #36]	; 0x24
   1cc0c:	lsr	r6, r6, #1
   1cc10:	eor	sl, fp, r3
   1cc14:	ldr	r3, [sp, #60]	; 0x3c
   1cc18:	eor	fp, ip, r3
   1cc1c:	ldr	r3, [sp, #44]	; 0x2c
   1cc20:	strd	sl, [sp, #136]	; 0x88
   1cc24:	ldr	sl, [sp, #64]	; 0x40
   1cc28:	ldr	fp, [sp, #96]	; 0x60
   1cc2c:	eor	r3, r3, sl
   1cc30:	ldr	sl, [sp, #52]	; 0x34
   1cc34:	str	r3, [sp, #120]	; 0x78
   1cc38:	orr	r7, r7, fp, lsl #31
   1cc3c:	ldr	r3, [sp, #68]	; 0x44
   1cc40:	orr	r1, r1, fp, lsl #24
   1cc44:	lsr	ip, fp, #8
   1cc48:	eor	r1, r1, r7
   1cc4c:	eor	r3, sl, r3
   1cc50:	ldr	sl, [sp, #20]
   1cc54:	str	r3, [sp, #124]	; 0x7c
   1cc58:	ldr	r3, [sp, #24]
   1cc5c:	orr	ip, ip, sl, lsl #24
   1cc60:	orr	r6, r6, sl, lsl #31
   1cc64:	orr	r5, r5, r3, lsr #7
   1cc68:	ldr	r3, [sp, #128]	; 0x80
   1cc6c:	eor	r6, r6, ip
   1cc70:	eor	r6, r6, fp, lsr #7
   1cc74:	eor	r0, r0, r5
   1cc78:	lsr	r5, sl, #7
   1cc7c:	ldr	sl, [sp, #80]	; 0x50
   1cc80:	orr	r5, r5, fp, lsl #25
   1cc84:	adds	r0, r0, r3
   1cc88:	ldr	r3, [sp, #144]	; 0x90
   1cc8c:	eor	r1, r1, r5
   1cc90:	adc	r8, r8, r3
   1cc94:	adds	r3, r0, r9
   1cc98:	mov	r0, r3
   1cc9c:	adc	r3, r8, lr
   1cca0:	lsr	lr, sl, #19
   1cca4:	mov	r8, r3
   1cca8:	mov	r3, r2
   1ccac:	ldr	r2, [sp, #40]	; 0x28
   1ccb0:	orr	r7, r3, r0
   1ccb4:	str	r0, [sp, #8]
   1ccb8:	and	r0, r3, r0
   1ccbc:	lsl	r3, sl, #3
   1ccc0:	and	r7, r7, r2
   1ccc4:	ldr	r2, [sp, #92]	; 0x5c
   1ccc8:	orr	r7, r7, r0
   1cccc:	ldr	r9, [sp, #24]
   1ccd0:	str	r8, [sp, #80]	; 0x50
   1ccd4:	str	r7, [sp, #128]	; 0x80
   1ccd8:	lsr	ip, r2, #19
   1ccdc:	ldr	fp, [sp, #184]	; 0xb8
   1cce0:	lsl	r0, r2, #3
   1cce4:	ldr	r2, [sp, #48]	; 0x30
   1cce8:	orr	r4, r9, r8
   1ccec:	mov	r7, r9
   1ccf0:	and	r7, r7, r8
   1ccf4:	orr	ip, ip, sl, lsl #13
   1ccf8:	ldr	r9, [sp, #72]	; 0x48
   1ccfc:	orr	r0, r0, sl, lsr #29
   1cd00:	lsr	r8, sl, #6
   1cd04:	eor	r0, r0, ip
   1cd08:	ldr	sl, [sp, #64]	; 0x40
   1cd0c:	and	r4, r4, r2
   1cd10:	orr	r2, r4, r7
   1cd14:	ldr	r4, [sp, #16]
   1cd18:	ldr	r7, [sp, #92]	; 0x5c
   1cd1c:	str	r2, [sp, #144]	; 0x90
   1cd20:	adds	r1, r1, r4
   1cd24:	lsr	r4, sl, #14
   1cd28:	adc	ip, r6, r9
   1cd2c:	adds	r1, r1, fp
   1cd30:	ldr	r9, [sp, #8]
   1cd34:	mov	r5, r7
   1cd38:	orr	r3, r3, r7, lsr #29
   1cd3c:	ldr	r6, [sp, #188]	; 0xbc
   1cd40:	orr	lr, lr, r7, lsl #13
   1cd44:	mov	r7, r5
   1cd48:	orr	r8, r8, r5, lsl #26
   1cd4c:	eor	lr, lr, r3
   1cd50:	eor	r2, r0, r7, lsr #6
   1cd54:	eor	lr, lr, r8
   1cd58:	ldr	r8, [sp, #68]	; 0x44
   1cd5c:	lsr	r3, sl, #18
   1cd60:	lsl	r7, sl, #23
   1cd64:	adc	ip, ip, r6
   1cd68:	ldr	r6, [sp, #28]
   1cd6c:	adds	fp, r1, lr
   1cd70:	adc	r5, ip, r2
   1cd74:	movw	ip, #32298	; 0x7e2a
   1cd78:	movt	ip, #64613	; 0xfc65
   1cd7c:	lsr	r1, r9, #28
   1cd80:	adds	r2, fp, ip
   1cd84:	movw	ip, #10652	; 0x299c
   1cd88:	movt	ip, #22911	; 0x597f
   1cd8c:	orr	r3, r3, r8, lsl #14
   1cd90:	str	r5, [sp, #72]	; 0x48
   1cd94:	adc	ip, r5, ip
   1cd98:	adds	r2, r2, r6
   1cd9c:	ldr	r6, [sp, #56]	; 0x38
   1cda0:	orr	r5, r4, r8, lsl #18
   1cda4:	str	fp, [sp, #392]	; 0x188
   1cda8:	lsr	lr, r8, #14
   1cdac:	eor	r4, r5, r3
   1cdb0:	ldr	r5, [sp, #72]	; 0x48
   1cdb4:	lsr	r0, r8, #18
   1cdb8:	orr	r7, r7, r8, lsr #9
   1cdbc:	adc	ip, ip, r6
   1cdc0:	ldr	r6, [sp, #136]	; 0x88
   1cdc4:	orr	lr, lr, sl, lsl #18
   1cdc8:	orr	r0, r0, sl, lsl #14
   1cdcc:	lsl	r3, r9, #30
   1cdd0:	str	r5, [sp, #396]	; 0x18c
   1cdd4:	eor	r5, r4, r7
   1cdd8:	lsl	r4, r9, #25
   1cddc:	ldr	r9, [sp, #80]	; 0x50
   1cde0:	adds	r2, r6, r2
   1cde4:	ldr	r6, [sp, #140]	; 0x8c
   1cde8:	orr	r3, r3, r9, lsr #2
   1cdec:	orr	r4, r4, r9, lsr #7
   1cdf0:	adc	ip, r6, ip
   1cdf4:	lsl	r6, r8, #23
   1cdf8:	adds	r2, r2, r5
   1cdfc:	eor	r5, lr, r0
   1ce00:	orr	r0, r1, r9, lsl #4
   1ce04:	ldr	r1, [sp, #12]
   1ce08:	orr	r6, r6, sl, lsr #9
   1ce0c:	eor	r3, r0, r3
   1ce10:	ldr	r0, [sp, #32]
   1ce14:	lsr	r8, r9, #28
   1ce18:	eor	r5, r5, r6
   1ce1c:	lsl	lr, r9, #30
   1ce20:	adc	ip, ip, r5
   1ce24:	ldr	r5, [sp, #4]
   1ce28:	lsl	r7, r9, #25
   1ce2c:	adds	r1, r1, r2
   1ce30:	str	r3, [sp, #56]	; 0x38
   1ce34:	mov	r9, r1
   1ce38:	adc	r1, r0, ip
   1ce3c:	ldr	r0, [sp, #124]	; 0x7c
   1ce40:	str	r9, [sp, #16]
   1ce44:	lsr	sl, r5, #1
   1ce48:	lsr	r3, r5, #8
   1ce4c:	ldr	r5, [sp, #76]	; 0x4c
   1ce50:	str	sl, [sp, #12]
   1ce54:	and	r0, r0, r1
   1ce58:	ldr	sl, [sp, #120]	; 0x78
   1ce5c:	str	r1, [sp, #28]
   1ce60:	lsr	r5, r5, #1
   1ce64:	and	r9, sl, r9
   1ce68:	ldr	sl, [sp, #44]	; 0x2c
   1ce6c:	ldr	r6, [sp, #8]
   1ce70:	eor	r9, r9, sl
   1ce74:	ldr	sl, [sp, #52]	; 0x34
   1ce78:	orr	r8, r8, r6, lsl #4
   1ce7c:	orr	lr, lr, r6, lsr #2
   1ce80:	orr	r7, r7, r6, lsr #7
   1ce84:	ldr	r6, [sp, #12]
   1ce88:	eor	r1, r0, sl
   1ce8c:	eor	lr, lr, r8
   1ce90:	ldr	sl, [sp, #64]	; 0x40
   1ce94:	eor	r7, r7, lr
   1ce98:	str	r1, [sp, #120]	; 0x78
   1ce9c:	ldr	lr, [sp, #4]
   1cea0:	ldr	r1, [sp, #16]
   1cea4:	ldr	r8, [sp, #76]	; 0x4c
   1cea8:	orr	r5, r5, lr, lsl #31
   1ceac:	ldr	r0, [sp, #76]	; 0x4c
   1ceb0:	eor	r1, sl, r1
   1ceb4:	ldr	sl, [sp, #68]	; 0x44
   1ceb8:	str	r1, [sp, #92]	; 0x5c
   1cebc:	orr	r6, r6, r8, lsl #31
   1cec0:	ldr	r1, [sp, #28]
   1cec4:	orr	r3, r3, r8, lsl #24
   1cec8:	lsr	r0, r0, #8
   1cecc:	eor	r3, r3, r6
   1ced0:	ldr	r6, [sp, #8]
   1ced4:	orr	r0, r0, lr, lsl #24
   1ced8:	eor	r1, sl, r1
   1cedc:	ldr	sl, [sp, #128]	; 0x80
   1cee0:	eor	r5, r5, r0
   1cee4:	str	r1, [sp, #112]	; 0x70
   1cee8:	ldr	r1, [sp, #56]	; 0x38
   1ceec:	eor	r1, r1, r4
   1cef0:	ldr	r4, [sp, #4]
   1cef4:	adds	r1, r1, sl
   1cef8:	ldr	sl, [sp, #144]	; 0x90
   1cefc:	lsr	r4, r4, #7
   1cf00:	adc	r7, r7, sl
   1cf04:	adds	r1, r1, r2
   1cf08:	orr	r4, r4, r8, lsl #25
   1cf0c:	mov	sl, r1
   1cf10:	adc	r1, r7, ip
   1cf14:	ldr	r7, [sp, #88]	; 0x58
   1cf18:	and	ip, r6, sl
   1cf1c:	eor	r3, r3, r4
   1cf20:	str	r1, [sp, #12]
   1cf24:	orr	r1, r6, sl
   1cf28:	lsr	lr, r7, #19
   1cf2c:	lsl	r2, r7, #3
   1cf30:	ldr	r7, [sp, #116]	; 0x74
   1cf34:	and	r0, r1, r7
   1cf38:	ldr	r7, [sp, #108]	; 0x6c
   1cf3c:	orr	r0, r0, ip
   1cf40:	str	r0, [sp, #56]	; 0x38
   1cf44:	ldr	r0, [sp, #108]	; 0x6c
   1cf48:	lsr	r1, r7, #19
   1cf4c:	ldr	r7, [sp, #80]	; 0x50
   1cf50:	str	r1, [sp, #32]
   1cf54:	ldr	r1, [sp, #12]
   1cf58:	lsl	r0, r0, #3
   1cf5c:	mov	r6, r7
   1cf60:	mov	ip, r7
   1cf64:	ldr	r7, [sp, #24]
   1cf68:	and	ip, ip, r1
   1cf6c:	orr	r6, r6, r1
   1cf70:	ldr	r1, [sp, #88]	; 0x58
   1cf74:	and	r6, r6, r7
   1cf78:	ldr	r7, [sp, #108]	; 0x6c
   1cf7c:	orr	r6, r6, ip
   1cf80:	mov	r4, r1
   1cf84:	lsr	ip, r1, #6
   1cf88:	str	r6, [sp, #124]	; 0x7c
   1cf8c:	ldr	r1, [sp, #32]
   1cf90:	orr	r2, r2, r7, lsr #29
   1cf94:	ldr	r6, [sp, #20]
   1cf98:	orr	ip, ip, r7, lsl #26
   1cf9c:	orr	lr, lr, r7, lsl #13
   1cfa0:	orr	r1, r1, r4, lsl #13
   1cfa4:	eor	lr, lr, r2
   1cfa8:	orr	r4, r0, r4, lsr #29
   1cfac:	eor	lr, lr, ip
   1cfb0:	eor	r0, r5, r8, lsr #7
   1cfb4:	adds	r3, r3, r6
   1cfb8:	ldr	r5, [sp, #16]
   1cfbc:	eor	r1, r1, r4
   1cfc0:	ldr	r4, [sp, #96]	; 0x60
   1cfc4:	eor	r1, r1, r7, lsr #6
   1cfc8:	lsr	r2, r5, #14
   1cfcc:	lsr	r8, r5, #18
   1cfd0:	adc	r0, r0, r4
   1cfd4:	ldr	r4, [sp, #200]	; 0xc8
   1cfd8:	lsl	r6, r5, #23
   1cfdc:	ldr	r5, [sp, #28]
   1cfe0:	adds	r7, r3, r4
   1cfe4:	ldr	r4, [sp, #212]	; 0xd4
   1cfe8:	movw	r3, #64236	; 0xfaec
   1cfec:	movt	r3, #15062	; 0x3ad6
   1cff0:	lsr	ip, r5, #18
   1cff4:	adc	r0, r0, r4
   1cff8:	adds	r7, r7, lr
   1cffc:	lsr	lr, r5, #14
   1d000:	adc	r0, r0, r1
   1d004:	movw	r4, #28587	; 0x6fab
   1d008:	movt	r4, #24523	; 0x5fcb
   1d00c:	adds	r3, r7, r3
   1d010:	orr	r5, r2, r5, lsl #18
   1d014:	adc	r1, r0, r4
   1d018:	ldr	r4, [sp, #36]	; 0x24
   1d01c:	str	sl, [sp, #36]	; 0x24
   1d020:	str	r0, [sp, #404]	; 0x194
   1d024:	str	r7, [sp, #400]	; 0x190
   1d028:	lsr	r7, sl, #28
   1d02c:	adds	r3, r3, r4
   1d030:	ldr	r4, [sp, #60]	; 0x3c
   1d034:	adc	r1, r1, r4
   1d038:	ldr	r4, [sp, #28]
   1d03c:	adds	r3, r9, r3
   1d040:	ldr	r9, [sp, #120]	; 0x78
   1d044:	orr	r2, r8, r4, lsl #14
   1d048:	mov	r8, r4
   1d04c:	orr	r6, r6, r8, lsr #9
   1d050:	ldr	r8, [sp, #16]
   1d054:	eor	r2, r2, r5
   1d058:	adc	r1, r9, r1
   1d05c:	lsl	r4, r4, #23
   1d060:	eor	r2, r2, r6
   1d064:	lsl	r5, sl, #30
   1d068:	adds	r2, r3, r2
   1d06c:	ldr	r3, [sp, #12]
   1d070:	lsl	r6, sl, #25
   1d074:	orr	lr, lr, r8, lsl #18
   1d078:	orr	r0, ip, r8, lsl #14
   1d07c:	orr	r4, r4, r8, lsr #9
   1d080:	eor	ip, lr, r0
   1d084:	lsr	r9, r3, #28
   1d088:	mov	r8, r3
   1d08c:	orr	r0, r7, r3, lsl #4
   1d090:	eor	r4, r4, ip
   1d094:	ldr	ip, [sp, #84]	; 0x54
   1d098:	lsl	lr, r3, #30
   1d09c:	orr	r3, r5, r3, lsr #2
   1d0a0:	adc	r5, r1, r4
   1d0a4:	ldr	r1, [sp, #40]	; 0x28
   1d0a8:	lsl	r8, r8, #25
   1d0ac:	eor	r3, r3, r0
   1d0b0:	ldr	r0, [sp, #48]	; 0x30
   1d0b4:	str	r5, [sp, #40]	; 0x28
   1d0b8:	ldr	r7, [sp, #112]	; 0x70
   1d0bc:	adds	r4, r1, r2
   1d0c0:	lsr	r1, ip, #1
   1d0c4:	adc	r5, r0, r5
   1d0c8:	lsr	r0, ip, #8
   1d0cc:	ldr	ip, [sp, #92]	; 0x5c
   1d0d0:	str	r4, [sp, #20]
   1d0d4:	and	sl, r7, r5
   1d0d8:	str	r5, [sp, #32]
   1d0dc:	ldr	r5, [sp, #64]	; 0x40
   1d0e0:	and	ip, ip, r4
   1d0e4:	ldr	r7, [sp, #100]	; 0x64
   1d0e8:	eor	r4, ip, r5
   1d0ec:	ldr	r5, [sp, #68]	; 0x44
   1d0f0:	str	r4, [sp, #48]	; 0x30
   1d0f4:	lsr	r7, r7, #1
   1d0f8:	eor	r4, sl, r5
   1d0fc:	ldr	r5, [sp, #12]
   1d100:	ldr	sl, [sp, #100]	; 0x64
   1d104:	str	r4, [sp, #60]	; 0x3c
   1d108:	orr	r6, r6, r5, lsr #7
   1d10c:	ldr	r5, [sp, #36]	; 0x24
   1d110:	ldr	r4, [sp, #56]	; 0x38
   1d114:	lsr	ip, sl, #8
   1d118:	eor	r3, r3, r6
   1d11c:	ldr	r6, [sp, #84]	; 0x54
   1d120:	orr	r9, r9, r5, lsl #4
   1d124:	orr	lr, lr, r5, lsr #2
   1d128:	orr	r8, r8, r5, lsr #7
   1d12c:	adds	r3, r3, r4
   1d130:	ldr	r4, [sp, #124]	; 0x7c
   1d134:	eor	lr, lr, r9
   1d138:	mov	r9, sl
   1d13c:	orr	sl, r1, sl, lsl #31
   1d140:	eor	r8, r8, lr
   1d144:	ldr	lr, [sp, #84]	; 0x54
   1d148:	orr	r0, r0, r9, lsl #24
   1d14c:	lsr	r6, r6, #7
   1d150:	eor	r0, r0, sl
   1d154:	ldr	sl, [sp, #12]
   1d158:	adc	r1, r8, r4
   1d15c:	adds	r3, r3, r2
   1d160:	lsr	r8, fp, #19
   1d164:	mov	r4, r5
   1d168:	ldr	r2, [sp, #40]	; 0x28
   1d16c:	orr	ip, ip, lr, lsl #24
   1d170:	and	r4, r4, r3
   1d174:	orr	r7, r7, lr, lsl #31
   1d178:	orr	lr, r5, r3
   1d17c:	eor	r7, r7, ip
   1d180:	ldr	ip, [sp, #8]
   1d184:	adc	r1, r1, r2
   1d188:	lsl	r2, fp, #3
   1d18c:	orr	r9, sl, r1
   1d190:	and	ip, lr, ip
   1d194:	ldr	lr, [sp, #72]	; 0x48
   1d198:	orr	r4, ip, r4
   1d19c:	str	r4, [sp, #40]	; 0x28
   1d1a0:	ldr	r4, [sp, #72]	; 0x48
   1d1a4:	lsr	lr, lr, #19
   1d1a8:	orr	lr, lr, fp, lsl #13
   1d1ac:	lsl	ip, r4, #3
   1d1b0:	mov	r4, sl
   1d1b4:	ldr	sl, [sp, #80]	; 0x50
   1d1b8:	and	r4, r4, r1
   1d1bc:	and	r9, r9, sl
   1d1c0:	ldr	sl, [sp, #100]	; 0x64
   1d1c4:	orr	r4, r9, r4
   1d1c8:	ldr	r9, [sp, #72]	; 0x48
   1d1cc:	str	r4, [sp, #56]	; 0x38
   1d1d0:	lsr	r4, fp, #6
   1d1d4:	orr	r6, r6, sl, lsl #25
   1d1d8:	orr	r2, r2, r9, lsr #29
   1d1dc:	eor	r0, r0, r6
   1d1e0:	ldr	r6, [sp, #4]
   1d1e4:	orr	r8, r8, r9, lsl #13
   1d1e8:	eor	r8, r8, r2
   1d1ec:	ldr	r2, [sp, #76]	; 0x4c
   1d1f0:	adds	r0, r0, r6
   1d1f4:	orr	r6, ip, fp, lsr #29
   1d1f8:	eor	ip, r7, sl, lsr #7
   1d1fc:	mov	sl, r9
   1d200:	ldr	r9, [sp, #104]	; 0x68
   1d204:	orr	r4, r4, sl, lsl #26
   1d208:	eor	lr, lr, r6
   1d20c:	adc	ip, ip, r2
   1d210:	eor	lr, lr, sl, lsr #6
   1d214:	ldr	r6, [sp, #20]
   1d218:	eor	r8, r8, r4
   1d21c:	ldr	r2, [sp, #132]	; 0x84
   1d220:	lsr	fp, r6, #18
   1d224:	lsr	r7, r6, #14
   1d228:	adds	r0, r0, r2
   1d22c:	lsl	r4, r6, #23
   1d230:	ldr	r6, [sp, #32]
   1d234:	adc	ip, ip, r9
   1d238:	adds	r2, r0, r8
   1d23c:	ldr	r0, [sp, #44]	; 0x2c
   1d240:	adc	ip, ip, lr
   1d244:	movw	lr, #22551	; 0x5817
   1d248:	movt	lr, #19015	; 0x4a47
   1d24c:	movw	r8, #6540	; 0x198c
   1d250:	movt	r8, #27716	; 0x6c44
   1d254:	adds	lr, r2, lr
   1d258:	str	r2, [sp, #408]	; 0x198
   1d25c:	adc	sl, ip, r8
   1d260:	str	ip, [sp, #412]	; 0x19c
   1d264:	lsr	r9, r6, #14
   1d268:	lsr	r6, r6, #18
   1d26c:	adds	lr, lr, r0
   1d270:	ldr	r0, [sp, #52]	; 0x34
   1d274:	lsr	r8, r3, #28
   1d278:	orr	r8, r8, r1, lsl #4
   1d27c:	adc	sl, sl, r0
   1d280:	ldr	r0, [sp, #48]	; 0x30
   1d284:	adds	r0, r0, lr
   1d288:	ldr	lr, [sp, #60]	; 0x3c
   1d28c:	str	r0, [sp, #4]
   1d290:	lsl	r0, r3, #30
   1d294:	orr	r0, r0, r1, lsr #2
   1d298:	adc	lr, lr, sl
   1d29c:	lsl	sl, r1, #30
   1d2a0:	eor	r8, r8, r0
   1d2a4:	str	lr, [sp, #36]	; 0x24
   1d2a8:	orr	sl, sl, r3, lsr #2
   1d2ac:	ldr	lr, [sp, #32]
   1d2b0:	orr	r2, fp, lr, lsl #14
   1d2b4:	orr	r7, r7, lr, lsl #18
   1d2b8:	lsl	ip, lr, #23
   1d2bc:	orr	r4, r4, lr, lsr #9
   1d2c0:	ldr	lr, [sp, #20]
   1d2c4:	eor	r7, r7, r2
   1d2c8:	lsl	fp, r3, #25
   1d2cc:	lsr	r2, r1, #28
   1d2d0:	eor	r4, r4, r7
   1d2d4:	ldr	r7, [sp, #4]
   1d2d8:	orr	fp, fp, r1, lsr #7
   1d2dc:	orr	r2, r2, r3, lsl #4
   1d2e0:	orr	r6, r6, lr, lsl #14
   1d2e4:	eor	r8, r8, fp
   1d2e8:	orr	r9, r9, lr, lsl #18
   1d2ec:	eor	r2, r2, sl
   1d2f0:	lsl	lr, r1, #25
   1d2f4:	adds	r4, r7, r4
   1d2f8:	eor	r9, r9, r6
   1d2fc:	ldr	r6, [sp, #20]
   1d300:	orr	lr, lr, r3, lsr #7
   1d304:	ldr	fp, [sp, #40]	; 0x28
   1d308:	eor	lr, lr, r2
   1d30c:	ldr	r2, [sp, #56]	; 0x38
   1d310:	orr	ip, ip, r6, lsr #9
   1d314:	ldr	r6, [sp, #36]	; 0x24
   1d318:	eor	r9, r9, ip
   1d31c:	ldr	ip, [sp, #8]
   1d320:	ldr	sl, [sp, #80]	; 0x50
   1d324:	adc	r9, r6, r9
   1d328:	adds	r8, r8, fp
   1d32c:	adc	lr, lr, r2
   1d330:	ldr	r7, [sp, #116]	; 0x74
   1d334:	ldr	r2, [sp, #240]	; 0xf0
   1d338:	adds	r8, r8, r2
   1d33c:	ldr	r2, [sp, #244]	; 0xf4
   1d340:	adc	lr, lr, r2
   1d344:	adds	fp, r8, r4
   1d348:	adc	r2, lr, r9
   1d34c:	mov	r6, r2
   1d350:	ldr	r2, [sp, #216]	; 0xd8
   1d354:	str	fp, [sp, #240]	; 0xf0
   1d358:	str	r6, [sp, #244]	; 0xf4
   1d35c:	adds	r2, r2, r3
   1d360:	mov	r0, r2
   1d364:	ldrd	r2, [sp, #248]	; 0xf8
   1d368:	str	r0, [sp, #216]	; 0xd8
   1d36c:	adc	r2, r2, r1
   1d370:	mov	r1, fp
   1d374:	mov	lr, r2
   1d378:	adds	r2, r3, r5
   1d37c:	ldr	r3, [sp, #280]	; 0x118
   1d380:	mov	r5, r2
   1d384:	ldr	r2, [sp, #12]
   1d388:	str	lr, [sp, #248]	; 0xf8
   1d38c:	str	r5, [sp, #252]	; 0xfc
   1d390:	str	fp, [r3]
   1d394:	ldr	fp, [sp, #256]	; 0x100
   1d398:	str	lr, [r3, #12]
   1d39c:	adc	fp, fp, r2
   1d3a0:	ldr	r2, [sp, #220]	; 0xdc
   1d3a4:	str	fp, [sp, #256]	; 0x100
   1d3a8:	adds	r2, r2, ip
   1d3ac:	str	r2, [sp, #220]	; 0xdc
   1d3b0:	mov	r2, r6
   1d3b4:	ldr	r6, [sp, #260]	; 0x104
   1d3b8:	adc	r6, r6, sl
   1d3bc:	adds	ip, r7, r4
   1d3c0:	ldr	r7, [sp, #24]
   1d3c4:	mov	sl, r6
   1d3c8:	mov	r4, r0
   1d3cc:	ldr	r6, [sp, #224]	; 0xe0
   1d3d0:	stmib	r3, {r2, r4}
   1d3d4:	str	sl, [sp, #260]	; 0x104
   1d3d8:	adc	r9, r7, r9
   1d3dc:	ldr	r7, [sp, #264]	; 0x108
   1d3e0:	adds	r6, r6, ip
   1d3e4:	ldr	r4, [sp, #284]	; 0x11c
   1d3e8:	str	r6, [sp, #224]	; 0xe0
   1d3ec:	mov	r6, lr
   1d3f0:	adc	r9, r7, r9
   1d3f4:	ldr	ip, [sp, #232]	; 0xe8
   1d3f8:	str	r1, [sp, #44]	; 0x2c
   1d3fc:	ldr	r0, [sp, #16]
   1d400:	str	r2, [sp, #16]
   1d404:	ldr	lr, [sp, #20]
   1d408:	str	r9, [sp, #60]	; 0x3c
   1d40c:	ldr	r7, [sp, #228]	; 0xe4
   1d410:	str	r9, [sp, #264]	; 0x108
   1d414:	ldr	r8, [sp, #28]
   1d418:	adds	r7, r7, lr
   1d41c:	ldr	lr, [sp, #32]
   1d420:	str	r7, [sp, #228]	; 0xe4
   1d424:	mov	r7, r5
   1d428:	ldr	r5, [sp, #64]	; 0x40
   1d42c:	str	r7, [r3, #16]
   1d430:	adc	ip, ip, lr
   1d434:	ldr	lr, [sp, #236]	; 0xec
   1d438:	str	ip, [sp, #232]	; 0xe8
   1d43c:	ldr	ip, [sp, #276]	; 0x114
   1d440:	adds	r0, lr, r0
   1d444:	ldr	lr, [sp, #220]	; 0xdc
   1d448:	str	r0, [sp, #236]	; 0xec
   1d44c:	mov	r0, fp
   1d450:	ldr	fp, [sp, #268]	; 0x10c
   1d454:	str	r0, [r3, #20]
   1d458:	str	lr, [r3, #24]
   1d45c:	adc	r8, fp, r8
   1d460:	ldr	fp, [sp, #272]	; 0x110
   1d464:	str	r8, [sp, #268]	; 0x10c
   1d468:	adds	fp, fp, r5
   1d46c:	ldr	r5, [sp, #68]	; 0x44
   1d470:	str	fp, [sp, #272]	; 0x110
   1d474:	adc	r5, ip, r5
   1d478:	ldr	ip, [sp, #208]	; 0xd0
   1d47c:	str	r5, [sp, #276]	; 0x114
   1d480:	cmp	r4, ip
   1d484:	mov	ip, sl
   1d488:	ldr	sl, [sp, #224]	; 0xe0
   1d48c:	str	ip, [r3, #28]
   1d490:	str	sl, [r3, #32]
   1d494:	str	sl, [sp, #32]
   1d498:	str	ip, [sp, #36]	; 0x24
   1d49c:	str	r6, [sp, #40]	; 0x28
   1d4a0:	mov	r6, fp
   1d4a4:	ldr	r4, [sp, #216]	; 0xd8
   1d4a8:	str	lr, [sp, #8]
   1d4ac:	ldr	r2, [sp, #228]	; 0xe4
   1d4b0:	str	r9, [r3, #36]	; 0x24
   1d4b4:	mov	r9, r5
   1d4b8:	ldr	r1, [sp, #232]	; 0xe8
   1d4bc:	str	r2, [sp, #4]
   1d4c0:	str	r2, [r3, #40]	; 0x28
   1d4c4:	ldr	r2, [sp, #236]	; 0xec
   1d4c8:	str	r4, [sp, #28]
   1d4cc:	str	r1, [r3, #44]	; 0x2c
   1d4d0:	str	r2, [sp, #20]
   1d4d4:	str	r1, [sp, #24]
   1d4d8:	str	r2, [r3, #48]	; 0x30
   1d4dc:	str	r8, [sp, #52]	; 0x34
   1d4e0:	str	r8, [r3, #52]	; 0x34
   1d4e4:	str	r7, [sp, #56]	; 0x38
   1d4e8:	str	fp, [r3, #56]	; 0x38
   1d4ec:	str	r5, [r3, #60]	; 0x3c
   1d4f0:	str	r0, [sp, #64]	; 0x40
   1d4f4:	bne	13000 <dcngettext@plt+0x2010>
   1d4f8:	add	sp, sp, #420	; 0x1a4
   1d4fc:	ldrd	r4, [sp]
   1d500:	ldrd	r6, [sp, #8]
   1d504:	ldrd	r8, [sp, #16]
   1d508:	ldrd	sl, [sp, #24]
   1d50c:	add	sp, sp, #32
   1d510:	pop	{pc}		; (ldr pc, [sp], #4)
   1d514:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1d518:	mov	r4, r0
   1d51c:	mov	r3, #0
   1d520:	ldr	r0, [r0, #80]	; 0x50
   1d524:	strd	r6, [sp, #8]
   1d528:	strd	r8, [sp, #16]
   1d52c:	ldrd	r8, [r4, #64]	; 0x40
   1d530:	strd	sl, [sp, #24]
   1d534:	mov	fp, #0
   1d538:	cmp	r0, #112	; 0x70
   1d53c:	str	lr, [sp, #32]
   1d540:	sub	sp, sp, #12
   1d544:	movcc	ip, #208	; 0xd0
   1d548:	movcs	ip, #336	; 0x150
   1d54c:	movcc	r1, #200	; 0xc8
   1d550:	movcs	r1, #328	; 0x148
   1d554:	movcc	r5, #128	; 0x80
   1d558:	movcs	r5, #256	; 0x100
   1d55c:	movcc	lr, #112	; 0x70
   1d560:	movcs	lr, #240	; 0xf0
   1d564:	adds	r6, r8, r0
   1d568:	adcs	r7, r9, fp
   1d56c:	ldr	r9, [r4, #72]	; 0x48
   1d570:	movcs	r2, #1
   1d574:	movcc	r2, #0
   1d578:	orrs	r3, r2, r3
   1d57c:	strd	r6, [r4, #64]	; 0x40
   1d580:	ldr	r3, [r4, #76]	; 0x4c
   1d584:	beq	1d598 <dcngettext@plt+0xc5a8>
   1d588:	adds	r9, r9, #1
   1d58c:	adc	r3, r3, #0
   1d590:	str	r9, [r4, #72]	; 0x48
   1d594:	str	r3, [r4, #76]	; 0x4c
   1d598:	lsl	r3, r3, #3
   1d59c:	add	r8, r4, r1
   1d5a0:	sub	r2, lr, r0
   1d5a4:	lsr	r7, r7, #29
   1d5a8:	add	lr, r4, ip
   1d5ac:	add	r6, r4, #88	; 0x58
   1d5b0:	orr	r3, r3, r9, lsr #29
   1d5b4:	add	r0, r6, r0
   1d5b8:	orr	r7, r7, r9, lsl #3
   1d5bc:	rev	r3, r3
   1d5c0:	rev	r7, r7
   1d5c4:	str	r3, [r4, r1]
   1d5c8:	movw	r1, #8128	; 0x1fc0
   1d5cc:	movt	r1, #2
   1d5d0:	str	r7, [r8, #4]
   1d5d4:	ldr	r7, [r4, #64]	; 0x40
   1d5d8:	ldr	r3, [r4, #68]	; 0x44
   1d5dc:	lsl	r3, r3, #3
   1d5e0:	orr	r3, r3, r7, lsr #29
   1d5e4:	lsl	r7, r7, #3
   1d5e8:	rev	r3, r3
   1d5ec:	rev	r7, r7
   1d5f0:	str	r3, [r4, ip]
   1d5f4:	str	r7, [lr, #4]
   1d5f8:	stm	sp, {r3, r7}
   1d5fc:	bl	10dc8 <memcpy@plt>
   1d600:	mov	r2, r4
   1d604:	mov	r1, r5
   1d608:	mov	r0, r6
   1d60c:	add	sp, sp, #12
   1d610:	ldrd	r4, [sp]
   1d614:	ldrd	r6, [sp, #8]
   1d618:	ldrd	r8, [sp, #16]
   1d61c:	ldrd	sl, [sp, #24]
   1d620:	ldr	lr, [sp, #32]
   1d624:	add	sp, sp, #36	; 0x24
   1d628:	b	12eb8 <dcngettext@plt+0x1ec8>
   1d62c:	strd	r4, [sp, #-16]!
   1d630:	mov	r5, r1
   1d634:	mov	r4, r0
   1d638:	str	r6, [sp, #8]
   1d63c:	str	lr, [sp, #12]
   1d640:	bl	1d514 <dcngettext@plt+0xc524>
   1d644:	mov	r1, r5
   1d648:	mov	r0, r4
   1d64c:	ldrd	r4, [sp]
   1d650:	ldr	r6, [sp, #8]
   1d654:	ldr	lr, [sp, #12]
   1d658:	add	sp, sp, #16
   1d65c:	b	12e08 <dcngettext@plt+0x1e18>
   1d660:	strd	r4, [sp, #-16]!
   1d664:	mov	r5, r1
   1d668:	mov	r4, r0
   1d66c:	str	r6, [sp, #8]
   1d670:	str	lr, [sp, #12]
   1d674:	bl	1d514 <dcngettext@plt+0xc524>
   1d678:	mov	r1, r5
   1d67c:	mov	r0, r4
   1d680:	ldrd	r4, [sp]
   1d684:	ldr	r6, [sp, #8]
   1d688:	ldr	lr, [sp, #12]
   1d68c:	add	sp, sp, #16
   1d690:	b	12e60 <dcngettext@plt+0x1e70>
   1d694:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1d698:	mov	r5, r2
   1d69c:	mov	r4, r0
   1d6a0:	strd	r6, [sp, #8]
   1d6a4:	mov	r6, r1
   1d6a8:	strd	r8, [sp, #16]
   1d6ac:	ldr	r8, [r2, #80]	; 0x50
   1d6b0:	str	sl, [sp, #24]
   1d6b4:	str	lr, [sp, #28]
   1d6b8:	cmp	r8, #0
   1d6bc:	bne	1d784 <dcngettext@plt+0xc794>
   1d6c0:	cmp	r6, #127	; 0x7f
   1d6c4:	bls	1d75c <dcngettext@plt+0xc76c>
   1d6c8:	tst	r4, #7
   1d6cc:	beq	1d744 <dcngettext@plt+0xc754>
   1d6d0:	cmp	r6, #128	; 0x80
   1d6d4:	add	r8, r5, #88	; 0x58
   1d6d8:	beq	1d824 <dcngettext@plt+0xc834>
   1d6dc:	sub	r9, r6, #129	; 0x81
   1d6e0:	lsr	r9, r9, #7
   1d6e4:	add	r7, r9, #1
   1d6e8:	add	r7, r4, r7, lsl #7
   1d6ec:	mov	r2, #128	; 0x80
   1d6f0:	mov	r1, r4
   1d6f4:	mov	r0, r8
   1d6f8:	add	r4, r4, r2
   1d6fc:	bl	10dc8 <memcpy@plt>
   1d700:	mov	r2, r5
   1d704:	mov	r1, #128	; 0x80
   1d708:	bl	12eb8 <dcngettext@plt+0x1ec8>
   1d70c:	cmp	r4, r7
   1d710:	bne	1d6ec <dcngettext@plt+0xc6fc>
   1d714:	sub	r6, r6, #128	; 0x80
   1d718:	sub	r6, r6, r9, lsl #7
   1d71c:	ldr	r4, [r5, #80]	; 0x50
   1d720:	mov	r1, r7
   1d724:	mov	r2, r6
   1d728:	add	r0, r8, r4
   1d72c:	add	r4, r4, r6
   1d730:	bl	10dc8 <memcpy@plt>
   1d734:	cmp	r4, #127	; 0x7f
   1d738:	bhi	1d7c4 <dcngettext@plt+0xc7d4>
   1d73c:	str	r4, [r5, #80]	; 0x50
   1d740:	b	1d76c <dcngettext@plt+0xc77c>
   1d744:	bic	r1, r6, #127	; 0x7f
   1d748:	mov	r0, r4
   1d74c:	mov	r2, r5
   1d750:	and	r6, r6, #127	; 0x7f
   1d754:	add	r4, r4, r1
   1d758:	bl	12eb8 <dcngettext@plt+0x1ec8>
   1d75c:	cmp	r6, #0
   1d760:	movne	r7, r4
   1d764:	addne	r8, r5, #88	; 0x58
   1d768:	bne	1d71c <dcngettext@plt+0xc72c>
   1d76c:	ldrd	r4, [sp]
   1d770:	ldrd	r6, [sp, #8]
   1d774:	ldrd	r8, [sp, #16]
   1d778:	ldr	sl, [sp, #24]
   1d77c:	add	sp, sp, #28
   1d780:	pop	{pc}		; (ldr pc, [sp], #4)
   1d784:	rsb	r7, r8, #256	; 0x100
   1d788:	add	r9, r2, #88	; 0x58
   1d78c:	cmp	r7, r1
   1d790:	add	r0, r9, r8
   1d794:	movcs	r7, r1
   1d798:	mov	r1, r4
   1d79c:	mov	r2, r7
   1d7a0:	bl	10dc8 <memcpy@plt>
   1d7a4:	ldr	r1, [r5, #80]	; 0x50
   1d7a8:	add	r1, r7, r1
   1d7ac:	cmp	r1, #128	; 0x80
   1d7b0:	str	r1, [r5, #80]	; 0x50
   1d7b4:	bhi	1d7ec <dcngettext@plt+0xc7fc>
   1d7b8:	add	r4, r4, r7
   1d7bc:	sub	r6, r6, r7
   1d7c0:	b	1d6c0 <dcngettext@plt+0xc6d0>
   1d7c4:	mov	r2, r5
   1d7c8:	mov	r0, r8
   1d7cc:	sub	r4, r4, #128	; 0x80
   1d7d0:	mov	r1, #128	; 0x80
   1d7d4:	bl	12eb8 <dcngettext@plt+0x1ec8>
   1d7d8:	mov	r0, r8
   1d7dc:	mov	r2, r4
   1d7e0:	add	r1, r5, #216	; 0xd8
   1d7e4:	bl	10dc8 <memcpy@plt>
   1d7e8:	b	1d73c <dcngettext@plt+0xc74c>
   1d7ec:	mov	r2, r5
   1d7f0:	mov	r0, r9
   1d7f4:	bic	r1, r1, #127	; 0x7f
   1d7f8:	bl	12eb8 <dcngettext@plt+0x1ec8>
   1d7fc:	ldr	r3, [r5, #80]	; 0x50
   1d800:	add	r1, r8, r7
   1d804:	mov	r0, r9
   1d808:	bic	r1, r1, #127	; 0x7f
   1d80c:	add	r1, r9, r1
   1d810:	and	r3, r3, #127	; 0x7f
   1d814:	mov	r2, r3
   1d818:	str	r3, [r5, #80]	; 0x50
   1d81c:	bl	10dc8 <memcpy@plt>
   1d820:	b	1d7b8 <dcngettext@plt+0xc7c8>
   1d824:	mov	r7, r4
   1d828:	b	1d71c <dcngettext@plt+0xc72c>
   1d82c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1d830:	mov	ip, #0
   1d834:	add	r5, pc, #180	; 0xb4
   1d838:	ldrd	r4, [r5]
   1d83c:	str	r6, [sp, #8]
   1d840:	mov	r6, r2
   1d844:	add	r3, pc, #172	; 0xac
   1d848:	ldrd	r2, [r3]
   1d84c:	strd	r8, [sp, #12]
   1d850:	str	lr, [sp, #20]
   1d854:	sub	sp, sp, #344	; 0x158
   1d858:	add	r9, pc, #160	; 0xa0
   1d85c:	ldrd	r8, [r9]
   1d860:	strd	r4, [sp]
   1d864:	add	r5, pc, #156	; 0x9c
   1d868:	ldrd	r4, [r5]
   1d86c:	strd	r2, [sp, #8]
   1d870:	add	r3, pc, #152	; 0x98
   1d874:	ldrd	r2, [r3]
   1d878:	strd	r8, [sp, #16]
   1d87c:	add	r9, pc, #148	; 0x94
   1d880:	ldrd	r8, [r9]
   1d884:	strd	r4, [sp, #24]
   1d888:	add	r5, pc, #144	; 0x90
   1d88c:	ldrd	r4, [r5]
   1d890:	strd	r2, [sp, #32]
   1d894:	add	r3, pc, #140	; 0x8c
   1d898:	ldrd	r2, [r3]
   1d89c:	strd	r8, [sp, #40]	; 0x28
   1d8a0:	strd	r4, [sp, #48]	; 0x30
   1d8a4:	mov	r4, #0
   1d8a8:	mov	r5, #0
   1d8ac:	str	ip, [sp, #80]	; 0x50
   1d8b0:	strd	r2, [sp, #56]	; 0x38
   1d8b4:	mov	r2, sp
   1d8b8:	strd	r4, [sp, #64]	; 0x40
   1d8bc:	strd	r4, [sp, #72]	; 0x48
   1d8c0:	bl	1d694 <dcngettext@plt+0xc6a4>
   1d8c4:	mov	r0, sp
   1d8c8:	bl	1d514 <dcngettext@plt+0xc524>
   1d8cc:	mov	r1, r6
   1d8d0:	mov	r0, sp
   1d8d4:	bl	12e08 <dcngettext@plt+0x1e18>
   1d8d8:	add	sp, sp, #344	; 0x158
   1d8dc:	ldrd	r4, [sp]
   1d8e0:	ldr	r6, [sp, #8]
   1d8e4:	ldrd	r8, [sp, #12]
   1d8e8:	add	sp, sp, #20
   1d8ec:	pop	{pc}		; (ldr pc, [sp], #4)
   1d8f0:	vtbl.8	d12, {d12-d13}, d8
   1d8f4:	bvs	297298 <stdout@@GLIBC_2.4+0x26412c>
   1d8f8:	strbhi	sl, [sl], #1851	; 0x73b
   1d8fc:	bllt	1a09318 <stdout@@GLIBC_2.4+0x19d61ac>
   1d900:	vcmla.f32	d15, d4, d27[0], #90
   1d904:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   1d908:	svcpl	0x001d36f1
   1d90c:	strbge	pc, [pc, #-1338]	; 1d3da <dcngettext@plt+0xc3ea>	; <UNPREDICTABLE>
   1d910:	sfmge	f0, 3, [r6, #836]!	; 0x344
   1d914:	tstpl	lr, pc, ror r2
   1d918:	blcs	fb899c <stdout@@GLIBC_2.4+0xf85830>
   1d91c:	blls	177b54 <stdout@@GLIBC_2.4+0x1449e8>
   1d920:	blx	108ced6 <stdout@@GLIBC_2.4+0x1059d6a>
   1d924:	svcne	0x0083d9ab
   1d928:	cmnne	lr, #1073741854	; 0x4000001e
   1d92c:	blpl	ff850d98 <stdout@@GLIBC_2.4+0xff81dc2c>
   1d930:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1d934:	mov	ip, #0
   1d938:	add	r5, pc, #184	; 0xb8
   1d93c:	ldrd	r4, [r5]
   1d940:	str	r6, [sp, #8]
   1d944:	mov	r6, r2
   1d948:	add	r3, pc, #176	; 0xb0
   1d94c:	ldrd	r2, [r3]
   1d950:	strd	r8, [sp, #12]
   1d954:	str	lr, [sp, #20]
   1d958:	sub	sp, sp, #344	; 0x158
   1d95c:	add	r9, pc, #164	; 0xa4
   1d960:	ldrd	r8, [r9]
   1d964:	strd	r4, [sp]
   1d968:	add	r5, pc, #160	; 0xa0
   1d96c:	ldrd	r4, [r5]
   1d970:	strd	r2, [sp, #8]
   1d974:	add	r3, pc, #156	; 0x9c
   1d978:	ldrd	r2, [r3]
   1d97c:	strd	r8, [sp, #16]
   1d980:	add	r9, pc, #152	; 0x98
   1d984:	ldrd	r8, [r9]
   1d988:	strd	r4, [sp, #24]
   1d98c:	add	r5, pc, #148	; 0x94
   1d990:	ldrd	r4, [r5]
   1d994:	strd	r2, [sp, #32]
   1d998:	add	r3, pc, #144	; 0x90
   1d99c:	ldrd	r2, [r3]
   1d9a0:	strd	r8, [sp, #40]	; 0x28
   1d9a4:	strd	r4, [sp, #48]	; 0x30
   1d9a8:	mov	r4, #0
   1d9ac:	mov	r5, #0
   1d9b0:	str	ip, [sp, #80]	; 0x50
   1d9b4:	strd	r2, [sp, #56]	; 0x38
   1d9b8:	mov	r2, sp
   1d9bc:	strd	r4, [sp, #64]	; 0x40
   1d9c0:	strd	r4, [sp, #72]	; 0x48
   1d9c4:	bl	1d694 <dcngettext@plt+0xc6a4>
   1d9c8:	mov	r0, sp
   1d9cc:	bl	1d514 <dcngettext@plt+0xc524>
   1d9d0:	mov	r1, r6
   1d9d4:	mov	r0, sp
   1d9d8:	bl	12e60 <dcngettext@plt+0x1e70>
   1d9dc:	add	sp, sp, #344	; 0x158
   1d9e0:	ldrd	r4, [sp]
   1d9e4:	ldr	r6, [sp, #8]
   1d9e8:	ldrd	r8, [sp, #12]
   1d9ec:	add	sp, sp, #20
   1d9f0:	pop	{pc}		; (ldr pc, [sp], #4)
   1d9f4:	nop	{0}
   1d9f8:	ldrdgt	r9, [r5, -r8]
   1d9fc:	blgt	fef04f78 <stdout@@GLIBC_2.4+0xfeed1e0c>
   1da00:	ldrbtcc	sp, [ip], -r7, lsl #10
   1da04:	addsvs	r2, sl, #688128	; 0xa8000
   1da08:	rsbscc	sp, r0, r7, lsl sp
   1da0c:	cmpls	r9, sl, asr r1
   1da10:			; <UNDEFINED> instruction: 0xf70e5939
   1da14:	strne	lr, [pc, #-3288]!	; 1cd44 <dcngettext@plt+0xbd54>
   1da18:			; <UNDEFINED> instruction: 0xffc00b31
   1da1c:	ldrvs	r2, [r3, -r7, ror #12]!
   1da20:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   1da24:			; <UNDEFINED> instruction: 0x8eb44a87
   1da28:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   1da2c:	blle	329268 <stdout@@GLIBC_2.4+0x2f60fc>
   1da30:	cdplt	15, 15, cr4, cr10, cr4, {5}
   1da34:			; <UNDEFINED> instruction: 0x47b5481d
   1da38:	b	10d98 <posix_fadvise64@plt>
   1da3c:	cmp	r0, #0
   1da40:	bxeq	lr
   1da44:	str	r4, [sp, #-16]!
   1da48:	mov	r4, r1
   1da4c:	strd	r6, [sp, #4]
   1da50:	mov	r6, #0
   1da54:	mov	r7, #0
   1da58:	str	lr, [sp, #12]
   1da5c:	sub	sp, sp, #16
   1da60:	bl	10f30 <fileno@plt>
   1da64:	mov	r2, r6
   1da68:	mov	r3, r7
   1da6c:	strd	r6, [sp]
   1da70:	str	r4, [sp, #8]
   1da74:	bl	10d98 <posix_fadvise64@plt>
   1da78:	add	sp, sp, #16
   1da7c:	ldr	r4, [sp]
   1da80:	ldrd	r6, [sp, #4]
   1da84:	add	sp, sp, #12
   1da88:	pop	{pc}		; (ldr pc, [sp], #4)
   1da8c:	strd	r4, [sp, #-12]!
   1da90:	mov	r4, r0
   1da94:	str	lr, [sp, #8]
   1da98:	sub	sp, sp, #12
   1da9c:	bl	10f30 <fileno@plt>
   1daa0:	cmp	r0, #0
   1daa4:	mov	r0, r4
   1daa8:	blt	1db2c <dcngettext@plt+0xcb3c>
   1daac:	bl	10e94 <__freading@plt>
   1dab0:	cmp	r0, #0
   1dab4:	bne	1daf8 <dcngettext@plt+0xcb08>
   1dab8:	mov	r0, r4
   1dabc:	bl	1db40 <dcngettext@plt+0xcb50>
   1dac0:	cmp	r0, #0
   1dac4:	beq	1db28 <dcngettext@plt+0xcb38>
   1dac8:	bl	10ef4 <__errno_location@plt>
   1dacc:	mov	r5, r0
   1dad0:	mov	r0, r4
   1dad4:	ldr	r4, [r5]
   1dad8:	bl	10f48 <fclose@plt>
   1dadc:	cmp	r4, #0
   1dae0:	mvnne	r0, #0
   1dae4:	strne	r4, [r5]
   1dae8:	add	sp, sp, #12
   1daec:	ldrd	r4, [sp]
   1daf0:	add	sp, sp, #8
   1daf4:	pop	{pc}		; (ldr pc, [sp], #4)
   1daf8:	mov	r0, r4
   1dafc:	bl	10f30 <fileno@plt>
   1db00:	mov	r1, #1
   1db04:	mov	r2, #0
   1db08:	mov	r3, #0
   1db0c:	str	r1, [sp]
   1db10:	bl	10e40 <lseek64@plt>
   1db14:	mvn	r3, #0
   1db18:	mvn	r2, #0
   1db1c:	cmp	r1, r3
   1db20:	cmpeq	r0, r2
   1db24:	bne	1dab8 <dcngettext@plt+0xcac8>
   1db28:	mov	r0, r4
   1db2c:	add	sp, sp, #12
   1db30:	ldrd	r4, [sp]
   1db34:	ldr	lr, [sp, #8]
   1db38:	add	sp, sp, #12
   1db3c:	b	10f48 <fclose@plt>
   1db40:	str	r4, [sp, #-8]!
   1db44:	subs	r4, r0, #0
   1db48:	str	lr, [sp, #4]
   1db4c:	sub	sp, sp, #8
   1db50:	beq	1db6c <dcngettext@plt+0xcb7c>
   1db54:	bl	10e94 <__freading@plt>
   1db58:	cmp	r0, #0
   1db5c:	beq	1db6c <dcngettext@plt+0xcb7c>
   1db60:	ldr	r3, [r4]
   1db64:	tst	r3, #256	; 0x100
   1db68:	bne	1db84 <dcngettext@plt+0xcb94>
   1db6c:	mov	r0, r4
   1db70:	add	sp, sp, #8
   1db74:	ldr	r4, [sp]
   1db78:	ldr	lr, [sp, #4]
   1db7c:	add	sp, sp, #8
   1db80:	b	10da4 <fflush@plt>
   1db84:	mov	r1, #1
   1db88:	mov	r2, #0
   1db8c:	mov	r3, #0
   1db90:	mov	r0, r4
   1db94:	str	r1, [sp]
   1db98:	bl	1dcac <dcngettext@plt+0xccbc>
   1db9c:	b	1db6c <dcngettext@plt+0xcb7c>
   1dba0:	strd	r4, [sp, #-16]!
   1dba4:	mov	r5, r1
   1dba8:	str	r6, [sp, #8]
   1dbac:	str	lr, [sp, #12]
   1dbb0:	bl	10fa8 <fopen64@plt>
   1dbb4:	subs	r4, r0, #0
   1dbb8:	beq	1dbc8 <dcngettext@plt+0xcbd8>
   1dbbc:	bl	10f30 <fileno@plt>
   1dbc0:	cmp	r0, #2
   1dbc4:	bls	1dbdc <dcngettext@plt+0xcbec>
   1dbc8:	mov	r0, r4
   1dbcc:	ldrd	r4, [sp]
   1dbd0:	ldr	r6, [sp, #8]
   1dbd4:	add	sp, sp, #12
   1dbd8:	pop	{pc}		; (ldr pc, [sp], #4)
   1dbdc:	bl	20084 <dcngettext@plt+0xf094>
   1dbe0:	subs	r6, r0, #0
   1dbe4:	blt	1dc2c <dcngettext@plt+0xcc3c>
   1dbe8:	mov	r0, r4
   1dbec:	bl	1da8c <dcngettext@plt+0xca9c>
   1dbf0:	cmp	r0, #0
   1dbf4:	bne	1dc0c <dcngettext@plt+0xcc1c>
   1dbf8:	mov	r1, r5
   1dbfc:	mov	r0, r6
   1dc00:	bl	10d50 <fdopen@plt>
   1dc04:	subs	r4, r0, #0
   1dc08:	bne	1dbc8 <dcngettext@plt+0xcbd8>
   1dc0c:	bl	10ef4 <__errno_location@plt>
   1dc10:	mov	r5, r0
   1dc14:	mov	r0, r6
   1dc18:	ldr	r6, [r5]
   1dc1c:	mov	r4, #0
   1dc20:	bl	10fe4 <close@plt>
   1dc24:	str	r6, [r5]
   1dc28:	b	1dbc8 <dcngettext@plt+0xcbd8>
   1dc2c:	bl	10ef4 <__errno_location@plt>
   1dc30:	mov	r5, r0
   1dc34:	mov	r0, r4
   1dc38:	ldr	r6, [r5]
   1dc3c:	mov	r4, #0
   1dc40:	bl	1da8c <dcngettext@plt+0xca9c>
   1dc44:	str	r6, [r5]
   1dc48:	b	1dbc8 <dcngettext@plt+0xcbd8>
   1dc4c:	strd	r4, [sp, #-12]!
   1dc50:	mov	r5, r0
   1dc54:	str	lr, [sp, #8]
   1dc58:	sub	sp, sp, #12
   1dc5c:	bl	10ef4 <__errno_location@plt>
   1dc60:	mov	r4, r0
   1dc64:	mov	r2, #0
   1dc68:	ldr	r3, [r4]
   1dc6c:	mov	r0, r5
   1dc70:	str	r2, [r4]
   1dc74:	str	r3, [sp]
   1dc78:	str	r3, [sp, #4]
   1dc7c:	bl	10db0 <free@plt>
   1dc80:	ldr	r3, [r4]
   1dc84:	add	r2, sp, #8
   1dc88:	clz	r3, r3
   1dc8c:	lsr	r3, r3, #5
   1dc90:	add	r3, r2, r3, lsl #2
   1dc94:	ldr	r3, [r3, #-8]
   1dc98:	str	r3, [r4]
   1dc9c:	add	sp, sp, #12
   1dca0:	ldrd	r4, [sp]
   1dca4:	add	sp, sp, #8
   1dca8:	pop	{pc}		; (ldr pc, [sp], #4)
   1dcac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1dcb0:	mov	r4, r0
   1dcb4:	ldr	ip, [r0, #4]
   1dcb8:	strd	r6, [sp, #8]
   1dcbc:	str	lr, [sp, #20]
   1dcc0:	ldr	lr, [r0, #8]
   1dcc4:	str	r8, [sp, #16]
   1dcc8:	sub	sp, sp, #8
   1dccc:	ldr	r5, [sp, #32]
   1dcd0:	cmp	lr, ip
   1dcd4:	beq	1dcfc <dcngettext@plt+0xcd0c>
   1dcd8:	mov	r0, r4
   1dcdc:	str	r5, [sp, #32]
   1dce0:	add	sp, sp, #8
   1dce4:	ldrd	r4, [sp]
   1dce8:	ldrd	r6, [sp, #8]
   1dcec:	ldr	r8, [sp, #16]
   1dcf0:	ldr	lr, [sp, #20]
   1dcf4:	add	sp, sp, #24
   1dcf8:	b	10f54 <fseeko64@plt>
   1dcfc:	ldr	ip, [r0, #16]
   1dd00:	ldr	lr, [r0, #20]
   1dd04:	cmp	lr, ip
   1dd08:	bne	1dcd8 <dcngettext@plt+0xcce8>
   1dd0c:	ldr	r8, [r0, #36]	; 0x24
   1dd10:	cmp	r8, #0
   1dd14:	bne	1dcd8 <dcngettext@plt+0xcce8>
   1dd18:	mov	r6, r2
   1dd1c:	mov	r7, r3
   1dd20:	bl	10f30 <fileno@plt>
   1dd24:	mov	r2, r6
   1dd28:	mov	r3, r7
   1dd2c:	str	r5, [sp]
   1dd30:	bl	10e40 <lseek64@plt>
   1dd34:	mvn	r3, #0
   1dd38:	mvn	r2, #0
   1dd3c:	cmp	r1, r3
   1dd40:	cmpeq	r0, r2
   1dd44:	beq	1dd74 <dcngettext@plt+0xcd84>
   1dd48:	ldr	r3, [r4]
   1dd4c:	strd	r0, [r4, #80]	; 0x50
   1dd50:	bic	r3, r3, #16
   1dd54:	str	r3, [r4]
   1dd58:	mov	r0, r8
   1dd5c:	add	sp, sp, #8
   1dd60:	ldrd	r4, [sp]
   1dd64:	ldrd	r6, [sp, #8]
   1dd68:	ldr	r8, [sp, #16]
   1dd6c:	add	sp, sp, #20
   1dd70:	pop	{pc}		; (ldr pc, [sp], #4)
   1dd74:	mvn	r8, #0
   1dd78:	b	1dd58 <dcngettext@plt+0xcd68>
   1dd7c:	strd	r4, [sp, #-16]!
   1dd80:	subs	r4, r0, #0
   1dd84:	str	r6, [sp, #8]
   1dd88:	str	lr, [sp, #12]
   1dd8c:	beq	1de24 <dcngettext@plt+0xce34>
   1dd90:	mov	r1, #47	; 0x2f
   1dd94:	bl	10f84 <strrchr@plt>
   1dd98:	subs	r5, r0, #0
   1dd9c:	beq	1ddfc <dcngettext@plt+0xce0c>
   1dda0:	add	r6, r5, #1
   1dda4:	sub	r3, r6, r4
   1dda8:	cmp	r3, #6
   1ddac:	ble	1ddfc <dcngettext@plt+0xce0c>
   1ddb0:	movw	r1, #8312	; 0x2078
   1ddb4:	movt	r1, #2
   1ddb8:	mov	r2, #7
   1ddbc:	sub	r0, r5, #6
   1ddc0:	bl	10fcc <strncmp@plt>
   1ddc4:	cmp	r0, #0
   1ddc8:	bne	1ddfc <dcngettext@plt+0xce0c>
   1ddcc:	movw	r1, #8320	; 0x2080
   1ddd0:	movt	r1, #2
   1ddd4:	mov	r2, #3
   1ddd8:	mov	r0, r6
   1dddc:	bl	10fcc <strncmp@plt>
   1dde0:	cmp	r0, #0
   1dde4:	movne	r4, r6
   1dde8:	bne	1ddfc <dcngettext@plt+0xce0c>
   1ddec:	add	r4, r5, #4
   1ddf0:	movw	r3, #12624	; 0x3150
   1ddf4:	movt	r3, #3
   1ddf8:	str	r4, [r3]
   1ddfc:	movw	r2, #12684	; 0x318c
   1de00:	movt	r2, #3
   1de04:	ldr	r6, [sp, #8]
   1de08:	movw	r3, #12628	; 0x3154
   1de0c:	movt	r3, #3
   1de10:	str	r4, [r2]
   1de14:	str	r4, [r3]
   1de18:	ldrd	r4, [sp]
   1de1c:	add	sp, sp, #12
   1de20:	pop	{pc}		; (ldr pc, [sp], #4)
   1de24:	movw	r3, #12640	; 0x3160
   1de28:	movt	r3, #3
   1de2c:	movw	r0, #8256	; 0x2040
   1de30:	movt	r0, #2
   1de34:	ldr	r3, [r3]
   1de38:	mov	r2, #55	; 0x37
   1de3c:	mov	r1, #1
   1de40:	bl	10e34 <fwrite@plt>
   1de44:	bl	10fd8 <abort@plt>
   1de48:	strd	r4, [sp, #-16]!
   1de4c:	mov	r4, #0
   1de50:	mov	r5, #0
   1de54:	cmp	r1, #10
   1de58:	str	r6, [sp, #8]
   1de5c:	strd	r4, [r0]
   1de60:	strd	r4, [r0, #8]
   1de64:	str	lr, [sp, #12]
   1de68:	strd	r4, [r0, #16]
   1de6c:	strd	r4, [r0, #24]
   1de70:	strd	r4, [r0, #32]
   1de74:	strd	r4, [r0, #40]	; 0x28
   1de78:	beq	1de90 <dcngettext@plt+0xcea0>
   1de7c:	ldrd	r4, [sp]
   1de80:	str	r1, [r0]
   1de84:	ldr	r6, [sp, #8]
   1de88:	add	sp, sp, #12
   1de8c:	pop	{pc}		; (ldr pc, [sp], #4)
   1de90:	bl	10fd8 <abort@plt>
   1de94:	mov	r2, #5
   1de98:	strd	r4, [sp, #-16]!
   1de9c:	mov	r5, r0
   1dea0:	str	r6, [sp, #8]
   1dea4:	mov	r6, r1
   1dea8:	mov	r1, r0
   1deac:	mov	r0, #0
   1deb0:	str	lr, [sp, #12]
   1deb4:	bl	10e04 <dcgettext@plt>
   1deb8:	cmp	r5, r0
   1debc:	mov	r4, r0
   1dec0:	beq	1ded8 <dcngettext@plt+0xcee8>
   1dec4:	mov	r0, r4
   1dec8:	ldrd	r4, [sp]
   1decc:	ldr	r6, [sp, #8]
   1ded0:	add	sp, sp, #12
   1ded4:	pop	{pc}		; (ldr pc, [sp], #4)
   1ded8:	bl	20e58 <dcngettext@plt+0xfe68>
   1dedc:	ldrb	r3, [r0]
   1dee0:	bic	r3, r3, #32
   1dee4:	cmp	r3, #85	; 0x55
   1dee8:	bne	1df50 <dcngettext@plt+0xcf60>
   1deec:	ldrb	r3, [r0, #1]
   1def0:	bic	r3, r3, #32
   1def4:	cmp	r3, #84	; 0x54
   1def8:	bne	1dfd0 <dcngettext@plt+0xcfe0>
   1defc:	ldrb	r3, [r0, #2]
   1df00:	bic	r3, r3, #32
   1df04:	cmp	r3, #70	; 0x46
   1df08:	bne	1dfd0 <dcngettext@plt+0xcfe0>
   1df0c:	ldrb	r3, [r0, #3]
   1df10:	cmp	r3, #45	; 0x2d
   1df14:	bne	1dfd0 <dcngettext@plt+0xcfe0>
   1df18:	ldrb	r3, [r0, #4]
   1df1c:	cmp	r3, #56	; 0x38
   1df20:	bne	1dfd0 <dcngettext@plt+0xcfe0>
   1df24:	ldrb	r3, [r0, #5]
   1df28:	cmp	r3, #0
   1df2c:	bne	1dfd0 <dcngettext@plt+0xcfe0>
   1df30:	ldrb	r2, [r4]
   1df34:	movw	r3, #8412	; 0x20dc
   1df38:	movt	r3, #2
   1df3c:	movw	r4, #8424	; 0x20e8
   1df40:	movt	r4, #2
   1df44:	cmp	r2, #96	; 0x60
   1df48:	movne	r4, r3
   1df4c:	b	1dec4 <dcngettext@plt+0xced4>
   1df50:	cmp	r3, #71	; 0x47
   1df54:	bne	1dfd0 <dcngettext@plt+0xcfe0>
   1df58:	ldrb	r3, [r0, #1]
   1df5c:	bic	r3, r3, #32
   1df60:	cmp	r3, #66	; 0x42
   1df64:	bne	1dfd0 <dcngettext@plt+0xcfe0>
   1df68:	ldrb	r3, [r0, #2]
   1df6c:	cmp	r3, #49	; 0x31
   1df70:	bne	1dfd0 <dcngettext@plt+0xcfe0>
   1df74:	ldrb	r3, [r0, #3]
   1df78:	cmp	r3, #56	; 0x38
   1df7c:	bne	1dfd0 <dcngettext@plt+0xcfe0>
   1df80:	ldrb	r3, [r0, #4]
   1df84:	cmp	r3, #48	; 0x30
   1df88:	bne	1dfd0 <dcngettext@plt+0xcfe0>
   1df8c:	ldrb	r3, [r0, #5]
   1df90:	cmp	r3, #51	; 0x33
   1df94:	bne	1dfd0 <dcngettext@plt+0xcfe0>
   1df98:	ldrb	r3, [r0, #6]
   1df9c:	cmp	r3, #48	; 0x30
   1dfa0:	bne	1dfd0 <dcngettext@plt+0xcfe0>
   1dfa4:	ldrb	r3, [r0, #7]
   1dfa8:	cmp	r3, #0
   1dfac:	bne	1dfd0 <dcngettext@plt+0xcfe0>
   1dfb0:	ldrb	r2, [r4]
   1dfb4:	movw	r3, #8416	; 0x20e0
   1dfb8:	movt	r3, #2
   1dfbc:	movw	r4, #8420	; 0x20e4
   1dfc0:	movt	r4, #2
   1dfc4:	cmp	r2, #96	; 0x60
   1dfc8:	movne	r4, r3
   1dfcc:	b	1dec4 <dcngettext@plt+0xced4>
   1dfd0:	movw	r3, #8428	; 0x20ec
   1dfd4:	movt	r3, #2
   1dfd8:	cmp	r6, #9
   1dfdc:	movw	r4, #8408	; 0x20d8
   1dfe0:	movt	r4, #2
   1dfe4:	movne	r4, r3
   1dfe8:	b	1dec4 <dcngettext@plt+0xced4>
   1dfec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1dff0:	strd	r6, [sp, #8]
   1dff4:	strd	r8, [sp, #16]
   1dff8:	strd	sl, [sp, #24]
   1dffc:	mov	fp, r0
   1e000:	mov	sl, r1
   1e004:	str	lr, [sp, #32]
   1e008:	sub	sp, sp, #116	; 0x74
   1e00c:	ldr	r8, [sp, #152]	; 0x98
   1e010:	str	r3, [sp, #28]
   1e014:	ldr	r3, [sp, #156]	; 0x9c
   1e018:	str	r2, [sp, #32]
   1e01c:	and	r4, r3, #2
   1e020:	ubfx	r3, r3, #1, #1
   1e024:	str	r3, [sp, #44]	; 0x2c
   1e028:	bl	10e4c <__ctype_get_mb_cur_max@plt>
   1e02c:	str	r0, [sp, #64]	; 0x40
   1e030:	cmp	r8, #10
   1e034:	ldrls	pc, [pc, r8, lsl #2]
   1e038:	b	1f7a8 <dcngettext@plt+0xe7b8>
   1e03c:	andeq	lr, r1, r0, asr #8
   1e040:	ldrdeq	lr, [r1], -ip
   1e044:			; <UNDEFINED> instruction: 0x0001eab8
   1e048:	strdeq	lr, [r1], -ip
   1e04c:	andeq	lr, r1, r4, lsr #7
   1e050:	strdeq	lr, [r1], -r0
   1e054:	andeq	lr, r1, r0, ror r4
   1e058:	andeq	lr, r1, ip, lsr #9
   1e05c:	andeq	lr, r1, r8, rrx
   1e060:	andeq	lr, r1, r8, rrx
   1e064:	andeq	lr, r1, r8, rrx
   1e068:	cmp	r8, #10
   1e06c:	beq	1e098 <dcngettext@plt+0xd0a8>
   1e070:	mov	r1, r8
   1e074:	movw	r0, #8432	; 0x20f0
   1e078:	movt	r0, #2
   1e07c:	bl	1de94 <dcngettext@plt+0xcea4>
   1e080:	mov	r1, r8
   1e084:	str	r0, [sp, #164]	; 0xa4
   1e088:	movw	r0, #8428	; 0x20ec
   1e08c:	movt	r0, #2
   1e090:	bl	1de94 <dcngettext@plt+0xcea4>
   1e094:	str	r0, [sp, #168]	; 0xa8
   1e098:	cmp	r4, #0
   1e09c:	movne	r4, #0
   1e0a0:	beq	1f484 <dcngettext@plt+0xe494>
   1e0a4:	mov	r3, #1
   1e0a8:	mov	r5, #0
   1e0ac:	ldr	r0, [sp, #168]	; 0xa8
   1e0b0:	str	r3, [sp, #36]	; 0x24
   1e0b4:	str	r3, [sp, #40]	; 0x28
   1e0b8:	str	r5, [sp, #68]	; 0x44
   1e0bc:	bl	10edc <strlen@plt>
   1e0c0:	ldr	r3, [sp, #168]	; 0xa8
   1e0c4:	str	r5, [sp, #48]	; 0x30
   1e0c8:	str	r0, [sp, #56]	; 0x38
   1e0cc:	str	r3, [sp, #60]	; 0x3c
   1e0d0:	str	r5, [sp, #72]	; 0x48
   1e0d4:	str	r8, [sp, #152]	; 0x98
   1e0d8:	mov	r8, fp
   1e0dc:	mov	r9, #0
   1e0e0:	ldr	fp, [sp, #152]	; 0x98
   1e0e4:	ldr	r3, [sp, #28]
   1e0e8:	cmn	r3, #1
   1e0ec:	beq	1e64c <dcngettext@plt+0xd65c>
   1e0f0:	ldr	r3, [sp, #28]
   1e0f4:	subs	r6, r3, r9
   1e0f8:	movne	r6, #1
   1e0fc:	cmp	r6, #0
   1e100:	beq	1e664 <dcngettext@plt+0xd674>
   1e104:	ldr	r0, [sp, #32]
   1e108:	ldr	r7, [sp, #40]	; 0x28
   1e10c:	add	r3, r0, r9
   1e110:	cmp	fp, #2
   1e114:	moveq	r7, #0
   1e118:	andne	r7, r7, #1
   1e11c:	str	r3, [sp, #52]	; 0x34
   1e120:	cmp	r7, #0
   1e124:	beq	1eb00 <dcngettext@plt+0xdb10>
   1e128:	ldr	r2, [sp, #56]	; 0x38
   1e12c:	cmp	r2, #0
   1e130:	beq	1ed9c <dcngettext@plt+0xddac>
   1e134:	ldr	r1, [sp, #28]
   1e138:	cmp	r2, #1
   1e13c:	mov	r3, r2
   1e140:	movls	r3, #0
   1e144:	movhi	r3, #1
   1e148:	add	r5, r9, r2
   1e14c:	cmn	r1, #1
   1e150:	movne	r3, #0
   1e154:	cmp	r3, #0
   1e158:	beq	1e164 <dcngettext@plt+0xd174>
   1e15c:	bl	10edc <strlen@plt>
   1e160:	str	r0, [sp, #28]
   1e164:	ldr	r3, [sp, #28]
   1e168:	cmp	r5, r3
   1e16c:	bhi	1ed9c <dcngettext@plt+0xddac>
   1e170:	ldr	r0, [sp, #52]	; 0x34
   1e174:	ldr	r2, [sp, #56]	; 0x38
   1e178:	ldr	r1, [sp, #60]	; 0x3c
   1e17c:	bl	10dec <memcmp@plt>
   1e180:	cmp	r0, #0
   1e184:	bne	1ed9c <dcngettext@plt+0xddac>
   1e188:	ldr	r3, [sp, #44]	; 0x2c
   1e18c:	cmp	r3, #0
   1e190:	bne	1f6cc <dcngettext@plt+0xe6dc>
   1e194:	ldr	r3, [sp, #52]	; 0x34
   1e198:	ldrb	r5, [r3]
   1e19c:	cmp	r5, #126	; 0x7e
   1e1a0:	ldrls	pc, [pc, r5, lsl #2]
   1e1a4:	b	1ea5c <dcngettext@plt+0xda6c>
   1e1a8:	andeq	lr, r1, r0, ror #18
   1e1ac:	andeq	lr, r1, ip, asr sl
   1e1b0:	andeq	lr, r1, ip, asr sl
   1e1b4:	andeq	lr, r1, ip, asr sl
   1e1b8:	andeq	lr, r1, ip, asr sl
   1e1bc:	andeq	lr, r1, ip, asr sl
   1e1c0:	andeq	lr, r1, ip, asr sl
   1e1c4:	andeq	lr, r1, r4, lsr r9
   1e1c8:	andeq	lr, r1, ip, lsr #18
   1e1cc:	andeq	lr, r1, r4, ror r8
   1e1d0:	andeq	lr, r1, r0, lsr #18
   1e1d4:	andeq	lr, r1, ip, ror #16
   1e1d8:	strdeq	lr, [r1], -ip
   1e1dc:	andeq	lr, r1, r8, asr #18
   1e1e0:	andeq	lr, r1, ip, asr sl
   1e1e4:	andeq	lr, r1, ip, asr sl
   1e1e8:	andeq	lr, r1, ip, asr sl
   1e1ec:	andeq	lr, r1, ip, asr sl
   1e1f0:	andeq	lr, r1, ip, asr sl
   1e1f4:	andeq	lr, r1, ip, asr sl
   1e1f8:	andeq	lr, r1, ip, asr sl
   1e1fc:	andeq	lr, r1, ip, asr sl
   1e200:	andeq	lr, r1, ip, asr sl
   1e204:	andeq	lr, r1, ip, asr sl
   1e208:	andeq	lr, r1, ip, asr sl
   1e20c:	andeq	lr, r1, ip, asr sl
   1e210:	andeq	lr, r1, ip, asr sl
   1e214:	andeq	lr, r1, ip, asr sl
   1e218:	andeq	lr, r1, ip, asr sl
   1e21c:	andeq	lr, r1, ip, asr sl
   1e220:	andeq	lr, r1, ip, asr sl
   1e224:	andeq	lr, r1, ip, asr sl
   1e228:	andeq	lr, r1, r8, lsr sl
   1e22c:	andeq	lr, r1, r0, asr #18
   1e230:	andeq	lr, r1, r0, asr #18
   1e234:	andeq	lr, r1, ip, lsl sl
   1e238:	andeq	lr, r1, r0, asr #18
   1e23c:	andeq	lr, r1, r0, asr sl
   1e240:	andeq	lr, r1, r0, asr #18
   1e244:	muleq	r1, ip, r7
   1e248:	andeq	lr, r1, r0, asr #18
   1e24c:	andeq	lr, r1, r0, asr #18
   1e250:	andeq	lr, r1, r0, asr #18
   1e254:	andeq	lr, r1, r0, asr sl
   1e258:	andeq	lr, r1, r0, asr sl
   1e25c:	andeq	lr, r1, r0, asr sl
   1e260:	andeq	lr, r1, r0, asr sl
   1e264:	andeq	lr, r1, r0, asr sl
   1e268:	andeq	lr, r1, r0, asr sl
   1e26c:	andeq	lr, r1, r0, asr sl
   1e270:	andeq	lr, r1, r0, asr sl
   1e274:	andeq	lr, r1, r0, asr sl
   1e278:	andeq	lr, r1, r0, asr sl
   1e27c:	andeq	lr, r1, r0, asr sl
   1e280:	andeq	lr, r1, r0, asr sl
   1e284:	andeq	lr, r1, r0, asr sl
   1e288:	andeq	lr, r1, r0, asr sl
   1e28c:	andeq	lr, r1, r0, asr sl
   1e290:	andeq	lr, r1, r0, asr sl
   1e294:	andeq	lr, r1, r0, asr #18
   1e298:	andeq	lr, r1, r0, asr #18
   1e29c:	andeq	lr, r1, r0, asr #18
   1e2a0:	andeq	lr, r1, r0, asr #18
   1e2a4:	andeq	lr, r1, r0, ror r7
   1e2a8:	andeq	lr, r1, ip, asr sl
   1e2ac:	andeq	lr, r1, r0, asr sl
   1e2b0:	andeq	lr, r1, r0, asr sl
   1e2b4:	andeq	lr, r1, r0, asr sl
   1e2b8:	andeq	lr, r1, r0, asr sl
   1e2bc:	andeq	lr, r1, r0, asr sl
   1e2c0:	andeq	lr, r1, r0, asr sl
   1e2c4:	andeq	lr, r1, r0, asr sl
   1e2c8:	andeq	lr, r1, r0, asr sl
   1e2cc:	andeq	lr, r1, r0, asr sl
   1e2d0:	andeq	lr, r1, r0, asr sl
   1e2d4:	andeq	lr, r1, r0, asr sl
   1e2d8:	andeq	lr, r1, r0, asr sl
   1e2dc:	andeq	lr, r1, r0, asr sl
   1e2e0:	andeq	lr, r1, r0, asr sl
   1e2e4:	andeq	lr, r1, r0, asr sl
   1e2e8:	andeq	lr, r1, r0, asr sl
   1e2ec:	andeq	lr, r1, r0, asr sl
   1e2f0:	andeq	lr, r1, r0, asr sl
   1e2f4:	andeq	lr, r1, r0, asr sl
   1e2f8:	andeq	lr, r1, r0, asr sl
   1e2fc:	andeq	lr, r1, r0, asr sl
   1e300:	andeq	lr, r1, r0, asr sl
   1e304:	andeq	lr, r1, r0, asr sl
   1e308:	andeq	lr, r1, r0, asr sl
   1e30c:	andeq	lr, r1, r0, asr sl
   1e310:	andeq	lr, r1, r0, asr sl
   1e314:	andeq	lr, r1, r0, asr #18
   1e318:	andeq	lr, r1, r8, lsl r7
   1e31c:	andeq	lr, r1, r0, asr sl
   1e320:	andeq	lr, r1, r0, asr #18
   1e324:	andeq	lr, r1, r0, asr sl
   1e328:	andeq	lr, r1, r0, asr #18
   1e32c:	andeq	lr, r1, r0, asr sl
   1e330:	andeq	lr, r1, r0, asr sl
   1e334:	andeq	lr, r1, r0, asr sl
   1e338:	andeq	lr, r1, r0, asr sl
   1e33c:	andeq	lr, r1, r0, asr sl
   1e340:	andeq	lr, r1, r0, asr sl
   1e344:	andeq	lr, r1, r0, asr sl
   1e348:	andeq	lr, r1, r0, asr sl
   1e34c:	andeq	lr, r1, r0, asr sl
   1e350:	andeq	lr, r1, r0, asr sl
   1e354:	andeq	lr, r1, r0, asr sl
   1e358:	andeq	lr, r1, r0, asr sl
   1e35c:	andeq	lr, r1, r0, asr sl
   1e360:	andeq	lr, r1, r0, asr sl
   1e364:	andeq	lr, r1, r0, asr sl
   1e368:	andeq	lr, r1, r0, asr sl
   1e36c:	andeq	lr, r1, r0, asr sl
   1e370:	andeq	lr, r1, r0, asr sl
   1e374:	andeq	lr, r1, r0, asr sl
   1e378:	andeq	lr, r1, r0, asr sl
   1e37c:	andeq	lr, r1, r0, asr sl
   1e380:	andeq	lr, r1, r0, asr sl
   1e384:	andeq	lr, r1, r0, asr sl
   1e388:	andeq	lr, r1, r0, asr sl
   1e38c:	andeq	lr, r1, r0, asr sl
   1e390:	andeq	lr, r1, r0, asr sl
   1e394:	andeq	lr, r1, ip, lsr r5
   1e398:	andeq	lr, r1, r0, asr #18
   1e39c:	andeq	lr, r1, ip, lsr r5
   1e3a0:	andeq	lr, r1, ip, lsl sl
   1e3a4:	cmp	r4, #0
   1e3a8:	moveq	r3, #1
   1e3ac:	streq	r3, [sp, #40]	; 0x28
   1e3b0:	beq	1eac4 <dcngettext@plt+0xdad4>
   1e3b4:	mov	r3, #0
   1e3b8:	mov	r2, #1
   1e3bc:	mov	r4, r3
   1e3c0:	str	r2, [sp, #36]	; 0x24
   1e3c4:	str	r2, [sp, #44]	; 0x2c
   1e3c8:	str	r2, [sp, #56]	; 0x38
   1e3cc:	str	r3, [sp, #68]	; 0x44
   1e3d0:	movw	r3, #8428	; 0x20ec
   1e3d4:	movt	r3, #2
   1e3d8:	str	r4, [sp, #40]	; 0x28
   1e3dc:	mov	r8, #2
   1e3e0:	str	r4, [sp, #48]	; 0x30
   1e3e4:	str	r3, [sp, #60]	; 0x3c
   1e3e8:	str	r4, [sp, #72]	; 0x48
   1e3ec:	b	1e0d4 <dcngettext@plt+0xd0e4>
   1e3f0:	cmp	r4, #0
   1e3f4:	bne	1f640 <dcngettext@plt+0xe650>
   1e3f8:	cmp	sl, #0
   1e3fc:	beq	1f400 <dcngettext@plt+0xe410>
   1e400:	mov	r3, #34	; 0x22
   1e404:	mov	r1, r4
   1e408:	mov	r2, #1
   1e40c:	strb	r3, [fp]
   1e410:	movw	r3, #8408	; 0x20d8
   1e414:	movt	r3, #2
   1e418:	mov	r4, r2
   1e41c:	str	r2, [sp, #36]	; 0x24
   1e420:	str	r2, [sp, #40]	; 0x28
   1e424:	str	r1, [sp, #44]	; 0x2c
   1e428:	str	r1, [sp, #48]	; 0x30
   1e42c:	str	r2, [sp, #56]	; 0x38
   1e430:	str	r3, [sp, #60]	; 0x3c
   1e434:	str	r1, [sp, #68]	; 0x44
   1e438:	str	r1, [sp, #72]	; 0x48
   1e43c:	b	1e0d4 <dcngettext@plt+0xd0e4>
   1e440:	mov	r3, #0
   1e444:	mov	r4, r8
   1e448:	str	r3, [sp, #40]	; 0x28
   1e44c:	str	r3, [sp, #44]	; 0x2c
   1e450:	str	r3, [sp, #48]	; 0x30
   1e454:	str	r8, [sp, #56]	; 0x38
   1e458:	str	r3, [sp, #60]	; 0x3c
   1e45c:	str	r3, [sp, #68]	; 0x44
   1e460:	mov	r3, #1
   1e464:	str	r3, [sp, #36]	; 0x24
   1e468:	str	r8, [sp, #72]	; 0x48
   1e46c:	b	1e0d4 <dcngettext@plt+0xd0e4>
   1e470:	mov	r3, #1
   1e474:	mov	r2, #0
   1e478:	mov	r4, r2
   1e47c:	mov	r8, #5
   1e480:	str	r3, [sp, #36]	; 0x24
   1e484:	str	r3, [sp, #40]	; 0x28
   1e488:	str	r3, [sp, #44]	; 0x2c
   1e48c:	str	r2, [sp, #48]	; 0x30
   1e490:	str	r3, [sp, #56]	; 0x38
   1e494:	movw	r3, #8408	; 0x20d8
   1e498:	movt	r3, #2
   1e49c:	str	r3, [sp, #60]	; 0x3c
   1e4a0:	str	r2, [sp, #68]	; 0x44
   1e4a4:	str	r2, [sp, #72]	; 0x48
   1e4a8:	b	1e0d4 <dcngettext@plt+0xd0e4>
   1e4ac:	mov	r3, #0
   1e4b0:	mov	r2, #1
   1e4b4:	mov	r4, r3
   1e4b8:	str	r2, [sp, #36]	; 0x24
   1e4bc:	str	r2, [sp, #40]	; 0x28
   1e4c0:	str	r3, [sp, #44]	; 0x2c
   1e4c4:	str	r3, [sp, #48]	; 0x30
   1e4c8:	str	r3, [sp, #56]	; 0x38
   1e4cc:	str	r3, [sp, #60]	; 0x3c
   1e4d0:	str	r3, [sp, #68]	; 0x44
   1e4d4:	str	r3, [sp, #72]	; 0x48
   1e4d8:	b	1e0d4 <dcngettext@plt+0xd0e4>
   1e4dc:	mov	r2, #1
   1e4e0:	mov	r3, #0
   1e4e4:	mov	r4, r3
   1e4e8:	str	r2, [sp, #36]	; 0x24
   1e4ec:	str	r2, [sp, #44]	; 0x2c
   1e4f0:	str	r8, [sp, #56]	; 0x38
   1e4f4:	str	r3, [sp, #68]	; 0x44
   1e4f8:	b	1e3d0 <dcngettext@plt+0xd3e0>
   1e4fc:	mov	r3, #1
   1e500:	mov	r2, #0
   1e504:	mov	r4, r2
   1e508:	mov	r8, #2
   1e50c:	str	r3, [sp, #36]	; 0x24
   1e510:	str	r3, [sp, #40]	; 0x28
   1e514:	str	r3, [sp, #44]	; 0x2c
   1e518:	str	r2, [sp, #48]	; 0x30
   1e51c:	str	r3, [sp, #56]	; 0x38
   1e520:	movw	r3, #8428	; 0x20ec
   1e524:	movt	r3, #2
   1e528:	str	r3, [sp, #60]	; 0x3c
   1e52c:	str	r2, [sp, #68]	; 0x44
   1e530:	str	r2, [sp, #72]	; 0x48
   1e534:	b	1e0d4 <dcngettext@plt+0xd0e4>
   1e538:	mov	r7, #0
   1e53c:	ldr	r3, [sp, #28]
   1e540:	cmn	r3, #1
   1e544:	beq	1f01c <dcngettext@plt+0xe02c>
   1e548:	ldr	r3, [sp, #28]
   1e54c:	subs	r2, r3, #1
   1e550:	movne	r2, #1
   1e554:	sub	r3, fp, #2
   1e558:	cmp	r2, #0
   1e55c:	clz	r3, r3
   1e560:	lsr	r3, r3, #5
   1e564:	bne	1e570 <dcngettext@plt+0xd580>
   1e568:	cmp	r9, #0
   1e56c:	beq	1ed7c <dcngettext@plt+0xdd8c>
   1e570:	mov	r6, #0
   1e574:	ldr	r2, [sp, #40]	; 0x28
   1e578:	eor	r2, r2, #1
   1e57c:	orrs	r3, r3, r2
   1e580:	bne	1e758 <dcngettext@plt+0xd768>
   1e584:	ldr	r2, [sp, #160]	; 0xa0
   1e588:	cmp	r2, #0
   1e58c:	beq	1e5ac <dcngettext@plt+0xd5bc>
   1e590:	ldr	r0, [sp, #160]	; 0xa0
   1e594:	ubfx	r1, r5, #5, #8
   1e598:	and	r2, r5, #31
   1e59c:	ldr	r1, [r0, r1, lsl #2]
   1e5a0:	lsr	r2, r1, r2
   1e5a4:	tst	r2, #1
   1e5a8:	bne	1e5b4 <dcngettext@plt+0xd5c4>
   1e5ac:	cmp	r7, #0
   1e5b0:	beq	1e824 <dcngettext@plt+0xd834>
   1e5b4:	ldr	r2, [sp, #44]	; 0x2c
   1e5b8:	sub	r3, fp, #2
   1e5bc:	clz	r3, r3
   1e5c0:	lsr	r3, r3, #5
   1e5c4:	cmp	r2, #0
   1e5c8:	bne	1f370 <dcngettext@plt+0xe380>
   1e5cc:	ldr	r2, [sp, #48]	; 0x30
   1e5d0:	eor	r2, r2, #1
   1e5d4:	ands	r3, r3, r2
   1e5d8:	beq	1e610 <dcngettext@plt+0xd620>
   1e5dc:	cmp	sl, r4
   1e5e0:	str	r3, [sp, #48]	; 0x30
   1e5e4:	movhi	r2, #39	; 0x27
   1e5e8:	strbhi	r2, [r8, r4]
   1e5ec:	add	r2, r4, #1
   1e5f0:	cmp	sl, r2
   1e5f4:	movhi	r1, #36	; 0x24
   1e5f8:	strbhi	r1, [r8, r2]
   1e5fc:	add	r2, r4, #2
   1e600:	add	r4, r4, #3
   1e604:	cmp	sl, r2
   1e608:	movhi	r1, #39	; 0x27
   1e60c:	strbhi	r1, [r8, r2]
   1e610:	cmp	r4, sl
   1e614:	add	r9, r9, #1
   1e618:	movcc	r3, #92	; 0x5c
   1e61c:	strbcc	r3, [r8, r4]
   1e620:	add	r4, r4, #1
   1e624:	cmp	r4, sl
   1e628:	ldr	r3, [sp, #36]	; 0x24
   1e62c:	strbcc	r5, [r8, r4]
   1e630:	cmp	r6, #0
   1e634:	add	r4, r4, #1
   1e638:	moveq	r3, #0
   1e63c:	str	r3, [sp, #36]	; 0x24
   1e640:	ldr	r3, [sp, #28]
   1e644:	cmn	r3, #1
   1e648:	bne	1e0f0 <dcngettext@plt+0xd100>
   1e64c:	ldr	r3, [sp, #32]
   1e650:	ldrb	r6, [r3, r9]
   1e654:	adds	r6, r6, #0
   1e658:	movne	r6, #1
   1e65c:	cmp	r6, #0
   1e660:	bne	1e104 <dcngettext@plt+0xd114>
   1e664:	str	fp, [sp, #152]	; 0x98
   1e668:	mov	fp, r8
   1e66c:	cmp	r4, #0
   1e670:	ldr	r1, [sp, #44]	; 0x2c
   1e674:	movne	r3, #0
   1e678:	ldr	r8, [sp, #152]	; 0x98
   1e67c:	sub	r2, r8, #2
   1e680:	clz	r2, r2
   1e684:	lsr	r2, r2, #5
   1e688:	andeq	r3, r2, r1
   1e68c:	cmp	r3, #0
   1e690:	bne	1f74c <dcngettext@plt+0xe75c>
   1e694:	eor	r3, r1, #1
   1e698:	ands	r2, r2, r3
   1e69c:	beq	1f678 <dcngettext@plt+0xe688>
   1e6a0:	ldr	r3, [sp, #68]	; 0x44
   1e6a4:	cmp	r3, #0
   1e6a8:	beq	1f67c <dcngettext@plt+0xe68c>
   1e6ac:	ldr	r3, [sp, #36]	; 0x24
   1e6b0:	cmp	r3, #0
   1e6b4:	bne	1f708 <dcngettext@plt+0xe718>
   1e6b8:	ldr	r3, [sp, #72]	; 0x48
   1e6bc:	adds	r3, r3, #0
   1e6c0:	movne	r3, #1
   1e6c4:	cmp	sl, #0
   1e6c8:	movne	r3, #0
   1e6cc:	cmp	r3, #0
   1e6d0:	ldreq	r2, [sp, #68]	; 0x44
   1e6d4:	beq	1f67c <dcngettext@plt+0xe68c>
   1e6d8:	ldr	r2, [sp, #72]	; 0x48
   1e6dc:	str	r3, [sp, #68]	; 0x44
   1e6e0:	movw	r3, #8428	; 0x20ec
   1e6e4:	movt	r3, #2
   1e6e8:	mov	r1, #39	; 0x27
   1e6ec:	mov	r4, #1
   1e6f0:	ldr	sl, [sp, #72]	; 0x48
   1e6f4:	mov	r8, #2
   1e6f8:	str	r3, [sp, #60]	; 0x3c
   1e6fc:	mov	r3, #0
   1e700:	strb	r1, [fp]
   1e704:	str	r3, [sp, #44]	; 0x2c
   1e708:	str	r4, [sp, #56]	; 0x38
   1e70c:	str	r2, [sp, #72]	; 0x48
   1e710:	b	1e0d4 <dcngettext@plt+0xd0e4>
   1e714:	mov	r7, #0
   1e718:	cmp	fp, #2
   1e71c:	beq	1effc <dcngettext@plt+0xe00c>
   1e720:	ldr	r2, [sp, #40]	; 0x28
   1e724:	ldr	r3, [sp, #56]	; 0x38
   1e728:	ldr	r1, [sp, #44]	; 0x2c
   1e72c:	cmp	r3, #0
   1e730:	moveq	r3, #0
   1e734:	andne	r3, r2, r1
   1e738:	cmp	r3, #0
   1e73c:	moveq	r5, #92	; 0x5c
   1e740:	moveq	r3, r5
   1e744:	bne	1f008 <dcngettext@plt+0xe018>
   1e748:	ldr	r2, [sp, #40]	; 0x28
   1e74c:	cmp	r2, #0
   1e750:	bne	1f444 <dcngettext@plt+0xe454>
   1e754:	mov	r6, #0
   1e758:	ldr	r3, [sp, #44]	; 0x2c
   1e75c:	cmp	r3, #0
   1e760:	beq	1eff4 <dcngettext@plt+0xe004>
   1e764:	mov	r3, #0
   1e768:	b	1e584 <dcngettext@plt+0xd594>
   1e76c:	mov	r7, #0
   1e770:	cmp	fp, #2
   1e774:	beq	1f06c <dcngettext@plt+0xe07c>
   1e778:	cmp	fp, #5
   1e77c:	beq	1f030 <dcngettext@plt+0xe040>
   1e780:	sub	r3, fp, #2
   1e784:	mov	r6, #0
   1e788:	clz	r3, r3
   1e78c:	mov	r5, #63	; 0x3f
   1e790:	lsr	r3, r3, #5
   1e794:	b	1e574 <dcngettext@plt+0xd584>
   1e798:	mov	r7, #0
   1e79c:	cmp	fp, #2
   1e7a0:	movne	r3, #0
   1e7a4:	movne	r5, #39	; 0x27
   1e7a8:	strne	r6, [sp, #68]	; 0x44
   1e7ac:	bne	1e574 <dcngettext@plt+0xd584>
   1e7b0:	ldr	r3, [sp, #44]	; 0x2c
   1e7b4:	cmp	r3, #0
   1e7b8:	bne	1f474 <dcngettext@plt+0xe484>
   1e7bc:	ldr	r3, [sp, #72]	; 0x48
   1e7c0:	cmp	sl, #0
   1e7c4:	clz	r3, r3
   1e7c8:	lsr	r3, r3, #5
   1e7cc:	moveq	r3, #0
   1e7d0:	cmp	r3, #0
   1e7d4:	bne	1f3a0 <dcngettext@plt+0xe3b0>
   1e7d8:	cmp	sl, r4
   1e7dc:	movhi	r3, #39	; 0x27
   1e7e0:	strbhi	r3, [r8, r4]
   1e7e4:	add	r3, r4, #1
   1e7e8:	cmp	sl, r3
   1e7ec:	movhi	r2, #92	; 0x5c
   1e7f0:	strbhi	r2, [r8, r3]
   1e7f4:	add	r3, r4, #2
   1e7f8:	cmp	sl, r3
   1e7fc:	bls	1e808 <dcngettext@plt+0xd818>
   1e800:	mov	r2, #39	; 0x27
   1e804:	strb	r2, [r8, r3]
   1e808:	mov	r3, #0
   1e80c:	cmp	r7, #0
   1e810:	add	r4, r4, #3
   1e814:	mov	r5, #39	; 0x27
   1e818:	str	r3, [sp, #48]	; 0x30
   1e81c:	str	r6, [sp, #68]	; 0x44
   1e820:	bne	1e5b4 <dcngettext@plt+0xd5c4>
   1e824:	ldr	r2, [sp, #48]	; 0x30
   1e828:	eor	r3, r3, #1
   1e82c:	add	r9, r9, #1
   1e830:	and	r3, r3, r2
   1e834:	uxtb	r3, r3
   1e838:	cmp	r3, #0
   1e83c:	beq	1e624 <dcngettext@plt+0xd634>
   1e840:	cmp	sl, r4
   1e844:	movhi	r3, #39	; 0x27
   1e848:	strbhi	r3, [r8, r4]
   1e84c:	add	r3, r4, #1
   1e850:	add	r4, r4, #2
   1e854:	cmp	sl, r3
   1e858:	movhi	r2, #39	; 0x27
   1e85c:	strbhi	r2, [r8, r3]
   1e860:	mov	r3, #0
   1e864:	str	r3, [sp, #48]	; 0x30
   1e868:	b	1e624 <dcngettext@plt+0xd634>
   1e86c:	mov	r3, #118	; 0x76
   1e870:	b	1e748 <dcngettext@plt+0xd758>
   1e874:	mov	r3, #116	; 0x74
   1e878:	ldr	r2, [sp, #44]	; 0x2c
   1e87c:	cmp	fp, #2
   1e880:	movne	r2, #0
   1e884:	andeq	r2, r2, #1
   1e888:	cmp	r2, #0
   1e88c:	beq	1e748 <dcngettext@plt+0xd758>
   1e890:	mov	fp, r8
   1e894:	mov	r8, #2
   1e898:	ldr	r3, [sp, #40]	; 0x28
   1e89c:	cmp	r3, #0
   1e8a0:	movne	r8, #4
   1e8a4:	mov	lr, #0
   1e8a8:	mov	r0, fp
   1e8ac:	ldr	r2, [sp, #32]
   1e8b0:	ldr	r3, [sp, #156]	; 0x9c
   1e8b4:	ldr	r1, [sp, #164]	; 0xa4
   1e8b8:	bic	ip, r3, #2
   1e8bc:	ldr	r3, [sp, #28]
   1e8c0:	stm	sp, {r8, ip, lr}
   1e8c4:	ldr	ip, [sp, #168]	; 0xa8
   1e8c8:	str	r1, [sp, #12]
   1e8cc:	mov	r1, sl
   1e8d0:	str	ip, [sp, #16]
   1e8d4:	bl	1dfec <dcngettext@plt+0xcffc>
   1e8d8:	mov	r4, r0
   1e8dc:	mov	r0, r4
   1e8e0:	add	sp, sp, #116	; 0x74
   1e8e4:	ldrd	r4, [sp]
   1e8e8:	ldrd	r6, [sp, #8]
   1e8ec:	ldrd	r8, [sp, #16]
   1e8f0:	ldrd	sl, [sp, #24]
   1e8f4:	add	sp, sp, #32
   1e8f8:	pop	{pc}		; (ldr pc, [sp], #4)
   1e8fc:	mov	r5, #102	; 0x66
   1e900:	ldr	r2, [sp, #44]	; 0x2c
   1e904:	sub	r3, fp, #2
   1e908:	clz	r3, r3
   1e90c:	lsr	r3, r3, #5
   1e910:	cmp	r2, #0
   1e914:	bne	1f370 <dcngettext@plt+0xe380>
   1e918:	mov	r6, r2
   1e91c:	b	1e610 <dcngettext@plt+0xd620>
   1e920:	mov	r5, #110	; 0x6e
   1e924:	mov	r6, #0
   1e928:	b	1e5b4 <dcngettext@plt+0xd5c4>
   1e92c:	mov	r5, #98	; 0x62
   1e930:	b	1e900 <dcngettext@plt+0xd910>
   1e934:	mov	r5, #97	; 0x61
   1e938:	b	1e900 <dcngettext@plt+0xd910>
   1e93c:	mov	r7, #0
   1e940:	mov	r6, #0
   1e944:	b	1e764 <dcngettext@plt+0xd774>
   1e948:	mov	r5, #114	; 0x72
   1e94c:	b	1e924 <dcngettext@plt+0xd934>
   1e950:	ldr	r3, [sp, #44]	; 0x2c
   1e954:	cmp	r3, #0
   1e958:	bne	1f6e8 <dcngettext@plt+0xe6f8>
   1e95c:	mov	r7, r3
   1e960:	ldr	r3, [sp, #48]	; 0x30
   1e964:	sub	r2, fp, #2
   1e968:	clz	r2, r2
   1e96c:	lsr	r2, r2, #5
   1e970:	eor	r3, r3, #1
   1e974:	ands	r3, r2, r3
   1e978:	beq	1f38c <dcngettext@plt+0xe39c>
   1e97c:	cmp	sl, r4
   1e980:	movhi	r1, #39	; 0x27
   1e984:	strbhi	r1, [r8, r4]
   1e988:	add	r1, r4, #1
   1e98c:	cmp	sl, r1
   1e990:	movhi	r0, #36	; 0x24
   1e994:	strbhi	r0, [r8, r1]
   1e998:	add	r1, r4, #2
   1e99c:	cmp	sl, r1
   1e9a0:	movhi	r0, #39	; 0x27
   1e9a4:	strbhi	r0, [r8, r1]
   1e9a8:	add	r1, r4, #3
   1e9ac:	cmp	sl, r1
   1e9b0:	bls	1f3e4 <dcngettext@plt+0xe3f4>
   1e9b4:	mov	r4, r1
   1e9b8:	mov	r1, #92	; 0x5c
   1e9bc:	mov	r0, r4
   1e9c0:	str	r3, [sp, #48]	; 0x30
   1e9c4:	strb	r1, [r8, r4]
   1e9c8:	cmp	fp, #2
   1e9cc:	add	r4, r4, #1
   1e9d0:	beq	1f434 <dcngettext@plt+0xe444>
   1e9d4:	ldr	r1, [sp, #28]
   1e9d8:	add	r3, r9, #1
   1e9dc:	cmp	r3, r1
   1e9e0:	bcs	1e9f8 <dcngettext@plt+0xda08>
   1e9e4:	ldr	r1, [sp, #32]
   1e9e8:	ldrb	r3, [r1, r3]
   1e9ec:	sub	r3, r3, #48	; 0x30
   1e9f0:	cmp	r3, #9
   1e9f4:	bls	1f44c <dcngettext@plt+0xe45c>
   1e9f8:	mov	r5, #48	; 0x30
   1e9fc:	ldr	r3, [sp, #40]	; 0x28
   1ea00:	eor	r3, r3, #1
   1ea04:	orrs	r2, r2, r3
   1ea08:	mov	r3, r6
   1ea0c:	moveq	r6, r2
   1ea10:	beq	1e584 <dcngettext@plt+0xd594>
   1ea14:	mov	r6, #0
   1ea18:	b	1e5ac <dcngettext@plt+0xd5bc>
   1ea1c:	cmp	r9, #0
   1ea20:	mov	r2, r7
   1ea24:	bne	1efc4 <dcngettext@plt+0xdfd4>
   1ea28:	mov	r6, r7
   1ea2c:	mov	r3, r9
   1ea30:	mov	r7, r2
   1ea34:	b	1e574 <dcngettext@plt+0xd584>
   1ea38:	mov	r2, r7
   1ea3c:	mov	r6, r7
   1ea40:	mov	r3, #0
   1ea44:	mov	r7, r2
   1ea48:	mov	r5, #32
   1ea4c:	b	1e574 <dcngettext@plt+0xd584>
   1ea50:	mov	r6, r7
   1ea54:	b	1e764 <dcngettext@plt+0xd774>
   1ea58:	mov	r7, #0
   1ea5c:	ldr	r3, [sp, #64]	; 0x40
   1ea60:	cmp	r3, #1
   1ea64:	bne	1f084 <dcngettext@plt+0xe094>
   1ea68:	bl	10ec4 <__ctype_b_loc@plt>
   1ea6c:	ldr	r2, [r0]
   1ea70:	sxth	r3, r5
   1ea74:	lsl	r3, r3, #1
   1ea78:	ldr	r1, [sp, #64]	; 0x40
   1ea7c:	ldrh	r3, [r2, r3]
   1ea80:	mov	ip, r1
   1ea84:	and	r3, r3, #16384	; 0x4000
   1ea88:	cmp	r3, #0
   1ea8c:	ldr	r3, [sp, #40]	; 0x28
   1ea90:	movne	r6, #1
   1ea94:	moveq	r6, #0
   1ea98:	movne	r2, #0
   1ea9c:	andeq	r2, r3, #1
   1eaa0:	cmp	r2, #0
   1eaa4:	bne	1f3cc <dcngettext@plt+0xe3dc>
   1eaa8:	sub	r3, fp, #2
   1eaac:	clz	r3, r3
   1eab0:	lsr	r3, r3, #5
   1eab4:	b	1e574 <dcngettext@plt+0xd584>
   1eab8:	cmp	r4, #0
   1eabc:	bne	1f75c <dcngettext@plt+0xe76c>
   1eac0:	str	r4, [sp, #40]	; 0x28
   1eac4:	cmp	sl, #0
   1eac8:	bne	1f78c <dcngettext@plt+0xe79c>
   1eacc:	mov	r3, #1
   1ead0:	movw	r2, #8428	; 0x20ec
   1ead4:	movt	r2, #2
   1ead8:	mov	r4, r3
   1eadc:	mov	r8, #2
   1eae0:	str	r3, [sp, #36]	; 0x24
   1eae4:	str	sl, [sp, #44]	; 0x2c
   1eae8:	str	sl, [sp, #48]	; 0x30
   1eaec:	str	r3, [sp, #56]	; 0x38
   1eaf0:	str	r2, [sp, #60]	; 0x3c
   1eaf4:	str	sl, [sp, #68]	; 0x44
   1eaf8:	str	sl, [sp, #72]	; 0x48
   1eafc:	b	1e0d4 <dcngettext@plt+0xd0e4>
   1eb00:	ldr	r3, [sp, #32]
   1eb04:	ldrb	r5, [r3, r9]
   1eb08:	cmp	r5, #126	; 0x7e
   1eb0c:	ldrls	pc, [pc, r5, lsl #2]
   1eb10:	b	1ea5c <dcngettext@plt+0xda6c>
   1eb14:	andeq	lr, r1, r8, lsr sp
   1eb18:	andeq	lr, r1, ip, asr sl
   1eb1c:	andeq	lr, r1, ip, asr sl
   1eb20:	andeq	lr, r1, ip, asr sl
   1eb24:	andeq	lr, r1, ip, asr sl
   1eb28:	andeq	lr, r1, ip, asr sl
   1eb2c:	andeq	lr, r1, ip, asr sl
   1eb30:	andeq	lr, r1, r0, lsr sp
   1eb34:	andeq	lr, r1, r8, lsr #26
   1eb38:	andeq	lr, r1, r4, ror r8
   1eb3c:	andeq	lr, r1, r0, lsr #26
   1eb40:	andeq	lr, r1, ip, ror #16
   1eb44:	andeq	lr, r1, r8, lsl sp
   1eb48:	andeq	lr, r1, r0, lsl sp
   1eb4c:	andeq	lr, r1, ip, asr sl
   1eb50:	andeq	lr, r1, ip, asr sl
   1eb54:	andeq	lr, r1, ip, asr sl
   1eb58:	andeq	lr, r1, ip, asr sl
   1eb5c:	andeq	lr, r1, ip, asr sl
   1eb60:	andeq	lr, r1, ip, asr sl
   1eb64:	andeq	lr, r1, ip, asr sl
   1eb68:	andeq	lr, r1, ip, asr sl
   1eb6c:	andeq	lr, r1, ip, asr sl
   1eb70:	andeq	lr, r1, ip, asr sl
   1eb74:	andeq	lr, r1, ip, asr sl
   1eb78:	andeq	lr, r1, ip, asr sl
   1eb7c:	andeq	lr, r1, ip, asr sl
   1eb80:	andeq	lr, r1, ip, asr sl
   1eb84:	andeq	lr, r1, ip, asr sl
   1eb88:	andeq	lr, r1, ip, asr sl
   1eb8c:	andeq	lr, r1, ip, asr sl
   1eb90:	andeq	lr, r1, ip, asr sl
   1eb94:	andeq	lr, r1, ip, lsl #27
   1eb98:	andeq	lr, r1, ip, ror #26
   1eb9c:	andeq	lr, r1, ip, ror #26
   1eba0:	andeq	lr, r1, ip, asr sp
   1eba4:	andeq	lr, r1, ip, ror #26
   1eba8:	andeq	lr, r1, r8, lsr #21
   1ebac:	andeq	lr, r1, ip, ror #26
   1ebb0:	muleq	r1, ip, r7
   1ebb4:	andeq	lr, r1, ip, ror #26
   1ebb8:	andeq	lr, r1, ip, ror #26
   1ebbc:	andeq	lr, r1, ip, ror #26
   1ebc0:	andeq	lr, r1, r8, lsr #21
   1ebc4:	andeq	lr, r1, r8, lsr #21
   1ebc8:	andeq	lr, r1, r8, lsr #21
   1ebcc:	andeq	lr, r1, r8, lsr #21
   1ebd0:	andeq	lr, r1, r8, lsr #21
   1ebd4:	andeq	lr, r1, r8, lsr #21
   1ebd8:	andeq	lr, r1, r8, lsr #21
   1ebdc:	andeq	lr, r1, r8, lsr #21
   1ebe0:	andeq	lr, r1, r8, lsr #21
   1ebe4:	andeq	lr, r1, r8, lsr #21
   1ebe8:	andeq	lr, r1, r8, lsr #21
   1ebec:	andeq	lr, r1, r8, lsr #21
   1ebf0:	andeq	lr, r1, r8, lsr #21
   1ebf4:	andeq	lr, r1, r8, lsr #21
   1ebf8:	andeq	lr, r1, r8, lsr #21
   1ebfc:	andeq	lr, r1, r8, lsr #21
   1ec00:	andeq	lr, r1, ip, ror #26
   1ec04:	andeq	lr, r1, ip, ror #26
   1ec08:	andeq	lr, r1, ip, ror #26
   1ec0c:	andeq	lr, r1, ip, ror #26
   1ec10:	andeq	lr, r1, r0, ror r7
   1ec14:	andeq	lr, r1, ip, asr sl
   1ec18:	andeq	lr, r1, r8, lsr #21
   1ec1c:	andeq	lr, r1, r8, lsr #21
   1ec20:	andeq	lr, r1, r8, lsr #21
   1ec24:	andeq	lr, r1, r8, lsr #21
   1ec28:	andeq	lr, r1, r8, lsr #21
   1ec2c:	andeq	lr, r1, r8, lsr #21
   1ec30:	andeq	lr, r1, r8, lsr #21
   1ec34:	andeq	lr, r1, r8, lsr #21
   1ec38:	andeq	lr, r1, r8, lsr #21
   1ec3c:	andeq	lr, r1, r8, lsr #21
   1ec40:	andeq	lr, r1, r8, lsr #21
   1ec44:	andeq	lr, r1, r8, lsr #21
   1ec48:	andeq	lr, r1, r8, lsr #21
   1ec4c:	andeq	lr, r1, r8, lsr #21
   1ec50:	andeq	lr, r1, r8, lsr #21
   1ec54:	andeq	lr, r1, r8, lsr #21
   1ec58:	andeq	lr, r1, r8, lsr #21
   1ec5c:	andeq	lr, r1, r8, lsr #21
   1ec60:	andeq	lr, r1, r8, lsr #21
   1ec64:	andeq	lr, r1, r8, lsr #21
   1ec68:	andeq	lr, r1, r8, lsr #21
   1ec6c:	andeq	lr, r1, r8, lsr #21
   1ec70:	andeq	lr, r1, r8, lsr #21
   1ec74:	andeq	lr, r1, r8, lsr #21
   1ec78:	andeq	lr, r1, r8, lsr #21
   1ec7c:	andeq	lr, r1, r8, lsr #21
   1ec80:	andeq	lr, r1, ip, ror #26
   1ec84:	andeq	lr, r1, r8, lsl r7
   1ec88:	andeq	lr, r1, r8, lsr #21
   1ec8c:	andeq	lr, r1, ip, ror #26
   1ec90:	andeq	lr, r1, r8, lsr #21
   1ec94:	andeq	lr, r1, ip, ror #26
   1ec98:	andeq	lr, r1, r8, lsr #21
   1ec9c:	andeq	lr, r1, r8, lsr #21
   1eca0:	andeq	lr, r1, r8, lsr #21
   1eca4:	andeq	lr, r1, r8, lsr #21
   1eca8:	andeq	lr, r1, r8, lsr #21
   1ecac:	andeq	lr, r1, r8, lsr #21
   1ecb0:	andeq	lr, r1, r8, lsr #21
   1ecb4:	andeq	lr, r1, r8, lsr #21
   1ecb8:	andeq	lr, r1, r8, lsr #21
   1ecbc:	andeq	lr, r1, r8, lsr #21
   1ecc0:	andeq	lr, r1, r8, lsr #21
   1ecc4:	andeq	lr, r1, r8, lsr #21
   1ecc8:	andeq	lr, r1, r8, lsr #21
   1eccc:	andeq	lr, r1, r8, lsr #21
   1ecd0:	andeq	lr, r1, r8, lsr #21
   1ecd4:	andeq	lr, r1, r8, lsr #21
   1ecd8:	andeq	lr, r1, r8, lsr #21
   1ecdc:	andeq	lr, r1, r8, lsr #21
   1ece0:	andeq	lr, r1, r8, lsr #21
   1ece4:	andeq	lr, r1, r8, lsr #21
   1ece8:	andeq	lr, r1, r8, lsr #21
   1ecec:	andeq	lr, r1, r8, lsr #21
   1ecf0:	andeq	lr, r1, r8, lsr #21
   1ecf4:	andeq	lr, r1, r8, lsr #21
   1ecf8:	andeq	lr, r1, r8, lsr #21
   1ecfc:	andeq	lr, r1, r8, lsr #21
   1ed00:	andeq	lr, r1, ip, lsr r5
   1ed04:	andeq	lr, r1, ip, ror #26
   1ed08:	andeq	lr, r1, ip, lsr r5
   1ed0c:	andeq	lr, r1, ip, asr sp
   1ed10:	mov	r3, #114	; 0x72
   1ed14:	b	1e878 <dcngettext@plt+0xd888>
   1ed18:	mov	r3, #102	; 0x66
   1ed1c:	b	1e748 <dcngettext@plt+0xd758>
   1ed20:	mov	r3, #110	; 0x6e
   1ed24:	b	1e878 <dcngettext@plt+0xd888>
   1ed28:	mov	r3, #98	; 0x62
   1ed2c:	b	1e748 <dcngettext@plt+0xd758>
   1ed30:	mov	r3, #97	; 0x61
   1ed34:	b	1e748 <dcngettext@plt+0xd758>
   1ed38:	ldr	r3, [sp, #40]	; 0x28
   1ed3c:	cmp	r3, #0
   1ed40:	bne	1e950 <dcngettext@plt+0xd960>
   1ed44:	ldr	r3, [sp, #156]	; 0x9c
   1ed48:	tst	r3, #1
   1ed4c:	addne	r9, r9, #1
   1ed50:	bne	1e0e4 <dcngettext@plt+0xd0f4>
   1ed54:	ldr	r7, [sp, #40]	; 0x28
   1ed58:	b	1e754 <dcngettext@plt+0xd764>
   1ed5c:	sub	r3, fp, #2
   1ed60:	clz	r3, r3
   1ed64:	lsr	r3, r3, #5
   1ed68:	b	1e568 <dcngettext@plt+0xd578>
   1ed6c:	sub	r3, fp, #2
   1ed70:	mov	r6, #0
   1ed74:	clz	r3, r3
   1ed78:	lsr	r3, r3, #5
   1ed7c:	ldr	r2, [sp, #44]	; 0x2c
   1ed80:	tst	r2, r3
   1ed84:	beq	1e574 <dcngettext@plt+0xd584>
   1ed88:	b	1e890 <dcngettext@plt+0xd8a0>
   1ed8c:	sub	r3, fp, #2
   1ed90:	clz	r3, r3
   1ed94:	lsr	r3, r3, #5
   1ed98:	b	1ed7c <dcngettext@plt+0xdd8c>
   1ed9c:	ldr	r3, [sp, #52]	; 0x34
   1eda0:	ldrb	r5, [r3]
   1eda4:	cmp	r5, #126	; 0x7e
   1eda8:	ldrls	pc, [pc, r5, lsl #2]
   1edac:	b	1ea58 <dcngettext@plt+0xda68>
   1edb0:	andeq	lr, r1, r0, asr r9
   1edb4:	andeq	lr, r1, r8, asr sl
   1edb8:	andeq	lr, r1, r8, asr sl
   1edbc:	andeq	lr, r1, r8, asr sl
   1edc0:	andeq	lr, r1, r8, asr sl
   1edc4:	andeq	lr, r1, r8, asr sl
   1edc8:	andeq	lr, r1, r8, asr sl
   1edcc:	andeq	lr, r1, r4, lsr r9
   1edd0:	andeq	lr, r1, ip, lsr #18
   1edd4:	andeq	lr, r1, r8, ror #31
   1edd8:	andeq	lr, r1, r0, lsr #18
   1eddc:	ldrdeq	lr, [r1], -ip
   1ede0:	strdeq	lr, [r1], -ip
   1ede4:	andeq	lr, r1, r8, asr #18
   1ede8:	andeq	lr, r1, r8, asr sl
   1edec:	andeq	lr, r1, r8, asr sl
   1edf0:	andeq	lr, r1, r8, asr sl
   1edf4:	andeq	lr, r1, r8, asr sl
   1edf8:	andeq	lr, r1, r8, asr sl
   1edfc:	andeq	lr, r1, r8, asr sl
   1ee00:	andeq	lr, r1, r8, asr sl
   1ee04:	andeq	lr, r1, r8, asr sl
   1ee08:	andeq	lr, r1, r8, asr sl
   1ee0c:	andeq	lr, r1, r8, asr sl
   1ee10:	andeq	lr, r1, r8, asr sl
   1ee14:	andeq	lr, r1, r8, asr sl
   1ee18:	andeq	lr, r1, r8, asr sl
   1ee1c:	andeq	lr, r1, r8, asr sl
   1ee20:	andeq	lr, r1, r8, asr sl
   1ee24:	andeq	lr, r1, r8, asr sl
   1ee28:	andeq	lr, r1, r8, asr sl
   1ee2c:	andeq	lr, r1, r8, asr sl
   1ee30:	ldrdeq	lr, [r1], -r4
   1ee34:	andeq	lr, r1, ip, lsr r9
   1ee38:	andeq	lr, r1, ip, lsr r9
   1ee3c:			; <UNDEFINED> instruction: 0x0001efb8
   1ee40:	andeq	lr, r1, ip, lsr r9
   1ee44:	andeq	lr, r1, ip, lsr #31
   1ee48:	andeq	lr, r1, ip, lsr r9
   1ee4c:	muleq	r1, r8, r7
   1ee50:	andeq	lr, r1, ip, lsr r9
   1ee54:	andeq	lr, r1, ip, lsr r9
   1ee58:	andeq	lr, r1, ip, lsr r9
   1ee5c:	andeq	lr, r1, ip, lsr #31
   1ee60:	andeq	lr, r1, ip, lsr #31
   1ee64:	andeq	lr, r1, ip, lsr #31
   1ee68:	andeq	lr, r1, ip, lsr #31
   1ee6c:	andeq	lr, r1, ip, lsr #31
   1ee70:	andeq	lr, r1, ip, lsr #31
   1ee74:	andeq	lr, r1, ip, lsr #31
   1ee78:	andeq	lr, r1, ip, lsr #31
   1ee7c:	andeq	lr, r1, ip, lsr #31
   1ee80:	andeq	lr, r1, ip, lsr #31
   1ee84:	andeq	lr, r1, ip, lsr #31
   1ee88:	andeq	lr, r1, ip, lsr #31
   1ee8c:	andeq	lr, r1, ip, lsr #31
   1ee90:	andeq	lr, r1, ip, lsr #31
   1ee94:	andeq	lr, r1, ip, lsr #31
   1ee98:	andeq	lr, r1, ip, lsr #31
   1ee9c:	andeq	lr, r1, ip, lsr r9
   1eea0:	andeq	lr, r1, ip, lsr r9
   1eea4:	andeq	lr, r1, ip, lsr r9
   1eea8:	andeq	lr, r1, ip, lsr r9
   1eeac:	andeq	lr, r1, ip, ror #14
   1eeb0:	andeq	lr, r1, r8, asr sl
   1eeb4:	andeq	lr, r1, ip, lsr #31
   1eeb8:	andeq	lr, r1, ip, lsr #31
   1eebc:	andeq	lr, r1, ip, lsr #31
   1eec0:	andeq	lr, r1, ip, lsr #31
   1eec4:	andeq	lr, r1, ip, lsr #31
   1eec8:	andeq	lr, r1, ip, lsr #31
   1eecc:	andeq	lr, r1, ip, lsr #31
   1eed0:	andeq	lr, r1, ip, lsr #31
   1eed4:	andeq	lr, r1, ip, lsr #31
   1eed8:	andeq	lr, r1, ip, lsr #31
   1eedc:	andeq	lr, r1, ip, lsr #31
   1eee0:	andeq	lr, r1, ip, lsr #31
   1eee4:	andeq	lr, r1, ip, lsr #31
   1eee8:	andeq	lr, r1, ip, lsr #31
   1eeec:	andeq	lr, r1, ip, lsr #31
   1eef0:	andeq	lr, r1, ip, lsr #31
   1eef4:	andeq	lr, r1, ip, lsr #31
   1eef8:	andeq	lr, r1, ip, lsr #31
   1eefc:	andeq	lr, r1, ip, lsr #31
   1ef00:	andeq	lr, r1, ip, lsr #31
   1ef04:	andeq	lr, r1, ip, lsr #31
   1ef08:	andeq	lr, r1, ip, lsr #31
   1ef0c:	andeq	lr, r1, ip, lsr #31
   1ef10:	andeq	lr, r1, ip, lsr #31
   1ef14:	andeq	lr, r1, ip, lsr #31
   1ef18:	andeq	lr, r1, ip, lsr #31
   1ef1c:	andeq	lr, r1, ip, lsr r9
   1ef20:	andeq	lr, r1, r4, lsl r7
   1ef24:	andeq	lr, r1, ip, lsr #31
   1ef28:	andeq	lr, r1, ip, lsr r9
   1ef2c:	andeq	lr, r1, ip, lsr #31
   1ef30:	andeq	lr, r1, ip, lsr r9
   1ef34:	andeq	lr, r1, ip, lsr #31
   1ef38:	andeq	lr, r1, ip, lsr #31
   1ef3c:	andeq	lr, r1, ip, lsr #31
   1ef40:	andeq	lr, r1, ip, lsr #31
   1ef44:	andeq	lr, r1, ip, lsr #31
   1ef48:	andeq	lr, r1, ip, lsr #31
   1ef4c:	andeq	lr, r1, ip, lsr #31
   1ef50:	andeq	lr, r1, ip, lsr #31
   1ef54:	andeq	lr, r1, ip, lsr #31
   1ef58:	andeq	lr, r1, ip, lsr #31
   1ef5c:	andeq	lr, r1, ip, lsr #31
   1ef60:	andeq	lr, r1, ip, lsr #31
   1ef64:	andeq	lr, r1, ip, lsr #31
   1ef68:	andeq	lr, r1, ip, lsr #31
   1ef6c:	andeq	lr, r1, ip, lsr #31
   1ef70:	andeq	lr, r1, ip, lsr #31
   1ef74:	andeq	lr, r1, ip, lsr #31
   1ef78:	andeq	lr, r1, ip, lsr #31
   1ef7c:	andeq	lr, r1, ip, lsr #31
   1ef80:	andeq	lr, r1, ip, lsr #31
   1ef84:	andeq	lr, r1, ip, lsr #31
   1ef88:	andeq	lr, r1, ip, lsr #31
   1ef8c:	andeq	lr, r1, ip, lsr #31
   1ef90:	andeq	lr, r1, ip, lsr #31
   1ef94:	andeq	lr, r1, ip, lsr #31
   1ef98:	andeq	lr, r1, ip, lsr #31
   1ef9c:	andeq	lr, r1, r8, lsr r5
   1efa0:	andeq	lr, r1, ip, lsr r9
   1efa4:	andeq	lr, r1, r8, lsr r5
   1efa8:			; <UNDEFINED> instruction: 0x0001efb8
   1efac:	mov	r6, r7
   1efb0:	mov	r7, #0
   1efb4:	b	1e764 <dcngettext@plt+0xd774>
   1efb8:	cmp	r9, #0
   1efbc:	mov	r2, #0
   1efc0:	beq	1ea28 <dcngettext@plt+0xda38>
   1efc4:	mov	r6, #0
   1efc8:	mov	r7, r2
   1efcc:	mov	r3, r6
   1efd0:	b	1e584 <dcngettext@plt+0xd594>
   1efd4:	mov	r2, #0
   1efd8:	b	1ea3c <dcngettext@plt+0xda4c>
   1efdc:	mov	r7, #0
   1efe0:	mov	r3, #118	; 0x76
   1efe4:	b	1e748 <dcngettext@plt+0xd758>
   1efe8:	mov	r7, #0
   1efec:	mov	r3, #116	; 0x74
   1eff0:	b	1e878 <dcngettext@plt+0xd888>
   1eff4:	ldr	r3, [sp, #44]	; 0x2c
   1eff8:	b	1e5ac <dcngettext@plt+0xd5bc>
   1effc:	ldr	r3, [sp, #44]	; 0x2c
   1f000:	cmp	r3, #0
   1f004:	bne	1f474 <dcngettext@plt+0xe484>
   1f008:	add	r9, r9, #1
   1f00c:	mov	r6, #0
   1f010:	ldr	r3, [sp, #48]	; 0x30
   1f014:	mov	r5, #92	; 0x5c
   1f018:	b	1e838 <dcngettext@plt+0xd848>
   1f01c:	ldr	r3, [sp, #32]
   1f020:	ldrb	r2, [r3, #1]
   1f024:	adds	r2, r2, #0
   1f028:	movne	r2, #1
   1f02c:	b	1e554 <dcngettext@plt+0xd564>
   1f030:	ldr	r3, [sp, #156]	; 0x9c
   1f034:	ands	r3, r3, #4
   1f038:	beq	1f060 <dcngettext@plt+0xe070>
   1f03c:	ldr	r2, [sp, #28]
   1f040:	add	r3, r9, #2
   1f044:	cmp	r3, r2
   1f048:	bcs	1f05c <dcngettext@plt+0xe06c>
   1f04c:	ldr	r2, [sp, #52]	; 0x34
   1f050:	ldrb	r5, [r2, #1]
   1f054:	cmp	r5, #63	; 0x3f
   1f058:	beq	1f4d8 <dcngettext@plt+0xe4e8>
   1f05c:	mov	r3, #0
   1f060:	mov	r5, #63	; 0x3f
   1f064:	mov	r6, r3
   1f068:	b	1e574 <dcngettext@plt+0xd584>
   1f06c:	ldr	r3, [sp, #44]	; 0x2c
   1f070:	cmp	r3, #0
   1f074:	bne	1f474 <dcngettext@plt+0xe484>
   1f078:	mov	r6, r3
   1f07c:	mov	r5, #63	; 0x3f
   1f080:	b	1e5ac <dcngettext@plt+0xd5bc>
   1f084:	ldr	r1, [sp, #28]
   1f088:	mov	r2, #0
   1f08c:	mov	r3, #0
   1f090:	strd	r2, [sp, #104]	; 0x68
   1f094:	cmn	r1, #1
   1f098:	bne	1f0a8 <dcngettext@plt+0xe0b8>
   1f09c:	ldr	r0, [sp, #32]
   1f0a0:	bl	10edc <strlen@plt>
   1f0a4:	str	r0, [sp, #28]
   1f0a8:	str	r8, [sp, #76]	; 0x4c
   1f0ac:	mov	r3, #0
   1f0b0:	str	sl, [sp, #80]	; 0x50
   1f0b4:	ldr	sl, [sp, #32]
   1f0b8:	str	r5, [sp, #84]	; 0x54
   1f0bc:	mov	r5, r3
   1f0c0:	ldr	r8, [sp, #44]	; 0x2c
   1f0c4:	str	r7, [sp, #88]	; 0x58
   1f0c8:	str	r4, [sp, #92]	; 0x5c
   1f0cc:	ldr	r2, [sp, #28]
   1f0d0:	add	r4, r9, r5
   1f0d4:	add	r3, sp, #104	; 0x68
   1f0d8:	add	r7, sl, r4
   1f0dc:	add	r0, sp, #100	; 0x64
   1f0e0:	mov	r1, r7
   1f0e4:	sub	r2, r2, r4
   1f0e8:	bl	20ea4 <dcngettext@plt+0xfeb4>
   1f0ec:	subs	r1, r0, #0
   1f0f0:	beq	1f13c <dcngettext@plt+0xe14c>
   1f0f4:	cmn	r1, #1
   1f0f8:	beq	1f4b4 <dcngettext@plt+0xe4c4>
   1f0fc:	cmn	r1, #2
   1f100:	beq	1f5d4 <dcngettext@plt+0xe5e4>
   1f104:	cmp	fp, #2
   1f108:	movne	r3, #0
   1f10c:	andeq	r3, r8, #1
   1f110:	cmp	r3, #0
   1f114:	bne	1f2a0 <dcngettext@plt+0xe2b0>
   1f118:	ldr	r0, [sp, #100]	; 0x64
   1f11c:	add	r5, r5, r1
   1f120:	bl	10e28 <iswprint@plt>
   1f124:	cmp	r0, #0
   1f128:	add	r0, sp, #104	; 0x68
   1f12c:	moveq	r6, #0
   1f130:	bl	10dd4 <mbsinit@plt>
   1f134:	cmp	r0, #0
   1f138:	beq	1f0cc <dcngettext@plt+0xe0dc>
   1f13c:	ldr	r3, [sp, #40]	; 0x28
   1f140:	mov	ip, r5
   1f144:	eor	r2, r6, #1
   1f148:	ldr	r8, [sp, #76]	; 0x4c
   1f14c:	ldr	sl, [sp, #80]	; 0x50
   1f150:	and	r2, r2, r3
   1f154:	ldr	r5, [sp, #84]	; 0x54
   1f158:	ldr	r7, [sp, #88]	; 0x58
   1f15c:	ldr	r4, [sp, #92]	; 0x5c
   1f160:	cmp	ip, #1
   1f164:	bls	1eaa0 <dcngettext@plt+0xdab0>
   1f168:	add	r1, ip, r9
   1f16c:	mov	r0, #39	; 0x27
   1f170:	ldr	lr, [sp, #52]	; 0x34
   1f174:	mov	ip, #0
   1f178:	str	r6, [sp, #52]	; 0x34
   1f17c:	ldr	r6, [sp, #48]	; 0x30
   1f180:	b	1f23c <dcngettext@plt+0xe24c>
   1f184:	ldr	ip, [sp, #44]	; 0x2c
   1f188:	sub	r3, fp, #2
   1f18c:	clz	r3, r3
   1f190:	lsr	r3, r3, #5
   1f194:	cmp	ip, #0
   1f198:	bne	1f3ac <dcngettext@plt+0xe3bc>
   1f19c:	eor	ip, r6, #1
   1f1a0:	ands	r3, r3, ip
   1f1a4:	beq	1f1d4 <dcngettext@plt+0xe1e4>
   1f1a8:	cmp	sl, r4
   1f1ac:	add	ip, r4, #1
   1f1b0:	strbhi	r0, [r8, r4]
   1f1b4:	cmp	sl, ip
   1f1b8:	movhi	r6, #36	; 0x24
   1f1bc:	strbhi	r6, [r8, ip]
   1f1c0:	add	ip, r4, #2
   1f1c4:	mov	r6, r3
   1f1c8:	cmp	sl, ip
   1f1cc:	add	r4, r4, #3
   1f1d0:	strbhi	r0, [r8, ip]
   1f1d4:	cmp	sl, r4
   1f1d8:	movhi	r3, #92	; 0x5c
   1f1dc:	strbhi	r3, [r8, r4]
   1f1e0:	add	r3, r4, #1
   1f1e4:	cmp	sl, r3
   1f1e8:	bls	1f1f8 <dcngettext@plt+0xe208>
   1f1ec:	lsr	ip, r5, #6
   1f1f0:	add	ip, ip, #48	; 0x30
   1f1f4:	strb	ip, [r8, r3]
   1f1f8:	add	r3, r4, #2
   1f1fc:	cmp	sl, r3
   1f200:	bls	1f210 <dcngettext@plt+0xe220>
   1f204:	ubfx	ip, r5, #3, #3
   1f208:	add	ip, ip, #48	; 0x30
   1f20c:	strb	ip, [r8, r3]
   1f210:	add	r9, r9, #1
   1f214:	and	r5, r5, #7
   1f218:	cmp	r9, r1
   1f21c:	add	r5, r5, #48	; 0x30
   1f220:	add	r4, r4, #3
   1f224:	bcs	1f3d8 <dcngettext@plt+0xe3e8>
   1f228:	mov	ip, r2
   1f22c:	cmp	sl, r4
   1f230:	strbhi	r5, [r8, r4]
   1f234:	add	r4, r4, #1
   1f238:	ldrb	r5, [lr, #1]!
   1f23c:	cmp	r2, #0
   1f240:	bne	1f184 <dcngettext@plt+0xe194>
   1f244:	eor	r3, ip, #1
   1f248:	cmp	r7, #0
   1f24c:	and	r3, r3, r6
   1f250:	uxtb	r3, r3
   1f254:	beq	1f268 <dcngettext@plt+0xe278>
   1f258:	cmp	sl, r4
   1f25c:	movhi	r7, #92	; 0x5c
   1f260:	strbhi	r7, [r8, r4]
   1f264:	add	r4, r4, #1
   1f268:	add	r9, r9, #1
   1f26c:	cmp	r9, r1
   1f270:	bcs	1f3c0 <dcngettext@plt+0xe3d0>
   1f274:	cmp	r3, #0
   1f278:	beq	1f3f8 <dcngettext@plt+0xe408>
   1f27c:	cmp	sl, r4
   1f280:	add	r3, r4, #1
   1f284:	mov	r7, #0
   1f288:	strbhi	r0, [r8, r4]
   1f28c:	cmp	sl, r3
   1f290:	add	r4, r4, #2
   1f294:	mov	r6, r7
   1f298:	strbhi	r0, [r8, r3]
   1f29c:	b	1f22c <dcngettext@plt+0xe23c>
   1f2a0:	cmp	r1, #1
   1f2a4:	beq	1f118 <dcngettext@plt+0xe128>
   1f2a8:	add	r2, r4, #1
   1f2ac:	add	r3, sl, r1
   1f2b0:	add	r2, sl, r2
   1f2b4:	add	r4, r3, r4
   1f2b8:	ldrb	r3, [r2], #1
   1f2bc:	sub	r3, r3, #91	; 0x5b
   1f2c0:	cmp	r3, #33	; 0x21
   1f2c4:	ldrls	pc, [pc, r3, lsl #2]
   1f2c8:	b	1f354 <dcngettext@plt+0xe364>
   1f2cc:	andeq	pc, r1, r0, ror #6
   1f2d0:	andeq	pc, r1, r0, ror #6
   1f2d4:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f2d8:	andeq	pc, r1, r0, ror #6
   1f2dc:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f2e0:	andeq	pc, r1, r0, ror #6
   1f2e4:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f2e8:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f2ec:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f2f0:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f2f4:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f2f8:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f2fc:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f300:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f304:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f308:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f30c:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f310:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f314:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f318:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f31c:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f320:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f324:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f328:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f32c:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f330:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f334:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f338:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f33c:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f340:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f344:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f348:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f34c:	andeq	pc, r1, r4, asr r3	; <UNPREDICTABLE>
   1f350:	andeq	pc, r1, r0, ror #6
   1f354:	cmp	r4, r2
   1f358:	bne	1f2b8 <dcngettext@plt+0xe2c8>
   1f35c:	b	1f118 <dcngettext@plt+0xe128>
   1f360:	mov	r8, #2
   1f364:	ldr	fp, [sp, #76]	; 0x4c
   1f368:	ldr	sl, [sp, #80]	; 0x50
   1f36c:	b	1e898 <dcngettext@plt+0xd8a8>
   1f370:	ldr	r2, [sp, #40]	; 0x28
   1f374:	str	fp, [sp, #152]	; 0x98
   1f378:	mov	fp, r8
   1f37c:	ldr	r8, [sp, #152]	; 0x98
   1f380:	and	r2, r2, r3
   1f384:	str	r2, [sp, #40]	; 0x28
   1f388:	b	1e898 <dcngettext@plt+0xd8a8>
   1f38c:	cmp	sl, r4
   1f390:	movls	r0, r4
   1f394:	bls	1e9c8 <dcngettext@plt+0xd9d8>
   1f398:	ldr	r3, [sp, #48]	; 0x30
   1f39c:	b	1e9b8 <dcngettext@plt+0xd9c8>
   1f3a0:	str	sl, [sp, #72]	; 0x48
   1f3a4:	ldr	sl, [sp, #44]	; 0x2c
   1f3a8:	b	1e808 <dcngettext@plt+0xd818>
   1f3ac:	str	r3, [sp, #40]	; 0x28
   1f3b0:	str	fp, [sp, #152]	; 0x98
   1f3b4:	mov	fp, r8
   1f3b8:	ldr	r8, [sp, #152]	; 0x98
   1f3bc:	b	1e898 <dcngettext@plt+0xd8a8>
   1f3c0:	str	r6, [sp, #48]	; 0x30
   1f3c4:	ldr	r6, [sp, #52]	; 0x34
   1f3c8:	b	1e838 <dcngettext@plt+0xd848>
   1f3cc:	mov	r6, #0
   1f3d0:	ldr	r2, [sp, #40]	; 0x28
   1f3d4:	b	1f168 <dcngettext@plt+0xe178>
   1f3d8:	str	r6, [sp, #48]	; 0x30
   1f3dc:	ldr	r6, [sp, #52]	; 0x34
   1f3e0:	b	1e624 <dcngettext@plt+0xd634>
   1f3e4:	add	r4, r4, #4
   1f3e8:	mov	r6, #0
   1f3ec:	str	r3, [sp, #48]	; 0x30
   1f3f0:	mov	r5, #48	; 0x30
   1f3f4:	b	1e5ac <dcngettext@plt+0xd5bc>
   1f3f8:	mov	r7, r3
   1f3fc:	b	1f22c <dcngettext@plt+0xe23c>
   1f400:	mov	r3, #1
   1f404:	movw	r2, #8408	; 0x20d8
   1f408:	movt	r2, #2
   1f40c:	mov	r4, r3
   1f410:	str	r3, [sp, #36]	; 0x24
   1f414:	str	r3, [sp, #40]	; 0x28
   1f418:	str	sl, [sp, #44]	; 0x2c
   1f41c:	str	sl, [sp, #48]	; 0x30
   1f420:	str	r3, [sp, #56]	; 0x38
   1f424:	str	r2, [sp, #60]	; 0x3c
   1f428:	str	sl, [sp, #68]	; 0x44
   1f42c:	str	sl, [sp, #72]	; 0x48
   1f430:	b	1e0d4 <dcngettext@plt+0xd0e4>
   1f434:	mov	r3, r6
   1f438:	mov	r5, #48	; 0x30
   1f43c:	mov	r6, #0
   1f440:	b	1e5ac <dcngettext@plt+0xd5bc>
   1f444:	mov	r5, r3
   1f448:	b	1e924 <dcngettext@plt+0xd934>
   1f44c:	cmp	sl, r4
   1f450:	mov	r5, #48	; 0x30
   1f454:	movhi	r3, #48	; 0x30
   1f458:	strbhi	r3, [r8, r4]
   1f45c:	add	r3, r0, #2
   1f460:	add	r4, r0, #3
   1f464:	cmp	sl, r3
   1f468:	movhi	r1, #48	; 0x30
   1f46c:	strbhi	r1, [r8, r3]
   1f470:	b	1e9fc <dcngettext@plt+0xda0c>
   1f474:	str	fp, [sp, #152]	; 0x98
   1f478:	mov	fp, r8
   1f47c:	ldr	r8, [sp, #152]	; 0x98
   1f480:	b	1e898 <dcngettext@plt+0xd8a8>
   1f484:	ldr	r3, [sp, #164]	; 0xa4
   1f488:	ldrb	r3, [r3]
   1f48c:	cmp	r3, #0
   1f490:	beq	1e0a4 <dcngettext@plt+0xd0b4>
   1f494:	ldr	r2, [sp, #164]	; 0xa4
   1f498:	cmp	sl, r4
   1f49c:	strbhi	r3, [fp, r4]
   1f4a0:	add	r4, r4, #1
   1f4a4:	ldrb	r3, [r2, #1]!
   1f4a8:	cmp	r3, #0
   1f4ac:	bne	1f498 <dcngettext@plt+0xe4a8>
   1f4b0:	b	1e0a4 <dcngettext@plt+0xd0b4>
   1f4b4:	mov	ip, r5
   1f4b8:	mov	r6, #0
   1f4bc:	ldr	r2, [sp, #40]	; 0x28
   1f4c0:	ldr	r8, [sp, #76]	; 0x4c
   1f4c4:	ldr	sl, [sp, #80]	; 0x50
   1f4c8:	ldr	r5, [sp, #84]	; 0x54
   1f4cc:	ldr	r7, [sp, #88]	; 0x58
   1f4d0:	ldr	r4, [sp, #92]	; 0x5c
   1f4d4:	b	1f160 <dcngettext@plt+0xe170>
   1f4d8:	ldr	r2, [sp, #32]
   1f4dc:	ldrb	r1, [r2, r3]
   1f4e0:	sub	r2, r1, #33	; 0x21
   1f4e4:	cmp	r2, #29
   1f4e8:	ldrls	pc, [pc, r2, lsl #2]
   1f4ec:	b	1f5c8 <dcngettext@plt+0xe5d8>
   1f4f0:	andeq	pc, r1, r8, ror #10
   1f4f4:	andeq	pc, r1, r8, asr #11
   1f4f8:	andeq	pc, r1, r8, asr #11
   1f4fc:	andeq	pc, r1, r8, asr #11
   1f500:	andeq	pc, r1, r8, asr #11
   1f504:	andeq	pc, r1, r8, asr #11
   1f508:	andeq	pc, r1, r8, ror #10
   1f50c:	andeq	pc, r1, r8, ror #10
   1f510:	andeq	pc, r1, r8, ror #10
   1f514:	andeq	pc, r1, r8, asr #11
   1f518:	andeq	pc, r1, r8, asr #11
   1f51c:	andeq	pc, r1, r8, asr #11
   1f520:	andeq	pc, r1, r8, ror #10
   1f524:	andeq	pc, r1, r8, asr #11
   1f528:	andeq	pc, r1, r8, ror #10
   1f52c:	andeq	pc, r1, r8, asr #11
   1f530:	andeq	pc, r1, r8, asr #11
   1f534:	andeq	pc, r1, r8, asr #11
   1f538:	andeq	pc, r1, r8, asr #11
   1f53c:	andeq	pc, r1, r8, asr #11
   1f540:	andeq	pc, r1, r8, asr #11
   1f544:	andeq	pc, r1, r8, asr #11
   1f548:	andeq	pc, r1, r8, asr #11
   1f54c:	andeq	pc, r1, r8, asr #11
   1f550:	andeq	pc, r1, r8, asr #11
   1f554:	andeq	pc, r1, r8, asr #11
   1f558:	andeq	pc, r1, r8, asr #11
   1f55c:	andeq	pc, r1, r8, ror #10
   1f560:	andeq	pc, r1, r8, ror #10
   1f564:	andeq	pc, r1, r8, ror #10
   1f568:	ldr	r2, [sp, #44]	; 0x2c
   1f56c:	cmp	r2, #0
   1f570:	bne	1f6cc <dcngettext@plt+0xe6dc>
   1f574:	cmp	sl, r4
   1f578:	mov	r5, r1
   1f57c:	movhi	r2, #63	; 0x3f
   1f580:	mov	r9, r3
   1f584:	strbhi	r2, [r8, r4]
   1f588:	add	r2, r4, #1
   1f58c:	cmp	sl, r2
   1f590:	movhi	r0, #34	; 0x22
   1f594:	strbhi	r0, [r8, r2]
   1f598:	add	r2, r4, #2
   1f59c:	cmp	sl, r2
   1f5a0:	movhi	r0, #34	; 0x22
   1f5a4:	strbhi	r0, [r8, r2]
   1f5a8:	add	r2, r4, #3
   1f5ac:	add	r4, r4, #4
   1f5b0:	cmp	sl, r2
   1f5b4:	movhi	r0, #63	; 0x3f
   1f5b8:	strbhi	r0, [r8, r2]
   1f5bc:	mov	r2, #0
   1f5c0:	mov	r6, r2
   1f5c4:	b	1e9fc <dcngettext@plt+0xda0c>
   1f5c8:	mov	r3, #0
   1f5cc:	mov	r6, r3
   1f5d0:	b	1e574 <dcngettext@plt+0xd584>
   1f5d4:	ldr	r0, [sp, #28]
   1f5d8:	mov	r1, r4
   1f5dc:	mov	r2, r7
   1f5e0:	mov	r3, r5
   1f5e4:	mov	ip, r5
   1f5e8:	ldr	r8, [sp, #76]	; 0x4c
   1f5ec:	ldr	sl, [sp, #80]	; 0x50
   1f5f0:	cmp	r1, r0
   1f5f4:	ldr	r5, [sp, #84]	; 0x54
   1f5f8:	ldr	r7, [sp, #88]	; 0x58
   1f5fc:	ldr	r4, [sp, #92]	; 0x5c
   1f600:	bcs	1f634 <dcngettext@plt+0xe644>
   1f604:	ldrb	r6, [r2]
   1f608:	cmp	r6, #0
   1f60c:	bne	1f620 <dcngettext@plt+0xe630>
   1f610:	b	1f754 <dcngettext@plt+0xe764>
   1f614:	ldrb	r6, [r2, #1]!
   1f618:	cmp	r6, #0
   1f61c:	beq	1f6dc <dcngettext@plt+0xe6ec>
   1f620:	add	r3, r3, #1
   1f624:	add	r1, r9, r3
   1f628:	cmp	r1, r0
   1f62c:	bcc	1f614 <dcngettext@plt+0xe624>
   1f630:	mov	ip, r3
   1f634:	mov	r6, #0
   1f638:	ldr	r2, [sp, #40]	; 0x28
   1f63c:	b	1f160 <dcngettext@plt+0xe170>
   1f640:	mov	r3, #1
   1f644:	mov	r2, #0
   1f648:	mov	r4, r2
   1f64c:	str	r3, [sp, #36]	; 0x24
   1f650:	str	r3, [sp, #40]	; 0x28
   1f654:	str	r3, [sp, #44]	; 0x2c
   1f658:	str	r2, [sp, #48]	; 0x30
   1f65c:	str	r3, [sp, #56]	; 0x38
   1f660:	movw	r3, #8408	; 0x20d8
   1f664:	movt	r3, #2
   1f668:	str	r3, [sp, #60]	; 0x3c
   1f66c:	str	r2, [sp, #68]	; 0x44
   1f670:	str	r2, [sp, #72]	; 0x48
   1f674:	b	1e0d4 <dcngettext@plt+0xd0e4>
   1f678:	mov	r2, r3
   1f67c:	ldr	r3, [sp, #60]	; 0x3c
   1f680:	cmp	r3, #0
   1f684:	moveq	r2, #0
   1f688:	andne	r2, r2, #1
   1f68c:	cmp	r2, #0
   1f690:	beq	1f6bc <dcngettext@plt+0xe6cc>
   1f694:	mov	r2, r3
   1f698:	ldrb	r3, [r3]
   1f69c:	cmp	r3, #0
   1f6a0:	beq	1f6bc <dcngettext@plt+0xe6cc>
   1f6a4:	cmp	sl, r4
   1f6a8:	strbhi	r3, [fp, r4]
   1f6ac:	add	r4, r4, #1
   1f6b0:	ldrb	r3, [r2, #1]!
   1f6b4:	cmp	r3, #0
   1f6b8:	bne	1f6a4 <dcngettext@plt+0xe6b4>
   1f6bc:	cmp	sl, r4
   1f6c0:	movhi	r3, #0
   1f6c4:	strbhi	r3, [fp, r4]
   1f6c8:	b	1e8dc <dcngettext@plt+0xd8ec>
   1f6cc:	str	fp, [sp, #152]	; 0x98
   1f6d0:	mov	fp, r8
   1f6d4:	ldr	r8, [sp, #152]	; 0x98
   1f6d8:	b	1e8a4 <dcngettext@plt+0xd8b4>
   1f6dc:	mov	ip, r3
   1f6e0:	ldr	r2, [sp, #40]	; 0x28
   1f6e4:	b	1f160 <dcngettext@plt+0xe170>
   1f6e8:	str	fp, [sp, #152]	; 0x98
   1f6ec:	mov	fp, r8
   1f6f0:	ldr	r8, [sp, #152]	; 0x98
   1f6f4:	sub	r3, r8, #2
   1f6f8:	clz	r3, r3
   1f6fc:	lsr	r3, r3, #5
   1f700:	str	r3, [sp, #40]	; 0x28
   1f704:	b	1e898 <dcngettext@plt+0xd8a8>
   1f708:	mov	ip, #5
   1f70c:	ldr	r3, [sp, #28]
   1f710:	str	ip, [sp]
   1f714:	ldr	r2, [sp, #156]	; 0x9c
   1f718:	ldr	ip, [sp, #164]	; 0xa4
   1f71c:	ldr	r0, [sp, #160]	; 0xa0
   1f720:	str	r2, [sp, #4]
   1f724:	ldr	r2, [sp, #32]
   1f728:	ldr	r1, [sp, #72]	; 0x48
   1f72c:	str	ip, [sp, #12]
   1f730:	ldr	ip, [sp, #168]	; 0xa8
   1f734:	str	r0, [sp, #8]
   1f738:	mov	r0, fp
   1f73c:	str	ip, [sp, #16]
   1f740:	bl	1dfec <dcngettext@plt+0xcffc>
   1f744:	mov	r4, r0
   1f748:	b	1e8dc <dcngettext@plt+0xd8ec>
   1f74c:	mov	r8, #2
   1f750:	b	1e898 <dcngettext@plt+0xd8a8>
   1f754:	ldr	r2, [sp, #40]	; 0x28
   1f758:	b	1f160 <dcngettext@plt+0xe170>
   1f75c:	mov	r3, #0
   1f760:	mov	r2, #1
   1f764:	mov	r4, r3
   1f768:	strd	r2, [sp, #36]	; 0x24
   1f76c:	strd	r2, [sp, #44]	; 0x2c
   1f770:	str	r2, [sp, #56]	; 0x38
   1f774:	str	r3, [sp, #68]	; 0x44
   1f778:	str	r3, [sp, #72]	; 0x48
   1f77c:	movw	r3, #8428	; 0x20ec
   1f780:	movt	r3, #2
   1f784:	str	r3, [sp, #60]	; 0x3c
   1f788:	b	1e0d4 <dcngettext@plt+0xd0e4>
   1f78c:	mov	r3, #0
   1f790:	mov	r1, #1
   1f794:	mov	r2, r3
   1f798:	str	r1, [sp, #36]	; 0x24
   1f79c:	str	r3, [sp, #48]	; 0x30
   1f7a0:	str	sl, [sp, #72]	; 0x48
   1f7a4:	b	1e6dc <dcngettext@plt+0xd6ec>
   1f7a8:	bl	10fd8 <abort@plt>
   1f7ac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1f7b0:	mov	r4, r0
   1f7b4:	mov	r5, r3
   1f7b8:	strd	r6, [sp, #8]
   1f7bc:	movw	r7, #12556	; 0x310c
   1f7c0:	movt	r7, #3
   1f7c4:	strd	r8, [sp, #16]
   1f7c8:	strd	sl, [sp, #24]
   1f7cc:	mov	sl, r1
   1f7d0:	mov	fp, r2
   1f7d4:	str	lr, [sp, #32]
   1f7d8:	sub	sp, sp, #60	; 0x3c
   1f7dc:	bl	10ef4 <__errno_location@plt>
   1f7e0:	mov	r8, r0
   1f7e4:	cmn	r4, #-2147483647	; 0x80000001
   1f7e8:	ldr	r6, [r7]
   1f7ec:	movne	r0, #0
   1f7f0:	moveq	r0, #1
   1f7f4:	ldr	r3, [r8]
   1f7f8:	orrs	r0, r0, r4, lsr #31
   1f7fc:	str	r3, [sp, #28]
   1f800:	bne	1f990 <dcngettext@plt+0xe9a0>
   1f804:	ldr	r3, [r7, #4]
   1f808:	cmp	r3, r4
   1f80c:	bgt	1f86c <dcngettext@plt+0xe87c>
   1f810:	add	r1, r7, #8
   1f814:	sub	r2, r4, r3
   1f818:	str	r3, [sp, #52]	; 0x34
   1f81c:	cmp	r6, r1
   1f820:	add	r2, r2, #1
   1f824:	beq	1f968 <dcngettext@plt+0xe978>
   1f828:	mov	r1, #8
   1f82c:	mov	r0, r6
   1f830:	mvn	r3, #-2147483648	; 0x80000000
   1f834:	str	r1, [sp]
   1f838:	add	r1, sp, #52	; 0x34
   1f83c:	bl	2081c <dcngettext@plt+0xf82c>
   1f840:	mov	r6, r0
   1f844:	str	r0, [r7]
   1f848:	ldr	r0, [r7, #4]
   1f84c:	mov	r1, #0
   1f850:	ldr	r2, [sp, #52]	; 0x34
   1f854:	sub	r2, r2, r0
   1f858:	add	r0, r6, r0, lsl #3
   1f85c:	lsl	r2, r2, #3
   1f860:	bl	10f18 <memset@plt>
   1f864:	ldr	r3, [sp, #52]	; 0x34
   1f868:	str	r3, [r7, #4]
   1f86c:	ldr	r1, [r5, #4]
   1f870:	add	r0, r6, r4, lsl #3
   1f874:	add	ip, r5, #8
   1f878:	mov	r3, fp
   1f87c:	mov	r2, sl
   1f880:	ldr	r7, [r0, #4]
   1f884:	str	r0, [sp, #36]	; 0x24
   1f888:	str	ip, [sp, #40]	; 0x28
   1f88c:	orr	r0, r1, #1
   1f890:	ldr	r9, [r6, r4, lsl #3]
   1f894:	str	ip, [sp, #8]
   1f898:	ldr	lr, [r5, #44]	; 0x2c
   1f89c:	str	r0, [sp, #4]
   1f8a0:	ldr	ip, [r5]
   1f8a4:	mov	r1, r9
   1f8a8:	str	ip, [sp, #32]
   1f8ac:	ldr	ip, [r5, #40]	; 0x28
   1f8b0:	str	ip, [sp, #12]
   1f8b4:	ldr	ip, [sp, #32]
   1f8b8:	str	lr, [sp, #16]
   1f8bc:	str	r0, [sp, #44]	; 0x2c
   1f8c0:	mov	r0, r7
   1f8c4:	str	ip, [sp]
   1f8c8:	bl	1dfec <dcngettext@plt+0xcffc>
   1f8cc:	cmp	r9, r0
   1f8d0:	bhi	1f940 <dcngettext@plt+0xe950>
   1f8d4:	add	r9, r0, #1
   1f8d8:	movw	r3, #12688	; 0x3190
   1f8dc:	movt	r3, #3
   1f8e0:	cmp	r7, r3
   1f8e4:	str	r9, [r6, r4, lsl #3]
   1f8e8:	beq	1f8f4 <dcngettext@plt+0xe904>
   1f8ec:	mov	r0, r7
   1f8f0:	bl	1dc4c <dcngettext@plt+0xcc5c>
   1f8f4:	mov	r0, r9
   1f8f8:	bl	2066c <dcngettext@plt+0xf67c>
   1f8fc:	ldr	ip, [r5]
   1f900:	mov	r3, fp
   1f904:	mov	r2, sl
   1f908:	mov	r1, r9
   1f90c:	mov	r7, r0
   1f910:	ldr	lr, [sp, #36]	; 0x24
   1f914:	ldr	r4, [r5, #40]	; 0x28
   1f918:	str	r0, [lr, #4]
   1f91c:	ldr	lr, [r5, #44]	; 0x2c
   1f920:	str	ip, [sp]
   1f924:	ldr	ip, [sp, #44]	; 0x2c
   1f928:	str	ip, [sp, #4]
   1f92c:	ldr	ip, [sp, #40]	; 0x28
   1f930:	str	r4, [sp, #12]
   1f934:	str	lr, [sp, #16]
   1f938:	str	ip, [sp, #8]
   1f93c:	bl	1dfec <dcngettext@plt+0xcffc>
   1f940:	ldr	r3, [sp, #28]
   1f944:	mov	r0, r7
   1f948:	str	r3, [r8]
   1f94c:	add	sp, sp, #60	; 0x3c
   1f950:	ldrd	r4, [sp]
   1f954:	ldrd	r6, [sp, #8]
   1f958:	ldrd	r8, [sp, #16]
   1f95c:	ldrd	sl, [sp, #24]
   1f960:	add	sp, sp, #32
   1f964:	pop	{pc}		; (ldr pc, [sp], #4)
   1f968:	mov	r1, #8
   1f96c:	mvn	r3, #-2147483648	; 0x80000000
   1f970:	str	r1, [sp]
   1f974:	add	r1, sp, #52	; 0x34
   1f978:	bl	2081c <dcngettext@plt+0xf82c>
   1f97c:	ldrd	r2, [r7, #8]
   1f980:	mov	r6, r0
   1f984:	str	r0, [r7]
   1f988:	strd	r2, [r0]
   1f98c:	b	1f848 <dcngettext@plt+0xe858>
   1f990:	bl	10fd8 <abort@plt>
   1f994:	strd	r4, [sp, #-16]!
   1f998:	mov	r5, r0
   1f99c:	str	r6, [sp, #8]
   1f9a0:	str	lr, [sp, #12]
   1f9a4:	bl	10ef4 <__errno_location@plt>
   1f9a8:	mov	r4, r0
   1f9ac:	cmp	r5, #0
   1f9b0:	ldr	r0, [pc, #32]	; 1f9d8 <dcngettext@plt+0xe9e8>
   1f9b4:	mov	r1, #48	; 0x30
   1f9b8:	movne	r0, r5
   1f9bc:	ldr	r6, [r4]
   1f9c0:	bl	20994 <dcngettext@plt+0xf9a4>
   1f9c4:	str	r6, [r4]
   1f9c8:	ldrd	r4, [sp]
   1f9cc:	ldr	r6, [sp, #8]
   1f9d0:	add	sp, sp, #12
   1f9d4:	pop	{pc}		; (ldr pc, [sp], #4)
   1f9d8:	muleq	r3, r0, r2
   1f9dc:	ldr	r3, [pc, #12]	; 1f9f0 <dcngettext@plt+0xea00>
   1f9e0:	cmp	r0, #0
   1f9e4:	moveq	r0, r3
   1f9e8:	ldr	r0, [r0]
   1f9ec:	bx	lr
   1f9f0:	muleq	r3, r0, r2
   1f9f4:	ldr	r3, [pc, #12]	; 1fa08 <dcngettext@plt+0xea18>
   1f9f8:	cmp	r0, #0
   1f9fc:	moveq	r0, r3
   1fa00:	str	r1, [r0]
   1fa04:	bx	lr
   1fa08:	muleq	r3, r0, r2
   1fa0c:	ldr	r3, [pc, #52]	; 1fa48 <dcngettext@plt+0xea58>
   1fa10:	cmp	r0, #0
   1fa14:	push	{lr}		; (str lr, [sp, #-4]!)
   1fa18:	lsr	lr, r1, #5
   1fa1c:	and	r1, r1, #31
   1fa20:	moveq	r0, r3
   1fa24:	add	r3, r0, #8
   1fa28:	ldr	ip, [r3, lr, lsl #2]
   1fa2c:	lsr	r0, ip, r1
   1fa30:	eor	r2, r2, r0
   1fa34:	and	r0, r0, #1
   1fa38:	and	r2, r2, #1
   1fa3c:	eor	r1, ip, r2, lsl r1
   1fa40:	str	r1, [r3, lr, lsl #2]
   1fa44:	pop	{pc}		; (ldr pc, [sp], #4)
   1fa48:	muleq	r3, r0, r2
   1fa4c:	ldr	r3, [pc, #16]	; 1fa64 <dcngettext@plt+0xea74>
   1fa50:	cmp	r0, #0
   1fa54:	movne	r3, r0
   1fa58:	ldr	r0, [r3, #4]
   1fa5c:	str	r1, [r3, #4]
   1fa60:	bx	lr
   1fa64:	muleq	r3, r0, r2
   1fa68:	ldr	r3, [pc, #48]	; 1faa0 <dcngettext@plt+0xeab0>
   1fa6c:	cmp	r0, #0
   1fa70:	mov	ip, #10
   1fa74:	moveq	r0, r3
   1fa78:	cmp	r2, #0
   1fa7c:	cmpne	r1, #0
   1fa80:	str	ip, [r0]
   1fa84:	beq	1fa94 <dcngettext@plt+0xeaa4>
   1fa88:	str	r1, [r0, #40]	; 0x28
   1fa8c:	str	r2, [r0, #44]	; 0x2c
   1fa90:	bx	lr
   1fa94:	str	r4, [sp, #-8]!
   1fa98:	str	lr, [sp, #4]
   1fa9c:	bl	10fd8 <abort@plt>
   1faa0:	muleq	r3, r0, r2
   1faa4:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1faa8:	strd	r6, [sp, #8]
   1faac:	mov	r7, r0
   1fab0:	mov	r6, r1
   1fab4:	strd	r8, [sp, #16]
   1fab8:	mov	r8, r2
   1fabc:	mov	r9, r3
   1fac0:	str	lr, [sp, #24]
   1fac4:	sub	sp, sp, #28
   1fac8:	ldr	r4, [sp, #56]	; 0x38
   1facc:	ldr	ip, [pc, #104]	; 1fb3c <dcngettext@plt+0xeb4c>
   1fad0:	cmp	r4, #0
   1fad4:	moveq	r4, ip
   1fad8:	bl	10ef4 <__errno_location@plt>
   1fadc:	ldr	ip, [r4, #44]	; 0x2c
   1fae0:	mov	r5, r0
   1fae4:	mov	r1, r6
   1fae8:	add	lr, r4, #8
   1faec:	mov	r3, r9
   1faf0:	ldr	r6, [r5]
   1faf4:	mov	r2, r8
   1faf8:	mov	r0, r7
   1fafc:	str	ip, [sp, #16]
   1fb00:	ldr	ip, [r4, #40]	; 0x28
   1fb04:	str	lr, [sp, #8]
   1fb08:	str	ip, [sp, #12]
   1fb0c:	ldr	ip, [r4, #4]
   1fb10:	str	ip, [sp, #4]
   1fb14:	ldr	ip, [r4]
   1fb18:	str	ip, [sp]
   1fb1c:	bl	1dfec <dcngettext@plt+0xcffc>
   1fb20:	str	r6, [r5]
   1fb24:	add	sp, sp, #28
   1fb28:	ldrd	r4, [sp]
   1fb2c:	ldrd	r6, [sp, #8]
   1fb30:	ldrd	r8, [sp, #16]
   1fb34:	add	sp, sp, #24
   1fb38:	pop	{pc}		; (ldr pc, [sp], #4)
   1fb3c:	muleq	r3, r0, r2
   1fb40:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1fb44:	cmp	r3, #0
   1fb48:	ldr	r4, [pc, #220]	; 1fc2c <dcngettext@plt+0xec3c>
   1fb4c:	movne	r4, r3
   1fb50:	strd	r6, [sp, #8]
   1fb54:	mov	r6, r2
   1fb58:	strd	r8, [sp, #16]
   1fb5c:	mov	r9, r0
   1fb60:	strd	sl, [sp, #24]
   1fb64:	mov	sl, r1
   1fb68:	str	lr, [sp, #32]
   1fb6c:	sub	sp, sp, #44	; 0x2c
   1fb70:	bl	10ef4 <__errno_location@plt>
   1fb74:	ldr	r5, [r4, #4]
   1fb78:	mov	r7, r0
   1fb7c:	mov	r1, #0
   1fb80:	add	r8, r4, #8
   1fb84:	mov	r3, sl
   1fb88:	ldr	ip, [r4, #44]	; 0x2c
   1fb8c:	mov	r2, r9
   1fb90:	mov	r0, r1
   1fb94:	ldr	lr, [r7]
   1fb98:	cmp	r6, r1
   1fb9c:	orreq	r5, r5, #1
   1fba0:	str	ip, [sp, #16]
   1fba4:	ldr	ip, [r4, #40]	; 0x28
   1fba8:	stmib	sp, {r5, r8, ip}
   1fbac:	ldr	ip, [r4]
   1fbb0:	str	lr, [sp, #28]
   1fbb4:	str	ip, [sp]
   1fbb8:	bl	1dfec <dcngettext@plt+0xcffc>
   1fbbc:	add	r1, r0, #1
   1fbc0:	mov	fp, r0
   1fbc4:	mov	r0, r1
   1fbc8:	str	r1, [sp, #36]	; 0x24
   1fbcc:	bl	2066c <dcngettext@plt+0xf67c>
   1fbd0:	ldr	ip, [r4, #44]	; 0x2c
   1fbd4:	mov	r3, sl
   1fbd8:	mov	r2, r9
   1fbdc:	ldr	r1, [sp, #36]	; 0x24
   1fbe0:	str	ip, [sp, #16]
   1fbe4:	ldr	ip, [r4, #40]	; 0x28
   1fbe8:	str	r0, [sp, #32]
   1fbec:	stmib	sp, {r5, r8, ip}
   1fbf0:	ldr	ip, [r4]
   1fbf4:	str	ip, [sp]
   1fbf8:	bl	1dfec <dcngettext@plt+0xcffc>
   1fbfc:	ldr	lr, [sp, #28]
   1fc00:	cmp	r6, #0
   1fc04:	ldr	r0, [sp, #32]
   1fc08:	str	lr, [r7]
   1fc0c:	strne	fp, [r6]
   1fc10:	add	sp, sp, #44	; 0x2c
   1fc14:	ldrd	r4, [sp]
   1fc18:	ldrd	r6, [sp, #8]
   1fc1c:	ldrd	r8, [sp, #16]
   1fc20:	ldrd	sl, [sp, #24]
   1fc24:	add	sp, sp, #32
   1fc28:	pop	{pc}		; (ldr pc, [sp], #4)
   1fc2c:	muleq	r3, r0, r2
   1fc30:	mov	r3, r2
   1fc34:	mov	r2, #0
   1fc38:	b	1fb40 <dcngettext@plt+0xeb50>
   1fc3c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1fc40:	movw	r5, #12556	; 0x310c
   1fc44:	movt	r5, #3
   1fc48:	ldr	r3, [r5, #4]
   1fc4c:	strd	r6, [sp, #8]
   1fc50:	str	r8, [sp, #16]
   1fc54:	str	lr, [sp, #20]
   1fc58:	ldr	r7, [r5]
   1fc5c:	cmp	r3, #1
   1fc60:	ble	1fc84 <dcngettext@plt+0xec94>
   1fc64:	mov	r4, #1
   1fc68:	add	r6, r7, #4
   1fc6c:	ldr	r0, [r6, r4, lsl #3]
   1fc70:	add	r4, r4, #1
   1fc74:	bl	1dc4c <dcngettext@plt+0xcc5c>
   1fc78:	ldr	r3, [r5, #4]
   1fc7c:	cmp	r3, r4
   1fc80:	bgt	1fc6c <dcngettext@plt+0xec7c>
   1fc84:	ldr	r0, [r7, #4]
   1fc88:	movw	r4, #12688	; 0x3190
   1fc8c:	movt	r4, #3
   1fc90:	cmp	r0, r4
   1fc94:	beq	1fca8 <dcngettext@plt+0xecb8>
   1fc98:	bl	1dc4c <dcngettext@plt+0xcc5c>
   1fc9c:	mov	r3, #256	; 0x100
   1fca0:	str	r3, [r5, #8]
   1fca4:	str	r4, [r5, #12]
   1fca8:	ldr	r4, [pc, #44]	; 1fcdc <dcngettext@plt+0xecec>
   1fcac:	cmp	r7, r4
   1fcb0:	beq	1fcc0 <dcngettext@plt+0xecd0>
   1fcb4:	mov	r0, r7
   1fcb8:	bl	1dc4c <dcngettext@plt+0xcc5c>
   1fcbc:	str	r4, [r5]
   1fcc0:	mov	r3, #1
   1fcc4:	ldrd	r6, [sp, #8]
   1fcc8:	str	r3, [r5, #4]
   1fccc:	ldrd	r4, [sp]
   1fcd0:	ldr	r8, [sp, #16]
   1fcd4:	add	sp, sp, #20
   1fcd8:	pop	{pc}		; (ldr pc, [sp], #4)
   1fcdc:	andeq	r3, r3, r4, lsl r1
   1fce0:	ldr	r3, [pc, #4]	; 1fcec <dcngettext@plt+0xecfc>
   1fce4:	mvn	r2, #0
   1fce8:	b	1f7ac <dcngettext@plt+0xe7bc>
   1fcec:	muleq	r3, r0, r2
   1fcf0:	ldr	r3, [pc]	; 1fcf8 <dcngettext@plt+0xed08>
   1fcf4:	b	1f7ac <dcngettext@plt+0xe7bc>
   1fcf8:	muleq	r3, r0, r2
   1fcfc:	mov	r1, r0
   1fd00:	ldr	r3, [pc, #8]	; 1fd10 <dcngettext@plt+0xed20>
   1fd04:	mvn	r2, #0
   1fd08:	mov	r0, #0
   1fd0c:	b	1f7ac <dcngettext@plt+0xe7bc>
   1fd10:	muleq	r3, r0, r2
   1fd14:	mov	r2, r1
   1fd18:	ldr	r3, [pc, #8]	; 1fd28 <dcngettext@plt+0xed38>
   1fd1c:	mov	r1, r0
   1fd20:	mov	r0, #0
   1fd24:	b	1f7ac <dcngettext@plt+0xe7bc>
   1fd28:	muleq	r3, r0, r2
   1fd2c:	strd	r4, [sp, #-12]!
   1fd30:	mov	r5, r2
   1fd34:	mov	r4, r0
   1fd38:	str	lr, [sp, #8]
   1fd3c:	sub	sp, sp, #52	; 0x34
   1fd40:	mov	r0, sp
   1fd44:	bl	1de48 <dcngettext@plt+0xce58>
   1fd48:	mov	r3, sp
   1fd4c:	mov	r1, r5
   1fd50:	mov	r0, r4
   1fd54:	mvn	r2, #0
   1fd58:	bl	1f7ac <dcngettext@plt+0xe7bc>
   1fd5c:	add	sp, sp, #52	; 0x34
   1fd60:	ldrd	r4, [sp]
   1fd64:	add	sp, sp, #8
   1fd68:	pop	{pc}		; (ldr pc, [sp], #4)
   1fd6c:	strd	r4, [sp, #-16]!
   1fd70:	mov	r5, r2
   1fd74:	mov	r4, r0
   1fd78:	str	r6, [sp, #8]
   1fd7c:	mov	r6, r3
   1fd80:	str	lr, [sp, #12]
   1fd84:	sub	sp, sp, #48	; 0x30
   1fd88:	mov	r0, sp
   1fd8c:	bl	1de48 <dcngettext@plt+0xce58>
   1fd90:	mov	r3, sp
   1fd94:	mov	r2, r6
   1fd98:	mov	r1, r5
   1fd9c:	mov	r0, r4
   1fda0:	bl	1f7ac <dcngettext@plt+0xe7bc>
   1fda4:	add	sp, sp, #48	; 0x30
   1fda8:	ldrd	r4, [sp]
   1fdac:	ldr	r6, [sp, #8]
   1fdb0:	add	sp, sp, #12
   1fdb4:	pop	{pc}		; (ldr pc, [sp], #4)
   1fdb8:	mov	r2, r1
   1fdbc:	mov	r1, r0
   1fdc0:	mov	r0, #0
   1fdc4:	b	1fd2c <dcngettext@plt+0xed3c>
   1fdc8:	mov	r3, r2
   1fdcc:	mov	r2, r1
   1fdd0:	mov	r1, r0
   1fdd4:	mov	r0, #0
   1fdd8:	b	1fd6c <dcngettext@plt+0xed7c>
   1fddc:	ldr	ip, [pc, #140]	; 1fe70 <dcngettext@plt+0xee80>
   1fde0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1fde4:	ldrd	r4, [ip]
   1fde8:	strd	r6, [sp, #8]
   1fdec:	ldrd	r6, [ip, #8]
   1fdf0:	strd	r8, [sp, #16]
   1fdf4:	lsr	r9, r2, #5
   1fdf8:	str	lr, [sp, #24]
   1fdfc:	sub	sp, sp, #52	; 0x34
   1fe00:	and	lr, r2, #31
   1fe04:	add	r8, sp, #8
   1fe08:	mov	r2, r1
   1fe0c:	strd	r4, [sp]
   1fe10:	mov	r1, r0
   1fe14:	mov	r3, sp
   1fe18:	strd	r6, [sp, #8]
   1fe1c:	mov	r0, #0
   1fe20:	ldrd	r4, [ip, #16]
   1fe24:	ldrd	r6, [ip, #24]
   1fe28:	strd	r4, [sp, #16]
   1fe2c:	ldrd	r4, [ip, #32]
   1fe30:	strd	r6, [sp, #24]
   1fe34:	ldrd	r6, [ip, #40]	; 0x28
   1fe38:	strd	r4, [sp, #32]
   1fe3c:	strd	r6, [sp, #40]	; 0x28
   1fe40:	ldr	ip, [r8, r9, lsl #2]
   1fe44:	mvn	r4, ip, lsr lr
   1fe48:	and	r4, r4, #1
   1fe4c:	eor	lr, ip, r4, lsl lr
   1fe50:	str	lr, [r8, r9, lsl #2]
   1fe54:	bl	1f7ac <dcngettext@plt+0xe7bc>
   1fe58:	add	sp, sp, #52	; 0x34
   1fe5c:	ldrd	r4, [sp]
   1fe60:	ldrd	r6, [sp, #8]
   1fe64:	ldrd	r8, [sp, #16]
   1fe68:	add	sp, sp, #24
   1fe6c:	pop	{pc}		; (ldr pc, [sp], #4)
   1fe70:	muleq	r3, r0, r2
   1fe74:	mov	r2, r1
   1fe78:	mvn	r1, #0
   1fe7c:	b	1fddc <dcngettext@plt+0xedec>
   1fe80:	mov	r2, #58	; 0x3a
   1fe84:	mvn	r1, #0
   1fe88:	b	1fddc <dcngettext@plt+0xedec>
   1fe8c:	mov	r2, #58	; 0x3a
   1fe90:	b	1fddc <dcngettext@plt+0xedec>
   1fe94:	strd	r4, [sp, #-20]!	; 0xffffffec
   1fe98:	strd	r6, [sp, #8]
   1fe9c:	mov	r6, r0
   1fea0:	mov	r7, r2
   1fea4:	str	lr, [sp, #16]
   1fea8:	sub	sp, sp, #100	; 0x64
   1feac:	mov	r0, sp
   1feb0:	bl	1de48 <dcngettext@plt+0xce58>
   1feb4:	ldrd	r4, [sp, #8]
   1feb8:	mov	r1, r7
   1febc:	mov	r0, r6
   1fec0:	add	r3, sp, #48	; 0x30
   1fec4:	mvn	r2, #0
   1fec8:	ldrd	r6, [sp]
   1fecc:	strd	r4, [sp, #56]	; 0x38
   1fed0:	ldrd	r4, [sp, #16]
   1fed4:	strd	r6, [sp, #48]	; 0x30
   1fed8:	ldrd	r6, [sp, #32]
   1fedc:	ldr	lr, [sp, #60]	; 0x3c
   1fee0:	strd	r4, [sp, #64]	; 0x40
   1fee4:	ldrd	r4, [sp, #24]
   1fee8:	mvn	ip, lr
   1feec:	and	ip, ip, #67108864	; 0x4000000
   1fef0:	strd	r4, [sp, #72]	; 0x48
   1fef4:	eor	ip, ip, lr
   1fef8:	ldrd	r4, [sp, #40]	; 0x28
   1fefc:	str	ip, [sp, #60]	; 0x3c
   1ff00:	strd	r6, [sp, #80]	; 0x50
   1ff04:	strd	r4, [sp, #88]	; 0x58
   1ff08:	bl	1f7ac <dcngettext@plt+0xe7bc>
   1ff0c:	add	sp, sp, #100	; 0x64
   1ff10:	ldrd	r4, [sp]
   1ff14:	ldrd	r6, [sp, #8]
   1ff18:	add	sp, sp, #16
   1ff1c:	pop	{pc}		; (ldr pc, [sp], #4)
   1ff20:	ldr	ip, [pc, #156]	; 1ffc4 <dcngettext@plt+0xefd4>
   1ff24:	cmp	r2, #0
   1ff28:	cmpne	r1, #0
   1ff2c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1ff30:	strd	r6, [sp, #8]
   1ff34:	mov	r6, r2
   1ff38:	str	r8, [sp, #16]
   1ff3c:	mov	r8, r3
   1ff40:	strd	sl, [sp, #20]
   1ff44:	ldrd	r4, [ip]
   1ff48:	str	lr, [sp, #28]
   1ff4c:	sub	sp, sp, #48	; 0x30
   1ff50:	mov	lr, #10
   1ff54:	ldrd	r2, [ip, #8]
   1ff58:	ldrd	sl, [ip, #16]
   1ff5c:	strd	r4, [sp]
   1ff60:	ldrd	r4, [ip, #32]
   1ff64:	str	lr, [sp]
   1ff68:	strd	r2, [sp, #8]
   1ff6c:	strd	sl, [sp, #16]
   1ff70:	ldrd	r2, [ip, #24]
   1ff74:	ldrd	sl, [ip, #40]	; 0x28
   1ff78:	strd	r2, [sp, #24]
   1ff7c:	strd	r4, [sp, #32]
   1ff80:	strd	sl, [sp, #40]	; 0x28
   1ff84:	beq	1ffc0 <dcngettext@plt+0xefd0>
   1ff88:	ldr	r2, [sp, #80]	; 0x50
   1ff8c:	mov	r7, r1
   1ff90:	mov	r3, sp
   1ff94:	mov	r1, r8
   1ff98:	str	r7, [sp, #40]	; 0x28
   1ff9c:	str	r6, [sp, #44]	; 0x2c
   1ffa0:	bl	1f7ac <dcngettext@plt+0xe7bc>
   1ffa4:	add	sp, sp, #48	; 0x30
   1ffa8:	ldrd	r4, [sp]
   1ffac:	ldrd	r6, [sp, #8]
   1ffb0:	ldr	r8, [sp, #16]
   1ffb4:	ldrd	sl, [sp, #20]
   1ffb8:	add	sp, sp, #28
   1ffbc:	pop	{pc}		; (ldr pc, [sp], #4)
   1ffc0:	bl	10fd8 <abort@plt>
   1ffc4:	muleq	r3, r0, r2
   1ffc8:	mvn	ip, #0
   1ffcc:	push	{lr}		; (str lr, [sp, #-4]!)
   1ffd0:	sub	sp, sp, #12
   1ffd4:	str	ip, [sp]
   1ffd8:	bl	1ff20 <dcngettext@plt+0xef30>
   1ffdc:	add	sp, sp, #12
   1ffe0:	pop	{pc}		; (ldr pc, [sp], #4)
   1ffe4:	mvn	ip, #0
   1ffe8:	push	{lr}		; (str lr, [sp, #-4]!)
   1ffec:	sub	sp, sp, #12
   1fff0:	mov	r3, r2
   1fff4:	mov	r2, r1
   1fff8:	mov	r1, r0
   1fffc:	mov	r0, #0
   20000:	str	ip, [sp]
   20004:	bl	1ff20 <dcngettext@plt+0xef30>
   20008:	add	sp, sp, #12
   2000c:	pop	{pc}		; (ldr pc, [sp], #4)
   20010:	push	{lr}		; (str lr, [sp, #-4]!)
   20014:	sub	sp, sp, #12
   20018:	str	r3, [sp]
   2001c:	mov	r3, r2
   20020:	mov	r2, r1
   20024:	mov	r1, r0
   20028:	mov	r0, #0
   2002c:	bl	1ff20 <dcngettext@plt+0xef30>
   20030:	add	sp, sp, #12
   20034:	pop	{pc}		; (ldr pc, [sp], #4)
   20038:	ldr	r3, [pc]	; 20040 <dcngettext@plt+0xf050>
   2003c:	b	1f7ac <dcngettext@plt+0xe7bc>
   20040:	andeq	r3, r3, ip, lsl r1
   20044:	mov	r2, r1
   20048:	ldr	r3, [pc, #8]	; 20058 <dcngettext@plt+0xf068>
   2004c:	mov	r1, r0
   20050:	mov	r0, #0
   20054:	b	1f7ac <dcngettext@plt+0xe7bc>
   20058:	andeq	r3, r3, ip, lsl r1
   2005c:	ldr	r3, [pc, #4]	; 20068 <dcngettext@plt+0xf078>
   20060:	mvn	r2, #0
   20064:	b	1f7ac <dcngettext@plt+0xe7bc>
   20068:	andeq	r3, r3, ip, lsl r1
   2006c:	mov	r1, r0
   20070:	ldr	r3, [pc, #8]	; 20080 <dcngettext@plt+0xf090>
   20074:	mvn	r2, #0
   20078:	mov	r0, #0
   2007c:	b	1f7ac <dcngettext@plt+0xe7bc>
   20080:	andeq	r3, r3, ip, lsl r1
   20084:	mov	r2, #3
   20088:	mov	r1, #0
   2008c:	b	20c70 <dcngettext@plt+0xfc80>
   20090:	cmp	r1, #0
   20094:	strd	r4, [sp, #-16]!
   20098:	mov	ip, r3
   2009c:	str	r6, [sp, #8]
   200a0:	mov	r4, r0
   200a4:	str	lr, [sp, #12]
   200a8:	sub	sp, sp, #32
   200ac:	ldr	r5, [sp, #48]	; 0x30
   200b0:	ldr	r6, [sp, #52]	; 0x34
   200b4:	beq	201f8 <dcngettext@plt+0xf208>
   200b8:	mov	r3, r1
   200bc:	mov	r1, #1
   200c0:	stm	sp, {r2, ip}
   200c4:	movw	r2, #8540	; 0x215c
   200c8:	movt	r2, #2
   200cc:	bl	10f3c <__fprintf_chk@plt>
   200d0:	mov	r2, #5
   200d4:	movw	r1, #8560	; 0x2170
   200d8:	movt	r1, #2
   200dc:	mov	r0, #0
   200e0:	bl	10e04 <dcgettext@plt>
   200e4:	movw	ip, #2022	; 0x7e6
   200e8:	mov	r3, r0
   200ec:	mov	r1, #1
   200f0:	movw	r2, #9288	; 0x2448
   200f4:	movt	r2, #2
   200f8:	mov	r0, r4
   200fc:	str	ip, [sp]
   20100:	bl	10f3c <__fprintf_chk@plt>
   20104:	mov	r1, r4
   20108:	mov	r0, #10
   2010c:	bl	10df8 <fputc_unlocked@plt>
   20110:	mov	r2, #5
   20114:	movw	r1, #8564	; 0x2174
   20118:	movt	r1, #2
   2011c:	mov	r0, #0
   20120:	bl	10e04 <dcgettext@plt>
   20124:	mov	r2, r0
   20128:	mov	r1, #1
   2012c:	movw	r3, #8736	; 0x2220
   20130:	movt	r3, #2
   20134:	mov	r0, r4
   20138:	bl	10f3c <__fprintf_chk@plt>
   2013c:	mov	r1, r4
   20140:	mov	r0, #10
   20144:	bl	10df8 <fputc_unlocked@plt>
   20148:	cmp	r6, #9
   2014c:	ldrls	pc, [pc, r6, lsl #2]
   20150:	b	20464 <dcngettext@plt+0xf474>
   20154:	andeq	r0, r2, r4, ror #3
   20158:	andeq	r0, r2, r4, lsl r2
   2015c:	andeq	r0, r2, r0, asr r2
   20160:	muleq	r2, r0, r2
   20164:	ldrdeq	r0, [r2], -r8
   20168:	andeq	r0, r2, r0, lsl r3
   2016c:	andeq	r0, r2, r8, asr r3
   20170:	andeq	r0, r2, ip, lsr #7
   20174:	andeq	r0, r2, r4, lsl #8
   20178:	andeq	r0, r2, ip, ror r1
   2017c:	movw	r1, #9040	; 0x2350
   20180:	movt	r1, #2
   20184:	mov	r2, #5
   20188:	mov	r0, #0
   2018c:	bl	10e04 <dcgettext@plt>
   20190:	ldr	lr, [r5, #4]
   20194:	mov	r2, r0
   20198:	mov	r1, #1
   2019c:	mov	r0, r4
   201a0:	ldr	r3, [r5, #8]
   201a4:	ldr	ip, [r5, #32]
   201a8:	str	lr, [sp]
   201ac:	ldr	lr, [r5, #12]
   201b0:	str	ip, [sp, #28]
   201b4:	ldr	ip, [r5, #28]
   201b8:	str	r3, [sp, #4]
   201bc:	ldr	r3, [r5, #16]
   201c0:	str	lr, [sp, #8]
   201c4:	ldr	lr, [r5, #20]
   201c8:	str	ip, [sp, #24]
   201cc:	ldr	ip, [r5, #24]
   201d0:	str	r3, [sp, #12]
   201d4:	ldr	r3, [r5]
   201d8:	str	lr, [sp, #16]
   201dc:	str	ip, [sp, #20]
   201e0:	bl	10f3c <__fprintf_chk@plt>
   201e4:	add	sp, sp, #32
   201e8:	ldrd	r4, [sp]
   201ec:	ldr	r6, [sp, #8]
   201f0:	add	sp, sp, #12
   201f4:	pop	{pc}		; (ldr pc, [sp], #4)
   201f8:	mov	r3, r2
   201fc:	mov	r1, #1
   20200:	str	ip, [sp]
   20204:	movw	r2, #8552	; 0x2168
   20208:	movt	r2, #2
   2020c:	bl	10f3c <__fprintf_chk@plt>
   20210:	b	200d0 <dcngettext@plt+0xf0e0>
   20214:	mov	r2, #5
   20218:	movw	r1, #8772	; 0x2244
   2021c:	movt	r1, #2
   20220:	mov	r0, #0
   20224:	bl	10e04 <dcgettext@plt>
   20228:	ldr	r3, [r5]
   2022c:	mov	r2, r0
   20230:	mov	r1, #1
   20234:	mov	r0, r4
   20238:	add	sp, sp, #32
   2023c:	ldrd	r4, [sp]
   20240:	ldr	r6, [sp, #8]
   20244:	ldr	lr, [sp, #12]
   20248:	add	sp, sp, #16
   2024c:	b	10f3c <__fprintf_chk@plt>
   20250:	mov	r2, #5
   20254:	movw	r1, #8788	; 0x2254
   20258:	movt	r1, #2
   2025c:	mov	r0, #0
   20260:	bl	10e04 <dcgettext@plt>
   20264:	ldm	r5, {r3, ip}
   20268:	mov	r2, r0
   2026c:	mov	r1, #1
   20270:	mov	r0, r4
   20274:	str	ip, [sp, #48]	; 0x30
   20278:	add	sp, sp, #32
   2027c:	ldrd	r4, [sp]
   20280:	ldr	r6, [sp, #8]
   20284:	ldr	lr, [sp, #12]
   20288:	add	sp, sp, #16
   2028c:	b	10f3c <__fprintf_chk@plt>
   20290:	mov	r2, #5
   20294:	movw	r1, #8812	; 0x226c
   20298:	movt	r1, #2
   2029c:	mov	r0, #0
   202a0:	bl	10e04 <dcgettext@plt>
   202a4:	ldm	r5, {r3, lr}
   202a8:	mov	r2, r0
   202ac:	mov	r1, #1
   202b0:	mov	r0, r4
   202b4:	ldr	ip, [r5, #8]
   202b8:	str	lr, [sp, #48]	; 0x30
   202bc:	str	ip, [sp, #52]	; 0x34
   202c0:	add	sp, sp, #32
   202c4:	ldrd	r4, [sp]
   202c8:	ldr	r6, [sp, #8]
   202cc:	ldr	lr, [sp, #12]
   202d0:	add	sp, sp, #16
   202d4:	b	10f3c <__fprintf_chk@plt>
   202d8:	mov	r2, #5
   202dc:	movw	r1, #8840	; 0x2288
   202e0:	movt	r1, #2
   202e4:	mov	r0, #0
   202e8:	bl	10e04 <dcgettext@plt>
   202ec:	ldmib	r5, {r3, ip, lr}
   202f0:	mov	r2, r0
   202f4:	mov	r1, #1
   202f8:	mov	r0, r4
   202fc:	str	r3, [sp]
   20300:	ldr	r3, [r5]
   20304:	stmib	sp, {ip, lr}
   20308:	bl	10f3c <__fprintf_chk@plt>
   2030c:	b	201e4 <dcngettext@plt+0xf1f4>
   20310:	mov	r2, #5
   20314:	movw	r1, #8872	; 0x22a8
   20318:	movt	r1, #2
   2031c:	mov	r0, #0
   20320:	bl	10e04 <dcgettext@plt>
   20324:	ldmib	r5, {ip, lr}
   20328:	mov	r2, r0
   2032c:	mov	r1, #1
   20330:	mov	r0, r4
   20334:	ldr	r3, [r5, #16]
   20338:	str	ip, [sp]
   2033c:	ldr	ip, [r5, #12]
   20340:	str	r3, [sp, #12]
   20344:	ldr	r3, [r5]
   20348:	str	lr, [sp, #4]
   2034c:	str	ip, [sp, #8]
   20350:	bl	10f3c <__fprintf_chk@plt>
   20354:	b	201e4 <dcngettext@plt+0xf1f4>
   20358:	mov	r2, #5
   2035c:	movw	r1, #8908	; 0x22cc
   20360:	movt	r1, #2
   20364:	mov	r0, #0
   20368:	bl	10e04 <dcgettext@plt>
   2036c:	ldr	lr, [r5, #4]
   20370:	mov	r2, r0
   20374:	mov	r1, #1
   20378:	mov	r0, r4
   2037c:	ldr	r3, [r5, #8]
   20380:	ldr	ip, [r5, #20]
   20384:	str	lr, [sp]
   20388:	ldr	lr, [r5, #12]
   2038c:	str	ip, [sp, #16]
   20390:	ldr	ip, [r5, #16]
   20394:	str	r3, [sp, #4]
   20398:	ldr	r3, [r5]
   2039c:	str	lr, [sp, #8]
   203a0:	str	ip, [sp, #12]
   203a4:	bl	10f3c <__fprintf_chk@plt>
   203a8:	b	201e4 <dcngettext@plt+0xf1f4>
   203ac:	mov	r2, #5
   203b0:	movw	r1, #8948	; 0x22f4
   203b4:	movt	r1, #2
   203b8:	mov	r0, #0
   203bc:	bl	10e04 <dcgettext@plt>
   203c0:	ldmib	r5, {r3, ip}
   203c4:	mov	r2, r0
   203c8:	mov	r1, #1
   203cc:	mov	r0, r4
   203d0:	ldr	lr, [r5, #24]
   203d4:	str	r3, [sp]
   203d8:	ldr	r3, [r5, #12]
   203dc:	str	lr, [sp, #20]
   203e0:	ldr	lr, [r5, #20]
   203e4:	str	ip, [sp, #4]
   203e8:	ldr	ip, [r5, #16]
   203ec:	str	r3, [sp, #8]
   203f0:	ldr	r3, [r5]
   203f4:	str	ip, [sp, #12]
   203f8:	str	lr, [sp, #16]
   203fc:	bl	10f3c <__fprintf_chk@plt>
   20400:	b	201e4 <dcngettext@plt+0xf1f4>
   20404:	mov	r2, #5
   20408:	movw	r1, #8992	; 0x2320
   2040c:	movt	r1, #2
   20410:	mov	r0, #0
   20414:	bl	10e04 <dcgettext@plt>
   20418:	ldmib	r5, {ip, lr}
   2041c:	mov	r2, r0
   20420:	mov	r1, #1
   20424:	mov	r0, r4
   20428:	ldr	r3, [r5, #28]
   2042c:	str	ip, [sp]
   20430:	ldr	ip, [r5, #12]
   20434:	str	r3, [sp, #24]
   20438:	ldr	r3, [r5, #24]
   2043c:	str	lr, [sp, #4]
   20440:	ldr	lr, [r5, #16]
   20444:	str	ip, [sp, #8]
   20448:	ldr	ip, [r5, #20]
   2044c:	str	r3, [sp, #20]
   20450:	ldr	r3, [r5]
   20454:	str	lr, [sp, #12]
   20458:	str	ip, [sp, #16]
   2045c:	bl	10f3c <__fprintf_chk@plt>
   20460:	b	201e4 <dcngettext@plt+0xf1f4>
   20464:	movw	r1, #9092	; 0x2384
   20468:	movt	r1, #2
   2046c:	b	20184 <dcngettext@plt+0xf194>
   20470:	strd	r4, [sp, #-12]!
   20474:	str	lr, [sp, #8]
   20478:	sub	sp, sp, #12
   2047c:	ldr	r5, [sp, #24]
   20480:	ldr	ip, [r5]
   20484:	cmp	ip, #0
   20488:	beq	204a4 <dcngettext@plt+0xf4b4>
   2048c:	mov	lr, r5
   20490:	mov	ip, #0
   20494:	ldr	r4, [lr, #4]!
   20498:	add	ip, ip, #1
   2049c:	cmp	r4, #0
   204a0:	bne	20494 <dcngettext@plt+0xf4a4>
   204a4:	stm	sp, {r5, ip}
   204a8:	bl	20090 <dcngettext@plt+0xf0a0>
   204ac:	add	sp, sp, #12
   204b0:	ldrd	r4, [sp]
   204b4:	add	sp, sp, #8
   204b8:	pop	{pc}		; (ldr pc, [sp], #4)
   204bc:	strd	r4, [sp, #-16]!
   204c0:	mov	ip, #0
   204c4:	str	r6, [sp, #8]
   204c8:	str	lr, [sp, #12]
   204cc:	sub	sp, sp, #48	; 0x30
   204d0:	ldr	r5, [sp, #64]	; 0x40
   204d4:	add	r6, sp, #8
   204d8:	mov	r4, r6
   204dc:	ldr	lr, [r5], #4
   204e0:	cmp	lr, #0
   204e4:	str	lr, [r4], #4
   204e8:	beq	204f8 <dcngettext@plt+0xf508>
   204ec:	add	ip, ip, #1
   204f0:	cmp	ip, #10
   204f4:	bne	204dc <dcngettext@plt+0xf4ec>
   204f8:	stm	sp, {r6, ip}
   204fc:	bl	20090 <dcngettext@plt+0xf0a0>
   20500:	add	sp, sp, #48	; 0x30
   20504:	ldrd	r4, [sp]
   20508:	ldr	r6, [sp, #8]
   2050c:	add	sp, sp, #12
   20510:	pop	{pc}		; (ldr pc, [sp], #4)
   20514:	push	{r3}		; (str r3, [sp, #-4]!)
   20518:	mov	ip, #0
   2051c:	strd	r4, [sp, #-12]!
   20520:	str	lr, [sp, #8]
   20524:	sub	sp, sp, #56	; 0x38
   20528:	add	r3, sp, #72	; 0x48
   2052c:	add	r5, sp, #16
   20530:	mov	r4, r3
   20534:	mov	lr, r5
   20538:	str	r3, [sp, #12]
   2053c:	ldr	r3, [r4], #4
   20540:	cmp	r3, #0
   20544:	str	r3, [lr], #4
   20548:	beq	20558 <dcngettext@plt+0xf568>
   2054c:	add	ip, ip, #1
   20550:	cmp	ip, #10
   20554:	bne	2053c <dcngettext@plt+0xf54c>
   20558:	ldr	r3, [sp, #68]	; 0x44
   2055c:	stm	sp, {r5, ip}
   20560:	bl	20090 <dcngettext@plt+0xf0a0>
   20564:	add	sp, sp, #56	; 0x38
   20568:	ldrd	r4, [sp]
   2056c:	ldr	lr, [sp, #8]
   20570:	add	sp, sp, #12
   20574:	add	sp, sp, #4
   20578:	bx	lr
   2057c:	movw	r3, #12652	; 0x316c
   20580:	movt	r3, #3
   20584:	str	r4, [sp, #-8]!
   20588:	mov	r0, #10
   2058c:	ldr	r1, [r3]
   20590:	str	lr, [sp, #4]
   20594:	bl	10df8 <fputc_unlocked@plt>
   20598:	mov	r2, #5
   2059c:	movw	r1, #9152	; 0x23c0
   205a0:	movt	r1, #2
   205a4:	mov	r0, #0
   205a8:	bl	10e04 <dcgettext@plt>
   205ac:	mov	r1, r0
   205b0:	movw	r2, #9172	; 0x23d4
   205b4:	movt	r2, #2
   205b8:	mov	r0, #1
   205bc:	bl	10f24 <__printf_chk@plt>
   205c0:	mov	r2, #5
   205c4:	movw	r1, #9196	; 0x23ec
   205c8:	movt	r1, #2
   205cc:	mov	r0, #0
   205d0:	bl	10e04 <dcgettext@plt>
   205d4:	mov	r1, r0
   205d8:	movw	r3, #6520	; 0x1978
   205dc:	movt	r3, #2
   205e0:	movw	r2, #6560	; 0x19a0
   205e4:	movt	r2, #2
   205e8:	mov	r0, #1
   205ec:	bl	10f24 <__printf_chk@plt>
   205f0:	mov	r2, #5
   205f4:	movw	r1, #9216	; 0x2400
   205f8:	movt	r1, #2
   205fc:	mov	r0, #0
   20600:	bl	10e04 <dcgettext@plt>
   20604:	mov	r1, r0
   20608:	movw	r2, #9256	; 0x2428
   2060c:	movt	r2, #2
   20610:	mov	r0, #1
   20614:	ldr	r4, [sp]
   20618:	ldr	lr, [sp, #4]
   2061c:	add	sp, sp, #8
   20620:	b	10f24 <__printf_chk@plt>
   20624:	str	r4, [sp, #-8]!
   20628:	str	lr, [sp, #4]
   2062c:	bl	20b54 <dcngettext@plt+0xfb64>
   20630:	cmp	r0, #0
   20634:	beq	20644 <dcngettext@plt+0xf654>
   20638:	ldr	r4, [sp]
   2063c:	add	sp, sp, #4
   20640:	pop	{pc}		; (ldr pc, [sp], #4)
   20644:	bl	20a9c <dcngettext@plt+0xfaac>
   20648:	str	r4, [sp, #-8]!
   2064c:	str	lr, [sp, #4]
   20650:	bl	20b54 <dcngettext@plt+0xfb64>
   20654:	cmp	r0, #0
   20658:	beq	20668 <dcngettext@plt+0xf678>
   2065c:	ldr	r4, [sp]
   20660:	add	sp, sp, #4
   20664:	pop	{pc}		; (ldr pc, [sp], #4)
   20668:	bl	20a9c <dcngettext@plt+0xfaac>
   2066c:	str	r4, [sp, #-8]!
   20670:	str	lr, [sp, #4]
   20674:	bl	20b54 <dcngettext@plt+0xfb64>
   20678:	cmp	r0, #0
   2067c:	beq	2068c <dcngettext@plt+0xf69c>
   20680:	ldr	r4, [sp]
   20684:	add	sp, sp, #4
   20688:	pop	{pc}		; (ldr pc, [sp], #4)
   2068c:	bl	20a9c <dcngettext@plt+0xfaac>
   20690:	strd	r4, [sp, #-16]!
   20694:	mov	r5, r0
   20698:	mov	r4, r1
   2069c:	str	r6, [sp, #8]
   206a0:	str	lr, [sp, #12]
   206a4:	bl	20b90 <dcngettext@plt+0xfba0>
   206a8:	cmp	r0, #0
   206ac:	beq	206c0 <dcngettext@plt+0xf6d0>
   206b0:	ldrd	r4, [sp]
   206b4:	ldr	r6, [sp, #8]
   206b8:	add	sp, sp, #12
   206bc:	pop	{pc}		; (ldr pc, [sp], #4)
   206c0:	adds	r4, r4, #0
   206c4:	movne	r4, #1
   206c8:	cmp	r5, #0
   206cc:	moveq	r4, #1
   206d0:	cmp	r4, #0
   206d4:	beq	206b0 <dcngettext@plt+0xf6c0>
   206d8:	bl	20a9c <dcngettext@plt+0xfaac>
   206dc:	cmp	r1, #0
   206e0:	orreq	r1, r1, #1
   206e4:	str	r4, [sp, #-8]!
   206e8:	str	lr, [sp, #4]
   206ec:	bl	20b90 <dcngettext@plt+0xfba0>
   206f0:	cmp	r0, #0
   206f4:	beq	20704 <dcngettext@plt+0xf714>
   206f8:	ldr	r4, [sp]
   206fc:	add	sp, sp, #4
   20700:	pop	{pc}		; (ldr pc, [sp], #4)
   20704:	bl	20a9c <dcngettext@plt+0xfaac>
   20708:	strd	r4, [sp, #-16]!
   2070c:	mov	r4, r0
   20710:	mov	r5, r2
   20714:	str	r6, [sp, #8]
   20718:	mov	r6, r1
   2071c:	str	lr, [sp, #12]
   20720:	bl	20f14 <dcngettext@plt+0xff24>
   20724:	cmp	r0, #0
   20728:	beq	2073c <dcngettext@plt+0xf74c>
   2072c:	ldrd	r4, [sp]
   20730:	ldr	r6, [sp, #8]
   20734:	add	sp, sp, #12
   20738:	pop	{pc}		; (ldr pc, [sp], #4)
   2073c:	cmp	r4, #0
   20740:	beq	20750 <dcngettext@plt+0xf760>
   20744:	cmp	r6, #0
   20748:	cmpne	r5, #0
   2074c:	beq	2072c <dcngettext@plt+0xf73c>
   20750:	bl	20a9c <dcngettext@plt+0xfaac>
   20754:	b	20708 <dcngettext@plt+0xf718>
   20758:	cmp	r2, #0
   2075c:	cmpne	r1, #0
   20760:	str	r4, [sp, #-8]!
   20764:	moveq	r2, #1
   20768:	str	lr, [sp, #4]
   2076c:	moveq	r1, r2
   20770:	bl	20f14 <dcngettext@plt+0xff24>
   20774:	cmp	r0, #0
   20778:	beq	20788 <dcngettext@plt+0xf798>
   2077c:	ldr	r4, [sp]
   20780:	add	sp, sp, #4
   20784:	pop	{pc}		; (ldr pc, [sp], #4)
   20788:	bl	20a9c <dcngettext@plt+0xfaac>
   2078c:	mov	r2, r1
   20790:	mov	r1, r0
   20794:	mov	r0, #0
   20798:	b	20708 <dcngettext@plt+0xf718>
   2079c:	mov	r2, r1
   207a0:	mov	r1, r0
   207a4:	mov	r0, #0
   207a8:	b	20758 <dcngettext@plt+0xf768>
   207ac:	cmp	r0, #0
   207b0:	strd	r4, [sp, #-16]!
   207b4:	mov	r5, r1
   207b8:	ldr	r4, [r1]
   207bc:	str	r6, [sp, #8]
   207c0:	str	lr, [sp, #12]
   207c4:	beq	207f4 <dcngettext@plt+0xf804>
   207c8:	lsr	r3, r4, #1
   207cc:	add	r3, r3, #1
   207d0:	adds	r4, r4, r3
   207d4:	bcs	20810 <dcngettext@plt+0xf820>
   207d8:	mov	r1, r4
   207dc:	bl	20708 <dcngettext@plt+0xf718>
   207e0:	ldr	r6, [sp, #8]
   207e4:	str	r4, [r5]
   207e8:	ldrd	r4, [sp]
   207ec:	add	sp, sp, #12
   207f0:	pop	{pc}		; (ldr pc, [sp], #4)
   207f4:	cmp	r4, #0
   207f8:	bne	207d8 <dcngettext@plt+0xf7e8>
   207fc:	mov	r4, #64	; 0x40
   20800:	udiv	r4, r4, r2
   20804:	cmp	r2, #64	; 0x40
   20808:	addhi	r4, r4, #1
   2080c:	b	207d8 <dcngettext@plt+0xf7e8>
   20810:	bl	20a9c <dcngettext@plt+0xfaac>
   20814:	mov	r2, #1
   20818:	b	207ac <dcngettext@plt+0xf7bc>
   2081c:	ldr	ip, [r1]
   20820:	strd	r4, [sp, #-32]!	; 0xffffffe0
   20824:	mov	r5, r1
   20828:	strd	r6, [sp, #8]
   2082c:	str	lr, [sp, #28]
   20830:	strd	r8, [sp, #16]
   20834:	asr	lr, ip, #1
   20838:	ldr	r8, [sp, #32]
   2083c:	str	sl, [sp, #24]
   20840:	adds	r4, ip, lr
   20844:	mvn	lr, r3
   20848:	lsr	lr, lr, #31
   2084c:	mvnvs	r4, #-2147483648	; 0x80000000
   20850:	cmp	r3, r4
   20854:	movge	r1, #0
   20858:	andlt	r1, lr, #1
   2085c:	cmp	r1, #0
   20860:	movne	r4, r3
   20864:	smull	r6, r7, r4, r8
   20868:	cmp	r7, r6, asr #31
   2086c:	bne	208f4 <dcngettext@plt+0xf904>
   20870:	cmp	r6, #63	; 0x3f
   20874:	mov	r1, r6
   20878:	ble	208dc <dcngettext@plt+0xf8ec>
   2087c:	cmp	r0, #0
   20880:	sub	r6, r4, ip
   20884:	streq	r0, [r5]
   20888:	cmp	r6, r2
   2088c:	bge	208bc <dcngettext@plt+0xf8cc>
   20890:	adds	r4, ip, r2
   20894:	bvs	208f0 <dcngettext@plt+0xf900>
   20898:	cmp	r4, r3
   2089c:	movle	r3, #0
   208a0:	andgt	r3, lr, #1
   208a4:	cmp	r3, #0
   208a8:	bne	208f0 <dcngettext@plt+0xf900>
   208ac:	smull	r8, r9, r4, r8
   208b0:	cmp	r9, r8, asr #31
   208b4:	mov	r1, r8
   208b8:	bne	208f0 <dcngettext@plt+0xf900>
   208bc:	bl	20690 <dcngettext@plt+0xf6a0>
   208c0:	ldrd	r6, [sp, #8]
   208c4:	ldrd	r8, [sp, #16]
   208c8:	ldr	sl, [sp, #24]
   208cc:	str	r4, [r5]
   208d0:	ldrd	r4, [sp]
   208d4:	add	sp, sp, #28
   208d8:	pop	{pc}		; (ldr pc, [sp], #4)
   208dc:	mov	r6, #64	; 0x40
   208e0:	sdiv	r4, r6, r8
   208e4:	mls	r1, r8, r4, r6
   208e8:	sub	r1, r6, r1
   208ec:	b	2087c <dcngettext@plt+0xf88c>
   208f0:	bl	20a9c <dcngettext@plt+0xfaac>
   208f4:	mvn	r6, #-2147483648	; 0x80000000
   208f8:	b	208e0 <dcngettext@plt+0xf8f0>
   208fc:	mov	r1, #1
   20900:	str	r4, [sp, #-8]!
   20904:	str	lr, [sp, #4]
   20908:	bl	20ae0 <dcngettext@plt+0xfaf0>
   2090c:	cmp	r0, #0
   20910:	beq	20920 <dcngettext@plt+0xf930>
   20914:	ldr	r4, [sp]
   20918:	add	sp, sp, #4
   2091c:	pop	{pc}		; (ldr pc, [sp], #4)
   20920:	bl	20a9c <dcngettext@plt+0xfaac>
   20924:	mov	r1, #1
   20928:	str	r4, [sp, #-8]!
   2092c:	str	lr, [sp, #4]
   20930:	bl	20ae0 <dcngettext@plt+0xfaf0>
   20934:	cmp	r0, #0
   20938:	beq	20948 <dcngettext@plt+0xf958>
   2093c:	ldr	r4, [sp]
   20940:	add	sp, sp, #4
   20944:	pop	{pc}		; (ldr pc, [sp], #4)
   20948:	bl	20a9c <dcngettext@plt+0xfaac>
   2094c:	str	r4, [sp, #-8]!
   20950:	str	lr, [sp, #4]
   20954:	bl	20ae0 <dcngettext@plt+0xfaf0>
   20958:	cmp	r0, #0
   2095c:	beq	2096c <dcngettext@plt+0xf97c>
   20960:	ldr	r4, [sp]
   20964:	add	sp, sp, #4
   20968:	pop	{pc}		; (ldr pc, [sp], #4)
   2096c:	bl	20a9c <dcngettext@plt+0xfaac>
   20970:	str	r4, [sp, #-8]!
   20974:	str	lr, [sp, #4]
   20978:	bl	20ae0 <dcngettext@plt+0xfaf0>
   2097c:	cmp	r0, #0
   20980:	beq	20990 <dcngettext@plt+0xf9a0>
   20984:	ldr	r4, [sp]
   20988:	add	sp, sp, #4
   2098c:	pop	{pc}		; (ldr pc, [sp], #4)
   20990:	bl	20a9c <dcngettext@plt+0xfaac>
   20994:	strd	r4, [sp, #-16]!
   20998:	mov	r4, r1
   2099c:	str	r6, [sp, #8]
   209a0:	mov	r6, r0
   209a4:	mov	r0, r1
   209a8:	str	lr, [sp, #12]
   209ac:	bl	20b54 <dcngettext@plt+0xfb64>
   209b0:	subs	r5, r0, #0
   209b4:	beq	209d8 <dcngettext@plt+0xf9e8>
   209b8:	mov	r2, r4
   209bc:	mov	r1, r6
   209c0:	bl	10dc8 <memcpy@plt>
   209c4:	mov	r0, r5
   209c8:	ldrd	r4, [sp]
   209cc:	ldr	r6, [sp, #8]
   209d0:	add	sp, sp, #12
   209d4:	pop	{pc}		; (ldr pc, [sp], #4)
   209d8:	bl	20a9c <dcngettext@plt+0xfaac>
   209dc:	strd	r4, [sp, #-16]!
   209e0:	mov	r4, r1
   209e4:	str	r6, [sp, #8]
   209e8:	mov	r6, r0
   209ec:	mov	r0, r1
   209f0:	str	lr, [sp, #12]
   209f4:	bl	20b54 <dcngettext@plt+0xfb64>
   209f8:	subs	r5, r0, #0
   209fc:	beq	20a20 <dcngettext@plt+0xfa30>
   20a00:	mov	r2, r4
   20a04:	mov	r1, r6
   20a08:	bl	10dc8 <memcpy@plt>
   20a0c:	mov	r0, r5
   20a10:	ldrd	r4, [sp]
   20a14:	ldr	r6, [sp, #8]
   20a18:	add	sp, sp, #12
   20a1c:	pop	{pc}		; (ldr pc, [sp], #4)
   20a20:	bl	20a9c <dcngettext@plt+0xfaac>
   20a24:	strd	r4, [sp, #-16]!
   20a28:	mov	r4, r1
   20a2c:	str	r6, [sp, #8]
   20a30:	mov	r6, r0
   20a34:	add	r0, r1, #1
   20a38:	str	lr, [sp, #12]
   20a3c:	bl	20b54 <dcngettext@plt+0xfb64>
   20a40:	subs	r5, r0, #0
   20a44:	beq	20a70 <dcngettext@plt+0xfa80>
   20a48:	mov	r3, #0
   20a4c:	mov	r1, r6
   20a50:	mov	r2, r4
   20a54:	strb	r3, [r5, r4]
   20a58:	bl	10dc8 <memcpy@plt>
   20a5c:	mov	r0, r5
   20a60:	ldrd	r4, [sp]
   20a64:	ldr	r6, [sp, #8]
   20a68:	add	sp, sp, #12
   20a6c:	pop	{pc}		; (ldr pc, [sp], #4)
   20a70:	bl	20a9c <dcngettext@plt+0xfaac>
   20a74:	str	r4, [sp, #-8]!
   20a78:	mov	r4, r0
   20a7c:	str	lr, [sp, #4]
   20a80:	bl	10edc <strlen@plt>
   20a84:	add	r1, r0, #1
   20a88:	mov	r0, r4
   20a8c:	ldr	r4, [sp]
   20a90:	ldr	lr, [sp, #4]
   20a94:	add	sp, sp, #8
   20a98:	b	20994 <dcngettext@plt+0xf9a4>
   20a9c:	movw	r3, #12552	; 0x3108
   20aa0:	movt	r3, #3
   20aa4:	str	r4, [sp, #-8]!
   20aa8:	ldr	r4, [r3]
   20aac:	mov	r2, #5
   20ab0:	movw	r1, #9336	; 0x2478
   20ab4:	movt	r1, #2
   20ab8:	mov	r0, #0
   20abc:	str	lr, [sp, #4]
   20ac0:	bl	10e04 <dcgettext@plt>
   20ac4:	mov	r3, r0
   20ac8:	movw	r2, #8124	; 0x1fbc
   20acc:	movt	r2, #2
   20ad0:	mov	r1, #0
   20ad4:	mov	r0, r4
   20ad8:	bl	10e70 <error@plt>
   20adc:	bl	10fd8 <abort@plt>
   20ae0:	cmp	r1, #0
   20ae4:	cmpne	r0, #0
   20ae8:	beq	20b34 <dcngettext@plt+0xfb44>
   20aec:	strd	r4, [sp, #-16]!
   20af0:	umull	r4, r5, r0, r1
   20af4:	str	r6, [sp, #8]
   20af8:	str	lr, [sp, #12]
   20afc:	adds	r3, r5, #0
   20b00:	movne	r3, #1
   20b04:	cmp	r4, #0
   20b08:	blt	20b14 <dcngettext@plt+0xfb24>
   20b0c:	cmp	r3, #0
   20b10:	beq	20b40 <dcngettext@plt+0xfb50>
   20b14:	bl	10ef4 <__errno_location@plt>
   20b18:	mov	r3, #12
   20b1c:	ldrd	r4, [sp]
   20b20:	ldr	r6, [sp, #8]
   20b24:	add	sp, sp, #12
   20b28:	str	r3, [r0]
   20b2c:	mov	r0, #0
   20b30:	pop	{pc}		; (ldr pc, [sp], #4)
   20b34:	mov	r1, #1
   20b38:	mov	r0, r1
   20b3c:	b	10d5c <calloc@plt>
   20b40:	ldrd	r4, [sp]
   20b44:	ldr	r6, [sp, #8]
   20b48:	ldr	lr, [sp, #12]
   20b4c:	add	sp, sp, #16
   20b50:	b	10d5c <calloc@plt>
   20b54:	cmp	r0, #0
   20b58:	beq	20b64 <dcngettext@plt+0xfb74>
   20b5c:	blt	20b6c <dcngettext@plt+0xfb7c>
   20b60:	b	10e7c <malloc@plt>
   20b64:	mov	r0, #1
   20b68:	b	10e7c <malloc@plt>
   20b6c:	str	r4, [sp, #-8]!
   20b70:	str	lr, [sp, #4]
   20b74:	bl	10ef4 <__errno_location@plt>
   20b78:	mov	r3, #12
   20b7c:	ldr	r4, [sp]
   20b80:	add	sp, sp, #4
   20b84:	str	r3, [r0]
   20b88:	mov	r0, #0
   20b8c:	pop	{pc}		; (ldr pc, [sp], #4)
   20b90:	cmp	r0, #0
   20b94:	beq	20bbc <dcngettext@plt+0xfbcc>
   20b98:	cmp	r1, #0
   20b9c:	str	r4, [sp, #-8]!
   20ba0:	str	lr, [sp, #4]
   20ba4:	beq	20bc4 <dcngettext@plt+0xfbd4>
   20ba8:	blt	20bd8 <dcngettext@plt+0xfbe8>
   20bac:	ldr	r4, [sp]
   20bb0:	ldr	lr, [sp, #4]
   20bb4:	add	sp, sp, #8
   20bb8:	b	10e10 <realloc@plt>
   20bbc:	mov	r0, r1
   20bc0:	b	20b54 <dcngettext@plt+0xfb64>
   20bc4:	bl	1dc4c <dcngettext@plt+0xcc5c>
   20bc8:	ldr	r4, [sp]
   20bcc:	add	sp, sp, #4
   20bd0:	mov	r0, #0
   20bd4:	pop	{pc}		; (ldr pc, [sp], #4)
   20bd8:	bl	10ef4 <__errno_location@plt>
   20bdc:	mov	r3, #12
   20be0:	str	r3, [r0]
   20be4:	b	20bc8 <dcngettext@plt+0xfbd8>
   20be8:	strd	r4, [sp, #-16]!
   20bec:	mov	r4, r0
   20bf0:	str	r6, [sp, #8]
   20bf4:	str	lr, [sp, #12]
   20bf8:	bl	10e58 <__fpending@plt>
   20bfc:	ldr	r5, [r4]
   20c00:	mov	r6, r0
   20c04:	mov	r0, r4
   20c08:	bl	1da8c <dcngettext@plt+0xca9c>
   20c0c:	mov	r4, r0
   20c10:	and	r5, r5, #32
   20c14:	cmp	r5, #0
   20c18:	bne	20c50 <dcngettext@plt+0xfc60>
   20c1c:	cmp	r0, #0
   20c20:	beq	20c3c <dcngettext@plt+0xfc4c>
   20c24:	cmp	r6, #0
   20c28:	bne	20c68 <dcngettext@plt+0xfc78>
   20c2c:	bl	10ef4 <__errno_location@plt>
   20c30:	ldr	r4, [r0]
   20c34:	subs	r4, r4, #9
   20c38:	mvnne	r4, #0
   20c3c:	mov	r0, r4
   20c40:	ldrd	r4, [sp]
   20c44:	ldr	r6, [sp, #8]
   20c48:	add	sp, sp, #12
   20c4c:	pop	{pc}		; (ldr pc, [sp], #4)
   20c50:	cmp	r0, #0
   20c54:	bne	20c68 <dcngettext@plt+0xfc78>
   20c58:	bl	10ef4 <__errno_location@plt>
   20c5c:	str	r4, [r0]
   20c60:	mvn	r4, #0
   20c64:	b	20c3c <dcngettext@plt+0xfc4c>
   20c68:	mvn	r4, #0
   20c6c:	b	20c3c <dcngettext@plt+0xfc4c>
   20c70:	push	{r1, r2, r3}
   20c74:	strd	r4, [sp, #-20]!	; 0xffffffec
   20c78:	strd	r6, [sp, #8]
   20c7c:	str	lr, [sp, #16]
   20c80:	sub	sp, sp, #8
   20c84:	ldr	r1, [sp, #28]
   20c88:	add	r2, sp, #32
   20c8c:	str	r2, [sp, #4]
   20c90:	cmp	r1, #0
   20c94:	beq	20d70 <dcngettext@plt+0xfd80>
   20c98:	movw	r3, #1030	; 0x406
   20c9c:	mov	r6, r0
   20ca0:	cmp	r1, r3
   20ca4:	beq	20d80 <dcngettext@plt+0xfd90>
   20ca8:	cmp	r1, #11
   20cac:	beq	20d28 <dcngettext@plt+0xfd38>
   20cb0:	ble	20d08 <dcngettext@plt+0xfd18>
   20cb4:	movw	r2, #1031	; 0x407
   20cb8:	cmp	r1, r2
   20cbc:	bgt	20d44 <dcngettext@plt+0xfd54>
   20cc0:	cmp	r1, r3
   20cc4:	bge	20cd4 <dcngettext@plt+0xfce4>
   20cc8:	movw	r3, #1025	; 0x401
   20ccc:	cmp	r1, r3
   20cd0:	beq	20d28 <dcngettext@plt+0xfd38>
   20cd4:	ldr	r3, [sp, #4]
   20cd8:	mov	r0, r6
   20cdc:	ldr	r2, [r3]
   20ce0:	bl	10f60 <fcntl64@plt>
   20ce4:	mov	r4, r0
   20ce8:	mov	r0, r4
   20cec:	add	sp, sp, #8
   20cf0:	ldrd	r4, [sp]
   20cf4:	ldrd	r6, [sp, #8]
   20cf8:	ldr	lr, [sp, #16]
   20cfc:	add	sp, sp, #20
   20d00:	add	sp, sp, #12
   20d04:	bx	lr
   20d08:	cmp	r1, #4
   20d0c:	beq	20cd4 <dcngettext@plt+0xfce4>
   20d10:	bgt	20d38 <dcngettext@plt+0xfd48>
   20d14:	cmp	r1, #2
   20d18:	beq	20cd4 <dcngettext@plt+0xfce4>
   20d1c:	bgt	20d28 <dcngettext@plt+0xfd38>
   20d20:	cmp	r1, #1
   20d24:	bne	20cd4 <dcngettext@plt+0xfce4>
   20d28:	mov	r0, r6
   20d2c:	bl	10f60 <fcntl64@plt>
   20d30:	mov	r4, r0
   20d34:	b	20ce8 <dcngettext@plt+0xfcf8>
   20d38:	cmp	r1, #9
   20d3c:	bne	20cd4 <dcngettext@plt+0xfce4>
   20d40:	b	20d28 <dcngettext@plt+0xfd38>
   20d44:	movw	r3, #1033	; 0x409
   20d48:	cmp	r1, r3
   20d4c:	beq	20cd4 <dcngettext@plt+0xfce4>
   20d50:	blt	20d28 <dcngettext@plt+0xfd38>
   20d54:	movw	r3, #1034	; 0x40a
   20d58:	cmp	r1, r3
   20d5c:	bne	20cd4 <dcngettext@plt+0xfce4>
   20d60:	mov	r0, r6
   20d64:	bl	10f60 <fcntl64@plt>
   20d68:	mov	r4, r0
   20d6c:	b	20ce8 <dcngettext@plt+0xfcf8>
   20d70:	ldr	r2, [sp, #32]
   20d74:	bl	10f60 <fcntl64@plt>
   20d78:	mov	r4, r0
   20d7c:	b	20ce8 <dcngettext@plt+0xfcf8>
   20d80:	movw	r5, #12992	; 0x32c0
   20d84:	movt	r5, #3
   20d88:	ldr	r7, [r2]
   20d8c:	add	r2, sp, #36	; 0x24
   20d90:	ldr	r3, [r5]
   20d94:	str	r2, [sp, #4]
   20d98:	mov	r2, r7
   20d9c:	cmp	r3, #0
   20da0:	blt	20dbc <dcngettext@plt+0xfdcc>
   20da4:	bl	10f60 <fcntl64@plt>
   20da8:	subs	r4, r0, #0
   20dac:	blt	20e24 <dcngettext@plt+0xfe34>
   20db0:	mov	r3, #1
   20db4:	str	r3, [r5]
   20db8:	b	20ce8 <dcngettext@plt+0xfcf8>
   20dbc:	mov	r1, #0
   20dc0:	bl	10f60 <fcntl64@plt>
   20dc4:	subs	r4, r0, #0
   20dc8:	blt	20ce8 <dcngettext@plt+0xfcf8>
   20dcc:	ldr	r3, [r5]
   20dd0:	cmn	r3, #1
   20dd4:	bne	20ce8 <dcngettext@plt+0xfcf8>
   20dd8:	mov	r1, #1
   20ddc:	mov	r0, r4
   20de0:	bl	10f60 <fcntl64@plt>
   20de4:	subs	r2, r0, #0
   20de8:	blt	20e04 <dcngettext@plt+0xfe14>
   20dec:	orr	r2, r2, #1
   20df0:	mov	r1, #2
   20df4:	mov	r0, r4
   20df8:	bl	10f60 <fcntl64@plt>
   20dfc:	cmn	r0, #1
   20e00:	bne	20ce8 <dcngettext@plt+0xfcf8>
   20e04:	bl	10ef4 <__errno_location@plt>
   20e08:	mov	r5, r0
   20e0c:	mov	r0, r4
   20e10:	ldr	r6, [r5]
   20e14:	mvn	r4, #0
   20e18:	bl	10fe4 <close@plt>
   20e1c:	str	r6, [r5]
   20e20:	b	20ce8 <dcngettext@plt+0xfcf8>
   20e24:	bl	10ef4 <__errno_location@plt>
   20e28:	ldr	r3, [r0]
   20e2c:	cmp	r3, #22
   20e30:	bne	20db0 <dcngettext@plt+0xfdc0>
   20e34:	mov	r2, r7
   20e38:	mov	r0, r6
   20e3c:	mov	r1, #0
   20e40:	bl	10f60 <fcntl64@plt>
   20e44:	subs	r4, r0, #0
   20e48:	mvnge	r3, #0
   20e4c:	strge	r3, [r5]
   20e50:	bge	20dd8 <dcngettext@plt+0xfde8>
   20e54:	b	20ce8 <dcngettext@plt+0xfcf8>
   20e58:	mov	r0, #14
   20e5c:	str	r4, [sp, #-8]!
   20e60:	str	lr, [sp, #4]
   20e64:	bl	10f90 <nl_langinfo@plt>
   20e68:	cmp	r0, #0
   20e6c:	beq	20e90 <dcngettext@plt+0xfea0>
   20e70:	ldrb	r2, [r0]
   20e74:	movw	r3, #9356	; 0x248c
   20e78:	movt	r3, #2
   20e7c:	ldr	r4, [sp]
   20e80:	add	sp, sp, #4
   20e84:	cmp	r2, #0
   20e88:	moveq	r0, r3
   20e8c:	pop	{pc}		; (ldr pc, [sp], #4)
   20e90:	ldr	r4, [sp]
   20e94:	add	sp, sp, #4
   20e98:	movw	r0, #9356	; 0x248c
   20e9c:	movt	r0, #2
   20ea0:	pop	{pc}		; (ldr pc, [sp], #4)
   20ea4:	strd	r4, [sp, #-20]!	; 0xffffffec
   20ea8:	mov	r5, r2
   20eac:	strd	r6, [sp, #8]
   20eb0:	subs	r6, r0, #0
   20eb4:	mov	r7, r1
   20eb8:	str	lr, [sp, #16]
   20ebc:	sub	sp, sp, #12
   20ec0:	addeq	r6, sp, #4
   20ec4:	mov	r0, r6
   20ec8:	bl	10e64 <mbrtowc@plt>
   20ecc:	cmp	r5, #0
   20ed0:	cmnne	r0, #3
   20ed4:	mov	r4, r0
   20ed8:	bhi	20ef4 <dcngettext@plt+0xff04>
   20edc:	mov	r0, r4
   20ee0:	add	sp, sp, #12
   20ee4:	ldrd	r4, [sp]
   20ee8:	ldrd	r6, [sp, #8]
   20eec:	add	sp, sp, #16
   20ef0:	pop	{pc}		; (ldr pc, [sp], #4)
   20ef4:	mov	r0, #0
   20ef8:	bl	20f4c <dcngettext@plt+0xff5c>
   20efc:	cmp	r0, #0
   20f00:	bne	20edc <dcngettext@plt+0xfeec>
   20f04:	ldrb	r3, [r7]
   20f08:	mov	r4, #1
   20f0c:	str	r3, [r6]
   20f10:	b	20edc <dcngettext@plt+0xfeec>
   20f14:	umull	r2, r3, r1, r2
   20f18:	cmp	r3, #0
   20f1c:	bne	20f28 <dcngettext@plt+0xff38>
   20f20:	mov	r1, r2
   20f24:	b	20b90 <dcngettext@plt+0xfba0>
   20f28:	str	r4, [sp, #-8]!
   20f2c:	str	lr, [sp, #4]
   20f30:	bl	10ef4 <__errno_location@plt>
   20f34:	mov	r3, #12
   20f38:	ldr	r4, [sp]
   20f3c:	add	sp, sp, #4
   20f40:	str	r3, [r0]
   20f44:	mov	r0, #0
   20f48:	pop	{pc}		; (ldr pc, [sp], #4)
   20f4c:	push	{lr}		; (str lr, [sp, #-4]!)
   20f50:	sub	sp, sp, #268	; 0x10c
   20f54:	movw	r2, #257	; 0x101
   20f58:	add	r1, sp, #4
   20f5c:	bl	20fa4 <dcngettext@plt+0xffb4>
   20f60:	cmp	r0, #0
   20f64:	movne	r0, #0
   20f68:	bne	20f9c <dcngettext@plt+0xffac>
   20f6c:	movw	r1, #9364	; 0x2494
   20f70:	movt	r1, #2
   20f74:	add	r0, sp, #4
   20f78:	bl	10d8c <strcmp@plt>
   20f7c:	cmp	r0, #0
   20f80:	beq	20f9c <dcngettext@plt+0xffac>
   20f84:	add	r0, sp, #4
   20f88:	movw	r1, #9368	; 0x2498
   20f8c:	movt	r1, #2
   20f90:	bl	10d8c <strcmp@plt>
   20f94:	adds	r0, r0, #0
   20f98:	movne	r0, #1
   20f9c:	add	sp, sp, #268	; 0x10c
   20fa0:	pop	{pc}		; (ldr pc, [sp], #4)
   20fa4:	strd	r4, [sp, #-16]!
   20fa8:	mov	r5, r1
   20fac:	mov	r1, #0
   20fb0:	mov	r4, r2
   20fb4:	str	r6, [sp, #8]
   20fb8:	str	lr, [sp, #12]
   20fbc:	bl	10f78 <setlocale@plt>
   20fc0:	subs	r6, r0, #0
   20fc4:	beq	21044 <dcngettext@plt+0x10054>
   20fc8:	bl	10edc <strlen@plt>
   20fcc:	cmp	r4, r0
   20fd0:	bhi	20ff0 <dcngettext@plt+0x10000>
   20fd4:	cmp	r4, #0
   20fd8:	moveq	r0, #34	; 0x22
   20fdc:	bne	21014 <dcngettext@plt+0x10024>
   20fe0:	ldrd	r4, [sp]
   20fe4:	ldr	r6, [sp, #8]
   20fe8:	add	sp, sp, #12
   20fec:	pop	{pc}		; (ldr pc, [sp], #4)
   20ff0:	add	r2, r0, #1
   20ff4:	mov	r1, r6
   20ff8:	mov	r0, r5
   20ffc:	bl	10dc8 <memcpy@plt>
   21000:	ldrd	r4, [sp]
   21004:	mov	r0, #0
   21008:	ldr	r6, [sp, #8]
   2100c:	add	sp, sp, #12
   21010:	pop	{pc}		; (ldr pc, [sp], #4)
   21014:	sub	r4, r4, #1
   21018:	mov	r1, r6
   2101c:	mov	r2, r4
   21020:	mov	r0, r5
   21024:	bl	10dc8 <memcpy@plt>
   21028:	mov	r3, #0
   2102c:	mov	r0, #34	; 0x22
   21030:	strb	r3, [r5, r4]
   21034:	ldrd	r4, [sp]
   21038:	ldr	r6, [sp, #8]
   2103c:	add	sp, sp, #12
   21040:	pop	{pc}		; (ldr pc, [sp], #4)
   21044:	cmp	r4, #0
   21048:	mov	r0, #22
   2104c:	strbne	r6, [r5]
   21050:	ldrd	r4, [sp]
   21054:	ldr	r6, [sp, #8]
   21058:	add	sp, sp, #12
   2105c:	pop	{pc}		; (ldr pc, [sp], #4)
   21060:	mov	r1, #0
   21064:	b	10f78 <setlocale@plt>
   21068:	cmp	r3, #0
   2106c:	cmpeq	r2, #0
   21070:	bne	21088 <dcngettext@plt+0x10098>
   21074:	cmp	r1, #0
   21078:	cmpeq	r0, #0
   2107c:	mvnne	r1, #0
   21080:	mvnne	r0, #0
   21084:	b	210a4 <dcngettext@plt+0x100b4>
   21088:	sub	sp, sp, #8
   2108c:	push	{sp, lr}
   21090:	bl	210b4 <dcngettext@plt+0x100c4>
   21094:	ldr	lr, [sp, #4]
   21098:	add	sp, sp, #8
   2109c:	pop	{r2, r3}
   210a0:	bx	lr
   210a4:	push	{r1, lr}
   210a8:	mov	r0, #8
   210ac:	bl	10d74 <raise@plt>
   210b0:	pop	{r1, pc}
   210b4:	cmp	r1, r3
   210b8:	cmpeq	r0, r2
   210bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   210c0:	mov	r4, r0
   210c4:	movcc	r0, #0
   210c8:	mov	r5, r1
   210cc:	ldr	lr, [sp, #36]	; 0x24
   210d0:	movcc	r1, r0
   210d4:	bcc	211d0 <dcngettext@plt+0x101e0>
   210d8:	cmp	r3, #0
   210dc:	clzeq	ip, r2
   210e0:	clzne	ip, r3
   210e4:	addeq	ip, ip, #32
   210e8:	cmp	r5, #0
   210ec:	clzeq	r1, r4
   210f0:	addeq	r1, r1, #32
   210f4:	clzne	r1, r5
   210f8:	sub	ip, ip, r1
   210fc:	sub	sl, ip, #32
   21100:	lsl	r9, r3, ip
   21104:	rsb	fp, ip, #32
   21108:	orr	r9, r9, r2, lsl sl
   2110c:	orr	r9, r9, r2, lsr fp
   21110:	lsl	r8, r2, ip
   21114:	cmp	r5, r9
   21118:	cmpeq	r4, r8
   2111c:	movcc	r0, #0
   21120:	movcc	r1, r0
   21124:	bcc	21140 <dcngettext@plt+0x10150>
   21128:	mov	r0, #1
   2112c:	subs	r4, r4, r8
   21130:	lsl	r1, r0, sl
   21134:	orr	r1, r1, r0, lsr fp
   21138:	lsl	r0, r0, ip
   2113c:	sbc	r5, r5, r9
   21140:	cmp	ip, #0
   21144:	beq	211d0 <dcngettext@plt+0x101e0>
   21148:	lsr	r6, r8, #1
   2114c:	orr	r6, r6, r9, lsl #31
   21150:	lsr	r7, r9, #1
   21154:	mov	r2, ip
   21158:	b	2117c <dcngettext@plt+0x1018c>
   2115c:	subs	r3, r4, r6
   21160:	sbc	r8, r5, r7
   21164:	adds	r3, r3, r3
   21168:	adc	r8, r8, r8
   2116c:	adds	r4, r3, #1
   21170:	adc	r5, r8, #0
   21174:	subs	r2, r2, #1
   21178:	beq	21198 <dcngettext@plt+0x101a8>
   2117c:	cmp	r5, r7
   21180:	cmpeq	r4, r6
   21184:	bcs	2115c <dcngettext@plt+0x1016c>
   21188:	adds	r4, r4, r4
   2118c:	adc	r5, r5, r5
   21190:	subs	r2, r2, #1
   21194:	bne	2117c <dcngettext@plt+0x1018c>
   21198:	lsr	r3, r4, ip
   2119c:	orr	r3, r3, r5, lsl fp
   211a0:	lsr	r2, r5, ip
   211a4:	orr	r3, r3, r5, lsr sl
   211a8:	adds	r0, r0, r4
   211ac:	mov	r4, r3
   211b0:	lsl	r3, r2, ip
   211b4:	orr	r3, r3, r4, lsl sl
   211b8:	lsl	ip, r4, ip
   211bc:	orr	r3, r3, r4, lsr fp
   211c0:	adc	r1, r1, r5
   211c4:	subs	r0, r0, ip
   211c8:	mov	r5, r2
   211cc:	sbc	r1, r1, r3
   211d0:	cmp	lr, #0
   211d4:	strdne	r4, [lr]
   211d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   211dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   211e0:	mov	r7, r0
   211e4:	ldr	r6, [pc, #72]	; 21234 <dcngettext@plt+0x10244>
   211e8:	ldr	r5, [pc, #72]	; 21238 <dcngettext@plt+0x10248>
   211ec:	add	r6, pc, r6
   211f0:	add	r5, pc, r5
   211f4:	sub	r6, r6, r5
   211f8:	mov	r8, r1
   211fc:	mov	r9, r2
   21200:	bl	10d30 <fdopen@plt-0x20>
   21204:	asrs	r6, r6, #2
   21208:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2120c:	mov	r4, #0
   21210:	add	r4, r4, #1
   21214:	ldr	r3, [r5], #4
   21218:	mov	r2, r9
   2121c:	mov	r1, r8
   21220:	mov	r0, r7
   21224:	blx	r3
   21228:	cmp	r6, r4
   2122c:	bne	21210 <dcngettext@plt+0x10220>
   21230:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21234:	andeq	r1, r1, r0, lsr #26
   21238:	andeq	r1, r1, r8, lsl sp
   2123c:	bx	lr
   21240:	ldr	r3, [pc, #12]	; 21254 <dcngettext@plt+0x10264>
   21244:	mov	r1, #0
   21248:	add	r3, pc, r3
   2124c:	ldr	r2, [r3]
   21250:	b	10f00 <__cxa_atexit@plt>
   21254:	andeq	r1, r1, r8, lsr #29

Disassembly of section .fini:

00021258 <.fini>:
   21258:	push	{r3, lr}
   2125c:	pop	{r3, pc}
