<html><body><samp><pre>
<!@TC:1744475118>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Sat Apr 12 18:21:42 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/hdl/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 85.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.124ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[7]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)
                   FF                        delay_counter[11]

   Delay:              11.367ns  (30.1% logic, 69.9% route), 7 logic levels.

 Constraint Details:

     11.367ns physical path delay SLICE_31 to SLICE_2 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.124ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C23C.CLK to     R18C23C.Q1 SLICE_31 (from clk_c)
ROUTE        10     1.032     R18C23C.Q1 to     R18C22C.B0 present_state[7]
CTOF_DEL    ---     0.495     R18C22C.B0 to     R18C22C.F0 SLICE_72
ROUTE         1     1.023     R18C22C.F0 to     R20C22D.B1 delay_cycles_14_5_.un35_i_a4_8[0]
CTOF_DEL    ---     0.495     R20C22D.B1 to     R20C22D.F1 SLICE_54
ROUTE         6     1.818     R20C22D.F1 to     R20C25C.A0 N_568
CTOF_DEL    ---     0.495     R20C25C.A0 to     R20C25C.F0 SLICE_59
ROUTE         8     0.973     R20C25C.F0 to     R20C24B.A0 delay_cycles[8]
CTOF_DEL    ---     0.495     R20C24B.A0 to     R20C24B.F0 SLICE_55
ROUTE         2     1.030     R20C24B.F0 to     R20C26C.B0 delay_cycles[6]
CTOF_DEL    ---     0.495     R20C26C.B0 to     R20C26C.F0 SLICE_42
ROUTE        11     0.663     R20C26C.F0 to     R19C26C.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R19C26C.D0 to     R19C26C.F0 SLICE_75
ROUTE         3     1.406     R19C26C.F0 to    R18C27C.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.367   (30.1% logic, 69.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R18C23C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R18C27C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.124ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[7]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[10]  (to clk_c +)

   Delay:              11.367ns  (30.1% logic, 69.9% route), 7 logic levels.

 Constraint Details:

     11.367ns physical path delay SLICE_31 to SLICE_3 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.124ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C23C.CLK to     R18C23C.Q1 SLICE_31 (from clk_c)
ROUTE        10     1.032     R18C23C.Q1 to     R18C22C.B0 present_state[7]
CTOF_DEL    ---     0.495     R18C22C.B0 to     R18C22C.F0 SLICE_72
ROUTE         1     1.023     R18C22C.F0 to     R20C22D.B1 delay_cycles_14_5_.un35_i_a4_8[0]
CTOF_DEL    ---     0.495     R20C22D.B1 to     R20C22D.F1 SLICE_54
ROUTE         6     1.818     R20C22D.F1 to     R20C25C.A0 N_568
CTOF_DEL    ---     0.495     R20C25C.A0 to     R20C25C.F0 SLICE_59
ROUTE         8     0.973     R20C25C.F0 to     R20C24B.A0 delay_cycles[8]
CTOF_DEL    ---     0.495     R20C24B.A0 to     R20C24B.F0 SLICE_55
ROUTE         2     1.030     R20C24B.F0 to     R20C26C.B0 delay_cycles[6]
CTOF_DEL    ---     0.495     R20C26C.B0 to     R20C26C.F0 SLICE_42
ROUTE        11     0.663     R20C26C.F0 to     R19C26C.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R19C26C.D0 to     R19C26C.F0 SLICE_75
ROUTE         3     1.406     R19C26C.F0 to    R18C27B.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.367   (30.1% logic, 69.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R18C23C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R18C27B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.150ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[11]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)
                   FF                        delay_counter[11]

   Delay:              11.341ns  (30.2% logic, 69.8% route), 7 logic levels.

 Constraint Details:

     11.341ns physical path delay SLICE_33 to SLICE_2 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.150ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C24C.CLK to     R18C24C.Q1 SLICE_33 (from clk_c)
ROUTE         9     1.006     R18C24C.Q1 to     R18C22C.A0 present_state[11]
CTOF_DEL    ---     0.495     R18C22C.A0 to     R18C22C.F0 SLICE_72
ROUTE         1     1.023     R18C22C.F0 to     R20C22D.B1 delay_cycles_14_5_.un35_i_a4_8[0]
CTOF_DEL    ---     0.495     R20C22D.B1 to     R20C22D.F1 SLICE_54
ROUTE         6     1.818     R20C22D.F1 to     R20C25C.A0 N_568
CTOF_DEL    ---     0.495     R20C25C.A0 to     R20C25C.F0 SLICE_59
ROUTE         8     0.973     R20C25C.F0 to     R20C24B.A0 delay_cycles[8]
CTOF_DEL    ---     0.495     R20C24B.A0 to     R20C24B.F0 SLICE_55
ROUTE         2     1.030     R20C24B.F0 to     R20C26C.B0 delay_cycles[6]
CTOF_DEL    ---     0.495     R20C26C.B0 to     R20C26C.F0 SLICE_42
ROUTE        11     0.663     R20C26C.F0 to     R19C26C.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R19C26C.D0 to     R19C26C.F0 SLICE_75
ROUTE         3     1.406     R19C26C.F0 to    R18C27C.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.341   (30.2% logic, 69.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R18C24C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R18C27C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.150ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[11]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[10]  (to clk_c +)

   Delay:              11.341ns  (30.2% logic, 69.8% route), 7 logic levels.

 Constraint Details:

     11.341ns physical path delay SLICE_33 to SLICE_3 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.150ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C24C.CLK to     R18C24C.Q1 SLICE_33 (from clk_c)
ROUTE         9     1.006     R18C24C.Q1 to     R18C22C.A0 present_state[11]
CTOF_DEL    ---     0.495     R18C22C.A0 to     R18C22C.F0 SLICE_72
ROUTE         1     1.023     R18C22C.F0 to     R20C22D.B1 delay_cycles_14_5_.un35_i_a4_8[0]
CTOF_DEL    ---     0.495     R20C22D.B1 to     R20C22D.F1 SLICE_54
ROUTE         6     1.818     R20C22D.F1 to     R20C25C.A0 N_568
CTOF_DEL    ---     0.495     R20C25C.A0 to     R20C25C.F0 SLICE_59
ROUTE         8     0.973     R20C25C.F0 to     R20C24B.A0 delay_cycles[8]
CTOF_DEL    ---     0.495     R20C24B.A0 to     R20C24B.F0 SLICE_55
ROUTE         2     1.030     R20C24B.F0 to     R20C26C.B0 delay_cycles[6]
CTOF_DEL    ---     0.495     R20C26C.B0 to     R20C26C.F0 SLICE_42
ROUTE        11     0.663     R20C26C.F0 to     R19C26C.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R19C26C.D0 to     R19C26C.F0 SLICE_75
ROUTE         3     1.406     R19C26C.F0 to    R18C27B.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.341   (30.2% logic, 69.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R18C24C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R18C27B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.160ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[3]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)
                   FF                        delay_counter[11]

   Delay:              11.331ns  (30.2% logic, 69.8% route), 7 logic levels.

 Constraint Details:

     11.331ns physical path delay SLICE_29 to SLICE_2 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.160ns

 Physical Path Details:

      Data path SLICE_29 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C23A.CLK to     R18C23A.Q1 SLICE_29 (from clk_c)
ROUTE         6     1.055     R18C23A.Q1 to     R20C23B.B1 present_state[3]
CTOF_DEL    ---     0.495     R20C23B.B1 to     R20C23B.F1 SLICE_73
ROUTE         1     0.964     R20C23B.F1 to     R20C22D.A1 delay_cycles_14_5_.un35_i_a4_1[0]
CTOF_DEL    ---     0.495     R20C22D.A1 to     R20C22D.F1 SLICE_54
ROUTE         6     1.818     R20C22D.F1 to     R20C25C.A0 N_568
CTOF_DEL    ---     0.495     R20C25C.A0 to     R20C25C.F0 SLICE_59
ROUTE         8     0.973     R20C25C.F0 to     R20C24B.A0 delay_cycles[8]
CTOF_DEL    ---     0.495     R20C24B.A0 to     R20C24B.F0 SLICE_55
ROUTE         2     1.030     R20C24B.F0 to     R20C26C.B0 delay_cycles[6]
CTOF_DEL    ---     0.495     R20C26C.B0 to     R20C26C.F0 SLICE_42
ROUTE        11     0.663     R20C26C.F0 to     R19C26C.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R19C26C.D0 to     R19C26C.F0 SLICE_75
ROUTE         3     1.406     R19C26C.F0 to    R18C27C.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.331   (30.2% logic, 69.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R18C23A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R18C27C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.160ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[3]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[10]  (to clk_c +)

   Delay:              11.331ns  (30.2% logic, 69.8% route), 7 logic levels.

 Constraint Details:

     11.331ns physical path delay SLICE_29 to SLICE_3 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.160ns

 Physical Path Details:

      Data path SLICE_29 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C23A.CLK to     R18C23A.Q1 SLICE_29 (from clk_c)
ROUTE         6     1.055     R18C23A.Q1 to     R20C23B.B1 present_state[3]
CTOF_DEL    ---     0.495     R20C23B.B1 to     R20C23B.F1 SLICE_73
ROUTE         1     0.964     R20C23B.F1 to     R20C22D.A1 delay_cycles_14_5_.un35_i_a4_1[0]
CTOF_DEL    ---     0.495     R20C22D.A1 to     R20C22D.F1 SLICE_54
ROUTE         6     1.818     R20C22D.F1 to     R20C25C.A0 N_568
CTOF_DEL    ---     0.495     R20C25C.A0 to     R20C25C.F0 SLICE_59
ROUTE         8     0.973     R20C25C.F0 to     R20C24B.A0 delay_cycles[8]
CTOF_DEL    ---     0.495     R20C24B.A0 to     R20C24B.F0 SLICE_55
ROUTE         2     1.030     R20C24B.F0 to     R20C26C.B0 delay_cycles[6]
CTOF_DEL    ---     0.495     R20C26C.B0 to     R20C26C.F0 SLICE_42
ROUTE        11     0.663     R20C26C.F0 to     R19C26C.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R19C26C.D0 to     R19C26C.F0 SLICE_75
ROUTE         3     1.406     R19C26C.F0 to    R18C27B.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.331   (30.2% logic, 69.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R18C23A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R18C27B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.212ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[19]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)
                   FF                        delay_counter[11]

   Delay:              11.279ns  (30.3% logic, 69.7% route), 7 logic levels.

 Constraint Details:

     11.279ns physical path delay SLICE_37 to SLICE_2 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.212ns

 Physical Path Details:

      Data path SLICE_37 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C22B.CLK to     R20C22B.Q1 SLICE_37 (from clk_c)
ROUTE         6     1.003     R20C22B.Q1 to     R20C23B.A1 present_state[19]
CTOF_DEL    ---     0.495     R20C23B.A1 to     R20C23B.F1 SLICE_73
ROUTE         1     0.964     R20C23B.F1 to     R20C22D.A1 delay_cycles_14_5_.un35_i_a4_1[0]
CTOF_DEL    ---     0.495     R20C22D.A1 to     R20C22D.F1 SLICE_54
ROUTE         6     1.818     R20C22D.F1 to     R20C25C.A0 N_568
CTOF_DEL    ---     0.495     R20C25C.A0 to     R20C25C.F0 SLICE_59
ROUTE         8     0.973     R20C25C.F0 to     R20C24B.A0 delay_cycles[8]
CTOF_DEL    ---     0.495     R20C24B.A0 to     R20C24B.F0 SLICE_55
ROUTE         2     1.030     R20C24B.F0 to     R20C26C.B0 delay_cycles[6]
CTOF_DEL    ---     0.495     R20C26C.B0 to     R20C26C.F0 SLICE_42
ROUTE        11     0.663     R20C26C.F0 to     R19C26C.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R19C26C.D0 to     R19C26C.F0 SLICE_75
ROUTE         3     1.406     R19C26C.F0 to    R18C27C.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.279   (30.3% logic, 69.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R20C22B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R18C27C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.212ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[19]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[10]  (to clk_c +)

   Delay:              11.279ns  (30.3% logic, 69.7% route), 7 logic levels.

 Constraint Details:

     11.279ns physical path delay SLICE_37 to SLICE_3 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.212ns

 Physical Path Details:

      Data path SLICE_37 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C22B.CLK to     R20C22B.Q1 SLICE_37 (from clk_c)
ROUTE         6     1.003     R20C22B.Q1 to     R20C23B.A1 present_state[19]
CTOF_DEL    ---     0.495     R20C23B.A1 to     R20C23B.F1 SLICE_73
ROUTE         1     0.964     R20C23B.F1 to     R20C22D.A1 delay_cycles_14_5_.un35_i_a4_1[0]
CTOF_DEL    ---     0.495     R20C22D.A1 to     R20C22D.F1 SLICE_54
ROUTE         6     1.818     R20C22D.F1 to     R20C25C.A0 N_568
CTOF_DEL    ---     0.495     R20C25C.A0 to     R20C25C.F0 SLICE_59
ROUTE         8     0.973     R20C25C.F0 to     R20C24B.A0 delay_cycles[8]
CTOF_DEL    ---     0.495     R20C24B.A0 to     R20C24B.F0 SLICE_55
ROUTE         2     1.030     R20C24B.F0 to     R20C26C.B0 delay_cycles[6]
CTOF_DEL    ---     0.495     R20C26C.B0 to     R20C26C.F0 SLICE_42
ROUTE        11     0.663     R20C26C.F0 to     R19C26C.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R19C26C.D0 to     R19C26C.F0 SLICE_75
ROUTE         3     1.406     R19C26C.F0 to    R18C27B.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.279   (30.3% logic, 69.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R20C22B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R18C27B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[0]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)
                   FF                        delay_counter[11]

   Delay:              11.275ns  (34.7% logic, 65.3% route), 8 logic levels.

 Constraint Details:

     11.275ns physical path delay SLICE_28 to SLICE_2 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.216ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C22C.CLK to     R20C22C.Q0 SLICE_28 (from clk_c)
ROUTE         4     1.433     R20C22C.Q0 to     R20C23D.B1 present_state[0]
CTOF_DEL    ---     0.495     R20C23D.B1 to     R20C23D.F1 SLICE_74
ROUTE         1     0.626     R20C23D.F1 to     R20C23A.D0 delay_cycles_14_5_.un35_a4_1[2]
CTOF_DEL    ---     0.495     R20C23A.D0 to     R20C23A.F0 SLICE_63
ROUTE         1     0.766     R20C23A.F0 to     R20C25C.C1 delay_cycles_14_5_.un35_a4_3[2]
CTOF_DEL    ---     0.495     R20C25C.C1 to     R20C25C.F1 SLICE_59
ROUTE         5     0.461     R20C25C.F1 to     R20C25C.C0 N_570
CTOF_DEL    ---     0.495     R20C25C.C0 to     R20C25C.F0 SLICE_59
ROUTE         8     0.973     R20C25C.F0 to     R20C24B.A0 delay_cycles[8]
CTOF_DEL    ---     0.495     R20C24B.A0 to     R20C24B.F0 SLICE_55
ROUTE         2     1.030     R20C24B.F0 to     R20C26C.B0 delay_cycles[6]
CTOF_DEL    ---     0.495     R20C26C.B0 to     R20C26C.F0 SLICE_42
ROUTE        11     0.663     R20C26C.F0 to     R19C26C.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R19C26C.D0 to     R19C26C.F0 SLICE_75
ROUTE         3     1.406     R19C26C.F0 to    R18C27C.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.275   (34.7% logic, 65.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R20C22C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R18C27C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[0]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[10]  (to clk_c +)

   Delay:              11.275ns  (34.7% logic, 65.3% route), 8 logic levels.

 Constraint Details:

     11.275ns physical path delay SLICE_28 to SLICE_3 meets
     11.765ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 11.491ns) by 0.216ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C22C.CLK to     R20C22C.Q0 SLICE_28 (from clk_c)
ROUTE         4     1.433     R20C22C.Q0 to     R20C23D.B1 present_state[0]
CTOF_DEL    ---     0.495     R20C23D.B1 to     R20C23D.F1 SLICE_74
ROUTE         1     0.626     R20C23D.F1 to     R20C23A.D0 delay_cycles_14_5_.un35_a4_1[2]
CTOF_DEL    ---     0.495     R20C23A.D0 to     R20C23A.F0 SLICE_63
ROUTE         1     0.766     R20C23A.F0 to     R20C25C.C1 delay_cycles_14_5_.un35_a4_3[2]
CTOF_DEL    ---     0.495     R20C25C.C1 to     R20C25C.F1 SLICE_59
ROUTE         5     0.461     R20C25C.F1 to     R20C25C.C0 N_570
CTOF_DEL    ---     0.495     R20C25C.C0 to     R20C25C.F0 SLICE_59
ROUTE         8     0.973     R20C25C.F0 to     R20C24B.A0 delay_cycles[8]
CTOF_DEL    ---     0.495     R20C24B.A0 to     R20C24B.F0 SLICE_55
ROUTE         2     1.030     R20C24B.F0 to     R20C26C.B0 delay_cycles[6]
CTOF_DEL    ---     0.495     R20C26C.B0 to     R20C26C.F0 SLICE_42
ROUTE        11     0.663     R20C26C.F0 to     R19C26C.D0 un1_delay_cycles_10
CTOF_DEL    ---     0.495     R19C26C.D0 to     R19C26C.F0 SLICE_75
ROUTE         3     1.406     R19C26C.F0 to    R18C27B.LSR un1_delay_cycles_10_1_RNIIEA4B (to clk_c)
                  --------
                   11.275   (34.7% logic, 65.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R20C22C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     2.433       B9.PADDI to    R18C27B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

Report:   85.903MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 85.000000 MHz ;    |   85.000 MHz|   85.903 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 101
   Covered under: FREQUENCY PORT "clk" 85.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5783 paths, 1 nets, and 601 connections (58.07% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Sat Apr 12 18:21:43 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/hdl/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 85.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[15]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[15]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C29A.CLK to     R17C29A.Q0 SLICE_12 (from clk_c)
ROUTE         2     0.132     R17C29A.Q0 to     R17C29A.A0 refresh_counter[15]
CTOF_DEL    ---     0.101     R17C29A.A0 to     R17C29A.F0 SLICE_12
ROUTE         1     0.000     R17C29A.F0 to    R17C29A.DI0 un2_refresh_counter[15] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C29A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C29A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[14]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28D.CLK to     R17C28D.Q1 SLICE_13 (from clk_c)
ROUTE         2     0.132     R17C28D.Q1 to     R17C28D.A1 refresh_counter[14]
CTOF_DEL    ---     0.101     R17C28D.A1 to     R17C28D.F1 SLICE_13
ROUTE         1     0.000     R17C28D.F1 to    R17C28D.DI1 un2_refresh_counter[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C28D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C28D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[13]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28D.CLK to     R17C28D.Q0 SLICE_13 (from clk_c)
ROUTE         2     0.132     R17C28D.Q0 to     R17C28D.A0 refresh_counter[13]
CTOF_DEL    ---     0.101     R17C28D.A0 to     R17C28D.F0 SLICE_13
ROUTE         1     0.000     R17C28D.F0 to    R17C28D.DI0 un2_refresh_counter[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C28D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C28D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[11]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28C.CLK to     R17C28C.Q0 SLICE_14 (from clk_c)
ROUTE         2     0.132     R17C28C.Q0 to     R17C28C.A0 refresh_counter[11]
CTOF_DEL    ---     0.101     R17C28C.A0 to     R17C28C.F0 SLICE_14
ROUTE         1     0.000     R17C28C.F0 to    R17C28C.DI0 un2_refresh_counter[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C28C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C28C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[12]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28C.CLK to     R17C28C.Q1 SLICE_14 (from clk_c)
ROUTE         2     0.132     R17C28C.Q1 to     R17C28C.A1 refresh_counter[12]
CTOF_DEL    ---     0.101     R17C28C.A1 to     R17C28C.F1 SLICE_14
ROUTE         1     0.000     R17C28C.F1 to    R17C28C.DI1 un2_refresh_counter[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C28C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C28C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[10]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_15 to SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28B.CLK to     R17C28B.Q1 SLICE_15 (from clk_c)
ROUTE         2     0.132     R17C28B.Q1 to     R17C28B.A1 refresh_counter[10]
CTOF_DEL    ---     0.101     R17C28B.A1 to     R17C28B.F1 SLICE_15
ROUTE         1     0.000     R17C28B.F1 to    R17C28B.DI1 un2_refresh_counter[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C28B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C28B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[9]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_15 to SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28B.CLK to     R17C28B.Q0 SLICE_15 (from clk_c)
ROUTE         2     0.132     R17C28B.Q0 to     R17C28B.A0 refresh_counter[9]
CTOF_DEL    ---     0.101     R17C28B.A0 to     R17C28B.F0 SLICE_15
ROUTE         1     0.000     R17C28B.F0 to    R17C28B.DI0 un2_refresh_counter[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C28B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C28B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[7]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_16 to SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28A.CLK to     R17C28A.Q0 SLICE_16 (from clk_c)
ROUTE         2     0.132     R17C28A.Q0 to     R17C28A.A0 refresh_counter[7]
CTOF_DEL    ---     0.101     R17C28A.A0 to     R17C28A.F0 SLICE_16
ROUTE         1     0.000     R17C28A.F0 to    R17C28A.DI0 un2_refresh_counter[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C28A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C28A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_16 to SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28A.CLK to     R17C28A.Q1 SLICE_16 (from clk_c)
ROUTE         2     0.132     R17C28A.Q1 to     R17C28A.A1 refresh_counter[8]
CTOF_DEL    ---     0.101     R17C28A.A1 to     R17C28A.F1 SLICE_16
ROUTE         1     0.000     R17C28A.F1 to    R17C28A.DI1 un2_refresh_counter[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C28A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C28A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_17 to SLICE_17 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C27D.CLK to     R17C27D.Q0 SLICE_17 (from clk_c)
ROUTE         2     0.132     R17C27D.Q0 to     R17C27D.A0 refresh_counter[5]
CTOF_DEL    ---     0.101     R17C27D.A0 to     R17C27D.F0 SLICE_17
ROUTE         1     0.000     R17C27D.F0 to    R17C27D.DI0 un2_refresh_counter[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C27D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       101     0.881       B9.PADDI to    R17C27D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 85.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 101
   Covered under: FREQUENCY PORT "clk" 85.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5783 paths, 1 nets, and 601 connections (58.07% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


</pre></samp></body></html>
