// Seed: 3172434767
module module_0 ();
  id_1 :
  assert property (@(negedge 1'b0) id_1) if (-1) id_1 <= #1 id_1;
  for (id_2 = 1'h0 - ""; 1 && id_2 + 1; id_1 = -1) begin : LABEL_0
    wire id_3;
  end
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  module_0 modCall_1 ();
endmodule
program module_2 (
    output tri0  id_0,
    output uwire id_1,
    output tri1  id_2,
    input  tri1  id_3,
    output tri   id_4,
    input  tri0  id_5
);
  assign id_4 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endprogram
