# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top --top-module tpu_top --vpi --public-flat-rw --prefix Vtop -o tpu_top -LDFLAGS -Wl,-rpath,/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/venv/lib/python3.14/site-packages/cocotb/libs -L/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/venv/lib/python3.14/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --timing -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL -Wno-UNDRIVEN /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/venv/lib/python3.14/site-packages/cocotb/share/lib/verilator/verilator.cpp /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/tpu_top.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_controller.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_rx.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_tx.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/tpu_bridge.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/mlp_top.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/dual_weight_fifo.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/weight_fifo.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/unified_buffer.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/mmu.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/pe.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/accumulator.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/accumulator_mem.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/accumulator_align.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/activation_pipeline.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/activation_func.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/normalizer.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/loss_block.sv"
S      1252 127948447  1767143773           0  1767143773           0 "7fLIyV0DXtgK01DL8B0TWjvrsnCQTPV3pHYcTQwd" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/accumulator.sv"
S      1824 127948448  1767143773           0  1767143773           0 "QocmTIYAeNYwkkMIW7reQddgvPbyCARyyV8Bwfs5" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/accumulator_align.sv"
S      3390 127948449  1767143773           0  1767143773           0 "YJTylJtL5gFBF9QjKuRS48VJmguuNjT3QmJG5bpi" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/accumulator_mem.sv"
S      1277 127948450  1767143773           0  1767143773           0 "A44bJ0yASaq1qMr66TpakXs17h4mDFfWWoH3BwM4" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/activation_func.sv"
S      3278 127948451  1767143773           0  1767143773           0 "1xH9eIFCIKaI8AYALPtDVA8a947DBaIyGVoSOFHw" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/activation_pipeline.sv"
S      2397 127948452  1767143773           0  1767143773           0 "geBfF3QpwnzxhDXnZBN9d3xBd90iRgRMdxqXaFGy" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/dual_weight_fifo.sv"
S       770 127948453  1767143773           0  1767143773           0 "aguZkAorw5BO8Lq0iShmoSNzVbcZ0NpgnMyVmbz2" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/loss_block.sv"
S     12667 128045605  1767172745           0  1767172745           0 "4w5aSOXppZt6TsAdnevix1uhqh9D6xsCdzuBEuxx" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/mlp_top.sv"
S      2444 127948455  1767143773           0  1767143773           0 "B6dAj4Yit6IOO4VBAylE4soAJp41LC8s4d8Fae4h" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/mmu.sv"
S       949 127948456  1767143773           0  1767143773           0 "D2JYUTXMyHaZYtPitvRsiGVy1Wt8eFQihPyOZAXR" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/normalizer.sv"
S      1254 127948457  1767143773           0  1767143773           0 "sPPjZFKHpGtGPxkdTaakAx7x0kwWGvYQrOy60Iij" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/pe.sv"
S      3052 128042946  1767171747           0  1767171747           0 "voxgUlV3AbSH5G9GpFw3UHQFG1wczMn6sqtrbwcK" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/tpu_bridge.sv"
S      5232 128043067  1767171773           0  1767171773           0 "1U1hsj9o3dnXGvrpphuOcqQAyMhSyBoSuiWBqT1p" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/tpu_top.sv"
S     19062 128044259  1767172152           0  1767172152           0 "xjSAAnECiHcMeUeYVRzKQW6HhuRPTcobboJFVMA7" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_controller.sv"
S      3832 127956607  1767145920           0  1767145920           0 "Z244np1ohlOZtri89cUsrGsH9QYUJEAXyhFH09UZ" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_rx.sv"
S      2756 127962082  1767147400           0  1767147400           0 "550lEdnBHCREDMA5BAqFnU0RvGBoaB5D9OH5815I" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_tx.sv"
S      2295 127948458  1767143773           0  1767143773           0 "xrcD4WUKHODPV6W77FyiD7t9WrwMtDQ7435EACsS" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/unified_buffer.sv"
S       939 127948459  1767143773           0  1767143773           0 "v8ZF1jYqnHN3U18RY74KAOH2QllR7Y8YgfXCS7a5" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/weight_fifo.sv"
T      5076 128046088  1767173085           0  1767173085           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop.cpp"
T      3612 128046087  1767173085           0  1767173085           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop.h"
T      2423 128046098  1767173085           0  1767173085           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop.mk"
T       669 128046086  1767173085           0  1767173085           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__Dpi.cpp"
T       520 128046085  1767173085           0  1767173085           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__Dpi.h"
T     97842 128046083  1767173085           0  1767173085           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__Syms.cpp"
T      2702 128046084  1767173085           0  1767173085           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__Syms.h"
T       290 128046095  1767173085           0  1767173085           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__TraceDecls__0__Slow.cpp"
T     46146 128046096  1767173085           0  1767173085           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__Trace__0.cpp"
T    127602 128046094  1767173085           0  1767173085           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__Trace__0__Slow.cpp"
T     40600 128046090  1767173085           0  1767173085           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop___024root.h"
T    229739 128046093  1767173085           0  1767173085           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop___024root__0.cpp"
T     87154 128046092  1767173085           0  1767173085           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop___024root__0__Slow.cpp"
T      3614 128046091  1767173085           0  1767173085           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop___024root__Slow.cpp"
T       773 128046089  1767173085           0  1767173085           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__pch.h"
T      3446 128046099  1767173085           0  1767173085           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__ver.d"
T         0        0  1767173085           0  1767173085           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop__verFiles.dat"
T      1753 128046097  1767173085           0  1767173085           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/tpu_top/Vtop_classes.mk"
S  11730208 125263226  1766356077           0  1762099966           0 "unhashed" "/opt/homebrew/Cellar/verilator/5.042/bin/verilator_bin"
S      6463 125263345  1766356077           0  1762099966           0 "JZm6meYsIyq0R8uGaji2NEBdPusokdGZs82CBAWw" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std.sv"
S      3211 125263346  1766356077           0  1762099966           0 "OR1rZliZFrJspYue6obWFuZ2lJCaOWbs1SaAgBq7" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std_waiver.vlt"
