<Processor name="MK30D10" description="MK30D10 NXP Microcontroller">
  <RegisterGroup name="FTFL_FlashConfig" start="0x400" description="Flash configuration field">
    <Register start="+0" size="1" name="NV_BACKKEY3" access="ReadOnly" description="Backdoor Comparison Key 3." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x1" size="1" name="NV_BACKKEY2" access="ReadOnly" description="Backdoor Comparison Key 2." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x2" size="1" name="NV_BACKKEY1" access="ReadOnly" description="Backdoor Comparison Key 1." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x3" size="1" name="NV_BACKKEY0" access="ReadOnly" description="Backdoor Comparison Key 0." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x4" size="1" name="NV_BACKKEY7" access="ReadOnly" description="Backdoor Comparison Key 7." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x5" size="1" name="NV_BACKKEY6" access="ReadOnly" description="Backdoor Comparison Key 6." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x6" size="1" name="NV_BACKKEY5" access="ReadOnly" description="Backdoor Comparison Key 5." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x7" size="1" name="NV_BACKKEY4" access="ReadOnly" description="Backdoor Comparison Key 4." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x8" size="1" name="NV_FPROT3" access="ReadOnly" description="Non-volatile P-Flash Protection 1 - Low Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0x9" size="1" name="NV_FPROT2" access="ReadOnly" description="Non-volatile P-Flash Protection 1 - High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xA" size="1" name="NV_FPROT1" access="ReadOnly" description="Non-volatile P-Flash Protection 0 - Low Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xB" size="1" name="NV_FPROT0" access="ReadOnly" description="Non-volatile P-Flash Protection 0 - High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xC" size="1" name="NV_FSEC" access="ReadOnly" description="Non-volatile Flash Security Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="2" name="SEC" description="Flash Security">
        <Enum name="10" start="0b10" description="MCU security status is unsecure" />
        <Enum name="11" start="0b11" description="MCU security status is secure" />
      </BitField>
      <BitField start="2" size="2" name="FSLACC" description="Freescale Failure Analysis Access Code">
        <Enum name="10" start="0b10" description="Freescale factory access denied" />
        <Enum name="11" start="0b11" description="Freescale factory access granted" />
      </BitField>
      <BitField start="4" size="2" name="MEEN" description="no description available">
        <Enum name="10" start="0b10" description="Mass erase is disabled" />
        <Enum name="11" start="0b11" description="Mass erase is enabled" />
      </BitField>
      <BitField start="6" size="2" name="KEYEN" description="Backdoor Key Security Enable">
        <Enum name="10" start="0b10" description="Backdoor key access enabled" />
        <Enum name="11" start="0b11" description="Backdoor key access disabled" />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="NV_FOPT" access="ReadOnly" description="Non-volatile Flash Option Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="1" name="LPBOOT" description="no description available">
        <Enum name="00" start="0b0" description="Low-power boot" />
        <Enum name="01" start="0b1" description="Normal boot" />
      </BitField>
      <BitField start="1" size="1" name="EZPORT_DIS" description="no description available">
        <Enum name="00" start="0b0" description="EzPort operation is disabled" />
        <Enum name="01" start="0b1" description="EzPort operation is enabled" />
      </BitField>
      <BitField start="2" size="1" name="NMI_DIS" description="no description available">
        <Enum name="00" start="0b0" description="NMI interrupts are always blocked" />
        <Enum name="01" start="0b1" description="NMI_b pin/interrupts reset default to enabled" />
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="NV_FEPROT" access="ReadOnly" description="Non-volatile EERAM Protection Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="EPROT" description="no description available" />
    </Register>
    <Register start="+0xF" size="1" name="NV_FDPROT" access="ReadOnly" description="Non-volatile D-Flash Protection Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DPROT" description="D-Flash Region Protect" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AIPS0" start="0x40000000" description="AIPS-Lite Bridge">
    <Register start="+0" size="4" name="AIPS0_MPRA" access="Read/Write" description="Master Privilege Register A" reset_value="0x77700000" reset_mask="0x77777700">
      <BitField start="8" size="1" name="MPL5" description="Master Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="9" size="1" name="MTW5" description="Master Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="10" size="1" name="MTR5" description="Master Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="12" size="1" name="MPL4" description="Master Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="13" size="1" name="MTW4" description="Master Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="14" size="1" name="MTR4" description="Master Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="16" size="1" name="MPL3" description="Master Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="17" size="1" name="MTW3" description="Master Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="18" size="1" name="MTR3" description="Master Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="20" size="1" name="MPL2" description="Master Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="21" size="1" name="MTW2" description="Master Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="22" size="1" name="MTR2" description="Master Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="24" size="1" name="MPL1" description="Master privilege level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="25" size="1" name="MTW1" description="Master trusted for writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="26" size="1" name="MTR1" description="Master trusted for read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="28" size="1" name="MPL0" description="Master Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="29" size="1" name="MTW0" description="Master Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="30" size="1" name="MTR0" description="Master Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="AIPS0_PACRA" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="AIPS0_PACRB" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="AIPS0_PACRC" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="AIPS0_PACRD" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="AIPS0_PACRE" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="AIPS0_PACRF" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="AIPS0_PACRG" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="AIPS0_PACRH" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="AIPS0_PACRI" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="AIPS0_PACRJ" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="AIPS0_PACRK" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="AIPS0_PACRL" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="AIPS0_PACRM" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="AIPS0_PACRN" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="AIPS0_PACRO" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="AIPS0_PACRP" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AIPS1" start="0x40080000" description="AIPS-Lite Bridge">
    <Register start="+0" size="4" name="AIPS1_MPRA" access="Read/Write" description="Master Privilege Register A" reset_value="0x77700000" reset_mask="0x77777700">
      <BitField start="8" size="1" name="MPL5" description="Master Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="9" size="1" name="MTW5" description="Master Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="10" size="1" name="MTR5" description="Master Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="12" size="1" name="MPL4" description="Master Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="13" size="1" name="MTW4" description="Master Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="14" size="1" name="MTR4" description="Master Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="16" size="1" name="MPL3" description="Master Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="17" size="1" name="MTW3" description="Master Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="18" size="1" name="MTR3" description="Master Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="20" size="1" name="MPL2" description="Master Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="21" size="1" name="MTW2" description="Master Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="22" size="1" name="MTR2" description="Master Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="24" size="1" name="MPL1" description="Master privilege level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="25" size="1" name="MTW1" description="Master trusted for writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="26" size="1" name="MTR1" description="Master trusted for read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="28" size="1" name="MPL0" description="Master Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="29" size="1" name="MTW0" description="Master Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="30" size="1" name="MTR0" description="Master Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="AIPS1_PACRA" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="AIPS1_PACRB" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="AIPS1_PACRC" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="AIPS1_PACRD" access="Read/Write" description="Peripheral Access Control Register" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="AIPS1_PACRE" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="AIPS1_PACRF" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="AIPS1_PACRG" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="AIPS1_PACRH" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="AIPS1_PACRI" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="AIPS1_PACRJ" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="AIPS1_PACRK" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="AIPS1_PACRL" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="AIPS1_PACRM" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="AIPS1_PACRN" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="AIPS1_PACRO" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="AIPS1_PACRP" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AXBS" start="0x40004000" description="Crossbar switch">
    <Register start="+0+0" size="4" name="AXBS_PRS0" access="Read/Write" description="Priority Registers Slave" reset_value="0x543210" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0" description="Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="4" size="3" name="M1" description="Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="8" size="3" name="M2" description="Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="20" size="3" name="M5" description="Master 5 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
    </Register>
    <Register start="+0+256" size="4" name="AXBS_PRS1" access="Read/Write" description="Priority Registers Slave" reset_value="0x543210" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0" description="Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="4" size="3" name="M1" description="Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="8" size="3" name="M2" description="Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="20" size="3" name="M5" description="Master 5 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
    </Register>
    <Register start="+0+512" size="4" name="AXBS_PRS2" access="Read/Write" description="Priority Registers Slave" reset_value="0x543210" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0" description="Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="4" size="3" name="M1" description="Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="8" size="3" name="M2" description="Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="20" size="3" name="M5" description="Master 5 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
    </Register>
    <Register start="+0+768" size="4" name="AXBS_PRS3" access="Read/Write" description="Priority Registers Slave" reset_value="0x543210" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0" description="Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="4" size="3" name="M1" description="Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="8" size="3" name="M2" description="Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="20" size="3" name="M5" description="Master 5 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
    </Register>
    <Register start="+0+1024" size="4" name="AXBS_PRS4" access="Read/Write" description="Priority Registers Slave" reset_value="0x543210" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0" description="Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="4" size="3" name="M1" description="Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="8" size="3" name="M2" description="Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
      <BitField start="20" size="3" name="M5" description="Master 5 Priority. Sets the arbitration priority for this port on the associated slave port.">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port." />
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port." />
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port." />
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port." />
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port." />
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port." />
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port." />
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="AXBS_CRS0" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK" description="Park">
        <Enum name="000" start="0b000" description="Park on master port M0" />
        <Enum name="001" start="0b001" description="Park on master port M1" />
        <Enum name="010" start="0b010" description="Park on master port M2" />
        <Enum name="011" start="0b011" description="Park on master port M3" />
        <Enum name="100" start="0b100" description="Park on master port M4" />
        <Enum name="101" start="0b101" description="Park on master port M5" />
        <Enum name="110" start="0b110" description="Park on master port M6" />
        <Enum name="111" start="0b111" description="Park on master port M7" />
      </BitField>
      <BitField start="4" size="2" name="PCTL" description="Parking Control">
        <Enum name="00" start="0b00" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field" />
        <Enum name="01" start="0b01" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port" />
        <Enum name="10" start="0b10" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state" />
      </BitField>
      <BitField start="8" size="2" name="ARB" description="Arbitration Mode">
        <Enum name="00" start="0b00" description="Fixed priority" />
        <Enum name="01" start="0b01" description="Round-robin, or rotating, priority" />
      </BitField>
      <BitField start="30" size="1" name="HLP" description="Halt Low Priority">
        <Enum name="0" start="0b0" description="The low power mode request has the highest priority for arbitration on this slave port" />
        <Enum name="1" start="0b1" description="The low power mode request has the lowest initial priority for arbitration on this slave port" />
      </BitField>
      <BitField start="31" size="1" name="RO" description="Read Only">
        <Enum name="0" start="0b0" description="The slave port's registers are writeable" />
        <Enum name="1" start="0b1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response." />
      </BitField>
    </Register>
    <Register start="+0x10+256" size="4" name="AXBS_CRS1" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK" description="Park">
        <Enum name="000" start="0b000" description="Park on master port M0" />
        <Enum name="001" start="0b001" description="Park on master port M1" />
        <Enum name="010" start="0b010" description="Park on master port M2" />
        <Enum name="011" start="0b011" description="Park on master port M3" />
        <Enum name="100" start="0b100" description="Park on master port M4" />
        <Enum name="101" start="0b101" description="Park on master port M5" />
        <Enum name="110" start="0b110" description="Park on master port M6" />
        <Enum name="111" start="0b111" description="Park on master port M7" />
      </BitField>
      <BitField start="4" size="2" name="PCTL" description="Parking Control">
        <Enum name="00" start="0b00" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field" />
        <Enum name="01" start="0b01" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port" />
        <Enum name="10" start="0b10" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state" />
      </BitField>
      <BitField start="8" size="2" name="ARB" description="Arbitration Mode">
        <Enum name="00" start="0b00" description="Fixed priority" />
        <Enum name="01" start="0b01" description="Round-robin, or rotating, priority" />
      </BitField>
      <BitField start="30" size="1" name="HLP" description="Halt Low Priority">
        <Enum name="0" start="0b0" description="The low power mode request has the highest priority for arbitration on this slave port" />
        <Enum name="1" start="0b1" description="The low power mode request has the lowest initial priority for arbitration on this slave port" />
      </BitField>
      <BitField start="31" size="1" name="RO" description="Read Only">
        <Enum name="0" start="0b0" description="The slave port's registers are writeable" />
        <Enum name="1" start="0b1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response." />
      </BitField>
    </Register>
    <Register start="+0x10+512" size="4" name="AXBS_CRS2" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK" description="Park">
        <Enum name="000" start="0b000" description="Park on master port M0" />
        <Enum name="001" start="0b001" description="Park on master port M1" />
        <Enum name="010" start="0b010" description="Park on master port M2" />
        <Enum name="011" start="0b011" description="Park on master port M3" />
        <Enum name="100" start="0b100" description="Park on master port M4" />
        <Enum name="101" start="0b101" description="Park on master port M5" />
        <Enum name="110" start="0b110" description="Park on master port M6" />
        <Enum name="111" start="0b111" description="Park on master port M7" />
      </BitField>
      <BitField start="4" size="2" name="PCTL" description="Parking Control">
        <Enum name="00" start="0b00" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field" />
        <Enum name="01" start="0b01" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port" />
        <Enum name="10" start="0b10" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state" />
      </BitField>
      <BitField start="8" size="2" name="ARB" description="Arbitration Mode">
        <Enum name="00" start="0b00" description="Fixed priority" />
        <Enum name="01" start="0b01" description="Round-robin, or rotating, priority" />
      </BitField>
      <BitField start="30" size="1" name="HLP" description="Halt Low Priority">
        <Enum name="0" start="0b0" description="The low power mode request has the highest priority for arbitration on this slave port" />
        <Enum name="1" start="0b1" description="The low power mode request has the lowest initial priority for arbitration on this slave port" />
      </BitField>
      <BitField start="31" size="1" name="RO" description="Read Only">
        <Enum name="0" start="0b0" description="The slave port's registers are writeable" />
        <Enum name="1" start="0b1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response." />
      </BitField>
    </Register>
    <Register start="+0x10+768" size="4" name="AXBS_CRS3" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK" description="Park">
        <Enum name="000" start="0b000" description="Park on master port M0" />
        <Enum name="001" start="0b001" description="Park on master port M1" />
        <Enum name="010" start="0b010" description="Park on master port M2" />
        <Enum name="011" start="0b011" description="Park on master port M3" />
        <Enum name="100" start="0b100" description="Park on master port M4" />
        <Enum name="101" start="0b101" description="Park on master port M5" />
        <Enum name="110" start="0b110" description="Park on master port M6" />
        <Enum name="111" start="0b111" description="Park on master port M7" />
      </BitField>
      <BitField start="4" size="2" name="PCTL" description="Parking Control">
        <Enum name="00" start="0b00" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field" />
        <Enum name="01" start="0b01" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port" />
        <Enum name="10" start="0b10" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state" />
      </BitField>
      <BitField start="8" size="2" name="ARB" description="Arbitration Mode">
        <Enum name="00" start="0b00" description="Fixed priority" />
        <Enum name="01" start="0b01" description="Round-robin, or rotating, priority" />
      </BitField>
      <BitField start="30" size="1" name="HLP" description="Halt Low Priority">
        <Enum name="0" start="0b0" description="The low power mode request has the highest priority for arbitration on this slave port" />
        <Enum name="1" start="0b1" description="The low power mode request has the lowest initial priority for arbitration on this slave port" />
      </BitField>
      <BitField start="31" size="1" name="RO" description="Read Only">
        <Enum name="0" start="0b0" description="The slave port's registers are writeable" />
        <Enum name="1" start="0b1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response." />
      </BitField>
    </Register>
    <Register start="+0x10+1024" size="4" name="AXBS_CRS4" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK" description="Park">
        <Enum name="000" start="0b000" description="Park on master port M0" />
        <Enum name="001" start="0b001" description="Park on master port M1" />
        <Enum name="010" start="0b010" description="Park on master port M2" />
        <Enum name="011" start="0b011" description="Park on master port M3" />
        <Enum name="100" start="0b100" description="Park on master port M4" />
        <Enum name="101" start="0b101" description="Park on master port M5" />
        <Enum name="110" start="0b110" description="Park on master port M6" />
        <Enum name="111" start="0b111" description="Park on master port M7" />
      </BitField>
      <BitField start="4" size="2" name="PCTL" description="Parking Control">
        <Enum name="00" start="0b00" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field" />
        <Enum name="01" start="0b01" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port" />
        <Enum name="10" start="0b10" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state" />
      </BitField>
      <BitField start="8" size="2" name="ARB" description="Arbitration Mode">
        <Enum name="00" start="0b00" description="Fixed priority" />
        <Enum name="01" start="0b01" description="Round-robin, or rotating, priority" />
      </BitField>
      <BitField start="30" size="1" name="HLP" description="Halt Low Priority">
        <Enum name="0" start="0b0" description="The low power mode request has the highest priority for arbitration on this slave port" />
        <Enum name="1" start="0b1" description="The low power mode request has the lowest initial priority for arbitration on this slave port" />
      </BitField>
      <BitField start="31" size="1" name="RO" description="Read Only">
        <Enum name="0" start="0b0" description="The slave port's registers are writeable" />
        <Enum name="1" start="0b1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response." />
      </BitField>
    </Register>
    <Register start="+0x800" size="4" name="AXBS_MGPCR0" access="Read/Write" description="Master General Purpose Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB" description="Arbitrates On Undefined Length Bursts">
        <Enum name="000" start="0b000" description="No arbitration is allowed during an undefined length burst" />
        <Enum name="001" start="0b001" description="Arbitration is allowed at any time during an undefined length burst" />
        <Enum name="010" start="0b010" description="Arbitration is allowed after four beats of an undefined length burst" />
        <Enum name="011" start="0b011" description="Arbitration is allowed after eight beats of an undefined length burst" />
        <Enum name="100" start="0b100" description="Arbitration is allowed after 16 beats of an undefined length burst" />
      </BitField>
    </Register>
    <Register start="+0x900" size="4" name="AXBS_MGPCR1" access="Read/Write" description="Master General Purpose Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB" description="Arbitrates On Undefined Length Bursts">
        <Enum name="000" start="0b000" description="No arbitration is allowed during an undefined length burst" />
        <Enum name="001" start="0b001" description="Arbitration is allowed at any time during an undefined length burst" />
        <Enum name="010" start="0b010" description="Arbitration is allowed after four beats of an undefined length burst" />
        <Enum name="011" start="0b011" description="Arbitration is allowed after eight beats of an undefined length burst" />
        <Enum name="100" start="0b100" description="Arbitration is allowed after 16 beats of an undefined length burst" />
      </BitField>
    </Register>
    <Register start="+0xA00" size="4" name="AXBS_MGPCR2" access="Read/Write" description="Master General Purpose Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB" description="Arbitrates On Undefined Length Bursts">
        <Enum name="000" start="0b000" description="No arbitration is allowed during an undefined length burst" />
        <Enum name="001" start="0b001" description="Arbitration is allowed at any time during an undefined length burst" />
        <Enum name="010" start="0b010" description="Arbitration is allowed after four beats of an undefined length burst" />
        <Enum name="011" start="0b011" description="Arbitration is allowed after eight beats of an undefined length burst" />
        <Enum name="100" start="0b100" description="Arbitration is allowed after 16 beats of an undefined length burst" />
      </BitField>
    </Register>
    <Register start="+0xD00" size="4" name="AXBS_MGPCR5" access="Read/Write" description="Master General Purpose Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB" description="Arbitrates On Undefined Length Bursts">
        <Enum name="000" start="0b000" description="No arbitration is allowed during an undefined length burst" />
        <Enum name="001" start="0b001" description="Arbitration is allowed at any time during an undefined length burst" />
        <Enum name="010" start="0b010" description="Arbitration is allowed after four beats of an undefined length burst" />
        <Enum name="011" start="0b011" description="Arbitration is allowed after eight beats of an undefined length burst" />
        <Enum name="100" start="0b100" description="Arbitration is allowed after 16 beats of an undefined length burst" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA" start="0x40008000" description="Enhanced direct memory access controller">
    <Register start="+0" size="4" name="DMA_CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="EDBG" description="Enable Debug">
        <Enum name="0" start="0b0" description="When in debug mode, the DMA continues to operate." />
        <Enum name="1" start="0b1" description="When in debug mode, the DMA stalls the start of a new channel. Executing channels are allowed to complete. Channel execution resumes when the system exits debug mode or the EDBG bit is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ERCA" description="Enable Round Robin Channel Arbitration">
        <Enum name="0" start="0b0" description="Fixed priority arbitration is used for channel selection ." />
        <Enum name="1" start="0b1" description="Round robin arbitration is used for channel selection ." />
      </BitField>
      <BitField start="4" size="1" name="HOE" description="Halt On Error">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared." />
      </BitField>
      <BitField start="5" size="1" name="HALT" description="Halt DMA Operations">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Stall the start of any new channels. Executing channels are allowed to complete. Channel execution resumes when this bit is cleared." />
      </BitField>
      <BitField start="6" size="1" name="CLM" description="Continuous Link Mode">
        <Enum name="0" start="0b0" description="A minor loop channel link made to itself goes through channel arbitration before being activated again." />
        <Enum name="1" start="0b1" description="A minor loop channel link made to itself does not go through channel arbitration before being activated again. Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself. This effectively applies the minor loop offsets and restarts the next minor loop." />
      </BitField>
      <BitField start="7" size="1" name="EMLM" description="Enable Minor Loop Mapping">
        <Enum name="0" start="0b0" description="Disabled. TCDn.word2 is defined as a 32-bit NBYTES field." />
        <Enum name="1" start="0b1" description="Enabled. TCDn.word2 is redefined to include individual enable fields, an offset field, and the NBYTES field. The individual enable fields allow the minor loop offset to be applied to the source address, the destination address, or both. The NBYTES field is reduced when either offset is enabled." />
      </BitField>
      <BitField start="16" size="1" name="ECX" description="Error Cancel Transfer">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Cancel the remaining data transfer in the same fashion as the CX bit. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The ECX bit clears itself after the cancel is honored. In addition to cancelling the transfer, ECX treats the cancel as an error condition, thus updating the ES register and generating an optional error interrupt." />
      </BitField>
      <BitField start="17" size="1" name="CX" description="Cancel Transfer">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Cancel the remaining data transfer. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The CX bit clears itself after the cancel has been honored. This cancel retires the channel normally as if the minor loop was completed." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="DMA_ES" access="ReadOnly" description="Error Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DBE" description="Destination Bus Error">
        <Enum name="0" start="0b0" description="No destination bus error" />
        <Enum name="1" start="0b1" description="The last recorded error was a bus error on a destination write" />
      </BitField>
      <BitField start="1" size="1" name="SBE" description="Source Bus Error">
        <Enum name="0" start="0b0" description="No source bus error" />
        <Enum name="1" start="0b1" description="The last recorded error was a bus error on a source read" />
      </BitField>
      <BitField start="2" size="1" name="SGE" description="Scatter/Gather Configuration Error">
        <Enum name="0" start="0b0" description="No scatter/gather configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_DLASTSGA field. This field is checked at the beginning of a scatter/gather operation after major loop completion if TCDn_CSR[ESG] is enabled. TCDn_DLASTSGA is not on a 32 byte boundary." />
      </BitField>
      <BitField start="3" size="1" name="NCE" description="NBYTES/CITER Configuration Error">
        <Enum name="0" start="0b0" description="No NBYTES/CITER configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields. TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE], or TCDn_CITER[CITER] is equal to zero, or TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK]" />
      </BitField>
      <BitField start="4" size="1" name="DOE" description="Destination Offset Error">
        <Enum name="0" start="0b0" description="No destination offset configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_DOFF field. TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE]." />
      </BitField>
      <BitField start="5" size="1" name="DAE" description="Destination Address Error">
        <Enum name="0" start="0b0" description="No destination address configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_DADDR field. TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE]." />
      </BitField>
      <BitField start="6" size="1" name="SOE" description="Source Offset Error">
        <Enum name="0" start="0b0" description="No source offset configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_SOFF field. TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE]." />
      </BitField>
      <BitField start="7" size="1" name="SAE" description="Source Address Error">
        <Enum name="0" start="0b0" description="No source address configuration error." />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_SADDR field. TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE]." />
      </BitField>
      <BitField start="8" size="4" name="ERRCHN" description="Error Channel Number or Cancelled Channel Number" />
      <BitField start="14" size="1" name="CPE" description="Channel Priority Error">
        <Enum name="0" start="0b0" description="No channel priority error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error in the channel priorities . Channel priorities are not unique." />
      </BitField>
      <BitField start="16" size="1" name="ECX" description="Transfer Cancelled">
        <Enum name="0" start="0b0" description="No cancelled transfers" />
        <Enum name="1" start="0b1" description="The last recorded entry was a cancelled transfer by the error cancel transfer input" />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Logical OR of all ERR status bits">
        <Enum name="0" start="0b0" description="No ERR bits are set" />
        <Enum name="1" start="0b1" description="At least one ERR bit is set indicating a valid error exists that has not been cleared" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="DMA_ERQ" access="Read/Write" description="Enable Request Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERQ0" description="Enable DMA Request 0">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="ERQ1" description="Enable DMA Request 1">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="2" size="1" name="ERQ2" description="Enable DMA Request 2">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ERQ3" description="Enable DMA Request 3">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="4" size="1" name="ERQ4" description="Enable DMA Request 4">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="5" size="1" name="ERQ5" description="Enable DMA Request 5">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ERQ6" description="Enable DMA Request 6">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="7" size="1" name="ERQ7" description="Enable DMA Request 7">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="8" size="1" name="ERQ8" description="Enable DMA Request 8">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="9" size="1" name="ERQ9" description="Enable DMA Request 9">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="10" size="1" name="ERQ10" description="Enable DMA Request 10">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="11" size="1" name="ERQ11" description="Enable DMA Request 11">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="12" size="1" name="ERQ12" description="Enable DMA Request 12">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="13" size="1" name="ERQ13" description="Enable DMA Request 13">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="14" size="1" name="ERQ14" description="Enable DMA Request 14">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="15" size="1" name="ERQ15" description="Enable DMA Request 15">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="DMA_EEI" access="Read/Write" description="Enable Error Interrupt Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EEI0" description="Enable Error Interrupt 0">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="1" size="1" name="EEI1" description="Enable Error Interrupt 1">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="2" size="1" name="EEI2" description="Enable Error Interrupt 2">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="3" size="1" name="EEI3" description="Enable Error Interrupt 3">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="4" size="1" name="EEI4" description="Enable Error Interrupt 4">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="5" size="1" name="EEI5" description="Enable Error Interrupt 5">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="6" size="1" name="EEI6" description="Enable Error Interrupt 6">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="7" size="1" name="EEI7" description="Enable Error Interrupt 7">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="8" size="1" name="EEI8" description="Enable Error Interrupt 8">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="9" size="1" name="EEI9" description="Enable Error Interrupt 9">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="10" size="1" name="EEI10" description="Enable Error Interrupt 10">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="11" size="1" name="EEI11" description="Enable Error Interrupt 11">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="12" size="1" name="EEI12" description="Enable Error Interrupt 12">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="13" size="1" name="EEI13" description="Enable Error Interrupt 13">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="14" size="1" name="EEI14" description="Enable Error Interrupt 14">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="15" size="1" name="EEI15" description="Enable Error Interrupt 15">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
    </Register>
    <Register start="+0x18" size="1" name="DMA_CEEI" access="WriteOnly" description="Clear Enable Error Interrupt Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CEEI" description="Clear Enable Error Interrupt" />
      <BitField start="6" size="1" name="CAEE" description="Clear All Enable Error Interrupts">
        <Enum name="0" start="0b0" description="Clear only the EEI bit specified in the CEEI field" />
        <Enum name="1" start="0b1" description="Clear all bits in EEI" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x19" size="1" name="DMA_SEEI" access="WriteOnly" description="Set Enable Error Interrupt Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="SEEI" description="Set Enable Error Interrupt" />
      <BitField start="6" size="1" name="SAEE" description="Sets All Enable Error Interrupts">
        <Enum name="0" start="0b0" description="Set only the EEI bit specified in the SEEI field." />
        <Enum name="1" start="0b1" description="Sets all bits in EEI" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1A" size="1" name="DMA_CERQ" access="WriteOnly" description="Clear Enable Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CERQ" description="Clear Enable Request" />
      <BitField start="6" size="1" name="CAER" description="Clear All Enable Requests">
        <Enum name="0" start="0b0" description="Clear only the ERQ bit specified in the CERQ field" />
        <Enum name="1" start="0b1" description="Clear all bits in ERQ" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1B" size="1" name="DMA_SERQ" access="WriteOnly" description="Set Enable Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="SERQ" description="Set enable request" />
      <BitField start="6" size="1" name="SAER" description="Set All Enable Requests">
        <Enum name="0" start="0b0" description="Set only the ERQ bit specified in the SERQ field" />
        <Enum name="1" start="0b1" description="Set all bits in ERQ" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="DMA_CDNE" access="WriteOnly" description="Clear DONE Status Bit Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CDNE" description="Clear DONE Bit" />
      <BitField start="6" size="1" name="CADN" description="Clears All DONE Bits">
        <Enum name="0" start="0b0" description="Clears only the TCDn_CSR[DONE] bit specified in the CDNE field" />
        <Enum name="1" start="0b1" description="Clears all bits in TCDn_CSR[DONE]" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1D" size="1" name="DMA_SSRT" access="WriteOnly" description="Set START Bit Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="SSRT" description="Set START Bit" />
      <BitField start="6" size="1" name="SAST" description="Set All START Bits (activates all channels)">
        <Enum name="0" start="0b0" description="Set only the TCDn_CSR[START] bit specified in the SSRT field" />
        <Enum name="1" start="0b1" description="Set all bits in TCDn_CSR[START]" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1E" size="1" name="DMA_CERR" access="WriteOnly" description="Clear Error Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CERR" description="Clear Error Indicator" />
      <BitField start="6" size="1" name="CAEI" description="Clear All Error Indicators">
        <Enum name="0" start="0b0" description="Clear only the ERR bit specified in the CERR field" />
        <Enum name="1" start="0b1" description="Clear all bits in ERR" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1F" size="1" name="DMA_CINT" access="WriteOnly" description="Clear Interrupt Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CINT" description="Clear Interrupt Request" />
      <BitField start="6" size="1" name="CAIR" description="Clear All Interrupt Requests">
        <Enum name="0" start="0b0" description="Clear only the INT bit specified in the CINT field" />
        <Enum name="1" start="0b1" description="Clear all bits in INT" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="DMA_INT" access="Read/Write" description="Interrupt Request Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INT0" description="Interrupt Request 0">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="1" size="1" name="INT1" description="Interrupt Request 1">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="2" size="1" name="INT2" description="Interrupt Request 2">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="3" size="1" name="INT3" description="Interrupt Request 3">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="4" size="1" name="INT4" description="Interrupt Request 4">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="5" size="1" name="INT5" description="Interrupt Request 5">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="6" size="1" name="INT6" description="Interrupt Request 6">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="7" size="1" name="INT7" description="Interrupt Request 7">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="8" size="1" name="INT8" description="Interrupt Request 8">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="9" size="1" name="INT9" description="Interrupt Request 9">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="10" size="1" name="INT10" description="Interrupt Request 10">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="11" size="1" name="INT11" description="Interrupt Request 11">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="12" size="1" name="INT12" description="Interrupt Request 12">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="13" size="1" name="INT13" description="Interrupt Request 13">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="14" size="1" name="INT14" description="Interrupt Request 14">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="15" size="1" name="INT15" description="Interrupt Request 15">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="DMA_ERR" access="Read/Write" description="Error Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERR0" description="Error In Channel 0">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred" />
      </BitField>
      <BitField start="1" size="1" name="ERR1" description="Error In Channel 1">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred" />
      </BitField>
      <BitField start="2" size="1" name="ERR2" description="Error In Channel 2">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred" />
      </BitField>
      <BitField start="3" size="1" name="ERR3" description="Error In Channel 3">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred" />
      </BitField>
      <BitField start="4" size="1" name="ERR4" description="Error In Channel 4">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred" />
      </BitField>
      <BitField start="5" size="1" name="ERR5" description="Error In Channel 5">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred" />
      </BitField>
      <BitField start="6" size="1" name="ERR6" description="Error In Channel 6">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred" />
      </BitField>
      <BitField start="7" size="1" name="ERR7" description="Error In Channel 7">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred" />
      </BitField>
      <BitField start="8" size="1" name="ERR8" description="Error In Channel 8">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred" />
      </BitField>
      <BitField start="9" size="1" name="ERR9" description="Error In Channel 9">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred" />
      </BitField>
      <BitField start="10" size="1" name="ERR10" description="Error In Channel 10">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred" />
      </BitField>
      <BitField start="11" size="1" name="ERR11" description="Error In Channel 11">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred" />
      </BitField>
      <BitField start="12" size="1" name="ERR12" description="Error In Channel 12">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred" />
      </BitField>
      <BitField start="13" size="1" name="ERR13" description="Error In Channel 13">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred" />
      </BitField>
      <BitField start="14" size="1" name="ERR14" description="Error In Channel 14">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred" />
      </BitField>
      <BitField start="15" size="1" name="ERR15" description="Error In Channel 15">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred" />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="DMA_HRS" access="Read/Write" description="Hardware Request Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HRS0" description="Hardware Request Status Channel 0">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present" />
      </BitField>
      <BitField start="1" size="1" name="HRS1" description="Hardware Request Status Channel 1">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present" />
      </BitField>
      <BitField start="2" size="1" name="HRS2" description="Hardware Request Status Channel 2">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present" />
      </BitField>
      <BitField start="3" size="1" name="HRS3" description="Hardware Request Status Channel 3">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present" />
      </BitField>
      <BitField start="4" size="1" name="HRS4" description="Hardware Request Status Channel 4">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present" />
      </BitField>
      <BitField start="5" size="1" name="HRS5" description="Hardware Request Status Channel 5">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present" />
      </BitField>
      <BitField start="6" size="1" name="HRS6" description="Hardware Request Status Channel 6">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present" />
      </BitField>
      <BitField start="7" size="1" name="HRS7" description="Hardware Request Status Channel 7">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present" />
      </BitField>
      <BitField start="8" size="1" name="HRS8" description="Hardware Request Status Channel 8">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present" />
      </BitField>
      <BitField start="9" size="1" name="HRS9" description="Hardware Request Status Channel 9">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present" />
      </BitField>
      <BitField start="10" size="1" name="HRS10" description="Hardware Request Status Channel 10">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present" />
      </BitField>
      <BitField start="11" size="1" name="HRS11" description="Hardware Request Status Channel 11">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present" />
      </BitField>
      <BitField start="12" size="1" name="HRS12" description="Hardware Request Status Channel 12">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present" />
      </BitField>
      <BitField start="13" size="1" name="HRS13" description="Hardware Request Status Channel 13">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present" />
      </BitField>
      <BitField start="14" size="1" name="HRS14" description="Hardware Request Status Channel 14">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present" />
      </BitField>
      <BitField start="15" size="1" name="HRS15" description="Hardware Request Status Channel 15">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present" />
      </BitField>
    </Register>
    <Register start="+0x100+0" size="1" name="DMA_DCHPRI3" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel" />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority" />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request" />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel" />
      </BitField>
    </Register>
    <Register start="+0x100+1" size="1" name="DMA_DCHPRI2" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel" />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority" />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request" />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel" />
      </BitField>
    </Register>
    <Register start="+0x100+2" size="1" name="DMA_DCHPRI1" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel" />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority" />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request" />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel" />
      </BitField>
    </Register>
    <Register start="+0x100+3" size="1" name="DMA_DCHPRI0" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel" />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority" />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request" />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel" />
      </BitField>
    </Register>
    <Register start="+0x100+4" size="1" name="DMA_DCHPRI7" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel" />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority" />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request" />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel" />
      </BitField>
    </Register>
    <Register start="+0x100+5" size="1" name="DMA_DCHPRI6" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel" />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority" />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request" />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel" />
      </BitField>
    </Register>
    <Register start="+0x100+6" size="1" name="DMA_DCHPRI5" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel" />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority" />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request" />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel" />
      </BitField>
    </Register>
    <Register start="+0x100+7" size="1" name="DMA_DCHPRI4" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel" />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority" />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request" />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel" />
      </BitField>
    </Register>
    <Register start="+0x100+8" size="1" name="DMA_DCHPRI11" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel" />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority" />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request" />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel" />
      </BitField>
    </Register>
    <Register start="+0x100+9" size="1" name="DMA_DCHPRI10" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel" />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority" />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request" />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel" />
      </BitField>
    </Register>
    <Register start="+0x100+10" size="1" name="DMA_DCHPRI9" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel" />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority" />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request" />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel" />
      </BitField>
    </Register>
    <Register start="+0x100+11" size="1" name="DMA_DCHPRI8" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel" />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority" />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request" />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel" />
      </BitField>
    </Register>
    <Register start="+0x100+12" size="1" name="DMA_DCHPRI15" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel" />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority" />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request" />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel" />
      </BitField>
    </Register>
    <Register start="+0x100+13" size="1" name="DMA_DCHPRI14" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel" />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority" />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request" />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel" />
      </BitField>
    </Register>
    <Register start="+0x100+14" size="1" name="DMA_DCHPRI13" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel" />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority" />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request" />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel" />
      </BitField>
    </Register>
    <Register start="+0x100+15" size="1" name="DMA_DCHPRI12" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel" />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority" />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request" />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel" />
      </BitField>
    </Register>
    <Register start="+0x1000+0" size="4" name="DMA_TCD0_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+32" size="4" name="DMA_TCD1_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+64" size="4" name="DMA_TCD2_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+96" size="4" name="DMA_TCD3_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+128" size="4" name="DMA_TCD4_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+160" size="4" name="DMA_TCD5_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+192" size="4" name="DMA_TCD6_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+224" size="4" name="DMA_TCD7_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+256" size="4" name="DMA_TCD8_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+288" size="4" name="DMA_TCD9_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+320" size="4" name="DMA_TCD10_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+352" size="4" name="DMA_TCD11_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+384" size="4" name="DMA_TCD12_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+416" size="4" name="DMA_TCD13_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+448" size="4" name="DMA_TCD14_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+480" size="4" name="DMA_TCD15_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1004+0" size="2" name="DMA_TCD0_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+32" size="2" name="DMA_TCD1_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+64" size="2" name="DMA_TCD2_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+96" size="2" name="DMA_TCD3_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+128" size="2" name="DMA_TCD4_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+160" size="2" name="DMA_TCD5_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+192" size="2" name="DMA_TCD6_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+224" size="2" name="DMA_TCD7_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+256" size="2" name="DMA_TCD8_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+288" size="2" name="DMA_TCD9_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+320" size="2" name="DMA_TCD10_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+352" size="2" name="DMA_TCD11_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+384" size="2" name="DMA_TCD12_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+416" size="2" name="DMA_TCD13_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+448" size="2" name="DMA_TCD14_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+480" size="2" name="DMA_TCD15_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1006+0" size="2" name="DMA_TCD0_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination Data Transfer Size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo.">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+32" size="2" name="DMA_TCD1_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination Data Transfer Size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo.">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+64" size="2" name="DMA_TCD2_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination Data Transfer Size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo.">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+96" size="2" name="DMA_TCD3_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination Data Transfer Size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo.">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+128" size="2" name="DMA_TCD4_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination Data Transfer Size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo.">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+160" size="2" name="DMA_TCD5_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination Data Transfer Size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo.">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+192" size="2" name="DMA_TCD6_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination Data Transfer Size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo.">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+224" size="2" name="DMA_TCD7_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination Data Transfer Size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo.">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+256" size="2" name="DMA_TCD8_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination Data Transfer Size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo.">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+288" size="2" name="DMA_TCD9_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination Data Transfer Size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo.">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+320" size="2" name="DMA_TCD10_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination Data Transfer Size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo.">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+352" size="2" name="DMA_TCD11_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination Data Transfer Size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo.">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+384" size="2" name="DMA_TCD12_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination Data Transfer Size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo.">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+416" size="2" name="DMA_TCD13_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination Data Transfer Size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo.">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+448" size="2" name="DMA_TCD14_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination Data Transfer Size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo.">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+480" size="2" name="DMA_TCD15_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination Data Transfer Size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo.">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA_TCD0_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA_TCD1_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA_TCD2_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA_TCD3_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+128" size="4" name="DMA_TCD4_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+160" size="4" name="DMA_TCD5_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+192" size="4" name="DMA_TCD6_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+224" size="4" name="DMA_TCD7_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+256" size="4" name="DMA_TCD8_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+288" size="4" name="DMA_TCD9_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+320" size="4" name="DMA_TCD10_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+352" size="4" name="DMA_TCD11_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+384" size="4" name="DMA_TCD12_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+416" size="4" name="DMA_TCD13_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+448" size="4" name="DMA_TCD14_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+480" size="4" name="DMA_TCD15_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA_TCD0_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA_TCD1_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA_TCD2_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA_TCD3_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+128" size="4" name="DMA_TCD4_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+160" size="4" name="DMA_TCD5_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+192" size="4" name="DMA_TCD6_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+224" size="4" name="DMA_TCD7_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+256" size="4" name="DMA_TCD8_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+288" size="4" name="DMA_TCD9_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+320" size="4" name="DMA_TCD10_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+352" size="4" name="DMA_TCD11_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+384" size="4" name="DMA_TCD12_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+416" size="4" name="DMA_TCD13_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+448" size="4" name="DMA_TCD14_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+480" size="4" name="DMA_TCD15_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA_TCD0_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA_TCD1_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA_TCD2_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA_TCD3_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+128" size="4" name="DMA_TCD4_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+160" size="4" name="DMA_TCD5_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+192" size="4" name="DMA_TCD6_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+224" size="4" name="DMA_TCD7_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+256" size="4" name="DMA_TCD8_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+288" size="4" name="DMA_TCD9_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+320" size="4" name="DMA_TCD10_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+352" size="4" name="DMA_TCD11_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+384" size="4" name="DMA_TCD12_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+416" size="4" name="DMA_TCD13_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+448" size="4" name="DMA_TCD14_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+480" size="4" name="DMA_TCD15_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x100C+0" size="4" name="DMA_TCD0_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last source Address Adjustment" />
    </Register>
    <Register start="+0x100C+32" size="4" name="DMA_TCD1_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last source Address Adjustment" />
    </Register>
    <Register start="+0x100C+64" size="4" name="DMA_TCD2_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last source Address Adjustment" />
    </Register>
    <Register start="+0x100C+96" size="4" name="DMA_TCD3_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last source Address Adjustment" />
    </Register>
    <Register start="+0x100C+128" size="4" name="DMA_TCD4_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last source Address Adjustment" />
    </Register>
    <Register start="+0x100C+160" size="4" name="DMA_TCD5_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last source Address Adjustment" />
    </Register>
    <Register start="+0x100C+192" size="4" name="DMA_TCD6_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last source Address Adjustment" />
    </Register>
    <Register start="+0x100C+224" size="4" name="DMA_TCD7_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last source Address Adjustment" />
    </Register>
    <Register start="+0x100C+256" size="4" name="DMA_TCD8_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last source Address Adjustment" />
    </Register>
    <Register start="+0x100C+288" size="4" name="DMA_TCD9_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last source Address Adjustment" />
    </Register>
    <Register start="+0x100C+320" size="4" name="DMA_TCD10_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last source Address Adjustment" />
    </Register>
    <Register start="+0x100C+352" size="4" name="DMA_TCD11_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last source Address Adjustment" />
    </Register>
    <Register start="+0x100C+384" size="4" name="DMA_TCD12_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last source Address Adjustment" />
    </Register>
    <Register start="+0x100C+416" size="4" name="DMA_TCD13_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last source Address Adjustment" />
    </Register>
    <Register start="+0x100C+448" size="4" name="DMA_TCD14_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last source Address Adjustment" />
    </Register>
    <Register start="+0x100C+480" size="4" name="DMA_TCD15_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last source Address Adjustment" />
    </Register>
    <Register start="+0x1010+0" size="4" name="DMA_TCD0_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+32" size="4" name="DMA_TCD1_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+64" size="4" name="DMA_TCD2_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+96" size="4" name="DMA_TCD3_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+128" size="4" name="DMA_TCD4_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+160" size="4" name="DMA_TCD5_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+192" size="4" name="DMA_TCD6_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+224" size="4" name="DMA_TCD7_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+256" size="4" name="DMA_TCD8_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+288" size="4" name="DMA_TCD9_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+320" size="4" name="DMA_TCD10_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+352" size="4" name="DMA_TCD11_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+384" size="4" name="DMA_TCD12_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+416" size="4" name="DMA_TCD13_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+448" size="4" name="DMA_TCD14_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+480" size="4" name="DMA_TCD15_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1014+0" size="2" name="DMA_TCD0_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed offset" />
    </Register>
    <Register start="+0x1014+32" size="2" name="DMA_TCD1_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed offset" />
    </Register>
    <Register start="+0x1014+64" size="2" name="DMA_TCD2_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed offset" />
    </Register>
    <Register start="+0x1014+96" size="2" name="DMA_TCD3_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed offset" />
    </Register>
    <Register start="+0x1014+128" size="2" name="DMA_TCD4_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed offset" />
    </Register>
    <Register start="+0x1014+160" size="2" name="DMA_TCD5_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed offset" />
    </Register>
    <Register start="+0x1014+192" size="2" name="DMA_TCD6_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed offset" />
    </Register>
    <Register start="+0x1014+224" size="2" name="DMA_TCD7_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed offset" />
    </Register>
    <Register start="+0x1014+256" size="2" name="DMA_TCD8_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed offset" />
    </Register>
    <Register start="+0x1014+288" size="2" name="DMA_TCD9_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed offset" />
    </Register>
    <Register start="+0x1014+320" size="2" name="DMA_TCD10_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed offset" />
    </Register>
    <Register start="+0x1014+352" size="2" name="DMA_TCD11_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed offset" />
    </Register>
    <Register start="+0x1014+384" size="2" name="DMA_TCD12_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed offset" />
    </Register>
    <Register start="+0x1014+416" size="2" name="DMA_TCD13_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed offset" />
    </Register>
    <Register start="+0x1014+448" size="2" name="DMA_TCD14_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed offset" />
    </Register>
    <Register start="+0x1014+480" size="2" name="DMA_TCD15_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed offset" />
    </Register>
    <Register start="+0x1016+0" size="2" name="DMA_TCD0_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+32" size="2" name="DMA_TCD1_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+64" size="2" name="DMA_TCD2_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+96" size="2" name="DMA_TCD3_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+128" size="2" name="DMA_TCD4_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+160" size="2" name="DMA_TCD5_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+192" size="2" name="DMA_TCD6_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+224" size="2" name="DMA_TCD7_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+256" size="2" name="DMA_TCD8_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+288" size="2" name="DMA_TCD9_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+320" size="2" name="DMA_TCD10_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+352" size="2" name="DMA_TCD11_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+384" size="2" name="DMA_TCD12_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+416" size="2" name="DMA_TCD13_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+448" size="2" name="DMA_TCD14_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+480" size="2" name="DMA_TCD15_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+0" size="2" name="DMA_TCD0_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+32" size="2" name="DMA_TCD1_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+64" size="2" name="DMA_TCD2_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+96" size="2" name="DMA_TCD3_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+128" size="2" name="DMA_TCD4_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+160" size="2" name="DMA_TCD5_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+192" size="2" name="DMA_TCD6_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+224" size="2" name="DMA_TCD7_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+256" size="2" name="DMA_TCD8_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+288" size="2" name="DMA_TCD9_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+320" size="2" name="DMA_TCD10_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+352" size="2" name="DMA_TCD11_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+384" size="2" name="DMA_TCD12_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+416" size="2" name="DMA_TCD13_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+448" size="2" name="DMA_TCD14_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+480" size="2" name="DMA_TCD15_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1018+0" size="4" name="DMA_TCD0_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+32" size="4" name="DMA_TCD1_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+64" size="4" name="DMA_TCD2_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+96" size="4" name="DMA_TCD3_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+128" size="4" name="DMA_TCD4_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+160" size="4" name="DMA_TCD5_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+192" size="4" name="DMA_TCD6_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+224" size="4" name="DMA_TCD7_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+256" size="4" name="DMA_TCD8_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+288" size="4" name="DMA_TCD9_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+320" size="4" name="DMA_TCD10_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+352" size="4" name="DMA_TCD11_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+384" size="4" name="DMA_TCD12_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+416" size="4" name="DMA_TCD13_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+448" size="4" name="DMA_TCD14_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+480" size="4" name="DMA_TCD15_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x101C+0" size="2" name="DMA_TCD0_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started" />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request" />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled" />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled" />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected" />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete" />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls" />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w" />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w" />
      </BitField>
    </Register>
    <Register start="+0x101C+32" size="2" name="DMA_TCD1_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started" />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request" />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled" />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled" />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected" />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete" />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls" />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w" />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w" />
      </BitField>
    </Register>
    <Register start="+0x101C+64" size="2" name="DMA_TCD2_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started" />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request" />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled" />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled" />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected" />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete" />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls" />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w" />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w" />
      </BitField>
    </Register>
    <Register start="+0x101C+96" size="2" name="DMA_TCD3_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started" />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request" />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled" />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled" />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected" />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete" />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls" />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w" />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w" />
      </BitField>
    </Register>
    <Register start="+0x101C+128" size="2" name="DMA_TCD4_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started" />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request" />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled" />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled" />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected" />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete" />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls" />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w" />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w" />
      </BitField>
    </Register>
    <Register start="+0x101C+160" size="2" name="DMA_TCD5_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started" />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request" />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled" />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled" />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected" />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete" />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls" />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w" />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w" />
      </BitField>
    </Register>
    <Register start="+0x101C+192" size="2" name="DMA_TCD6_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started" />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request" />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled" />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled" />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected" />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete" />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls" />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w" />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w" />
      </BitField>
    </Register>
    <Register start="+0x101C+224" size="2" name="DMA_TCD7_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started" />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request" />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled" />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled" />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected" />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete" />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls" />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w" />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w" />
      </BitField>
    </Register>
    <Register start="+0x101C+256" size="2" name="DMA_TCD8_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started" />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request" />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled" />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled" />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected" />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete" />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls" />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w" />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w" />
      </BitField>
    </Register>
    <Register start="+0x101C+288" size="2" name="DMA_TCD9_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started" />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request" />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled" />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled" />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected" />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete" />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls" />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w" />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w" />
      </BitField>
    </Register>
    <Register start="+0x101C+320" size="2" name="DMA_TCD10_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started" />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request" />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled" />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled" />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected" />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete" />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls" />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w" />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w" />
      </BitField>
    </Register>
    <Register start="+0x101C+352" size="2" name="DMA_TCD11_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started" />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request" />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled" />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled" />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected" />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete" />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls" />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w" />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w" />
      </BitField>
    </Register>
    <Register start="+0x101C+384" size="2" name="DMA_TCD12_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started" />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request" />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled" />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled" />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected" />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete" />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls" />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w" />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w" />
      </BitField>
    </Register>
    <Register start="+0x101C+416" size="2" name="DMA_TCD13_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started" />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request" />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled" />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled" />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected" />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete" />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls" />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w" />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w" />
      </BitField>
    </Register>
    <Register start="+0x101C+448" size="2" name="DMA_TCD14_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started" />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request" />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled" />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled" />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected" />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete" />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls" />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w" />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w" />
      </BitField>
    </Register>
    <Register start="+0x101C+480" size="2" name="DMA_TCD15_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started" />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request" />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled" />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled" />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled" />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected" />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete" />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls" />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w" />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w" />
      </BitField>
    </Register>
    <Register start="+0x101E+0" size="2" name="DMA_TCD0_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+32" size="2" name="DMA_TCD1_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+64" size="2" name="DMA_TCD2_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+96" size="2" name="DMA_TCD3_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+128" size="2" name="DMA_TCD4_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+160" size="2" name="DMA_TCD5_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+192" size="2" name="DMA_TCD6_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+224" size="2" name="DMA_TCD7_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+256" size="2" name="DMA_TCD8_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+288" size="2" name="DMA_TCD9_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+320" size="2" name="DMA_TCD10_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+352" size="2" name="DMA_TCD11_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+384" size="2" name="DMA_TCD12_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+416" size="2" name="DMA_TCD13_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+448" size="2" name="DMA_TCD14_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+480" size="2" name="DMA_TCD15_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+0" size="2" name="DMA_TCD0_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+32" size="2" name="DMA_TCD1_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+64" size="2" name="DMA_TCD2_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+96" size="2" name="DMA_TCD3_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+128" size="2" name="DMA_TCD4_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+160" size="2" name="DMA_TCD5_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+192" size="2" name="DMA_TCD6_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+224" size="2" name="DMA_TCD7_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+256" size="2" name="DMA_TCD8_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+288" size="2" name="DMA_TCD9_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+320" size="2" name="DMA_TCD10_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+352" size="2" name="DMA_TCD11_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+384" size="2" name="DMA_TCD12_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+416" size="2" name="DMA_TCD13_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+448" size="2" name="DMA_TCD14_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+480" size="2" name="DMA_TCD15_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FB" start="0x4000C000" description="FlexBus external bus interface">
    <Register start="+0+0" size="4" name="FB_CSAR0" access="Read/Write" description="Chip Select Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA" description="Base Address" />
    </Register>
    <Register start="+0+12" size="4" name="FB_CSAR1" access="Read/Write" description="Chip Select Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA" description="Base Address" />
    </Register>
    <Register start="+0+24" size="4" name="FB_CSAR2" access="Read/Write" description="Chip Select Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA" description="Base Address" />
    </Register>
    <Register start="+0+36" size="4" name="FB_CSAR3" access="Read/Write" description="Chip Select Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA" description="Base Address" />
    </Register>
    <Register start="+0+48" size="4" name="FB_CSAR4" access="Read/Write" description="Chip Select Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA" description="Base Address" />
    </Register>
    <Register start="+0+60" size="4" name="FB_CSAR5" access="Read/Write" description="Chip Select Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA" description="Base Address" />
    </Register>
    <Register start="+0x4+0" size="4" name="FB_CSMR0" access="Read/Write" description="Chip Select Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V" description="Valid">
        <Enum name="0" start="0b0" description="Chip-select is invalid." />
        <Enum name="1" start="0b1" description="Chip-select is valid." />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write Protect">
        <Enum name="0" start="0b0" description="Write accesses are allowed." />
        <Enum name="1" start="0b1" description="Write accesses are not allowed. Attempting to write to the range of addresses for which the WP bit is set results in a bus error termination of the internal cycle and no external cycle." />
      </BitField>
      <BitField start="16" size="16" name="BAM" description="Base Address Mask">
        <Enum name="0" start="0b0" description="The corresponding address bit in CSAR is used in the chip-select decode." />
        <Enum name="1" start="0b1" description="The corresponding address bit in CSAR is a don't care in the chip-select decode." />
      </BitField>
    </Register>
    <Register start="+0x4+12" size="4" name="FB_CSMR1" access="Read/Write" description="Chip Select Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V" description="Valid">
        <Enum name="0" start="0b0" description="Chip-select is invalid." />
        <Enum name="1" start="0b1" description="Chip-select is valid." />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write Protect">
        <Enum name="0" start="0b0" description="Write accesses are allowed." />
        <Enum name="1" start="0b1" description="Write accesses are not allowed. Attempting to write to the range of addresses for which the WP bit is set results in a bus error termination of the internal cycle and no external cycle." />
      </BitField>
      <BitField start="16" size="16" name="BAM" description="Base Address Mask">
        <Enum name="0" start="0b0" description="The corresponding address bit in CSAR is used in the chip-select decode." />
        <Enum name="1" start="0b1" description="The corresponding address bit in CSAR is a don't care in the chip-select decode." />
      </BitField>
    </Register>
    <Register start="+0x4+24" size="4" name="FB_CSMR2" access="Read/Write" description="Chip Select Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V" description="Valid">
        <Enum name="0" start="0b0" description="Chip-select is invalid." />
        <Enum name="1" start="0b1" description="Chip-select is valid." />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write Protect">
        <Enum name="0" start="0b0" description="Write accesses are allowed." />
        <Enum name="1" start="0b1" description="Write accesses are not allowed. Attempting to write to the range of addresses for which the WP bit is set results in a bus error termination of the internal cycle and no external cycle." />
      </BitField>
      <BitField start="16" size="16" name="BAM" description="Base Address Mask">
        <Enum name="0" start="0b0" description="The corresponding address bit in CSAR is used in the chip-select decode." />
        <Enum name="1" start="0b1" description="The corresponding address bit in CSAR is a don't care in the chip-select decode." />
      </BitField>
    </Register>
    <Register start="+0x4+36" size="4" name="FB_CSMR3" access="Read/Write" description="Chip Select Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V" description="Valid">
        <Enum name="0" start="0b0" description="Chip-select is invalid." />
        <Enum name="1" start="0b1" description="Chip-select is valid." />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write Protect">
        <Enum name="0" start="0b0" description="Write accesses are allowed." />
        <Enum name="1" start="0b1" description="Write accesses are not allowed. Attempting to write to the range of addresses for which the WP bit is set results in a bus error termination of the internal cycle and no external cycle." />
      </BitField>
      <BitField start="16" size="16" name="BAM" description="Base Address Mask">
        <Enum name="0" start="0b0" description="The corresponding address bit in CSAR is used in the chip-select decode." />
        <Enum name="1" start="0b1" description="The corresponding address bit in CSAR is a don't care in the chip-select decode." />
      </BitField>
    </Register>
    <Register start="+0x4+48" size="4" name="FB_CSMR4" access="Read/Write" description="Chip Select Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V" description="Valid">
        <Enum name="0" start="0b0" description="Chip-select is invalid." />
        <Enum name="1" start="0b1" description="Chip-select is valid." />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write Protect">
        <Enum name="0" start="0b0" description="Write accesses are allowed." />
        <Enum name="1" start="0b1" description="Write accesses are not allowed. Attempting to write to the range of addresses for which the WP bit is set results in a bus error termination of the internal cycle and no external cycle." />
      </BitField>
      <BitField start="16" size="16" name="BAM" description="Base Address Mask">
        <Enum name="0" start="0b0" description="The corresponding address bit in CSAR is used in the chip-select decode." />
        <Enum name="1" start="0b1" description="The corresponding address bit in CSAR is a don't care in the chip-select decode." />
      </BitField>
    </Register>
    <Register start="+0x4+60" size="4" name="FB_CSMR5" access="Read/Write" description="Chip Select Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V" description="Valid">
        <Enum name="0" start="0b0" description="Chip-select is invalid." />
        <Enum name="1" start="0b1" description="Chip-select is valid." />
      </BitField>
      <BitField start="8" size="1" name="WP" description="Write Protect">
        <Enum name="0" start="0b0" description="Write accesses are allowed." />
        <Enum name="1" start="0b1" description="Write accesses are not allowed. Attempting to write to the range of addresses for which the WP bit is set results in a bus error termination of the internal cycle and no external cycle." />
      </BitField>
      <BitField start="16" size="16" name="BAM" description="Base Address Mask">
        <Enum name="0" start="0b0" description="The corresponding address bit in CSAR is used in the chip-select decode." />
        <Enum name="1" start="0b1" description="The corresponding address bit in CSAR is a don't care in the chip-select decode." />
      </BitField>
    </Register>
    <Register start="+0x8+0" size="4" name="FB_CSCR0" access="Read/Write" description="Chip Select Control Register" reset_value="0x3FFC00" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BSTW" description="Burst-Write Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst writes. For example, a 32-bit write to an 8-bit port takes four byte writes." />
        <Enum name="1" start="0b1" description="Enabled. Enables burst write of data larger than the specified port size, including 32-bit writes to 8 and 16-bit ports, 16-bit writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="4" size="1" name="BSTR" description="Burst-Read Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a 32-bit read from an 8-bit port is broken into four 8-bit reads." />
        <Enum name="1" start="0b1" description="Enabled. Enables data burst reads larger than the specified port size, including 32-bit reads from 8- and 16-bit ports, 16-bit reads from 8-bit ports, and line reads from 8, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="5" size="1" name="BEM" description="Byte-Enable Mode">
        <Enum name="0" start="0b0" description="FB_BE is asserted for data write only." />
        <Enum name="1" start="0b1" description="FB_BE is asserted for data read and write accesses." />
      </BitField>
      <BitField start="6" size="2" name="PS" description="Port Size">
        <Enum name="00" start="0b00" description="32-bit port size. Valid data is sampled and driven on FB_D[31:0]." />
        <Enum name="01" start="0b01" description="8-bit port size. Valid data is sampled and driven on FB_D[31:24] when BLS is 0b, or FB_D[7:0] when BLS is 1b." />
        <Enum name="10" start="0b10" description="16-bit port size. Valid data is sampled and driven on FB_D[31:16] when BLS is 0b, or FB_D[15:0] when BLS is 1b." />
        <Enum name="11" start="0b11" description="16-bit port size. Valid data sampled and driven on FB_D[31:16] when BLS is 0b, or FB_D[15:0] when BLS is 1b." />
      </BitField>
      <BitField start="8" size="1" name="AA" description="Auto-Acknowledge Enable">
        <Enum name="0" start="0b0" description="Disabled. No internal transfer acknowledge is asserted and the cycle is terminated externally." />
        <Enum name="1" start="0b1" description="Enabled. Internal transfer acknowledge is asserted as specified by WS." />
      </BitField>
      <BitField start="9" size="1" name="BLS" description="Byte-Lane Shift">
        <Enum name="0" start="0b0" description="Not shifted. Data is left-aligned on FB_AD." />
        <Enum name="1" start="0b1" description="Shifted. Data is right-aligned on FB_AD." />
      </BitField>
      <BitField start="10" size="6" name="WS" description="Wait States" />
      <BitField start="16" size="2" name="WRAH" description="Write Address Hold or Deselect">
        <Enum name="00" start="0b00" description="1 cycle (default for all but FB_CS0 )" />
        <Enum name="01" start="0b01" description="2 cycles" />
        <Enum name="10" start="0b10" description="3 cycles" />
        <Enum name="11" start="0b11" description="4 cycles (default for FB_CS0 )" />
      </BitField>
      <BitField start="18" size="2" name="RDAH" description="Read Address Hold or Deselect">
        <Enum name="00" start="0b00" description="When AA is 0b, 1 cycle. When AA is 1b, 0 cycles." />
        <Enum name="01" start="0b01" description="When AA is 0b, 2 cycles. When AA is 1b, 1 cycle." />
        <Enum name="10" start="0b10" description="When AA is 0b, 3 cycles. When AA is 1b, 2 cycles." />
        <Enum name="11" start="0b11" description="When AA is 0b, 4 cycles. When AA is 1b, 3 cycles." />
      </BitField>
      <BitField start="20" size="2" name="ASET" description="Address Setup">
        <Enum name="00" start="0b00" description="Assert FB_CSn on the first rising clock edge after the address is asserted (default for all but FB_CS0 )." />
        <Enum name="01" start="0b01" description="Assert FB_CSn on the second rising clock edge after the address is asserted." />
        <Enum name="10" start="0b10" description="Assert FB_CSn on the third rising clock edge after the address is asserted." />
        <Enum name="11" start="0b11" description="Assert FB_CSn on the fourth rising clock edge after the address is asserted (default for FB_CS0 )." />
      </BitField>
      <BitField start="22" size="1" name="EXTS" description="Extended Transfer Start/Extended Address Latch Enable Controls how long FB_TS /FB_ALE is asserted.">
        <Enum name="0" start="0b0" description="Disabled. FB_TS /FB_ALE asserts for one bus clock cycle." />
        <Enum name="1" start="0b1" description="Enabled. FB_TS /FB_ALE remains asserted until the first positive clock edge after FB_CSn asserts." />
      </BitField>
      <BitField start="23" size="1" name="SWSEN" description="Secondary Wait State Enable">
        <Enum name="0" start="0b0" description="Disabled. A number of wait states (specified by WS) are inserted before an internal transfer acknowledge is generated for all transfers." />
        <Enum name="1" start="0b1" description="Enabled. A number of wait states (specified by SWS) are inserted before an internal transfer acknowledge is generated for burst transfer secondary terminations." />
      </BitField>
      <BitField start="26" size="6" name="SWS" description="Secondary Wait States" />
    </Register>
    <Register start="+0x8+12" size="4" name="FB_CSCR1" access="Read/Write" description="Chip Select Control Register" reset_value="0x3FFC00" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BSTW" description="Burst-Write Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst writes. For example, a 32-bit write to an 8-bit port takes four byte writes." />
        <Enum name="1" start="0b1" description="Enabled. Enables burst write of data larger than the specified port size, including 32-bit writes to 8 and 16-bit ports, 16-bit writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="4" size="1" name="BSTR" description="Burst-Read Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a 32-bit read from an 8-bit port is broken into four 8-bit reads." />
        <Enum name="1" start="0b1" description="Enabled. Enables data burst reads larger than the specified port size, including 32-bit reads from 8- and 16-bit ports, 16-bit reads from 8-bit ports, and line reads from 8, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="5" size="1" name="BEM" description="Byte-Enable Mode">
        <Enum name="0" start="0b0" description="FB_BE is asserted for data write only." />
        <Enum name="1" start="0b1" description="FB_BE is asserted for data read and write accesses." />
      </BitField>
      <BitField start="6" size="2" name="PS" description="Port Size">
        <Enum name="00" start="0b00" description="32-bit port size. Valid data is sampled and driven on FB_D[31:0]." />
        <Enum name="01" start="0b01" description="8-bit port size. Valid data is sampled and driven on FB_D[31:24] when BLS is 0b, or FB_D[7:0] when BLS is 1b." />
        <Enum name="10" start="0b10" description="16-bit port size. Valid data is sampled and driven on FB_D[31:16] when BLS is 0b, or FB_D[15:0] when BLS is 1b." />
        <Enum name="11" start="0b11" description="16-bit port size. Valid data sampled and driven on FB_D[31:16] when BLS is 0b, or FB_D[15:0] when BLS is 1b." />
      </BitField>
      <BitField start="8" size="1" name="AA" description="Auto-Acknowledge Enable">
        <Enum name="0" start="0b0" description="Disabled. No internal transfer acknowledge is asserted and the cycle is terminated externally." />
        <Enum name="1" start="0b1" description="Enabled. Internal transfer acknowledge is asserted as specified by WS." />
      </BitField>
      <BitField start="9" size="1" name="BLS" description="Byte-Lane Shift">
        <Enum name="0" start="0b0" description="Not shifted. Data is left-aligned on FB_AD." />
        <Enum name="1" start="0b1" description="Shifted. Data is right-aligned on FB_AD." />
      </BitField>
      <BitField start="10" size="6" name="WS" description="Wait States" />
      <BitField start="16" size="2" name="WRAH" description="Write Address Hold or Deselect">
        <Enum name="00" start="0b00" description="1 cycle (default for all but FB_CS0 )" />
        <Enum name="01" start="0b01" description="2 cycles" />
        <Enum name="10" start="0b10" description="3 cycles" />
        <Enum name="11" start="0b11" description="4 cycles (default for FB_CS0 )" />
      </BitField>
      <BitField start="18" size="2" name="RDAH" description="Read Address Hold or Deselect">
        <Enum name="00" start="0b00" description="When AA is 0b, 1 cycle. When AA is 1b, 0 cycles." />
        <Enum name="01" start="0b01" description="When AA is 0b, 2 cycles. When AA is 1b, 1 cycle." />
        <Enum name="10" start="0b10" description="When AA is 0b, 3 cycles. When AA is 1b, 2 cycles." />
        <Enum name="11" start="0b11" description="When AA is 0b, 4 cycles. When AA is 1b, 3 cycles." />
      </BitField>
      <BitField start="20" size="2" name="ASET" description="Address Setup">
        <Enum name="00" start="0b00" description="Assert FB_CSn on the first rising clock edge after the address is asserted (default for all but FB_CS0 )." />
        <Enum name="01" start="0b01" description="Assert FB_CSn on the second rising clock edge after the address is asserted." />
        <Enum name="10" start="0b10" description="Assert FB_CSn on the third rising clock edge after the address is asserted." />
        <Enum name="11" start="0b11" description="Assert FB_CSn on the fourth rising clock edge after the address is asserted (default for FB_CS0 )." />
      </BitField>
      <BitField start="22" size="1" name="EXTS" description="Extended Transfer Start/Extended Address Latch Enable Controls how long FB_TS /FB_ALE is asserted.">
        <Enum name="0" start="0b0" description="Disabled. FB_TS /FB_ALE asserts for one bus clock cycle." />
        <Enum name="1" start="0b1" description="Enabled. FB_TS /FB_ALE remains asserted until the first positive clock edge after FB_CSn asserts." />
      </BitField>
      <BitField start="23" size="1" name="SWSEN" description="Secondary Wait State Enable">
        <Enum name="0" start="0b0" description="Disabled. A number of wait states (specified by WS) are inserted before an internal transfer acknowledge is generated for all transfers." />
        <Enum name="1" start="0b1" description="Enabled. A number of wait states (specified by SWS) are inserted before an internal transfer acknowledge is generated for burst transfer secondary terminations." />
      </BitField>
      <BitField start="26" size="6" name="SWS" description="Secondary Wait States" />
    </Register>
    <Register start="+0x8+24" size="4" name="FB_CSCR2" access="Read/Write" description="Chip Select Control Register" reset_value="0x3FFC00" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BSTW" description="Burst-Write Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst writes. For example, a 32-bit write to an 8-bit port takes four byte writes." />
        <Enum name="1" start="0b1" description="Enabled. Enables burst write of data larger than the specified port size, including 32-bit writes to 8 and 16-bit ports, 16-bit writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="4" size="1" name="BSTR" description="Burst-Read Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a 32-bit read from an 8-bit port is broken into four 8-bit reads." />
        <Enum name="1" start="0b1" description="Enabled. Enables data burst reads larger than the specified port size, including 32-bit reads from 8- and 16-bit ports, 16-bit reads from 8-bit ports, and line reads from 8, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="5" size="1" name="BEM" description="Byte-Enable Mode">
        <Enum name="0" start="0b0" description="FB_BE is asserted for data write only." />
        <Enum name="1" start="0b1" description="FB_BE is asserted for data read and write accesses." />
      </BitField>
      <BitField start="6" size="2" name="PS" description="Port Size">
        <Enum name="00" start="0b00" description="32-bit port size. Valid data is sampled and driven on FB_D[31:0]." />
        <Enum name="01" start="0b01" description="8-bit port size. Valid data is sampled and driven on FB_D[31:24] when BLS is 0b, or FB_D[7:0] when BLS is 1b." />
        <Enum name="10" start="0b10" description="16-bit port size. Valid data is sampled and driven on FB_D[31:16] when BLS is 0b, or FB_D[15:0] when BLS is 1b." />
        <Enum name="11" start="0b11" description="16-bit port size. Valid data sampled and driven on FB_D[31:16] when BLS is 0b, or FB_D[15:0] when BLS is 1b." />
      </BitField>
      <BitField start="8" size="1" name="AA" description="Auto-Acknowledge Enable">
        <Enum name="0" start="0b0" description="Disabled. No internal transfer acknowledge is asserted and the cycle is terminated externally." />
        <Enum name="1" start="0b1" description="Enabled. Internal transfer acknowledge is asserted as specified by WS." />
      </BitField>
      <BitField start="9" size="1" name="BLS" description="Byte-Lane Shift">
        <Enum name="0" start="0b0" description="Not shifted. Data is left-aligned on FB_AD." />
        <Enum name="1" start="0b1" description="Shifted. Data is right-aligned on FB_AD." />
      </BitField>
      <BitField start="10" size="6" name="WS" description="Wait States" />
      <BitField start="16" size="2" name="WRAH" description="Write Address Hold or Deselect">
        <Enum name="00" start="0b00" description="1 cycle (default for all but FB_CS0 )" />
        <Enum name="01" start="0b01" description="2 cycles" />
        <Enum name="10" start="0b10" description="3 cycles" />
        <Enum name="11" start="0b11" description="4 cycles (default for FB_CS0 )" />
      </BitField>
      <BitField start="18" size="2" name="RDAH" description="Read Address Hold or Deselect">
        <Enum name="00" start="0b00" description="When AA is 0b, 1 cycle. When AA is 1b, 0 cycles." />
        <Enum name="01" start="0b01" description="When AA is 0b, 2 cycles. When AA is 1b, 1 cycle." />
        <Enum name="10" start="0b10" description="When AA is 0b, 3 cycles. When AA is 1b, 2 cycles." />
        <Enum name="11" start="0b11" description="When AA is 0b, 4 cycles. When AA is 1b, 3 cycles." />
      </BitField>
      <BitField start="20" size="2" name="ASET" description="Address Setup">
        <Enum name="00" start="0b00" description="Assert FB_CSn on the first rising clock edge after the address is asserted (default for all but FB_CS0 )." />
        <Enum name="01" start="0b01" description="Assert FB_CSn on the second rising clock edge after the address is asserted." />
        <Enum name="10" start="0b10" description="Assert FB_CSn on the third rising clock edge after the address is asserted." />
        <Enum name="11" start="0b11" description="Assert FB_CSn on the fourth rising clock edge after the address is asserted (default for FB_CS0 )." />
      </BitField>
      <BitField start="22" size="1" name="EXTS" description="Extended Transfer Start/Extended Address Latch Enable Controls how long FB_TS /FB_ALE is asserted.">
        <Enum name="0" start="0b0" description="Disabled. FB_TS /FB_ALE asserts for one bus clock cycle." />
        <Enum name="1" start="0b1" description="Enabled. FB_TS /FB_ALE remains asserted until the first positive clock edge after FB_CSn asserts." />
      </BitField>
      <BitField start="23" size="1" name="SWSEN" description="Secondary Wait State Enable">
        <Enum name="0" start="0b0" description="Disabled. A number of wait states (specified by WS) are inserted before an internal transfer acknowledge is generated for all transfers." />
        <Enum name="1" start="0b1" description="Enabled. A number of wait states (specified by SWS) are inserted before an internal transfer acknowledge is generated for burst transfer secondary terminations." />
      </BitField>
      <BitField start="26" size="6" name="SWS" description="Secondary Wait States" />
    </Register>
    <Register start="+0x8+36" size="4" name="FB_CSCR3" access="Read/Write" description="Chip Select Control Register" reset_value="0x3FFC00" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BSTW" description="Burst-Write Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst writes. For example, a 32-bit write to an 8-bit port takes four byte writes." />
        <Enum name="1" start="0b1" description="Enabled. Enables burst write of data larger than the specified port size, including 32-bit writes to 8 and 16-bit ports, 16-bit writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="4" size="1" name="BSTR" description="Burst-Read Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a 32-bit read from an 8-bit port is broken into four 8-bit reads." />
        <Enum name="1" start="0b1" description="Enabled. Enables data burst reads larger than the specified port size, including 32-bit reads from 8- and 16-bit ports, 16-bit reads from 8-bit ports, and line reads from 8, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="5" size="1" name="BEM" description="Byte-Enable Mode">
        <Enum name="0" start="0b0" description="FB_BE is asserted for data write only." />
        <Enum name="1" start="0b1" description="FB_BE is asserted for data read and write accesses." />
      </BitField>
      <BitField start="6" size="2" name="PS" description="Port Size">
        <Enum name="00" start="0b00" description="32-bit port size. Valid data is sampled and driven on FB_D[31:0]." />
        <Enum name="01" start="0b01" description="8-bit port size. Valid data is sampled and driven on FB_D[31:24] when BLS is 0b, or FB_D[7:0] when BLS is 1b." />
        <Enum name="10" start="0b10" description="16-bit port size. Valid data is sampled and driven on FB_D[31:16] when BLS is 0b, or FB_D[15:0] when BLS is 1b." />
        <Enum name="11" start="0b11" description="16-bit port size. Valid data sampled and driven on FB_D[31:16] when BLS is 0b, or FB_D[15:0] when BLS is 1b." />
      </BitField>
      <BitField start="8" size="1" name="AA" description="Auto-Acknowledge Enable">
        <Enum name="0" start="0b0" description="Disabled. No internal transfer acknowledge is asserted and the cycle is terminated externally." />
        <Enum name="1" start="0b1" description="Enabled. Internal transfer acknowledge is asserted as specified by WS." />
      </BitField>
      <BitField start="9" size="1" name="BLS" description="Byte-Lane Shift">
        <Enum name="0" start="0b0" description="Not shifted. Data is left-aligned on FB_AD." />
        <Enum name="1" start="0b1" description="Shifted. Data is right-aligned on FB_AD." />
      </BitField>
      <BitField start="10" size="6" name="WS" description="Wait States" />
      <BitField start="16" size="2" name="WRAH" description="Write Address Hold or Deselect">
        <Enum name="00" start="0b00" description="1 cycle (default for all but FB_CS0 )" />
        <Enum name="01" start="0b01" description="2 cycles" />
        <Enum name="10" start="0b10" description="3 cycles" />
        <Enum name="11" start="0b11" description="4 cycles (default for FB_CS0 )" />
      </BitField>
      <BitField start="18" size="2" name="RDAH" description="Read Address Hold or Deselect">
        <Enum name="00" start="0b00" description="When AA is 0b, 1 cycle. When AA is 1b, 0 cycles." />
        <Enum name="01" start="0b01" description="When AA is 0b, 2 cycles. When AA is 1b, 1 cycle." />
        <Enum name="10" start="0b10" description="When AA is 0b, 3 cycles. When AA is 1b, 2 cycles." />
        <Enum name="11" start="0b11" description="When AA is 0b, 4 cycles. When AA is 1b, 3 cycles." />
      </BitField>
      <BitField start="20" size="2" name="ASET" description="Address Setup">
        <Enum name="00" start="0b00" description="Assert FB_CSn on the first rising clock edge after the address is asserted (default for all but FB_CS0 )." />
        <Enum name="01" start="0b01" description="Assert FB_CSn on the second rising clock edge after the address is asserted." />
        <Enum name="10" start="0b10" description="Assert FB_CSn on the third rising clock edge after the address is asserted." />
        <Enum name="11" start="0b11" description="Assert FB_CSn on the fourth rising clock edge after the address is asserted (default for FB_CS0 )." />
      </BitField>
      <BitField start="22" size="1" name="EXTS" description="Extended Transfer Start/Extended Address Latch Enable Controls how long FB_TS /FB_ALE is asserted.">
        <Enum name="0" start="0b0" description="Disabled. FB_TS /FB_ALE asserts for one bus clock cycle." />
        <Enum name="1" start="0b1" description="Enabled. FB_TS /FB_ALE remains asserted until the first positive clock edge after FB_CSn asserts." />
      </BitField>
      <BitField start="23" size="1" name="SWSEN" description="Secondary Wait State Enable">
        <Enum name="0" start="0b0" description="Disabled. A number of wait states (specified by WS) are inserted before an internal transfer acknowledge is generated for all transfers." />
        <Enum name="1" start="0b1" description="Enabled. A number of wait states (specified by SWS) are inserted before an internal transfer acknowledge is generated for burst transfer secondary terminations." />
      </BitField>
      <BitField start="26" size="6" name="SWS" description="Secondary Wait States" />
    </Register>
    <Register start="+0x8+48" size="4" name="FB_CSCR4" access="Read/Write" description="Chip Select Control Register" reset_value="0x3FFC00" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BSTW" description="Burst-Write Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst writes. For example, a 32-bit write to an 8-bit port takes four byte writes." />
        <Enum name="1" start="0b1" description="Enabled. Enables burst write of data larger than the specified port size, including 32-bit writes to 8 and 16-bit ports, 16-bit writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="4" size="1" name="BSTR" description="Burst-Read Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a 32-bit read from an 8-bit port is broken into four 8-bit reads." />
        <Enum name="1" start="0b1" description="Enabled. Enables data burst reads larger than the specified port size, including 32-bit reads from 8- and 16-bit ports, 16-bit reads from 8-bit ports, and line reads from 8, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="5" size="1" name="BEM" description="Byte-Enable Mode">
        <Enum name="0" start="0b0" description="FB_BE is asserted for data write only." />
        <Enum name="1" start="0b1" description="FB_BE is asserted for data read and write accesses." />
      </BitField>
      <BitField start="6" size="2" name="PS" description="Port Size">
        <Enum name="00" start="0b00" description="32-bit port size. Valid data is sampled and driven on FB_D[31:0]." />
        <Enum name="01" start="0b01" description="8-bit port size. Valid data is sampled and driven on FB_D[31:24] when BLS is 0b, or FB_D[7:0] when BLS is 1b." />
        <Enum name="10" start="0b10" description="16-bit port size. Valid data is sampled and driven on FB_D[31:16] when BLS is 0b, or FB_D[15:0] when BLS is 1b." />
        <Enum name="11" start="0b11" description="16-bit port size. Valid data sampled and driven on FB_D[31:16] when BLS is 0b, or FB_D[15:0] when BLS is 1b." />
      </BitField>
      <BitField start="8" size="1" name="AA" description="Auto-Acknowledge Enable">
        <Enum name="0" start="0b0" description="Disabled. No internal transfer acknowledge is asserted and the cycle is terminated externally." />
        <Enum name="1" start="0b1" description="Enabled. Internal transfer acknowledge is asserted as specified by WS." />
      </BitField>
      <BitField start="9" size="1" name="BLS" description="Byte-Lane Shift">
        <Enum name="0" start="0b0" description="Not shifted. Data is left-aligned on FB_AD." />
        <Enum name="1" start="0b1" description="Shifted. Data is right-aligned on FB_AD." />
      </BitField>
      <BitField start="10" size="6" name="WS" description="Wait States" />
      <BitField start="16" size="2" name="WRAH" description="Write Address Hold or Deselect">
        <Enum name="00" start="0b00" description="1 cycle (default for all but FB_CS0 )" />
        <Enum name="01" start="0b01" description="2 cycles" />
        <Enum name="10" start="0b10" description="3 cycles" />
        <Enum name="11" start="0b11" description="4 cycles (default for FB_CS0 )" />
      </BitField>
      <BitField start="18" size="2" name="RDAH" description="Read Address Hold or Deselect">
        <Enum name="00" start="0b00" description="When AA is 0b, 1 cycle. When AA is 1b, 0 cycles." />
        <Enum name="01" start="0b01" description="When AA is 0b, 2 cycles. When AA is 1b, 1 cycle." />
        <Enum name="10" start="0b10" description="When AA is 0b, 3 cycles. When AA is 1b, 2 cycles." />
        <Enum name="11" start="0b11" description="When AA is 0b, 4 cycles. When AA is 1b, 3 cycles." />
      </BitField>
      <BitField start="20" size="2" name="ASET" description="Address Setup">
        <Enum name="00" start="0b00" description="Assert FB_CSn on the first rising clock edge after the address is asserted (default for all but FB_CS0 )." />
        <Enum name="01" start="0b01" description="Assert FB_CSn on the second rising clock edge after the address is asserted." />
        <Enum name="10" start="0b10" description="Assert FB_CSn on the third rising clock edge after the address is asserted." />
        <Enum name="11" start="0b11" description="Assert FB_CSn on the fourth rising clock edge after the address is asserted (default for FB_CS0 )." />
      </BitField>
      <BitField start="22" size="1" name="EXTS" description="Extended Transfer Start/Extended Address Latch Enable Controls how long FB_TS /FB_ALE is asserted.">
        <Enum name="0" start="0b0" description="Disabled. FB_TS /FB_ALE asserts for one bus clock cycle." />
        <Enum name="1" start="0b1" description="Enabled. FB_TS /FB_ALE remains asserted until the first positive clock edge after FB_CSn asserts." />
      </BitField>
      <BitField start="23" size="1" name="SWSEN" description="Secondary Wait State Enable">
        <Enum name="0" start="0b0" description="Disabled. A number of wait states (specified by WS) are inserted before an internal transfer acknowledge is generated for all transfers." />
        <Enum name="1" start="0b1" description="Enabled. A number of wait states (specified by SWS) are inserted before an internal transfer acknowledge is generated for burst transfer secondary terminations." />
      </BitField>
      <BitField start="26" size="6" name="SWS" description="Secondary Wait States" />
    </Register>
    <Register start="+0x8+60" size="4" name="FB_CSCR5" access="Read/Write" description="Chip Select Control Register" reset_value="0x3FFC00" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BSTW" description="Burst-Write Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst writes. For example, a 32-bit write to an 8-bit port takes four byte writes." />
        <Enum name="1" start="0b1" description="Enabled. Enables burst write of data larger than the specified port size, including 32-bit writes to 8 and 16-bit ports, 16-bit writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="4" size="1" name="BSTR" description="Burst-Read Enable">
        <Enum name="0" start="0b0" description="Disabled. Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a 32-bit read from an 8-bit port is broken into four 8-bit reads." />
        <Enum name="1" start="0b1" description="Enabled. Enables data burst reads larger than the specified port size, including 32-bit reads from 8- and 16-bit ports, 16-bit reads from 8-bit ports, and line reads from 8, 16-, and 32-bit ports." />
      </BitField>
      <BitField start="5" size="1" name="BEM" description="Byte-Enable Mode">
        <Enum name="0" start="0b0" description="FB_BE is asserted for data write only." />
        <Enum name="1" start="0b1" description="FB_BE is asserted for data read and write accesses." />
      </BitField>
      <BitField start="6" size="2" name="PS" description="Port Size">
        <Enum name="00" start="0b00" description="32-bit port size. Valid data is sampled and driven on FB_D[31:0]." />
        <Enum name="01" start="0b01" description="8-bit port size. Valid data is sampled and driven on FB_D[31:24] when BLS is 0b, or FB_D[7:0] when BLS is 1b." />
        <Enum name="10" start="0b10" description="16-bit port size. Valid data is sampled and driven on FB_D[31:16] when BLS is 0b, or FB_D[15:0] when BLS is 1b." />
        <Enum name="11" start="0b11" description="16-bit port size. Valid data sampled and driven on FB_D[31:16] when BLS is 0b, or FB_D[15:0] when BLS is 1b." />
      </BitField>
      <BitField start="8" size="1" name="AA" description="Auto-Acknowledge Enable">
        <Enum name="0" start="0b0" description="Disabled. No internal transfer acknowledge is asserted and the cycle is terminated externally." />
        <Enum name="1" start="0b1" description="Enabled. Internal transfer acknowledge is asserted as specified by WS." />
      </BitField>
      <BitField start="9" size="1" name="BLS" description="Byte-Lane Shift">
        <Enum name="0" start="0b0" description="Not shifted. Data is left-aligned on FB_AD." />
        <Enum name="1" start="0b1" description="Shifted. Data is right-aligned on FB_AD." />
      </BitField>
      <BitField start="10" size="6" name="WS" description="Wait States" />
      <BitField start="16" size="2" name="WRAH" description="Write Address Hold or Deselect">
        <Enum name="00" start="0b00" description="1 cycle (default for all but FB_CS0 )" />
        <Enum name="01" start="0b01" description="2 cycles" />
        <Enum name="10" start="0b10" description="3 cycles" />
        <Enum name="11" start="0b11" description="4 cycles (default for FB_CS0 )" />
      </BitField>
      <BitField start="18" size="2" name="RDAH" description="Read Address Hold or Deselect">
        <Enum name="00" start="0b00" description="When AA is 0b, 1 cycle. When AA is 1b, 0 cycles." />
        <Enum name="01" start="0b01" description="When AA is 0b, 2 cycles. When AA is 1b, 1 cycle." />
        <Enum name="10" start="0b10" description="When AA is 0b, 3 cycles. When AA is 1b, 2 cycles." />
        <Enum name="11" start="0b11" description="When AA is 0b, 4 cycles. When AA is 1b, 3 cycles." />
      </BitField>
      <BitField start="20" size="2" name="ASET" description="Address Setup">
        <Enum name="00" start="0b00" description="Assert FB_CSn on the first rising clock edge after the address is asserted (default for all but FB_CS0 )." />
        <Enum name="01" start="0b01" description="Assert FB_CSn on the second rising clock edge after the address is asserted." />
        <Enum name="10" start="0b10" description="Assert FB_CSn on the third rising clock edge after the address is asserted." />
        <Enum name="11" start="0b11" description="Assert FB_CSn on the fourth rising clock edge after the address is asserted (default for FB_CS0 )." />
      </BitField>
      <BitField start="22" size="1" name="EXTS" description="Extended Transfer Start/Extended Address Latch Enable Controls how long FB_TS /FB_ALE is asserted.">
        <Enum name="0" start="0b0" description="Disabled. FB_TS /FB_ALE asserts for one bus clock cycle." />
        <Enum name="1" start="0b1" description="Enabled. FB_TS /FB_ALE remains asserted until the first positive clock edge after FB_CSn asserts." />
      </BitField>
      <BitField start="23" size="1" name="SWSEN" description="Secondary Wait State Enable">
        <Enum name="0" start="0b0" description="Disabled. A number of wait states (specified by WS) are inserted before an internal transfer acknowledge is generated for all transfers." />
        <Enum name="1" start="0b1" description="Enabled. A number of wait states (specified by SWS) are inserted before an internal transfer acknowledge is generated for burst transfer secondary terminations." />
      </BitField>
      <BitField start="26" size="6" name="SWS" description="Secondary Wait States" />
    </Register>
    <Register start="+0x60" size="4" name="FB_CSPMCR" access="Read/Write" description="Chip Select port Multiplexing Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="GROUP5" description="FlexBus Signal Group 5 Multiplex control">
        <Enum name="0000" start="0b0000" description="FB_TA" />
        <Enum name="0001" start="0b0001" description="FB_CS3 . You must also write 1b to CSCR[AA]." />
        <Enum name="0010" start="0b0010" description="FB_BE_7_0 . You must also write 1b to CSCR[AA]." />
      </BitField>
      <BitField start="16" size="4" name="GROUP4" description="FlexBus Signal Group 4 Multiplex control">
        <Enum name="0000" start="0b0000" description="FB_TBST" />
        <Enum name="0001" start="0b0001" description="FB_CS2" />
        <Enum name="0010" start="0b0010" description="FB_BE_15_8" />
      </BitField>
      <BitField start="20" size="4" name="GROUP3" description="FlexBus Signal Group 3 Multiplex control">
        <Enum name="0000" start="0b0000" description="FB_CS5" />
        <Enum name="0001" start="0b0001" description="FB_TSIZ1" />
        <Enum name="0010" start="0b0010" description="FB_BE_23_16" />
      </BitField>
      <BitField start="24" size="4" name="GROUP2" description="FlexBus Signal Group 2 Multiplex control">
        <Enum name="0000" start="0b0000" description="FB_CS4" />
        <Enum name="0001" start="0b0001" description="FB_TSIZ0" />
        <Enum name="0010" start="0b0010" description="FB_BE_31_24" />
      </BitField>
      <BitField start="28" size="4" name="GROUP1" description="FlexBus Signal Group 1 Multiplex control">
        <Enum name="0000" start="0b0000" description="FB_ALE" />
        <Enum name="0001" start="0b0001" description="FB_CS1" />
        <Enum name="0010" start="0b0010" description="FB_TS" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SYSMPU" start="0x4000D000" description="Memory protection unit">
    <Register start="+0" size="4" name="MPU_CESR" access="Read/Write" description="Control/Error Status Register" reset_value="0x815101" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="MPU is disabled. All accesses from all bus masters are allowed." />
        <Enum name="1" start="0b1" description="MPU is enabled" />
      </BitField>
      <BitField start="8" size="4" name="NRGD" description="Number Of Region Descriptors">
        <Enum name="0000" start="0b0000" description="8 region descriptors" />
        <Enum name="0001" start="0b0001" description="12 region descriptors" />
        <Enum name="0010" start="0b0010" description="16 region descriptors" />
      </BitField>
      <BitField start="12" size="4" name="NSP" description="Number Of Slave Ports" />
      <BitField start="16" size="4" name="HRL" description="Hardware Revision Level" />
      <BitField start="27" size="5" name="SPERR" description="Slave Port n Error">
        <Enum name="0" start="0b00000" description="No error has occurred for slave port n." />
        <Enum name="1" start="0b00001" description="An error has occurred for slave port n." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="MPU_EAR0" access="ReadOnly" description="Error Address Register, slave port n" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="EADDR" description="Error Address" />
    </Register>
    <Register start="+0x10+8" size="4" name="MPU_EAR1" access="ReadOnly" description="Error Address Register, slave port n" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="EADDR" description="Error Address" />
    </Register>
    <Register start="+0x10+16" size="4" name="MPU_EAR2" access="ReadOnly" description="Error Address Register, slave port n" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="EADDR" description="Error Address" />
    </Register>
    <Register start="+0x10+24" size="4" name="MPU_EAR3" access="ReadOnly" description="Error Address Register, slave port n" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="EADDR" description="Error Address" />
    </Register>
    <Register start="+0x10+32" size="4" name="MPU_EAR4" access="ReadOnly" description="Error Address Register, slave port n" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="EADDR" description="Error Address" />
    </Register>
    <Register start="+0x14+0" size="4" name="MPU_EDR0" access="ReadOnly" description="Error Detail Register, slave port n" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="ERW" description="Error Read/Write">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
      <BitField start="1" size="3" name="EATTR" description="Error Attributes">
        <Enum name="000" start="0b000" description="User mode, instruction access" />
        <Enum name="001" start="0b001" description="User mode, data access" />
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access" />
        <Enum name="011" start="0b011" description="Supervisor mode, data access" />
      </BitField>
      <BitField start="4" size="4" name="EMN" description="Error Master Number" />
      <BitField start="16" size="16" name="EACD" description="Error Access Control Detail" />
    </Register>
    <Register start="+0x14+8" size="4" name="MPU_EDR1" access="ReadOnly" description="Error Detail Register, slave port n" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="ERW" description="Error Read/Write">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
      <BitField start="1" size="3" name="EATTR" description="Error Attributes">
        <Enum name="000" start="0b000" description="User mode, instruction access" />
        <Enum name="001" start="0b001" description="User mode, data access" />
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access" />
        <Enum name="011" start="0b011" description="Supervisor mode, data access" />
      </BitField>
      <BitField start="4" size="4" name="EMN" description="Error Master Number" />
      <BitField start="16" size="16" name="EACD" description="Error Access Control Detail" />
    </Register>
    <Register start="+0x14+16" size="4" name="MPU_EDR2" access="ReadOnly" description="Error Detail Register, slave port n" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="ERW" description="Error Read/Write">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
      <BitField start="1" size="3" name="EATTR" description="Error Attributes">
        <Enum name="000" start="0b000" description="User mode, instruction access" />
        <Enum name="001" start="0b001" description="User mode, data access" />
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access" />
        <Enum name="011" start="0b011" description="Supervisor mode, data access" />
      </BitField>
      <BitField start="4" size="4" name="EMN" description="Error Master Number" />
      <BitField start="16" size="16" name="EACD" description="Error Access Control Detail" />
    </Register>
    <Register start="+0x14+24" size="4" name="MPU_EDR3" access="ReadOnly" description="Error Detail Register, slave port n" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="ERW" description="Error Read/Write">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
      <BitField start="1" size="3" name="EATTR" description="Error Attributes">
        <Enum name="000" start="0b000" description="User mode, instruction access" />
        <Enum name="001" start="0b001" description="User mode, data access" />
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access" />
        <Enum name="011" start="0b011" description="Supervisor mode, data access" />
      </BitField>
      <BitField start="4" size="4" name="EMN" description="Error Master Number" />
      <BitField start="16" size="16" name="EACD" description="Error Access Control Detail" />
    </Register>
    <Register start="+0x14+32" size="4" name="MPU_EDR4" access="ReadOnly" description="Error Detail Register, slave port n" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="ERW" description="Error Read/Write">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
      <BitField start="1" size="3" name="EATTR" description="Error Attributes">
        <Enum name="000" start="0b000" description="User mode, instruction access" />
        <Enum name="001" start="0b001" description="User mode, data access" />
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access" />
        <Enum name="011" start="0b011" description="Supervisor mode, data access" />
      </BitField>
      <BitField start="4" size="4" name="EMN" description="Error Master Number" />
      <BitField start="16" size="16" name="EACD" description="Error Access Control Detail" />
    </Register>
    <Register start="+0x400+0" size="4" name="MPU_RGD0_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+16" size="4" name="MPU_RGD1_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+32" size="4" name="MPU_RGD2_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+48" size="4" name="MPU_RGD3_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+64" size="4" name="MPU_RGD4_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+80" size="4" name="MPU_RGD5_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+96" size="4" name="MPU_RGD6_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+112" size="4" name="MPU_RGD7_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+128" size="4" name="MPU_RGD8_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+144" size="4" name="MPU_RGD9_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+160" size="4" name="MPU_RGD10_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+176" size="4" name="MPU_RGD11_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x404+0" size="4" name="MPU_RGD0_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+16" size="4" name="MPU_RGD1_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+32" size="4" name="MPU_RGD2_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+48" size="4" name="MPU_RGD3_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+64" size="4" name="MPU_RGD4_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+80" size="4" name="MPU_RGD5_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+96" size="4" name="MPU_RGD6_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+112" size="4" name="MPU_RGD7_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+128" size="4" name="MPU_RGD8_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+144" size="4" name="MPU_RGD9_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+160" size="4" name="MPU_RGD10_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+176" size="4" name="MPU_RGD11_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x408+0" size="4" name="MPU_RGD0_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+16" size="4" name="MPU_RGD1_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+32" size="4" name="MPU_RGD2_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+48" size="4" name="MPU_RGD3_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+64" size="4" name="MPU_RGD4_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+80" size="4" name="MPU_RGD5_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+96" size="4" name="MPU_RGD6_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+112" size="4" name="MPU_RGD7_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+128" size="4" name="MPU_RGD8_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+144" size="4" name="MPU_RGD9_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+160" size="4" name="MPU_RGD10_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+176" size="4" name="MPU_RGD11_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x40C+0" size="4" name="MPU_RGD0_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
    </Register>
    <Register start="+0x40C+16" size="4" name="MPU_RGD1_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
    </Register>
    <Register start="+0x40C+32" size="4" name="MPU_RGD2_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
    </Register>
    <Register start="+0x40C+48" size="4" name="MPU_RGD3_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
    </Register>
    <Register start="+0x40C+64" size="4" name="MPU_RGD4_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
    </Register>
    <Register start="+0x40C+80" size="4" name="MPU_RGD5_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
    </Register>
    <Register start="+0x40C+96" size="4" name="MPU_RGD6_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
    </Register>
    <Register start="+0x40C+112" size="4" name="MPU_RGD7_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
    </Register>
    <Register start="+0x40C+128" size="4" name="MPU_RGD8_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
    </Register>
    <Register start="+0x40C+144" size="4" name="MPU_RGD9_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
    </Register>
    <Register start="+0x40C+160" size="4" name="MPU_RGD10_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
    </Register>
    <Register start="+0x40C+176" size="4" name="MPU_RGD11_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
    </Register>
    <Register start="+0x800+0" size="4" name="MPU_RGDAAC0" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+4" size="4" name="MPU_RGDAAC1" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+8" size="4" name="MPU_RGDAAC2" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+12" size="4" name="MPU_RGDAAC3" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+16" size="4" name="MPU_RGDAAC4" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+20" size="4" name="MPU_RGDAAC5" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+24" size="4" name="MPU_RGDAAC6" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+28" size="4" name="MPU_RGDAAC7" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+32" size="4" name="MPU_RGDAAC8" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+36" size="4" name="MPU_RGDAAC9" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+40" size="4" name="MPU_RGDAAC10" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+44" size="4" name="MPU_RGDAAC11" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FMC" start="0x4001F000" description="Flash Memory Controller">
    <Register start="+0" size="4" name="FMC_PFAPR" access="Read/Write" description="Flash Access Protection Register" reset_value="0xF8003F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="M0AP" description="Master 0 Access Protection">
        <Enum name="00" start="0b00" description="No access may be performed by this master" />
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master" />
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master" />
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master" />
      </BitField>
      <BitField start="2" size="2" name="M1AP" description="Master 1 Access Protection">
        <Enum name="00" start="0b00" description="No access may be performed by this master" />
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master" />
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master" />
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master" />
      </BitField>
      <BitField start="4" size="2" name="M2AP" description="Master 2 Access Protection">
        <Enum name="00" start="0b00" description="No access may be performed by this master" />
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master" />
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master" />
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master" />
      </BitField>
      <BitField start="6" size="2" name="M3AP" description="Master 3 Access Protection">
        <Enum name="00" start="0b00" description="No access may be performed by this master" />
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master" />
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master" />
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master" />
      </BitField>
      <BitField start="8" size="2" name="M4AP" description="Master 4 Access Protection">
        <Enum name="00" start="0b00" description="No access may be performed by this master" />
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master" />
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master" />
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master" />
      </BitField>
      <BitField start="10" size="2" name="M5AP" description="Master 5 Access Protection">
        <Enum name="00" start="0b00" description="No access may be performed by this master" />
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master" />
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master" />
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master" />
      </BitField>
      <BitField start="12" size="2" name="M6AP" description="Master 6 Access Protection">
        <Enum name="00" start="0b00" description="No access may be performed by this master" />
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master" />
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master" />
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master" />
      </BitField>
      <BitField start="14" size="2" name="M7AP" description="Master 7 Access Protection">
        <Enum name="00" start="0b00" description="No access may be performed by this master." />
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master." />
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master." />
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master." />
      </BitField>
      <BitField start="16" size="1" name="M0PFD" description="Master 0 Prefetch Disable">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled." />
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled." />
      </BitField>
      <BitField start="17" size="1" name="M1PFD" description="Master 1 Prefetch Disable">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled." />
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled." />
      </BitField>
      <BitField start="18" size="1" name="M2PFD" description="Master 2 Prefetch Disable">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled." />
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled." />
      </BitField>
      <BitField start="19" size="1" name="M3PFD" description="Master 3 Prefetch Disable">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled." />
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled." />
      </BitField>
      <BitField start="20" size="1" name="M4PFD" description="Master 4 Prefetch Disable">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled." />
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled." />
      </BitField>
      <BitField start="21" size="1" name="M5PFD" description="Master 5 Prefetch Disable">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled." />
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled." />
      </BitField>
      <BitField start="22" size="1" name="M6PFD" description="Master 6 Prefetch Disable">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled." />
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled." />
      </BitField>
      <BitField start="23" size="1" name="M7PFD" description="Master 7 Prefetch Disable">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled." />
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FMC_PFB0CR" access="Read/Write" description="Flash Bank 0 Control Register" reset_value="0x3002001F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="B0SEBE" description="Bank 0 Single Entry Buffer Enable">
        <Enum name="0" start="0b0" description="Single entry buffer is disabled." />
        <Enum name="1" start="0b1" description="Single entry buffer is enabled." />
      </BitField>
      <BitField start="1" size="1" name="B0IPE" description="Bank 0 Instruction Prefetch Enable">
        <Enum name="0" start="0b0" description="Do not prefetch in response to instruction fetches." />
        <Enum name="1" start="0b1" description="Enable prefetches in response to instruction fetches." />
      </BitField>
      <BitField start="2" size="1" name="B0DPE" description="Bank 0 Data Prefetch Enable">
        <Enum name="0" start="0b0" description="Do not prefetch in response to data references." />
        <Enum name="1" start="0b1" description="Enable prefetches in response to data references." />
      </BitField>
      <BitField start="3" size="1" name="B0ICE" description="Bank 0 Instruction Cache Enable">
        <Enum name="0" start="0b0" description="Do not cache instruction fetches." />
        <Enum name="1" start="0b1" description="Cache instruction fetches." />
      </BitField>
      <BitField start="4" size="1" name="B0DCE" description="Bank 0 Data Cache Enable">
        <Enum name="0" start="0b0" description="Do not cache data references." />
        <Enum name="1" start="0b1" description="Cache data references." />
      </BitField>
      <BitField start="5" size="3" name="CRC" description="Cache Replacement Control">
        <Enum name="000" start="0b000" description="LRU replacement algorithm per set across all four ways" />
        <Enum name="010" start="0b010" description="Independent LRU with ways [0-1] for ifetches, [2-3] for data" />
        <Enum name="011" start="0b011" description="Independent LRU with ways [0-2] for ifetches, [3] for data" />
      </BitField>
      <BitField start="17" size="2" name="B0MW" description="Bank 0 Memory Width">
        <Enum name="00" start="0b00" description="32 bits" />
        <Enum name="01" start="0b01" description="64 bits" />
      </BitField>
      <BitField start="19" size="1" name="S_B_INV" description="Invalidate Prefetch Speculation Buffer">
        <Enum name="0" start="0b0" description="Speculation buffer and single entry buffer are not affected." />
        <Enum name="1" start="0b1" description="Invalidate (clear) speculation buffer and single entry buffer." />
      </BitField>
      <BitField start="20" size="4" name="CINV_WAY" description="Cache Invalidate Way x">
        <Enum name="0" start="0b0000" description="No cache way invalidation for the corresponding cache" />
        <Enum name="1" start="0b0001" description="Invalidate cache way for the corresponding cache: clear the tag, data, and vld bits of ways selected" />
      </BitField>
      <BitField start="24" size="4" name="CLCK_WAY" description="Cache Lock Way x">
        <Enum name="0" start="0b0000" description="Cache way is unlocked and may be displaced" />
        <Enum name="1" start="0b0001" description="Cache way is locked and its contents are not displaced" />
      </BitField>
      <BitField start="28" size="4" name="B0RWSC" description="Bank 0 Read Wait State Control" />
    </Register>
    <Register start="+0x8" size="4" name="FMC_PFB1CR" access="Read/Write" description="Flash Bank 1 Control Register" reset_value="0x3002001F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="B1SEBE" description="Bank 1 Single Entry Buffer Enable">
        <Enum name="0" start="0b0" description="Single entry buffer is disabled." />
        <Enum name="1" start="0b1" description="Single entry buffer is enabled." />
      </BitField>
      <BitField start="1" size="1" name="B1IPE" description="Bank 1 Instruction Prefetch Enable">
        <Enum name="0" start="0b0" description="Do not prefetch in response to instruction fetches." />
        <Enum name="1" start="0b1" description="Enable prefetches in response to instruction fetches." />
      </BitField>
      <BitField start="2" size="1" name="B1DPE" description="Bank 1 Data Prefetch Enable">
        <Enum name="0" start="0b0" description="Do not prefetch in response to data references." />
        <Enum name="1" start="0b1" description="Enable prefetches in response to data references." />
      </BitField>
      <BitField start="3" size="1" name="B1ICE" description="Bank 1 Instruction Cache Enable">
        <Enum name="0" start="0b0" description="Do not cache instruction fetches." />
        <Enum name="1" start="0b1" description="Cache instruction fetches." />
      </BitField>
      <BitField start="4" size="1" name="B1DCE" description="Bank 1 Data Cache Enable">
        <Enum name="0" start="0b0" description="Do not cache data references." />
        <Enum name="1" start="0b1" description="Cache data references." />
      </BitField>
      <BitField start="17" size="2" name="B1MW" description="Bank 1 Memory Width">
        <Enum name="00" start="0b00" description="32 bits" />
        <Enum name="01" start="0b01" description="64 bits" />
      </BitField>
      <BitField start="28" size="4" name="B1RWSC" description="Bank 1 Read Wait State Control" />
    </Register>
    <Register start="+0x100+0" size="4" name="FMC_TAGVDW0S0" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x100+4" size="4" name="FMC_TAGVDW0S1" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x100+8" size="4" name="FMC_TAGVDW0S2" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x100+12" size="4" name="FMC_TAGVDW0S3" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x100+16" size="4" name="FMC_TAGVDW0S4" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x100+20" size="4" name="FMC_TAGVDW0S5" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x100+24" size="4" name="FMC_TAGVDW0S6" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x100+28" size="4" name="FMC_TAGVDW0S7" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x120+0" size="4" name="FMC_TAGVDW1S0" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x120+4" size="4" name="FMC_TAGVDW1S1" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x120+8" size="4" name="FMC_TAGVDW1S2" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x120+12" size="4" name="FMC_TAGVDW1S3" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x120+16" size="4" name="FMC_TAGVDW1S4" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x120+20" size="4" name="FMC_TAGVDW1S5" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x120+24" size="4" name="FMC_TAGVDW1S6" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x120+28" size="4" name="FMC_TAGVDW1S7" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x140+0" size="4" name="FMC_TAGVDW2S0" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x140+4" size="4" name="FMC_TAGVDW2S1" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x140+8" size="4" name="FMC_TAGVDW2S2" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x140+12" size="4" name="FMC_TAGVDW2S3" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x140+16" size="4" name="FMC_TAGVDW2S4" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x140+20" size="4" name="FMC_TAGVDW2S5" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x140+24" size="4" name="FMC_TAGVDW2S6" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x140+28" size="4" name="FMC_TAGVDW2S7" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x160+0" size="4" name="FMC_TAGVDW3S0" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x160+4" size="4" name="FMC_TAGVDW3S1" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x160+8" size="4" name="FMC_TAGVDW3S2" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x160+12" size="4" name="FMC_TAGVDW3S3" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x160+16" size="4" name="FMC_TAGVDW3S4" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x160+20" size="4" name="FMC_TAGVDW3S5" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x160+24" size="4" name="FMC_TAGVDW3S6" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x160+28" size="4" name="FMC_TAGVDW3S7" access="Read/Write" description="Cache Tag Storage" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid" description="1-bit valid for cache entry" />
      <BitField start="6" size="13" name="tag" description="13-bit tag for cache entry" />
    </Register>
    <Register start="+0x200+0" size="4" name="FMC_DATAW0S0U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x200+8" size="4" name="FMC_DATAW0S1U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x200+16" size="4" name="FMC_DATAW0S2U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x200+24" size="4" name="FMC_DATAW0S3U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x200+32" size="4" name="FMC_DATAW0S4U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x200+40" size="4" name="FMC_DATAW0S5U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x200+48" size="4" name="FMC_DATAW0S6U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x200+56" size="4" name="FMC_DATAW0S7U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x204+0" size="4" name="FMC_DATAW0S0L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x204+8" size="4" name="FMC_DATAW0S1L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x204+16" size="4" name="FMC_DATAW0S2L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x204+24" size="4" name="FMC_DATAW0S3L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x204+32" size="4" name="FMC_DATAW0S4L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x204+40" size="4" name="FMC_DATAW0S5L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x204+48" size="4" name="FMC_DATAW0S6L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x204+56" size="4" name="FMC_DATAW0S7L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x240+0" size="4" name="FMC_DATAW1S0U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x240+8" size="4" name="FMC_DATAW1S1U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x240+16" size="4" name="FMC_DATAW1S2U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x240+24" size="4" name="FMC_DATAW1S3U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x240+32" size="4" name="FMC_DATAW1S4U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x240+40" size="4" name="FMC_DATAW1S5U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x240+48" size="4" name="FMC_DATAW1S6U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x240+56" size="4" name="FMC_DATAW1S7U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x244+0" size="4" name="FMC_DATAW1S0L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x244+8" size="4" name="FMC_DATAW1S1L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x244+16" size="4" name="FMC_DATAW1S2L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x244+24" size="4" name="FMC_DATAW1S3L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x244+32" size="4" name="FMC_DATAW1S4L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x244+40" size="4" name="FMC_DATAW1S5L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x244+48" size="4" name="FMC_DATAW1S6L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x244+56" size="4" name="FMC_DATAW1S7L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x280+0" size="4" name="FMC_DATAW2S0U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x280+8" size="4" name="FMC_DATAW2S1U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x280+16" size="4" name="FMC_DATAW2S2U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x280+24" size="4" name="FMC_DATAW2S3U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x280+32" size="4" name="FMC_DATAW2S4U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x280+40" size="4" name="FMC_DATAW2S5U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x280+48" size="4" name="FMC_DATAW2S6U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x280+56" size="4" name="FMC_DATAW2S7U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x284+0" size="4" name="FMC_DATAW2S0L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x284+8" size="4" name="FMC_DATAW2S1L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x284+16" size="4" name="FMC_DATAW2S2L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x284+24" size="4" name="FMC_DATAW2S3L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x284+32" size="4" name="FMC_DATAW2S4L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x284+40" size="4" name="FMC_DATAW2S5L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x284+48" size="4" name="FMC_DATAW2S6L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x284+56" size="4" name="FMC_DATAW2S7L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x2C0+0" size="4" name="FMC_DATAW3S0U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x2C0+8" size="4" name="FMC_DATAW3S1U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x2C0+16" size="4" name="FMC_DATAW3S2U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x2C0+24" size="4" name="FMC_DATAW3S3U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x2C0+32" size="4" name="FMC_DATAW3S4U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x2C0+40" size="4" name="FMC_DATAW3S5U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x2C0+48" size="4" name="FMC_DATAW3S6U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x2C0+56" size="4" name="FMC_DATAW3S7U" access="Read/Write" description="Cache Data Storage (upper word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [63:32] of data entry" />
    </Register>
    <Register start="+0x2C4+0" size="4" name="FMC_DATAW3S0L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x2C4+8" size="4" name="FMC_DATAW3S1L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x2C4+16" size="4" name="FMC_DATAW3S2L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x2C4+24" size="4" name="FMC_DATAW3S3L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x2C4+32" size="4" name="FMC_DATAW3S4L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x2C4+40" size="4" name="FMC_DATAW3S5L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x2C4+48" size="4" name="FMC_DATAW3S6L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
    <Register start="+0x2C4+56" size="4" name="FMC_DATAW3S7L" access="Read/Write" description="Cache Data Storage (lower word)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data" description="Bits [31:0] of data entry" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTFL" start="0x40020000" description="Flash Memory Interface">
    <Register start="+0" size="1" name="FTFL_FSTAT" access="Read/Write" description="Flash Status Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MGSTAT0" description="Memory Controller Command Completion Status Flag" />
      <BitField start="4" size="1" name="FPVIOL" description="Flash Protection Violation Flag">
        <Enum name="0" start="0b0" description="No protection violation detected" />
        <Enum name="1" start="0b1" description="Protection violation detected" />
      </BitField>
      <BitField start="5" size="1" name="ACCERR" description="Flash Access Error Flag">
        <Enum name="0" start="0b0" description="No access error detected" />
        <Enum name="1" start="0b1" description="Access error detected" />
      </BitField>
      <BitField start="6" size="1" name="RDCOLERR" description="Flash Read Collision Error Flag">
        <Enum name="0" start="0b0" description="No collision error detected" />
        <Enum name="1" start="0b1" description="Collision error detected" />
      </BitField>
      <BitField start="7" size="1" name="CCIF" description="Command Complete Interrupt Flag">
        <Enum name="0" start="0b0" description="Flash command or EEPROM file system operation in progress" />
        <Enum name="1" start="0b1" description="Flash command or EEPROM file system operation has completed" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="FTFL_FCNFG" access="Read/Write" description="Flash Configuration Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EEERDY" description="For devices with FlexNVM: This flag indicates if the EEPROM backup data has been copied to the FlexRAM and is therefore available for read access">
        <Enum name="0" start="0b0" description="For devices with FlexNVM: FlexRAM is not available for EEPROM operation." />
        <Enum name="1" start="0b1" description="For devices with FlexNVM: FlexRAM is available for EEPROM operations where: reads from the FlexRAM return data previously written to the FlexRAM in EEPROM mode and writes to the FlexRAM clear EEERDY and launch an EEPROM operation to store the written data in the FlexRAM and EEPROM backup." />
      </BitField>
      <BitField start="1" size="1" name="RAMRDY" description="RAM Ready">
        <Enum name="0" start="0b0" description="For devices with FlexNVM: FlexRAM is not available for traditional RAM access. For devices without FlexNVM: Programming acceleration RAM is not available." />
        <Enum name="1" start="0b1" description="For devices with FlexNVM: FlexRAM is available as traditional RAM only; writes to the FlexRAM do not trigger EEPROM operations. For devices without FlexNVM: Programming acceleration RAM is available." />
      </BitField>
      <BitField start="2" size="1" name="PFLSH" description="Flash memory configuration">
        <Enum name="0" start="0b0" description="For devices with FlexNVM: Flash memory module configured for FlexMemory that supports data flash and/or EEPROM. For devices with program flash only: Reserved" />
        <Enum name="1" start="0b1" description="For devices with FlexNVM: Reserved. For devices with program flash only: Flash memory module configured for program flash only, without support for data flash and/or EEPROM" />
      </BitField>
      <BitField start="3" size="1" name="SWAP" description="Swap">
        <Enum name="0" start="0b0" description="Physical program flash 0 is located at relative address 0x0000" />
        <Enum name="1" start="0b1" description="If the PFLSH flag is set, physical program flash 1 is located at relative address 0x0000. If the PFLSH flag is not set, physical program flash 0 is located at relative address 0x0000" />
      </BitField>
      <BitField start="4" size="1" name="ERSSUSP" description="Erase Suspend">
        <Enum name="0" start="0b0" description="No suspend requested" />
        <Enum name="1" start="0b1" description="Suspend the current Erase Flash Sector command execution." />
      </BitField>
      <BitField start="5" size="1" name="ERSAREQ" description="Erase All Request">
        <Enum name="0" start="0b0" description="No request or request complete" />
        <Enum name="1" start="0b1" description="Request to: run the Erase All Blocks command, verify the erased state, program the security byte in the Flash Configuration Field to the unsecure state, and release MCU security by setting the FSEC[SEC] field to the unsecure state." />
      </BitField>
      <BitField start="6" size="1" name="RDCOLLIE" description="Read Collision Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Read collision error interrupt disabled" />
        <Enum name="1" start="0b1" description="Read collision error interrupt enabled. An interrupt request is generated whenever a flash memory read collision error is detected (see the description of FSTAT[RDCOLERR])." />
      </BitField>
      <BitField start="7" size="1" name="CCIE" description="Command Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Command complete interrupt disabled" />
        <Enum name="1" start="0b1" description="Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="FTFL_FSEC" access="ReadOnly" description="Flash Security Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="2" name="SEC" description="Flash Security">
        <Enum name="00" start="0b00" description="MCU security status is secure" />
        <Enum name="01" start="0b01" description="MCU security status is secure" />
        <Enum name="10" start="0b10" description="MCU security status is unsecure (The standard shipping condition of the flash memory module is unsecure.)" />
        <Enum name="11" start="0b11" description="MCU security status is secure" />
      </BitField>
      <BitField start="2" size="2" name="FSLACC" description="Freescale Failure Analysis Access Code">
        <Enum name="00" start="0b00" description="Freescale factory access granted" />
        <Enum name="01" start="0b01" description="Freescale factory access denied" />
        <Enum name="10" start="0b10" description="Freescale factory access denied" />
        <Enum name="11" start="0b11" description="Freescale factory access granted" />
      </BitField>
      <BitField start="4" size="2" name="MEEN" description="Mass Erase Enable Bits">
        <Enum name="00" start="0b00" description="Mass erase is enabled" />
        <Enum name="01" start="0b01" description="Mass erase is enabled" />
        <Enum name="10" start="0b10" description="Mass erase is disabled" />
        <Enum name="11" start="0b11" description="Mass erase is enabled" />
      </BitField>
      <BitField start="6" size="2" name="KEYEN" description="Backdoor Key Security Enable">
        <Enum name="00" start="0b00" description="Backdoor key access disabled" />
        <Enum name="01" start="0b01" description="Backdoor key access disabled (preferred KEYEN state to disable backdoor key access)" />
        <Enum name="10" start="0b10" description="Backdoor key access enabled" />
        <Enum name="11" start="0b11" description="Backdoor key access disabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="FTFL_FOPT" access="ReadOnly" description="Flash Option Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPT" description="Nonvolatile Option" />
    </Register>
    <Register start="+0x4+0" size="1" name="FTFL_FCCOB3" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+1" size="1" name="FTFL_FCCOB2" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+2" size="1" name="FTFL_FCCOB1" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+3" size="1" name="FTFL_FCCOB0" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+4" size="1" name="FTFL_FCCOB7" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+5" size="1" name="FTFL_FCCOB6" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+6" size="1" name="FTFL_FCCOB5" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+7" size="1" name="FTFL_FCCOB4" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+8" size="1" name="FTFL_FCCOBB" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+9" size="1" name="FTFL_FCCOBA" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+10" size="1" name="FTFL_FCCOB9" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+11" size="1" name="FTFL_FCCOB8" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x10+0" size="1" name="FTFL_FPROT3" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+1" size="1" name="FTFL_FPROT2" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+2" size="1" name="FTFL_FPROT1" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+3" size="1" name="FTFL_FPROT0" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x16" size="1" name="FTFL_FEPROT" access="Read/Write" description="EEPROM Protection Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="EPROT" description="EEPROM Region Protect">
        <Enum name="0" start="0b0" description="For devices with program flash only: Reserved. For devices with FlexNVM: EEPROM region is protected" />
        <Enum name="1" start="0b1" description="For devices with program flash only: Reserved. For devices with FlexNVM: EEPROM region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x17" size="1" name="FTFL_FDPROT" access="Read/Write" description="Data Flash Protection Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="DPROT" description="Data Flash Region Protect">
        <Enum name="0" start="0b0" description="Data Flash region is protected" />
        <Enum name="1" start="0b1" description="Data Flash region is not protected" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX" start="0x40021000" description="DMA channel multiplexor">
    <Register start="+0+0" size="1" name="DMAMUX_CHCFG0" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="UART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="UART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="UART5_Rx_Signal" />
        <Enum name="13" start="0b1101" description="UART5_Tx_Signal" />
        <Enum name="14" start="0b1110" description="I2S0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="I2S0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="21" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel3_Signal" />
        <Enum name="28" start="0b11100" description="FTM0_Channel4_Signal" />
        <Enum name="29" start="0b11101" description="FTM0_Channel5_Signal" />
        <Enum name="30" start="0b11110" description="FTM0_Channel6_Signal" />
        <Enum name="31" start="0b11111" description="FTM0_Channel7_Signal" />
        <Enum name="32" start="0b100000" description="FTM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="FTM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="41" start="0b101001" description="ADC1_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="44" start="0b101100" description="CMP2_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="46" start="0b101110" description="DAC1_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB0_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="54" start="0b110110" description="AlwaysOn54_Signal" />
        <Enum name="55" start="0b110111" description="AlwaysOn55_Signal" />
        <Enum name="56" start="0b111000" description="AlwaysOn56_Signal" />
        <Enum name="57" start="0b111001" description="AlwaysOn57_Signal" />
        <Enum name="58" start="0b111010" description="AlwaysOn58_Signal" />
        <Enum name="59" start="0b111011" description="AlwaysOn59_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+1" size="1" name="DMAMUX_CHCFG1" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="UART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="UART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="UART5_Rx_Signal" />
        <Enum name="13" start="0b1101" description="UART5_Tx_Signal" />
        <Enum name="14" start="0b1110" description="I2S0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="I2S0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="21" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel3_Signal" />
        <Enum name="28" start="0b11100" description="FTM0_Channel4_Signal" />
        <Enum name="29" start="0b11101" description="FTM0_Channel5_Signal" />
        <Enum name="30" start="0b11110" description="FTM0_Channel6_Signal" />
        <Enum name="31" start="0b11111" description="FTM0_Channel7_Signal" />
        <Enum name="32" start="0b100000" description="FTM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="FTM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="41" start="0b101001" description="ADC1_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="44" start="0b101100" description="CMP2_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="46" start="0b101110" description="DAC1_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB0_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="54" start="0b110110" description="AlwaysOn54_Signal" />
        <Enum name="55" start="0b110111" description="AlwaysOn55_Signal" />
        <Enum name="56" start="0b111000" description="AlwaysOn56_Signal" />
        <Enum name="57" start="0b111001" description="AlwaysOn57_Signal" />
        <Enum name="58" start="0b111010" description="AlwaysOn58_Signal" />
        <Enum name="59" start="0b111011" description="AlwaysOn59_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+2" size="1" name="DMAMUX_CHCFG2" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="UART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="UART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="UART5_Rx_Signal" />
        <Enum name="13" start="0b1101" description="UART5_Tx_Signal" />
        <Enum name="14" start="0b1110" description="I2S0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="I2S0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="21" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel3_Signal" />
        <Enum name="28" start="0b11100" description="FTM0_Channel4_Signal" />
        <Enum name="29" start="0b11101" description="FTM0_Channel5_Signal" />
        <Enum name="30" start="0b11110" description="FTM0_Channel6_Signal" />
        <Enum name="31" start="0b11111" description="FTM0_Channel7_Signal" />
        <Enum name="32" start="0b100000" description="FTM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="FTM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="41" start="0b101001" description="ADC1_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="44" start="0b101100" description="CMP2_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="46" start="0b101110" description="DAC1_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB0_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="54" start="0b110110" description="AlwaysOn54_Signal" />
        <Enum name="55" start="0b110111" description="AlwaysOn55_Signal" />
        <Enum name="56" start="0b111000" description="AlwaysOn56_Signal" />
        <Enum name="57" start="0b111001" description="AlwaysOn57_Signal" />
        <Enum name="58" start="0b111010" description="AlwaysOn58_Signal" />
        <Enum name="59" start="0b111011" description="AlwaysOn59_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+3" size="1" name="DMAMUX_CHCFG3" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="UART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="UART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="UART5_Rx_Signal" />
        <Enum name="13" start="0b1101" description="UART5_Tx_Signal" />
        <Enum name="14" start="0b1110" description="I2S0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="I2S0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="21" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel3_Signal" />
        <Enum name="28" start="0b11100" description="FTM0_Channel4_Signal" />
        <Enum name="29" start="0b11101" description="FTM0_Channel5_Signal" />
        <Enum name="30" start="0b11110" description="FTM0_Channel6_Signal" />
        <Enum name="31" start="0b11111" description="FTM0_Channel7_Signal" />
        <Enum name="32" start="0b100000" description="FTM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="FTM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="41" start="0b101001" description="ADC1_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="44" start="0b101100" description="CMP2_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="46" start="0b101110" description="DAC1_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB0_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="54" start="0b110110" description="AlwaysOn54_Signal" />
        <Enum name="55" start="0b110111" description="AlwaysOn55_Signal" />
        <Enum name="56" start="0b111000" description="AlwaysOn56_Signal" />
        <Enum name="57" start="0b111001" description="AlwaysOn57_Signal" />
        <Enum name="58" start="0b111010" description="AlwaysOn58_Signal" />
        <Enum name="59" start="0b111011" description="AlwaysOn59_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+4" size="1" name="DMAMUX_CHCFG4" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="UART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="UART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="UART5_Rx_Signal" />
        <Enum name="13" start="0b1101" description="UART5_Tx_Signal" />
        <Enum name="14" start="0b1110" description="I2S0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="I2S0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="21" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel3_Signal" />
        <Enum name="28" start="0b11100" description="FTM0_Channel4_Signal" />
        <Enum name="29" start="0b11101" description="FTM0_Channel5_Signal" />
        <Enum name="30" start="0b11110" description="FTM0_Channel6_Signal" />
        <Enum name="31" start="0b11111" description="FTM0_Channel7_Signal" />
        <Enum name="32" start="0b100000" description="FTM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="FTM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="41" start="0b101001" description="ADC1_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="44" start="0b101100" description="CMP2_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="46" start="0b101110" description="DAC1_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB0_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="54" start="0b110110" description="AlwaysOn54_Signal" />
        <Enum name="55" start="0b110111" description="AlwaysOn55_Signal" />
        <Enum name="56" start="0b111000" description="AlwaysOn56_Signal" />
        <Enum name="57" start="0b111001" description="AlwaysOn57_Signal" />
        <Enum name="58" start="0b111010" description="AlwaysOn58_Signal" />
        <Enum name="59" start="0b111011" description="AlwaysOn59_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+5" size="1" name="DMAMUX_CHCFG5" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="UART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="UART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="UART5_Rx_Signal" />
        <Enum name="13" start="0b1101" description="UART5_Tx_Signal" />
        <Enum name="14" start="0b1110" description="I2S0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="I2S0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="21" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel3_Signal" />
        <Enum name="28" start="0b11100" description="FTM0_Channel4_Signal" />
        <Enum name="29" start="0b11101" description="FTM0_Channel5_Signal" />
        <Enum name="30" start="0b11110" description="FTM0_Channel6_Signal" />
        <Enum name="31" start="0b11111" description="FTM0_Channel7_Signal" />
        <Enum name="32" start="0b100000" description="FTM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="FTM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="41" start="0b101001" description="ADC1_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="44" start="0b101100" description="CMP2_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="46" start="0b101110" description="DAC1_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB0_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="54" start="0b110110" description="AlwaysOn54_Signal" />
        <Enum name="55" start="0b110111" description="AlwaysOn55_Signal" />
        <Enum name="56" start="0b111000" description="AlwaysOn56_Signal" />
        <Enum name="57" start="0b111001" description="AlwaysOn57_Signal" />
        <Enum name="58" start="0b111010" description="AlwaysOn58_Signal" />
        <Enum name="59" start="0b111011" description="AlwaysOn59_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+6" size="1" name="DMAMUX_CHCFG6" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="UART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="UART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="UART5_Rx_Signal" />
        <Enum name="13" start="0b1101" description="UART5_Tx_Signal" />
        <Enum name="14" start="0b1110" description="I2S0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="I2S0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="21" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel3_Signal" />
        <Enum name="28" start="0b11100" description="FTM0_Channel4_Signal" />
        <Enum name="29" start="0b11101" description="FTM0_Channel5_Signal" />
        <Enum name="30" start="0b11110" description="FTM0_Channel6_Signal" />
        <Enum name="31" start="0b11111" description="FTM0_Channel7_Signal" />
        <Enum name="32" start="0b100000" description="FTM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="FTM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="41" start="0b101001" description="ADC1_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="44" start="0b101100" description="CMP2_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="46" start="0b101110" description="DAC1_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB0_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="54" start="0b110110" description="AlwaysOn54_Signal" />
        <Enum name="55" start="0b110111" description="AlwaysOn55_Signal" />
        <Enum name="56" start="0b111000" description="AlwaysOn56_Signal" />
        <Enum name="57" start="0b111001" description="AlwaysOn57_Signal" />
        <Enum name="58" start="0b111010" description="AlwaysOn58_Signal" />
        <Enum name="59" start="0b111011" description="AlwaysOn59_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+7" size="1" name="DMAMUX_CHCFG7" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="UART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="UART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="UART5_Rx_Signal" />
        <Enum name="13" start="0b1101" description="UART5_Tx_Signal" />
        <Enum name="14" start="0b1110" description="I2S0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="I2S0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="21" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel3_Signal" />
        <Enum name="28" start="0b11100" description="FTM0_Channel4_Signal" />
        <Enum name="29" start="0b11101" description="FTM0_Channel5_Signal" />
        <Enum name="30" start="0b11110" description="FTM0_Channel6_Signal" />
        <Enum name="31" start="0b11111" description="FTM0_Channel7_Signal" />
        <Enum name="32" start="0b100000" description="FTM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="FTM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="41" start="0b101001" description="ADC1_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="44" start="0b101100" description="CMP2_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="46" start="0b101110" description="DAC1_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB0_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="54" start="0b110110" description="AlwaysOn54_Signal" />
        <Enum name="55" start="0b110111" description="AlwaysOn55_Signal" />
        <Enum name="56" start="0b111000" description="AlwaysOn56_Signal" />
        <Enum name="57" start="0b111001" description="AlwaysOn57_Signal" />
        <Enum name="58" start="0b111010" description="AlwaysOn58_Signal" />
        <Enum name="59" start="0b111011" description="AlwaysOn59_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+8" size="1" name="DMAMUX_CHCFG8" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="UART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="UART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="UART5_Rx_Signal" />
        <Enum name="13" start="0b1101" description="UART5_Tx_Signal" />
        <Enum name="14" start="0b1110" description="I2S0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="I2S0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="21" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel3_Signal" />
        <Enum name="28" start="0b11100" description="FTM0_Channel4_Signal" />
        <Enum name="29" start="0b11101" description="FTM0_Channel5_Signal" />
        <Enum name="30" start="0b11110" description="FTM0_Channel6_Signal" />
        <Enum name="31" start="0b11111" description="FTM0_Channel7_Signal" />
        <Enum name="32" start="0b100000" description="FTM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="FTM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="41" start="0b101001" description="ADC1_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="44" start="0b101100" description="CMP2_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="46" start="0b101110" description="DAC1_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB0_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="54" start="0b110110" description="AlwaysOn54_Signal" />
        <Enum name="55" start="0b110111" description="AlwaysOn55_Signal" />
        <Enum name="56" start="0b111000" description="AlwaysOn56_Signal" />
        <Enum name="57" start="0b111001" description="AlwaysOn57_Signal" />
        <Enum name="58" start="0b111010" description="AlwaysOn58_Signal" />
        <Enum name="59" start="0b111011" description="AlwaysOn59_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+9" size="1" name="DMAMUX_CHCFG9" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="UART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="UART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="UART5_Rx_Signal" />
        <Enum name="13" start="0b1101" description="UART5_Tx_Signal" />
        <Enum name="14" start="0b1110" description="I2S0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="I2S0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="21" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel3_Signal" />
        <Enum name="28" start="0b11100" description="FTM0_Channel4_Signal" />
        <Enum name="29" start="0b11101" description="FTM0_Channel5_Signal" />
        <Enum name="30" start="0b11110" description="FTM0_Channel6_Signal" />
        <Enum name="31" start="0b11111" description="FTM0_Channel7_Signal" />
        <Enum name="32" start="0b100000" description="FTM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="FTM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="41" start="0b101001" description="ADC1_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="44" start="0b101100" description="CMP2_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="46" start="0b101110" description="DAC1_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB0_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="54" start="0b110110" description="AlwaysOn54_Signal" />
        <Enum name="55" start="0b110111" description="AlwaysOn55_Signal" />
        <Enum name="56" start="0b111000" description="AlwaysOn56_Signal" />
        <Enum name="57" start="0b111001" description="AlwaysOn57_Signal" />
        <Enum name="58" start="0b111010" description="AlwaysOn58_Signal" />
        <Enum name="59" start="0b111011" description="AlwaysOn59_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+10" size="1" name="DMAMUX_CHCFG10" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="UART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="UART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="UART5_Rx_Signal" />
        <Enum name="13" start="0b1101" description="UART5_Tx_Signal" />
        <Enum name="14" start="0b1110" description="I2S0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="I2S0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="21" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel3_Signal" />
        <Enum name="28" start="0b11100" description="FTM0_Channel4_Signal" />
        <Enum name="29" start="0b11101" description="FTM0_Channel5_Signal" />
        <Enum name="30" start="0b11110" description="FTM0_Channel6_Signal" />
        <Enum name="31" start="0b11111" description="FTM0_Channel7_Signal" />
        <Enum name="32" start="0b100000" description="FTM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="FTM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="41" start="0b101001" description="ADC1_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="44" start="0b101100" description="CMP2_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="46" start="0b101110" description="DAC1_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB0_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="54" start="0b110110" description="AlwaysOn54_Signal" />
        <Enum name="55" start="0b110111" description="AlwaysOn55_Signal" />
        <Enum name="56" start="0b111000" description="AlwaysOn56_Signal" />
        <Enum name="57" start="0b111001" description="AlwaysOn57_Signal" />
        <Enum name="58" start="0b111010" description="AlwaysOn58_Signal" />
        <Enum name="59" start="0b111011" description="AlwaysOn59_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+11" size="1" name="DMAMUX_CHCFG11" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="UART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="UART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="UART5_Rx_Signal" />
        <Enum name="13" start="0b1101" description="UART5_Tx_Signal" />
        <Enum name="14" start="0b1110" description="I2S0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="I2S0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="21" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel3_Signal" />
        <Enum name="28" start="0b11100" description="FTM0_Channel4_Signal" />
        <Enum name="29" start="0b11101" description="FTM0_Channel5_Signal" />
        <Enum name="30" start="0b11110" description="FTM0_Channel6_Signal" />
        <Enum name="31" start="0b11111" description="FTM0_Channel7_Signal" />
        <Enum name="32" start="0b100000" description="FTM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="FTM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="41" start="0b101001" description="ADC1_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="44" start="0b101100" description="CMP2_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="46" start="0b101110" description="DAC1_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB0_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="54" start="0b110110" description="AlwaysOn54_Signal" />
        <Enum name="55" start="0b110111" description="AlwaysOn55_Signal" />
        <Enum name="56" start="0b111000" description="AlwaysOn56_Signal" />
        <Enum name="57" start="0b111001" description="AlwaysOn57_Signal" />
        <Enum name="58" start="0b111010" description="AlwaysOn58_Signal" />
        <Enum name="59" start="0b111011" description="AlwaysOn59_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+12" size="1" name="DMAMUX_CHCFG12" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="UART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="UART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="UART5_Rx_Signal" />
        <Enum name="13" start="0b1101" description="UART5_Tx_Signal" />
        <Enum name="14" start="0b1110" description="I2S0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="I2S0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="21" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel3_Signal" />
        <Enum name="28" start="0b11100" description="FTM0_Channel4_Signal" />
        <Enum name="29" start="0b11101" description="FTM0_Channel5_Signal" />
        <Enum name="30" start="0b11110" description="FTM0_Channel6_Signal" />
        <Enum name="31" start="0b11111" description="FTM0_Channel7_Signal" />
        <Enum name="32" start="0b100000" description="FTM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="FTM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="41" start="0b101001" description="ADC1_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="44" start="0b101100" description="CMP2_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="46" start="0b101110" description="DAC1_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB0_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="54" start="0b110110" description="AlwaysOn54_Signal" />
        <Enum name="55" start="0b110111" description="AlwaysOn55_Signal" />
        <Enum name="56" start="0b111000" description="AlwaysOn56_Signal" />
        <Enum name="57" start="0b111001" description="AlwaysOn57_Signal" />
        <Enum name="58" start="0b111010" description="AlwaysOn58_Signal" />
        <Enum name="59" start="0b111011" description="AlwaysOn59_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+13" size="1" name="DMAMUX_CHCFG13" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="UART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="UART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="UART5_Rx_Signal" />
        <Enum name="13" start="0b1101" description="UART5_Tx_Signal" />
        <Enum name="14" start="0b1110" description="I2S0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="I2S0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="21" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel3_Signal" />
        <Enum name="28" start="0b11100" description="FTM0_Channel4_Signal" />
        <Enum name="29" start="0b11101" description="FTM0_Channel5_Signal" />
        <Enum name="30" start="0b11110" description="FTM0_Channel6_Signal" />
        <Enum name="31" start="0b11111" description="FTM0_Channel7_Signal" />
        <Enum name="32" start="0b100000" description="FTM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="FTM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="41" start="0b101001" description="ADC1_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="44" start="0b101100" description="CMP2_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="46" start="0b101110" description="DAC1_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB0_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="54" start="0b110110" description="AlwaysOn54_Signal" />
        <Enum name="55" start="0b110111" description="AlwaysOn55_Signal" />
        <Enum name="56" start="0b111000" description="AlwaysOn56_Signal" />
        <Enum name="57" start="0b111001" description="AlwaysOn57_Signal" />
        <Enum name="58" start="0b111010" description="AlwaysOn58_Signal" />
        <Enum name="59" start="0b111011" description="AlwaysOn59_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+14" size="1" name="DMAMUX_CHCFG14" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="UART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="UART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="UART5_Rx_Signal" />
        <Enum name="13" start="0b1101" description="UART5_Tx_Signal" />
        <Enum name="14" start="0b1110" description="I2S0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="I2S0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="21" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel3_Signal" />
        <Enum name="28" start="0b11100" description="FTM0_Channel4_Signal" />
        <Enum name="29" start="0b11101" description="FTM0_Channel5_Signal" />
        <Enum name="30" start="0b11110" description="FTM0_Channel6_Signal" />
        <Enum name="31" start="0b11111" description="FTM0_Channel7_Signal" />
        <Enum name="32" start="0b100000" description="FTM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="FTM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="41" start="0b101001" description="ADC1_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="44" start="0b101100" description="CMP2_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="46" start="0b101110" description="DAC1_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB0_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="54" start="0b110110" description="AlwaysOn54_Signal" />
        <Enum name="55" start="0b110111" description="AlwaysOn55_Signal" />
        <Enum name="56" start="0b111000" description="AlwaysOn56_Signal" />
        <Enum name="57" start="0b111001" description="AlwaysOn57_Signal" />
        <Enum name="58" start="0b111010" description="AlwaysOn58_Signal" />
        <Enum name="59" start="0b111011" description="AlwaysOn59_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+15" size="1" name="DMAMUX_CHCFG15" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="2" start="0b10" description="UART0_Rx_Signal" />
        <Enum name="3" start="0b11" description="UART0_Tx_Signal" />
        <Enum name="4" start="0b100" description="UART1_Rx_Signal" />
        <Enum name="5" start="0b101" description="UART1_Tx_Signal" />
        <Enum name="6" start="0b110" description="UART2_Rx_Signal" />
        <Enum name="7" start="0b111" description="UART2_Tx_Signal" />
        <Enum name="8" start="0b1000" description="UART3_Rx_Signal" />
        <Enum name="9" start="0b1001" description="UART3_Tx_Signal" />
        <Enum name="10" start="0b1010" description="UART4_Rx_Signal" />
        <Enum name="11" start="0b1011" description="UART4_Tx_Signal" />
        <Enum name="12" start="0b1100" description="UART5_Rx_Signal" />
        <Enum name="13" start="0b1101" description="UART5_Tx_Signal" />
        <Enum name="14" start="0b1110" description="I2S0_Rx_Signal" />
        <Enum name="15" start="0b1111" description="I2S0_Tx_Signal" />
        <Enum name="16" start="0b10000" description="SPI0_Rx_Signal" />
        <Enum name="17" start="0b10001" description="SPI0_Tx_Signal" />
        <Enum name="18" start="0b10010" description="SPI1_Rx_Signal" />
        <Enum name="19" start="0b10011" description="SPI1_Tx_Signal" />
        <Enum name="20" start="0b10100" description="SPI2_Rx_Signal" />
        <Enum name="21" start="0b10101" description="SPI2_Tx_Signal" />
        <Enum name="22" start="0b10110" description="I2C0_Signal" />
        <Enum name="23" start="0b10111" description="I2C1_Signal" />
        <Enum name="24" start="0b11000" description="FTM0_Channel0_Signal" />
        <Enum name="25" start="0b11001" description="FTM0_Channel1_Signal" />
        <Enum name="26" start="0b11010" description="FTM0_Channel2_Signal" />
        <Enum name="27" start="0b11011" description="FTM0_Channel3_Signal" />
        <Enum name="28" start="0b11100" description="FTM0_Channel4_Signal" />
        <Enum name="29" start="0b11101" description="FTM0_Channel5_Signal" />
        <Enum name="30" start="0b11110" description="FTM0_Channel6_Signal" />
        <Enum name="31" start="0b11111" description="FTM0_Channel7_Signal" />
        <Enum name="32" start="0b100000" description="FTM1_Channel0_Signal" />
        <Enum name="33" start="0b100001" description="FTM1_Channel1_Signal" />
        <Enum name="34" start="0b100010" description="FTM2_Channel0_Signal" />
        <Enum name="35" start="0b100011" description="FTM2_Channel1_Signal" />
        <Enum name="40" start="0b101000" description="ADC0_Signal" />
        <Enum name="41" start="0b101001" description="ADC1_Signal" />
        <Enum name="42" start="0b101010" description="CMP0_Signal" />
        <Enum name="43" start="0b101011" description="CMP1_Signal" />
        <Enum name="44" start="0b101100" description="CMP2_Signal" />
        <Enum name="45" start="0b101101" description="DAC0_Signal" />
        <Enum name="46" start="0b101110" description="DAC1_Signal" />
        <Enum name="47" start="0b101111" description="CMT_Signal" />
        <Enum name="48" start="0b110000" description="PDB0_Signal" />
        <Enum name="49" start="0b110001" description="PortA_Signal" />
        <Enum name="50" start="0b110010" description="PortB_Signal" />
        <Enum name="51" start="0b110011" description="PortC_Signal" />
        <Enum name="52" start="0b110100" description="PortD_Signal" />
        <Enum name="53" start="0b110101" description="PortE_Signal" />
        <Enum name="54" start="0b110110" description="AlwaysOn54_Signal" />
        <Enum name="55" start="0b110111" description="AlwaysOn55_Signal" />
        <Enum name="56" start="0b111000" description="AlwaysOn56_Signal" />
        <Enum name="57" start="0b111001" description="AlwaysOn57_Signal" />
        <Enum name="58" start="0b111010" description="AlwaysOn58_Signal" />
        <Enum name="59" start="0b111011" description="AlwaysOn59_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CAN0" start="0x40024000" description="Flex Controller Area Network module">
    <Register start="+0" size="4" name="CAN0_MCR" access="Read/Write" description="Module Configuration Register" reset_value="0xD890000F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="MAXMB" description="Number Of The Last Message Buffer" />
      <BitField start="8" size="2" name="IDAM" description="ID Acceptance Mode">
        <Enum name="00" start="0b00" description="Format A: One full ID (standard and extended) per ID Filter Table element." />
        <Enum name="01" start="0b01" description="Format B: Two full standard IDs or two partial 14-bit (standard and extended) IDs per ID Filter Table element." />
        <Enum name="10" start="0b10" description="Format C: Four partial 8-bit Standard IDs per ID Filter Table element." />
        <Enum name="11" start="0b11" description="Format D: All frames rejected." />
      </BitField>
      <BitField start="12" size="1" name="AEN" description="Abort Enable">
        <Enum name="0" start="0b0" description="Abort disabled." />
        <Enum name="1" start="0b1" description="Abort enabled." />
      </BitField>
      <BitField start="13" size="1" name="LPRIOEN" description="Local Priority Enable">
        <Enum name="0" start="0b0" description="Local Priority disabled." />
        <Enum name="1" start="0b1" description="Local Priority enabled." />
      </BitField>
      <BitField start="16" size="1" name="IRMQ" description="Individual Rx Masking And Queue Enable">
        <Enum name="0" start="0b0" description="Individual Rx masking and queue feature are disabled. For backward compatibility with legacy applications, the reading of C/S word locks the MB even if it is EMPTY." />
        <Enum name="1" start="0b1" description="Individual Rx masking and queue feature are enabled." />
      </BitField>
      <BitField start="17" size="1" name="SRXDIS" description="Self Reception Disable">
        <Enum name="0" start="0b0" description="Self reception enabled." />
        <Enum name="1" start="0b1" description="Self reception disabled." />
      </BitField>
      <BitField start="19" size="1" name="WAKSRC" description="Wake Up Source">
        <Enum name="0" start="0b0" description="FlexCAN uses the unfiltered Rx input to detect recessive to dominant edges on the CAN bus." />
        <Enum name="1" start="0b1" description="FlexCAN uses the filtered Rx input to detect recessive to dominant edges on the CAN bus." />
      </BitField>
      <BitField start="20" size="1" name="LPMACK" description="Low-Power Mode Acknowledge">
        <Enum name="0" start="0b0" description="FlexCAN is not in a low-power mode." />
        <Enum name="1" start="0b1" description="FlexCAN is in a low-power mode." />
      </BitField>
      <BitField start="21" size="1" name="WRNEN" description="Warning Interrupt Enable">
        <Enum name="0" start="0b0" description="TWRNINT and RWRNINT bits are zero, independent of the values in the error counters." />
        <Enum name="1" start="0b1" description="TWRNINT and RWRNINT bits are set when the respective error counter transitions from less than 96 to greater than or equal to 96." />
      </BitField>
      <BitField start="22" size="1" name="SLFWAK" description="Self Wake Up">
        <Enum name="0" start="0b0" description="FlexCAN Self Wake Up feature is disabled." />
        <Enum name="1" start="0b1" description="FlexCAN Self Wake Up feature is enabled." />
      </BitField>
      <BitField start="23" size="1" name="SUPV" description="Supervisor Mode">
        <Enum name="0" start="0b0" description="FlexCAN is in User mode. Affected registers allow both Supervisor and Unrestricted accesses ." />
        <Enum name="1" start="0b1" description="FlexCAN is in Supervisor mode. Affected registers allow only Supervisor access. Unrestricted access behaves as though the access was done to an unimplemented register location ." />
      </BitField>
      <BitField start="24" size="1" name="FRZACK" description="Freeze Mode Acknowledge">
        <Enum name="0" start="0b0" description="FlexCAN not in Freeze mode, prescaler running." />
        <Enum name="1" start="0b1" description="FlexCAN in Freeze mode, prescaler stopped." />
      </BitField>
      <BitField start="25" size="1" name="SOFTRST" description="Soft Reset">
        <Enum name="0" start="0b0" description="No reset request." />
        <Enum name="1" start="0b1" description="Resets the registers affected by soft reset." />
      </BitField>
      <BitField start="26" size="1" name="WAKMSK" description="Wake Up Interrupt Mask">
        <Enum name="0" start="0b0" description="Wake Up Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Wake Up Interrupt is enabled." />
      </BitField>
      <BitField start="27" size="1" name="NOTRDY" description="FlexCAN Not Ready">
        <Enum name="0" start="0b0" description="FlexCAN module is either in Normal mode, Listen-Only mode or Loop-Back mode." />
        <Enum name="1" start="0b1" description="FlexCAN module is either in Disable mode , Stop mode or Freeze mode." />
      </BitField>
      <BitField start="28" size="1" name="HALT" description="Halt FlexCAN">
        <Enum name="0" start="0b0" description="No Freeze mode request." />
        <Enum name="1" start="0b1" description="Enters Freeze mode if the FRZ bit is asserted." />
      </BitField>
      <BitField start="29" size="1" name="RFEN" description="Rx FIFO Enable">
        <Enum name="0" start="0b0" description="Rx FIFO not enabled." />
        <Enum name="1" start="0b1" description="Rx FIFO enabled." />
      </BitField>
      <BitField start="30" size="1" name="FRZ" description="Freeze Enable">
        <Enum name="0" start="0b0" description="Not enabled to enter Freeze mode." />
        <Enum name="1" start="0b1" description="Enabled to enter Freeze mode." />
      </BitField>
      <BitField start="31" size="1" name="MDIS" description="Module Disable">
        <Enum name="0" start="0b0" description="Enable the FlexCAN module." />
        <Enum name="1" start="0b1" description="Disable the FlexCAN module." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="CAN0_CTRL1" access="Read/Write" description="Control 1 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PROPSEG" description="Propagation Segment" />
      <BitField start="3" size="1" name="LOM" description="Listen-Only Mode">
        <Enum name="0" start="0b0" description="Listen-Only mode is deactivated." />
        <Enum name="1" start="0b1" description="FlexCAN module operates in Listen-Only mode." />
      </BitField>
      <BitField start="4" size="1" name="LBUF" description="Lowest Buffer Transmitted First">
        <Enum name="0" start="0b0" description="Buffer with highest priority is transmitted first." />
        <Enum name="1" start="0b1" description="Lowest number buffer is transmitted first." />
      </BitField>
      <BitField start="5" size="1" name="TSYN" description="Timer Sync">
        <Enum name="0" start="0b0" description="Timer Sync feature disabled" />
        <Enum name="1" start="0b1" description="Timer Sync feature enabled" />
      </BitField>
      <BitField start="6" size="1" name="BOFFREC" description="Bus Off Recovery">
        <Enum name="0" start="0b0" description="Automatic recovering from Bus Off state enabled, according to CAN Spec 2.0 part B." />
        <Enum name="1" start="0b1" description="Automatic recovering from Bus Off state disabled." />
      </BitField>
      <BitField start="7" size="1" name="SMP" description="CAN Bit Sampling">
        <Enum name="0" start="0b0" description="Just one sample is used to determine the bit value." />
        <Enum name="1" start="0b1" description="Three samples are used to determine the value of the received bit: the regular one (sample point) and 2 preceding samples; a majority rule is used." />
      </BitField>
      <BitField start="10" size="1" name="RWRNMSK" description="Rx Warning Interrupt Mask">
        <Enum name="0" start="0b0" description="Rx Warning Interrupt disabled." />
        <Enum name="1" start="0b1" description="Rx Warning Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="TWRNMSK" description="Tx Warning Interrupt Mask">
        <Enum name="0" start="0b0" description="Tx Warning Interrupt disabled." />
        <Enum name="1" start="0b1" description="Tx Warning Interrupt enabled." />
      </BitField>
      <BitField start="12" size="1" name="LPB" description="Loop Back Mode">
        <Enum name="0" start="0b0" description="Loop Back disabled." />
        <Enum name="1" start="0b1" description="Loop Back enabled." />
      </BitField>
      <BitField start="13" size="1" name="CLKSRC" description="CAN Engine Clock Source">
        <Enum name="0" start="0b0" description="The CAN engine clock source is the oscillator clock. Under this condition, the oscillator clock frequency must be lower than the bus clock." />
        <Enum name="1" start="0b1" description="The CAN engine clock source is the peripheral clock." />
      </BitField>
      <BitField start="14" size="1" name="ERRMSK" description="Error Mask">
        <Enum name="0" start="0b0" description="Error interrupt disabled." />
        <Enum name="1" start="0b1" description="Error interrupt enabled." />
      </BitField>
      <BitField start="15" size="1" name="BOFFMSK" description="Bus Off Mask">
        <Enum name="0" start="0b0" description="Bus Off interrupt disabled." />
        <Enum name="1" start="0b1" description="Bus Off interrupt enabled." />
      </BitField>
      <BitField start="16" size="3" name="PSEG2" description="Phase Segment 2" />
      <BitField start="19" size="3" name="PSEG1" description="Phase Segment 1" />
      <BitField start="22" size="2" name="RJW" description="Resync Jump Width" />
      <BitField start="24" size="8" name="PRESDIV" description="Prescaler Division Factor" />
    </Register>
    <Register start="+0x8" size="4" name="CAN0_TIMER" access="Read/Write" description="Free Running Timer" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIMER" description="Timer Value" />
    </Register>
    <Register start="+0x10" size="4" name="CAN0_RXMGMASK" access="Read/Write" description="Rx Mailboxes Global Mask Register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MG" description="Rx Mailboxes Global Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="CAN0_RX14MASK" access="Read/Write" description="Rx 14 Mask register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RX14M" description="Rx Buffer 14 Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="CAN0_RX15MASK" access="Read/Write" description="Rx 15 Mask register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RX15M" description="Rx Buffer 15 Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="CAN0_ECR" access="Read/Write" description="Error Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXERRCNT" description="Transmit Error Counter" />
      <BitField start="8" size="8" name="RXERRCNT" description="Receive Error Counter" />
    </Register>
    <Register start="+0x20" size="4" name="CAN0_ESR1" access="Read/Write" description="Error and Status 1 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WAKINT" description="Wake-Up Interrupt">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="Indicates a recessive to dominant transition was received on the CAN bus." />
      </BitField>
      <BitField start="1" size="1" name="ERRINT" description="Error Interrupt">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="Indicates setting of any Error Bit in the Error and Status Register." />
      </BitField>
      <BitField start="2" size="1" name="BOFFINT" description="Bus Off Interrupt">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="FlexCAN module entered Bus Off state." />
      </BitField>
      <BitField start="3" size="1" name="RX" description="FlexCAN In Reception">
        <Enum name="0" start="0b0" description="FlexCAN is not receiving a message." />
        <Enum name="1" start="0b1" description="FlexCAN is receiving a message." />
      </BitField>
      <BitField start="4" size="2" name="FLTCONF" description="Fault Confinement State">
        <Enum name="00" start="0b00" description="Error Active" />
        <Enum name="01" start="0b01" description="Error Passive" />
      </BitField>
      <BitField start="6" size="1" name="TX" description="FlexCAN In Transmission">
        <Enum name="0" start="0b0" description="FlexCAN is not transmitting a message." />
        <Enum name="1" start="0b1" description="FlexCAN is transmitting a message." />
      </BitField>
      <BitField start="7" size="1" name="IDLE" description="This bit indicates when CAN bus is in IDLE state">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="CAN bus is now IDLE." />
      </BitField>
      <BitField start="8" size="1" name="RXWRN" description="Rx Error Warning">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="RXERRCNT is greater than or equal to 96." />
      </BitField>
      <BitField start="9" size="1" name="TXWRN" description="TX Error Warning">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="TXERRCNT is greater than or equal to 96." />
      </BitField>
      <BitField start="10" size="1" name="STFERR" description="Stuffing Error">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="A Stuffing Error occurred since last read of this register." />
      </BitField>
      <BitField start="11" size="1" name="FRMERR" description="Form Error">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="A Form Error occurred since last read of this register." />
      </BitField>
      <BitField start="12" size="1" name="CRCERR" description="Cyclic Redundancy Check Error">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="A CRC error occurred since last read of this register." />
      </BitField>
      <BitField start="13" size="1" name="ACKERR" description="Acknowledge Error">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="An ACK error occurred since last read of this register." />
      </BitField>
      <BitField start="14" size="1" name="BIT0ERR" description="Bit0 Error">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="At least one bit sent as dominant is received as recessive." />
      </BitField>
      <BitField start="15" size="1" name="BIT1ERR" description="Bit1 Error">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="At least one bit sent as recessive is received as dominant." />
      </BitField>
      <BitField start="16" size="1" name="RWRNINT" description="Rx Warning Interrupt Flag">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="The Rx error counter transitioned from less than 96 to greater than or equal to 96." />
      </BitField>
      <BitField start="17" size="1" name="TWRNINT" description="Tx Warning Interrupt Flag">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="The Tx error counter transitioned from less than 96 to greater than or equal to 96." />
      </BitField>
      <BitField start="18" size="1" name="SYNCH" description="CAN Synchronization Status">
        <Enum name="0" start="0b0" description="FlexCAN is not synchronized to the CAN bus." />
        <Enum name="1" start="0b1" description="FlexCAN is synchronized to the CAN bus." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="CAN0_IMASK1" access="Read/Write" description="Interrupt Masks 1 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BUFLM" description="Buffer MB i Mask">
        <Enum name="0" start="0b0" description="The corresponding buffer Interrupt is disabled." />
        <Enum name="1" start="0b1" description="The corresponding buffer Interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="CAN0_IFLAG1" access="Read/Write" description="Interrupt Flags 1 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="BUF4TO0I" description="Buffer MB i Interrupt Or &quot;reserved&quot;">
        <Enum name="0" start="0b00000" description="The corresponding buffer has no occurrence of successfully completed transmission or reception when MCR[RFEN]=0." />
        <Enum name="1" start="0b00001" description="The corresponding buffer has successfully completed transmission or reception when MCR[RFEN]=0." />
      </BitField>
      <BitField start="5" size="1" name="BUF5I" description="Buffer MB5 Interrupt Or &quot;Frames available in Rx FIFO&quot;">
        <Enum name="0" start="0b0" description="No occurrence of MB5 completing transmission/reception when MCR[RFEN]=0, or of frame(s) available in the Rx FIFO, when MCR[RFEN]=1" />
        <Enum name="1" start="0b1" description="MB5 completed transmission/reception when MCR[RFEN]=0, or frame(s) available in the Rx FIFO when MCR[RFEN]=1" />
      </BitField>
      <BitField start="6" size="1" name="BUF6I" description="Buffer MB6 Interrupt Or &quot;Rx FIFO Warning&quot;">
        <Enum name="0" start="0b0" description="No occurrence of MB6 completing transmission/reception when MCR[RFEN]=0, or of Rx FIFO almost full when MCR[RFEN]=1" />
        <Enum name="1" start="0b1" description="MB6 completed transmission/reception when MCR[RFEN]=0, or Rx FIFO almost full when MCR[RFEN]=1" />
      </BitField>
      <BitField start="7" size="1" name="BUF7I" description="Buffer MB7 Interrupt Or &quot;Rx FIFO Overflow&quot;">
        <Enum name="0" start="0b0" description="No occurrence of MB7 completing transmission/reception when MCR[RFEN]=0, or of Rx FIFO overflow when MCR[RFEN]=1" />
        <Enum name="1" start="0b1" description="MB7 completed transmission/reception when MCR[RFEN]=0, or Rx FIFO overflow when MCR[RFEN]=1" />
      </BitField>
      <BitField start="8" size="24" name="BUF31TO8I" description="Buffer MBi Interrupt">
        <Enum name="0" start="0b0" description="The corresponding buffer has no occurrence of successfully completed transmission or reception." />
        <Enum name="1" start="0b1" description="The corresponding buffer has successfully completed transmission or reception." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="CAN0_CTRL2" access="Read/Write" description="Control 2 register" reset_value="0xB00000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="EACEN" description="Entire Frame Arbitration Field Comparison Enable For Rx Mailboxes">
        <Enum name="0" start="0b0" description="Rx Mailbox filter's IDE bit is always compared and RTR is never compared despite mask bits." />
        <Enum name="1" start="0b1" description="Enables the comparison of both Rx Mailbox filter's IDE and RTR bit with their corresponding bits within the incoming frame. Mask bits do apply." />
      </BitField>
      <BitField start="17" size="1" name="RRS" description="Remote Request Storing">
        <Enum name="0" start="0b0" description="Remote Response Frame is generated." />
        <Enum name="1" start="0b1" description="Remote Request Frame is stored." />
      </BitField>
      <BitField start="18" size="1" name="MRP" description="Mailboxes Reception Priority">
        <Enum name="0" start="0b0" description="Matching starts from Rx FIFO and continues on Mailboxes." />
        <Enum name="1" start="0b1" description="Matching starts from Mailboxes and continues on Rx FIFO." />
      </BitField>
      <BitField start="19" size="5" name="TASD" description="Tx Arbitration Start Delay" />
      <BitField start="24" size="4" name="RFFN" description="Number Of Rx FIFO Filters" />
      <BitField start="28" size="1" name="WRMFRZ" description="Write-Access To Memory In Freeze Mode">
        <Enum name="0" start="0b0" description="Maintain the write access restrictions." />
        <Enum name="1" start="0b1" description="Enable unrestricted write access to FlexCAN memory." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="CAN0_ESR2" access="ReadOnly" description="Error and Status 2 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="13" size="1" name="IMB" description="Inactive Mailbox">
        <Enum name="0" start="0b0" description="If ESR2[VPS] is asserted, the ESR2[LPTM] is not an inactive Mailbox." />
        <Enum name="1" start="0b1" description="If ESR2[VPS] is asserted, there is at least one inactive Mailbox. LPTM content is the number of the first one." />
      </BitField>
      <BitField start="14" size="1" name="VPS" description="Valid Priority Status">
        <Enum name="0" start="0b0" description="Contents of IMB and LPTM are invalid." />
        <Enum name="1" start="0b1" description="Contents of IMB and LPTM are valid." />
      </BitField>
      <BitField start="16" size="7" name="LPTM" description="Lowest Priority Tx Mailbox" />
    </Register>
    <Register start="+0x44" size="4" name="CAN0_CRCR" access="ReadOnly" description="CRC Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="TXCRC" description="CRC Transmitted" />
      <BitField start="16" size="7" name="MBCRC" description="CRC Mailbox" />
    </Register>
    <Register start="+0x48" size="4" name="CAN0_RXFGMASK" access="Read/Write" description="Rx FIFO Global Mask register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FGM" description="Rx FIFO Global Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="CAN0_RXFIR" access="ReadOnly" description="Rx FIFO Information Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="IDHIT" description="Identifier Acceptance Filter Hit Indicator" />
    </Register>
    <Register start="+0x80" size="4" name="CAN0_CS0" access="Read/Write" description="Message Buffer 0 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x84" size="4" name="CAN0_ID0" access="Read/Write" description="Message Buffer 0 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x88" size="4" name="CAN0_WORD00" access="Read/Write" description="Message Buffer 0 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x8C" size="4" name="CAN0_WORD10" access="Read/Write" description="Message Buffer 0 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x90" size="4" name="CAN0_CS1" access="Read/Write" description="Message Buffer 1 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x94" size="4" name="CAN0_ID1" access="Read/Write" description="Message Buffer 1 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x98" size="4" name="CAN0_WORD01" access="Read/Write" description="Message Buffer 1 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x9C" size="4" name="CAN0_WORD11" access="Read/Write" description="Message Buffer 1 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0xA0" size="4" name="CAN0_CS2" access="Read/Write" description="Message Buffer 2 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0xA4" size="4" name="CAN0_ID2" access="Read/Write" description="Message Buffer 2 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0xA8" size="4" name="CAN0_WORD02" access="Read/Write" description="Message Buffer 2 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0xAC" size="4" name="CAN0_WORD12" access="Read/Write" description="Message Buffer 2 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0xB0" size="4" name="CAN0_CS3" access="Read/Write" description="Message Buffer 3 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0xB4" size="4" name="CAN0_ID3" access="Read/Write" description="Message Buffer 3 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0xB8" size="4" name="CAN0_WORD03" access="Read/Write" description="Message Buffer 3 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0xBC" size="4" name="CAN0_WORD13" access="Read/Write" description="Message Buffer 3 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0xC0" size="4" name="CAN0_CS4" access="Read/Write" description="Message Buffer 4 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0xC4" size="4" name="CAN0_ID4" access="Read/Write" description="Message Buffer 4 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0xC8" size="4" name="CAN0_WORD04" access="Read/Write" description="Message Buffer 4 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0xCC" size="4" name="CAN0_WORD14" access="Read/Write" description="Message Buffer 4 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0xD0" size="4" name="CAN0_CS5" access="Read/Write" description="Message Buffer 5 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0xD4" size="4" name="CAN0_ID5" access="Read/Write" description="Message Buffer 5 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0xD8" size="4" name="CAN0_WORD05" access="Read/Write" description="Message Buffer 5 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0xDC" size="4" name="CAN0_WORD15" access="Read/Write" description="Message Buffer 5 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0xE0" size="4" name="CAN0_CS6" access="Read/Write" description="Message Buffer 6 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0xE4" size="4" name="CAN0_ID6" access="Read/Write" description="Message Buffer 6 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0xE8" size="4" name="CAN0_WORD06" access="Read/Write" description="Message Buffer 6 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0xEC" size="4" name="CAN0_WORD16" access="Read/Write" description="Message Buffer 6 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0xF0" size="4" name="CAN0_CS7" access="Read/Write" description="Message Buffer 7 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0xF4" size="4" name="CAN0_ID7" access="Read/Write" description="Message Buffer 7 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0xF8" size="4" name="CAN0_WORD07" access="Read/Write" description="Message Buffer 7 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0xFC" size="4" name="CAN0_WORD17" access="Read/Write" description="Message Buffer 7 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x100" size="4" name="CAN0_CS8" access="Read/Write" description="Message Buffer 8 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x104" size="4" name="CAN0_ID8" access="Read/Write" description="Message Buffer 8 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x108" size="4" name="CAN0_WORD08" access="Read/Write" description="Message Buffer 8 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x10C" size="4" name="CAN0_WORD18" access="Read/Write" description="Message Buffer 8 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x110" size="4" name="CAN0_CS9" access="Read/Write" description="Message Buffer 9 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x114" size="4" name="CAN0_ID9" access="Read/Write" description="Message Buffer 9 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x118" size="4" name="CAN0_WORD09" access="Read/Write" description="Message Buffer 9 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x11C" size="4" name="CAN0_WORD19" access="Read/Write" description="Message Buffer 9 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x120" size="4" name="CAN0_CS10" access="Read/Write" description="Message Buffer 10 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x124" size="4" name="CAN0_ID10" access="Read/Write" description="Message Buffer 10 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x128" size="4" name="CAN0_WORD010" access="Read/Write" description="Message Buffer 10 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x12C" size="4" name="CAN0_WORD110" access="Read/Write" description="Message Buffer 10 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x130" size="4" name="CAN0_CS11" access="Read/Write" description="Message Buffer 11 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x134" size="4" name="CAN0_ID11" access="Read/Write" description="Message Buffer 11 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x138" size="4" name="CAN0_WORD011" access="Read/Write" description="Message Buffer 11 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x13C" size="4" name="CAN0_WORD111" access="Read/Write" description="Message Buffer 11 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x140" size="4" name="CAN0_CS12" access="Read/Write" description="Message Buffer 12 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x144" size="4" name="CAN0_ID12" access="Read/Write" description="Message Buffer 12 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x148" size="4" name="CAN0_WORD012" access="Read/Write" description="Message Buffer 12 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x14C" size="4" name="CAN0_WORD112" access="Read/Write" description="Message Buffer 12 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x150" size="4" name="CAN0_CS13" access="Read/Write" description="Message Buffer 13 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x154" size="4" name="CAN0_ID13" access="Read/Write" description="Message Buffer 13 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x158" size="4" name="CAN0_WORD013" access="Read/Write" description="Message Buffer 13 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x15C" size="4" name="CAN0_WORD113" access="Read/Write" description="Message Buffer 13 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x160" size="4" name="CAN0_CS14" access="Read/Write" description="Message Buffer 14 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x164" size="4" name="CAN0_ID14" access="Read/Write" description="Message Buffer 14 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x168" size="4" name="CAN0_WORD014" access="Read/Write" description="Message Buffer 14 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x16C" size="4" name="CAN0_WORD114" access="Read/Write" description="Message Buffer 14 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x170" size="4" name="CAN0_CS15" access="Read/Write" description="Message Buffer 15 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x174" size="4" name="CAN0_ID15" access="Read/Write" description="Message Buffer 15 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x178" size="4" name="CAN0_WORD015" access="Read/Write" description="Message Buffer 15 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x17C" size="4" name="CAN0_WORD115" access="Read/Write" description="Message Buffer 15 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x880+0" size="4" name="CAN0_RXIMR0" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+4" size="4" name="CAN0_RXIMR1" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+8" size="4" name="CAN0_RXIMR2" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+12" size="4" name="CAN0_RXIMR3" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+16" size="4" name="CAN0_RXIMR4" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+20" size="4" name="CAN0_RXIMR5" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+24" size="4" name="CAN0_RXIMR6" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+28" size="4" name="CAN0_RXIMR7" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+32" size="4" name="CAN0_RXIMR8" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+36" size="4" name="CAN0_RXIMR9" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+40" size="4" name="CAN0_RXIMR10" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+44" size="4" name="CAN0_RXIMR11" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+48" size="4" name="CAN0_RXIMR12" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+52" size="4" name="CAN0_RXIMR13" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+56" size="4" name="CAN0_RXIMR14" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+60" size="4" name="CAN0_RXIMR15" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CAN1" start="0x400A4000" description="Flex Controller Area Network module">
    <Register start="+0" size="4" name="CAN1_MCR" access="Read/Write" description="Module Configuration Register" reset_value="0xD890000F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="MAXMB" description="Number Of The Last Message Buffer" />
      <BitField start="8" size="2" name="IDAM" description="ID Acceptance Mode">
        <Enum name="00" start="0b00" description="Format A: One full ID (standard and extended) per ID Filter Table element." />
        <Enum name="01" start="0b01" description="Format B: Two full standard IDs or two partial 14-bit (standard and extended) IDs per ID Filter Table element." />
        <Enum name="10" start="0b10" description="Format C: Four partial 8-bit Standard IDs per ID Filter Table element." />
        <Enum name="11" start="0b11" description="Format D: All frames rejected." />
      </BitField>
      <BitField start="12" size="1" name="AEN" description="Abort Enable">
        <Enum name="0" start="0b0" description="Abort disabled." />
        <Enum name="1" start="0b1" description="Abort enabled." />
      </BitField>
      <BitField start="13" size="1" name="LPRIOEN" description="Local Priority Enable">
        <Enum name="0" start="0b0" description="Local Priority disabled." />
        <Enum name="1" start="0b1" description="Local Priority enabled." />
      </BitField>
      <BitField start="16" size="1" name="IRMQ" description="Individual Rx Masking And Queue Enable">
        <Enum name="0" start="0b0" description="Individual Rx masking and queue feature are disabled. For backward compatibility with legacy applications, the reading of C/S word locks the MB even if it is EMPTY." />
        <Enum name="1" start="0b1" description="Individual Rx masking and queue feature are enabled." />
      </BitField>
      <BitField start="17" size="1" name="SRXDIS" description="Self Reception Disable">
        <Enum name="0" start="0b0" description="Self reception enabled." />
        <Enum name="1" start="0b1" description="Self reception disabled." />
      </BitField>
      <BitField start="19" size="1" name="WAKSRC" description="Wake Up Source">
        <Enum name="0" start="0b0" description="FlexCAN uses the unfiltered Rx input to detect recessive to dominant edges on the CAN bus." />
        <Enum name="1" start="0b1" description="FlexCAN uses the filtered Rx input to detect recessive to dominant edges on the CAN bus." />
      </BitField>
      <BitField start="20" size="1" name="LPMACK" description="Low-Power Mode Acknowledge">
        <Enum name="0" start="0b0" description="FlexCAN is not in a low-power mode." />
        <Enum name="1" start="0b1" description="FlexCAN is in a low-power mode." />
      </BitField>
      <BitField start="21" size="1" name="WRNEN" description="Warning Interrupt Enable">
        <Enum name="0" start="0b0" description="TWRNINT and RWRNINT bits are zero, independent of the values in the error counters." />
        <Enum name="1" start="0b1" description="TWRNINT and RWRNINT bits are set when the respective error counter transitions from less than 96 to greater than or equal to 96." />
      </BitField>
      <BitField start="22" size="1" name="SLFWAK" description="Self Wake Up">
        <Enum name="0" start="0b0" description="FlexCAN Self Wake Up feature is disabled." />
        <Enum name="1" start="0b1" description="FlexCAN Self Wake Up feature is enabled." />
      </BitField>
      <BitField start="23" size="1" name="SUPV" description="Supervisor Mode">
        <Enum name="0" start="0b0" description="FlexCAN is in User mode. Affected registers allow both Supervisor and Unrestricted accesses ." />
        <Enum name="1" start="0b1" description="FlexCAN is in Supervisor mode. Affected registers allow only Supervisor access. Unrestricted access behaves as though the access was done to an unimplemented register location ." />
      </BitField>
      <BitField start="24" size="1" name="FRZACK" description="Freeze Mode Acknowledge">
        <Enum name="0" start="0b0" description="FlexCAN not in Freeze mode, prescaler running." />
        <Enum name="1" start="0b1" description="FlexCAN in Freeze mode, prescaler stopped." />
      </BitField>
      <BitField start="25" size="1" name="SOFTRST" description="Soft Reset">
        <Enum name="0" start="0b0" description="No reset request." />
        <Enum name="1" start="0b1" description="Resets the registers affected by soft reset." />
      </BitField>
      <BitField start="26" size="1" name="WAKMSK" description="Wake Up Interrupt Mask">
        <Enum name="0" start="0b0" description="Wake Up Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Wake Up Interrupt is enabled." />
      </BitField>
      <BitField start="27" size="1" name="NOTRDY" description="FlexCAN Not Ready">
        <Enum name="0" start="0b0" description="FlexCAN module is either in Normal mode, Listen-Only mode or Loop-Back mode." />
        <Enum name="1" start="0b1" description="FlexCAN module is either in Disable mode , Stop mode or Freeze mode." />
      </BitField>
      <BitField start="28" size="1" name="HALT" description="Halt FlexCAN">
        <Enum name="0" start="0b0" description="No Freeze mode request." />
        <Enum name="1" start="0b1" description="Enters Freeze mode if the FRZ bit is asserted." />
      </BitField>
      <BitField start="29" size="1" name="RFEN" description="Rx FIFO Enable">
        <Enum name="0" start="0b0" description="Rx FIFO not enabled." />
        <Enum name="1" start="0b1" description="Rx FIFO enabled." />
      </BitField>
      <BitField start="30" size="1" name="FRZ" description="Freeze Enable">
        <Enum name="0" start="0b0" description="Not enabled to enter Freeze mode." />
        <Enum name="1" start="0b1" description="Enabled to enter Freeze mode." />
      </BitField>
      <BitField start="31" size="1" name="MDIS" description="Module Disable">
        <Enum name="0" start="0b0" description="Enable the FlexCAN module." />
        <Enum name="1" start="0b1" description="Disable the FlexCAN module." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="CAN1_CTRL1" access="Read/Write" description="Control 1 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PROPSEG" description="Propagation Segment" />
      <BitField start="3" size="1" name="LOM" description="Listen-Only Mode">
        <Enum name="0" start="0b0" description="Listen-Only mode is deactivated." />
        <Enum name="1" start="0b1" description="FlexCAN module operates in Listen-Only mode." />
      </BitField>
      <BitField start="4" size="1" name="LBUF" description="Lowest Buffer Transmitted First">
        <Enum name="0" start="0b0" description="Buffer with highest priority is transmitted first." />
        <Enum name="1" start="0b1" description="Lowest number buffer is transmitted first." />
      </BitField>
      <BitField start="5" size="1" name="TSYN" description="Timer Sync">
        <Enum name="0" start="0b0" description="Timer Sync feature disabled" />
        <Enum name="1" start="0b1" description="Timer Sync feature enabled" />
      </BitField>
      <BitField start="6" size="1" name="BOFFREC" description="Bus Off Recovery">
        <Enum name="0" start="0b0" description="Automatic recovering from Bus Off state enabled, according to CAN Spec 2.0 part B." />
        <Enum name="1" start="0b1" description="Automatic recovering from Bus Off state disabled." />
      </BitField>
      <BitField start="7" size="1" name="SMP" description="CAN Bit Sampling">
        <Enum name="0" start="0b0" description="Just one sample is used to determine the bit value." />
        <Enum name="1" start="0b1" description="Three samples are used to determine the value of the received bit: the regular one (sample point) and 2 preceding samples; a majority rule is used." />
      </BitField>
      <BitField start="10" size="1" name="RWRNMSK" description="Rx Warning Interrupt Mask">
        <Enum name="0" start="0b0" description="Rx Warning Interrupt disabled." />
        <Enum name="1" start="0b1" description="Rx Warning Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="TWRNMSK" description="Tx Warning Interrupt Mask">
        <Enum name="0" start="0b0" description="Tx Warning Interrupt disabled." />
        <Enum name="1" start="0b1" description="Tx Warning Interrupt enabled." />
      </BitField>
      <BitField start="12" size="1" name="LPB" description="Loop Back Mode">
        <Enum name="0" start="0b0" description="Loop Back disabled." />
        <Enum name="1" start="0b1" description="Loop Back enabled." />
      </BitField>
      <BitField start="13" size="1" name="CLKSRC" description="CAN Engine Clock Source">
        <Enum name="0" start="0b0" description="The CAN engine clock source is the oscillator clock. Under this condition, the oscillator clock frequency must be lower than the bus clock." />
        <Enum name="1" start="0b1" description="The CAN engine clock source is the peripheral clock." />
      </BitField>
      <BitField start="14" size="1" name="ERRMSK" description="Error Mask">
        <Enum name="0" start="0b0" description="Error interrupt disabled." />
        <Enum name="1" start="0b1" description="Error interrupt enabled." />
      </BitField>
      <BitField start="15" size="1" name="BOFFMSK" description="Bus Off Mask">
        <Enum name="0" start="0b0" description="Bus Off interrupt disabled." />
        <Enum name="1" start="0b1" description="Bus Off interrupt enabled." />
      </BitField>
      <BitField start="16" size="3" name="PSEG2" description="Phase Segment 2" />
      <BitField start="19" size="3" name="PSEG1" description="Phase Segment 1" />
      <BitField start="22" size="2" name="RJW" description="Resync Jump Width" />
      <BitField start="24" size="8" name="PRESDIV" description="Prescaler Division Factor" />
    </Register>
    <Register start="+0x8" size="4" name="CAN1_TIMER" access="Read/Write" description="Free Running Timer" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIMER" description="Timer Value" />
    </Register>
    <Register start="+0x10" size="4" name="CAN1_RXMGMASK" access="Read/Write" description="Rx Mailboxes Global Mask Register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MG" description="Rx Mailboxes Global Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="CAN1_RX14MASK" access="Read/Write" description="Rx 14 Mask register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RX14M" description="Rx Buffer 14 Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="CAN1_RX15MASK" access="Read/Write" description="Rx 15 Mask register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RX15M" description="Rx Buffer 15 Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="CAN1_ECR" access="Read/Write" description="Error Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXERRCNT" description="Transmit Error Counter" />
      <BitField start="8" size="8" name="RXERRCNT" description="Receive Error Counter" />
    </Register>
    <Register start="+0x20" size="4" name="CAN1_ESR1" access="Read/Write" description="Error and Status 1 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WAKINT" description="Wake-Up Interrupt">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="Indicates a recessive to dominant transition was received on the CAN bus." />
      </BitField>
      <BitField start="1" size="1" name="ERRINT" description="Error Interrupt">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="Indicates setting of any Error Bit in the Error and Status Register." />
      </BitField>
      <BitField start="2" size="1" name="BOFFINT" description="Bus Off Interrupt">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="FlexCAN module entered Bus Off state." />
      </BitField>
      <BitField start="3" size="1" name="RX" description="FlexCAN In Reception">
        <Enum name="0" start="0b0" description="FlexCAN is not receiving a message." />
        <Enum name="1" start="0b1" description="FlexCAN is receiving a message." />
      </BitField>
      <BitField start="4" size="2" name="FLTCONF" description="Fault Confinement State">
        <Enum name="00" start="0b00" description="Error Active" />
        <Enum name="01" start="0b01" description="Error Passive" />
      </BitField>
      <BitField start="6" size="1" name="TX" description="FlexCAN In Transmission">
        <Enum name="0" start="0b0" description="FlexCAN is not transmitting a message." />
        <Enum name="1" start="0b1" description="FlexCAN is transmitting a message." />
      </BitField>
      <BitField start="7" size="1" name="IDLE" description="This bit indicates when CAN bus is in IDLE state">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="CAN bus is now IDLE." />
      </BitField>
      <BitField start="8" size="1" name="RXWRN" description="Rx Error Warning">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="RXERRCNT is greater than or equal to 96." />
      </BitField>
      <BitField start="9" size="1" name="TXWRN" description="TX Error Warning">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="TXERRCNT is greater than or equal to 96." />
      </BitField>
      <BitField start="10" size="1" name="STFERR" description="Stuffing Error">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="A Stuffing Error occurred since last read of this register." />
      </BitField>
      <BitField start="11" size="1" name="FRMERR" description="Form Error">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="A Form Error occurred since last read of this register." />
      </BitField>
      <BitField start="12" size="1" name="CRCERR" description="Cyclic Redundancy Check Error">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="A CRC error occurred since last read of this register." />
      </BitField>
      <BitField start="13" size="1" name="ACKERR" description="Acknowledge Error">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="An ACK error occurred since last read of this register." />
      </BitField>
      <BitField start="14" size="1" name="BIT0ERR" description="Bit0 Error">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="At least one bit sent as dominant is received as recessive." />
      </BitField>
      <BitField start="15" size="1" name="BIT1ERR" description="Bit1 Error">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="At least one bit sent as recessive is received as dominant." />
      </BitField>
      <BitField start="16" size="1" name="RWRNINT" description="Rx Warning Interrupt Flag">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="The Rx error counter transitioned from less than 96 to greater than or equal to 96." />
      </BitField>
      <BitField start="17" size="1" name="TWRNINT" description="Tx Warning Interrupt Flag">
        <Enum name="0" start="0b0" description="No such occurrence." />
        <Enum name="1" start="0b1" description="The Tx error counter transitioned from less than 96 to greater than or equal to 96." />
      </BitField>
      <BitField start="18" size="1" name="SYNCH" description="CAN Synchronization Status">
        <Enum name="0" start="0b0" description="FlexCAN is not synchronized to the CAN bus." />
        <Enum name="1" start="0b1" description="FlexCAN is synchronized to the CAN bus." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="CAN1_IMASK1" access="Read/Write" description="Interrupt Masks 1 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BUFLM" description="Buffer MB i Mask">
        <Enum name="0" start="0b0" description="The corresponding buffer Interrupt is disabled." />
        <Enum name="1" start="0b1" description="The corresponding buffer Interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="CAN1_IFLAG1" access="Read/Write" description="Interrupt Flags 1 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="BUF4TO0I" description="Buffer MB i Interrupt Or &quot;reserved&quot;">
        <Enum name="0" start="0b00000" description="The corresponding buffer has no occurrence of successfully completed transmission or reception when MCR[RFEN]=0." />
        <Enum name="1" start="0b00001" description="The corresponding buffer has successfully completed transmission or reception when MCR[RFEN]=0." />
      </BitField>
      <BitField start="5" size="1" name="BUF5I" description="Buffer MB5 Interrupt Or &quot;Frames available in Rx FIFO&quot;">
        <Enum name="0" start="0b0" description="No occurrence of MB5 completing transmission/reception when MCR[RFEN]=0, or of frame(s) available in the Rx FIFO, when MCR[RFEN]=1" />
        <Enum name="1" start="0b1" description="MB5 completed transmission/reception when MCR[RFEN]=0, or frame(s) available in the Rx FIFO when MCR[RFEN]=1" />
      </BitField>
      <BitField start="6" size="1" name="BUF6I" description="Buffer MB6 Interrupt Or &quot;Rx FIFO Warning&quot;">
        <Enum name="0" start="0b0" description="No occurrence of MB6 completing transmission/reception when MCR[RFEN]=0, or of Rx FIFO almost full when MCR[RFEN]=1" />
        <Enum name="1" start="0b1" description="MB6 completed transmission/reception when MCR[RFEN]=0, or Rx FIFO almost full when MCR[RFEN]=1" />
      </BitField>
      <BitField start="7" size="1" name="BUF7I" description="Buffer MB7 Interrupt Or &quot;Rx FIFO Overflow&quot;">
        <Enum name="0" start="0b0" description="No occurrence of MB7 completing transmission/reception when MCR[RFEN]=0, or of Rx FIFO overflow when MCR[RFEN]=1" />
        <Enum name="1" start="0b1" description="MB7 completed transmission/reception when MCR[RFEN]=0, or Rx FIFO overflow when MCR[RFEN]=1" />
      </BitField>
      <BitField start="8" size="24" name="BUF31TO8I" description="Buffer MBi Interrupt">
        <Enum name="0" start="0b0" description="The corresponding buffer has no occurrence of successfully completed transmission or reception." />
        <Enum name="1" start="0b1" description="The corresponding buffer has successfully completed transmission or reception." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="CAN1_CTRL2" access="Read/Write" description="Control 2 register" reset_value="0xB00000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="EACEN" description="Entire Frame Arbitration Field Comparison Enable For Rx Mailboxes">
        <Enum name="0" start="0b0" description="Rx Mailbox filter's IDE bit is always compared and RTR is never compared despite mask bits." />
        <Enum name="1" start="0b1" description="Enables the comparison of both Rx Mailbox filter's IDE and RTR bit with their corresponding bits within the incoming frame. Mask bits do apply." />
      </BitField>
      <BitField start="17" size="1" name="RRS" description="Remote Request Storing">
        <Enum name="0" start="0b0" description="Remote Response Frame is generated." />
        <Enum name="1" start="0b1" description="Remote Request Frame is stored." />
      </BitField>
      <BitField start="18" size="1" name="MRP" description="Mailboxes Reception Priority">
        <Enum name="0" start="0b0" description="Matching starts from Rx FIFO and continues on Mailboxes." />
        <Enum name="1" start="0b1" description="Matching starts from Mailboxes and continues on Rx FIFO." />
      </BitField>
      <BitField start="19" size="5" name="TASD" description="Tx Arbitration Start Delay" />
      <BitField start="24" size="4" name="RFFN" description="Number Of Rx FIFO Filters" />
      <BitField start="28" size="1" name="WRMFRZ" description="Write-Access To Memory In Freeze Mode">
        <Enum name="0" start="0b0" description="Maintain the write access restrictions." />
        <Enum name="1" start="0b1" description="Enable unrestricted write access to FlexCAN memory." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="CAN1_ESR2" access="ReadOnly" description="Error and Status 2 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="13" size="1" name="IMB" description="Inactive Mailbox">
        <Enum name="0" start="0b0" description="If ESR2[VPS] is asserted, the ESR2[LPTM] is not an inactive Mailbox." />
        <Enum name="1" start="0b1" description="If ESR2[VPS] is asserted, there is at least one inactive Mailbox. LPTM content is the number of the first one." />
      </BitField>
      <BitField start="14" size="1" name="VPS" description="Valid Priority Status">
        <Enum name="0" start="0b0" description="Contents of IMB and LPTM are invalid." />
        <Enum name="1" start="0b1" description="Contents of IMB and LPTM are valid." />
      </BitField>
      <BitField start="16" size="7" name="LPTM" description="Lowest Priority Tx Mailbox" />
    </Register>
    <Register start="+0x44" size="4" name="CAN1_CRCR" access="ReadOnly" description="CRC Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="TXCRC" description="CRC Transmitted" />
      <BitField start="16" size="7" name="MBCRC" description="CRC Mailbox" />
    </Register>
    <Register start="+0x48" size="4" name="CAN1_RXFGMASK" access="Read/Write" description="Rx FIFO Global Mask register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FGM" description="Rx FIFO Global Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="CAN1_RXFIR" access="ReadOnly" description="Rx FIFO Information Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="IDHIT" description="Identifier Acceptance Filter Hit Indicator" />
    </Register>
    <Register start="+0x80" size="4" name="CAN1_CS0" access="Read/Write" description="Message Buffer 0 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x84" size="4" name="CAN1_ID0" access="Read/Write" description="Message Buffer 0 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x88" size="4" name="CAN1_WORD00" access="Read/Write" description="Message Buffer 0 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x8C" size="4" name="CAN1_WORD10" access="Read/Write" description="Message Buffer 0 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x90" size="4" name="CAN1_CS1" access="Read/Write" description="Message Buffer 1 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x94" size="4" name="CAN1_ID1" access="Read/Write" description="Message Buffer 1 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x98" size="4" name="CAN1_WORD01" access="Read/Write" description="Message Buffer 1 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x9C" size="4" name="CAN1_WORD11" access="Read/Write" description="Message Buffer 1 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0xA0" size="4" name="CAN1_CS2" access="Read/Write" description="Message Buffer 2 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0xA4" size="4" name="CAN1_ID2" access="Read/Write" description="Message Buffer 2 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0xA8" size="4" name="CAN1_WORD02" access="Read/Write" description="Message Buffer 2 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0xAC" size="4" name="CAN1_WORD12" access="Read/Write" description="Message Buffer 2 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0xB0" size="4" name="CAN1_CS3" access="Read/Write" description="Message Buffer 3 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0xB4" size="4" name="CAN1_ID3" access="Read/Write" description="Message Buffer 3 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0xB8" size="4" name="CAN1_WORD03" access="Read/Write" description="Message Buffer 3 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0xBC" size="4" name="CAN1_WORD13" access="Read/Write" description="Message Buffer 3 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0xC0" size="4" name="CAN1_CS4" access="Read/Write" description="Message Buffer 4 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0xC4" size="4" name="CAN1_ID4" access="Read/Write" description="Message Buffer 4 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0xC8" size="4" name="CAN1_WORD04" access="Read/Write" description="Message Buffer 4 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0xCC" size="4" name="CAN1_WORD14" access="Read/Write" description="Message Buffer 4 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0xD0" size="4" name="CAN1_CS5" access="Read/Write" description="Message Buffer 5 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0xD4" size="4" name="CAN1_ID5" access="Read/Write" description="Message Buffer 5 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0xD8" size="4" name="CAN1_WORD05" access="Read/Write" description="Message Buffer 5 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0xDC" size="4" name="CAN1_WORD15" access="Read/Write" description="Message Buffer 5 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0xE0" size="4" name="CAN1_CS6" access="Read/Write" description="Message Buffer 6 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0xE4" size="4" name="CAN1_ID6" access="Read/Write" description="Message Buffer 6 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0xE8" size="4" name="CAN1_WORD06" access="Read/Write" description="Message Buffer 6 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0xEC" size="4" name="CAN1_WORD16" access="Read/Write" description="Message Buffer 6 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0xF0" size="4" name="CAN1_CS7" access="Read/Write" description="Message Buffer 7 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0xF4" size="4" name="CAN1_ID7" access="Read/Write" description="Message Buffer 7 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0xF8" size="4" name="CAN1_WORD07" access="Read/Write" description="Message Buffer 7 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0xFC" size="4" name="CAN1_WORD17" access="Read/Write" description="Message Buffer 7 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x100" size="4" name="CAN1_CS8" access="Read/Write" description="Message Buffer 8 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x104" size="4" name="CAN1_ID8" access="Read/Write" description="Message Buffer 8 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x108" size="4" name="CAN1_WORD08" access="Read/Write" description="Message Buffer 8 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x10C" size="4" name="CAN1_WORD18" access="Read/Write" description="Message Buffer 8 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x110" size="4" name="CAN1_CS9" access="Read/Write" description="Message Buffer 9 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x114" size="4" name="CAN1_ID9" access="Read/Write" description="Message Buffer 9 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x118" size="4" name="CAN1_WORD09" access="Read/Write" description="Message Buffer 9 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x11C" size="4" name="CAN1_WORD19" access="Read/Write" description="Message Buffer 9 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x120" size="4" name="CAN1_CS10" access="Read/Write" description="Message Buffer 10 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x124" size="4" name="CAN1_ID10" access="Read/Write" description="Message Buffer 10 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x128" size="4" name="CAN1_WORD010" access="Read/Write" description="Message Buffer 10 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x12C" size="4" name="CAN1_WORD110" access="Read/Write" description="Message Buffer 10 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x130" size="4" name="CAN1_CS11" access="Read/Write" description="Message Buffer 11 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x134" size="4" name="CAN1_ID11" access="Read/Write" description="Message Buffer 11 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x138" size="4" name="CAN1_WORD011" access="Read/Write" description="Message Buffer 11 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x13C" size="4" name="CAN1_WORD111" access="Read/Write" description="Message Buffer 11 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x140" size="4" name="CAN1_CS12" access="Read/Write" description="Message Buffer 12 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x144" size="4" name="CAN1_ID12" access="Read/Write" description="Message Buffer 12 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x148" size="4" name="CAN1_WORD012" access="Read/Write" description="Message Buffer 12 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x14C" size="4" name="CAN1_WORD112" access="Read/Write" description="Message Buffer 12 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x150" size="4" name="CAN1_CS13" access="Read/Write" description="Message Buffer 13 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x154" size="4" name="CAN1_ID13" access="Read/Write" description="Message Buffer 13 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x158" size="4" name="CAN1_WORD013" access="Read/Write" description="Message Buffer 13 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x15C" size="4" name="CAN1_WORD113" access="Read/Write" description="Message Buffer 13 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x160" size="4" name="CAN1_CS14" access="Read/Write" description="Message Buffer 14 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x164" size="4" name="CAN1_ID14" access="Read/Write" description="Message Buffer 14 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x168" size="4" name="CAN1_WORD014" access="Read/Write" description="Message Buffer 14 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x16C" size="4" name="CAN1_WORD114" access="Read/Write" description="Message Buffer 14 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x170" size="4" name="CAN1_CS15" access="Read/Write" description="Message Buffer 15 CS Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP" description="Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus." />
      <BitField start="16" size="4" name="DLC" description="Length of the data to be stored/transmitted." />
      <BitField start="20" size="1" name="RTR" description="Remote Transmission Request. One/zero for remote/data frame." />
      <BitField start="21" size="1" name="IDE" description="ID Extended. One/zero for extended/standard format frame." />
      <BitField start="22" size="1" name="SRR" description="Substitute Remote Request. Contains a fixed recessive bit." />
      <BitField start="24" size="4" name="CODE" description="Reserved" />
    </Register>
    <Register start="+0x174" size="4" name="CAN1_ID15" access="Read/Write" description="Message Buffer 15 ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT" description="Contains extended (LOW word) identifier of message buffer." />
      <BitField start="18" size="11" name="STD" description="Contains standard/extended (HIGH word) identifier of message buffer." />
      <BitField start="29" size="3" name="PRIO" description="Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority." />
    </Register>
    <Register start="+0x178" size="4" name="CAN1_WORD015" access="Read/Write" description="Message Buffer 15 WORD0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3" description="Data byte 3 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_2" description="Data byte 2 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_1" description="Data byte 1 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_0" description="Data byte 0 of Rx/Tx frame." />
    </Register>
    <Register start="+0x17C" size="4" name="CAN1_WORD115" access="Read/Write" description="Message Buffer 15 WORD1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7" description="Data byte 7 of Rx/Tx frame." />
      <BitField start="8" size="8" name="DATA_BYTE_6" description="Data byte 6 of Rx/Tx frame." />
      <BitField start="16" size="8" name="DATA_BYTE_5" description="Data byte 5 of Rx/Tx frame." />
      <BitField start="24" size="8" name="DATA_BYTE_4" description="Data byte 4 of Rx/Tx frame." />
    </Register>
    <Register start="+0x880+0" size="4" name="CAN1_RXIMR0" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+4" size="4" name="CAN1_RXIMR1" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+8" size="4" name="CAN1_RXIMR2" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+12" size="4" name="CAN1_RXIMR3" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+16" size="4" name="CAN1_RXIMR4" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+20" size="4" name="CAN1_RXIMR5" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+24" size="4" name="CAN1_RXIMR6" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+28" size="4" name="CAN1_RXIMR7" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+32" size="4" name="CAN1_RXIMR8" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+36" size="4" name="CAN1_RXIMR9" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+40" size="4" name="CAN1_RXIMR10" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+44" size="4" name="CAN1_RXIMR11" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+48" size="4" name="CAN1_RXIMR12" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+52" size="4" name="CAN1_RXIMR13" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+56" size="4" name="CAN1_RXIMR14" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
    <Register start="+0x880+60" size="4" name="CAN1_RXIMR15" access="Read/Write" description="Rx Individual Mask Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI" description="Individual Mask Bits">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;" />
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI0" start="0x4002C000" description="Serial Peripheral Interface">
    <Register start="+0" size="4" name="SPI0_MCR" access="Read/Write" description="Module Configuration Register" reset_value="0x4001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALT" description="Halt">
        <Enum name="0" start="0b0" description="Start transfers." />
        <Enum name="1" start="0b1" description="Stop transfers." />
      </BitField>
      <BitField start="8" size="2" name="SMPL_PT" description="Sample Point">
        <Enum name="00" start="0b00" description="0 system clocks between SCK edge and SIN sample" />
        <Enum name="01" start="0b01" description="1 system clock between SCK edge and SIN sample" />
        <Enum name="10" start="0b10" description="2 system clocks between SCK edge and SIN sample" />
      </BitField>
      <BitField start="10" size="1" name="CLR_RXF" description="Flushes the RX FIFO">
        <Enum name="0" start="0b0" description="Do not clear the RX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the RX FIFO counter." />
      </BitField>
      <BitField start="11" size="1" name="CLR_TXF" description="Clear TX FIFO">
        <Enum name="0" start="0b0" description="Do not clear the TX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the TX FIFO counter." />
      </BitField>
      <BitField start="12" size="1" name="DIS_RXF" description="Disable Receive FIFO">
        <Enum name="0" start="0b0" description="RX FIFO is enabled." />
        <Enum name="1" start="0b1" description="RX FIFO is disabled." />
      </BitField>
      <BitField start="13" size="1" name="DIS_TXF" description="Disable Transmit FIFO">
        <Enum name="0" start="0b0" description="TX FIFO is enabled." />
        <Enum name="1" start="0b1" description="TX FIFO is disabled." />
      </BitField>
      <BitField start="14" size="1" name="MDIS" description="Module Disable">
        <Enum name="0" start="0b0" description="Enables the module clocks." />
        <Enum name="1" start="0b1" description="Allows external logic to disable the module clocks." />
      </BitField>
      <BitField start="15" size="1" name="DOZE" description="Doze Enable">
        <Enum name="0" start="0b0" description="Doze mode has no effect on the module." />
        <Enum name="1" start="0b1" description="Doze mode disables the module." />
      </BitField>
      <BitField start="16" size="6" name="PCSIS" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="24" size="1" name="ROOE" description="Receive FIFO Overflow Overwrite Enable">
        <Enum name="0" start="0b0" description="Incoming data is ignored." />
        <Enum name="1" start="0b1" description="Incoming data is shifted into the shift register." />
      </BitField>
      <BitField start="25" size="1" name="PCSSE" description="Peripheral Chip Select Strobe Enable">
        <Enum name="0" start="0b0" description="PCS5/ PCSS is used as the Peripheral Chip Select[5] signal." />
        <Enum name="1" start="0b1" description="PCS5/ PCSS is used as an active-low PCS Strobe signal." />
      </BitField>
      <BitField start="26" size="1" name="MTFE" description="Modified Timing Format Enable">
        <Enum name="0" start="0b0" description="Modified SPI transfer format disabled." />
        <Enum name="1" start="0b1" description="Modified SPI transfer format enabled." />
      </BitField>
      <BitField start="27" size="1" name="FRZ" description="Freeze">
        <Enum name="0" start="0b0" description="Do not halt serial transfers in Debug mode." />
        <Enum name="1" start="0b1" description="Halt serial transfers in Debug mode." />
      </BitField>
      <BitField start="28" size="2" name="DCONF" description="DSPI Configuration">
        <Enum name="00" start="0b00" description="SPI" />
      </BitField>
      <BitField start="30" size="1" name="CONT_SCKE" description="Continuous SCK Enable">
        <Enum name="0" start="0b0" description="Continuous SCK disabled." />
        <Enum name="1" start="0b1" description="Continuous SCK enabled." />
      </BitField>
      <BitField start="31" size="1" name="MSTR" description="Master/Slave Mode Select">
        <Enum name="0" start="0b0" description="The module is in Slave mode." />
        <Enum name="1" start="0b1" description="The module is in Master mode." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SPI0_TCR" access="Read/Write" description="Transfer Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="SPI_TCNT" description="SPI Transfer Counter" />
    </Register>
    <Register start="+0xC+0" size="4" name="SPI0_CTAR0" access="Read/Write" description="DSPI Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC+4" size="4" name="SPI0_CTAR1" access="Read/Write" description="DSPI Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="SPI0_CTAR_SLAVE" access="Read/Write" description="Clock and Transfer Attributes Register (In Slave Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="5" name="FMSZ" description="Frame Size" />
    </Register>
    <Register start="+0x2C" size="4" name="SPI0_SR" access="Read/Write" description="DSPI Status Register" reset_value="0x2010000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="POPNXTPTR" description="Pop Next Pointer" />
      <BitField start="4" size="4" name="RXCTR" description="RX FIFO Counter" />
      <BitField start="8" size="4" name="TXNXTPTR" description="Transmit Next Pointer" />
      <BitField start="12" size="4" name="TXCTR" description="TX FIFO Counter" />
      <BitField start="17" size="1" name="RFDF" description="Receive FIFO Drain Flag">
        <Enum name="0" start="0b0" description="RX FIFO is empty." />
        <Enum name="1" start="0b1" description="RX FIFO is not empty." />
      </BitField>
      <BitField start="19" size="1" name="RFOF" description="Receive FIFO Overflow Flag">
        <Enum name="0" start="0b0" description="No Rx FIFO overflow." />
        <Enum name="1" start="0b1" description="Rx FIFO overflow has occurred." />
      </BitField>
      <BitField start="25" size="1" name="TFFF" description="Transmit FIFO Fill Flag">
        <Enum name="0" start="0b0" description="TX FIFO is full." />
        <Enum name="1" start="0b1" description="TX FIFO is not full." />
      </BitField>
      <BitField start="27" size="1" name="TFUF" description="Transmit FIFO Underflow Flag">
        <Enum name="0" start="0b0" description="No TX FIFO underflow." />
        <Enum name="1" start="0b1" description="TX FIFO underflow has occurred." />
      </BitField>
      <BitField start="28" size="1" name="EOQF" description="End of Queue Flag">
        <Enum name="0" start="0b0" description="EOQ is not set in the executing command." />
        <Enum name="1" start="0b1" description="EOQ is set in the executing SPI command." />
      </BitField>
      <BitField start="30" size="1" name="TXRXS" description="TX and RX Status">
        <Enum name="0" start="0b0" description="Transmit and receive operations are disabled (The module is in Stopped state)." />
        <Enum name="1" start="0b1" description="Transmit and receive operations are enabled (The module is in Running state)." />
      </BitField>
      <BitField start="31" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer not complete." />
        <Enum name="1" start="0b1" description="Transfer complete." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="SPI0_RSER" access="Read/Write" description="DMA/Interrupt Request Select and Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RFDF_DIRS" description="Receive FIFO Drain DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="Interrupt request." />
        <Enum name="1" start="0b1" description="DMA request." />
      </BitField>
      <BitField start="17" size="1" name="RFDF_RE" description="Receive FIFO Drain Request Enable">
        <Enum name="0" start="0b0" description="RFDF interrupt or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="RFDF interrupt or DMA requests are enabled." />
      </BitField>
      <BitField start="19" size="1" name="RFOF_RE" description="Receive FIFO Overflow Request Enable">
        <Enum name="0" start="0b0" description="RFOF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="RFOF interrupt requests are enabled." />
      </BitField>
      <BitField start="24" size="1" name="TFFF_DIRS" description="Transmit FIFO Fill DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="TFFF flag generates interrupt requests." />
        <Enum name="1" start="0b1" description="TFFF flag generates DMA requests." />
      </BitField>
      <BitField start="25" size="1" name="TFFF_RE" description="Transmit FIFO Fill Request Enable">
        <Enum name="0" start="0b0" description="TFFF interrupts or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="TFFF interrupts or DMA requests are enabled." />
      </BitField>
      <BitField start="27" size="1" name="TFUF_RE" description="Transmit FIFO Underflow Request Enable">
        <Enum name="0" start="0b0" description="TFUF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TFUF interrupt requests are enabled." />
      </BitField>
      <BitField start="28" size="1" name="EOQF_RE" description="Finished Request Enable">
        <Enum name="0" start="0b0" description="EOQF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="EOQF interrupt requests are enabled." />
      </BitField>
      <BitField start="31" size="1" name="TCF_RE" description="Transmission Complete Request Enable">
        <Enum name="0" start="0b0" description="TCF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TCF interrupt requests are enabled." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI0_PUSHR" access="Read/Write" description="PUSH TX FIFO Register In Master Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="6" name="PCS" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="26" size="1" name="CTCNT" description="Clear Transfer Counter">
        <Enum name="0" start="0b0" description="Do not clear the TCR[TCNT] field." />
        <Enum name="1" start="0b1" description="Clear the TCR[TCNT] field." />
      </BitField>
      <BitField start="27" size="1" name="EOQ" description="End Of Queue">
        <Enum name="0" start="0b0" description="The SPI data is not the last data to transfer." />
        <Enum name="1" start="0b1" description="The SPI data is the last data to transfer." />
      </BitField>
      <BitField start="28" size="3" name="CTAS" description="Clock and Transfer Attributes Select">
        <Enum name="000" start="0b000" description="CTAR0" />
        <Enum name="001" start="0b001" description="CTAR1" />
      </BitField>
      <BitField start="31" size="1" name="CONT" description="Continuous Peripheral Chip Select Enable">
        <Enum name="0" start="0b0" description="Return PCSn signals to their inactive state between transfers." />
        <Enum name="1" start="0b1" description="Keep PCSn signals asserted between transfers." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI0_PUSHR_SLAVE" access="Read/Write" description="PUSH TX FIFO Register In Slave Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
    </Register>
    <Register start="+0x38" size="4" name="SPI0_POPR" access="ReadOnly" description="POP RX FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Received Data" />
    </Register>
    <Register start="+0x3C+0" size="4" name="SPI0_TXFR0" access="ReadOnly" description="DSPI Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+4" size="4" name="SPI0_TXFR1" access="ReadOnly" description="DSPI Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+8" size="4" name="SPI0_TXFR2" access="ReadOnly" description="DSPI Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+12" size="4" name="SPI0_TXFR3" access="ReadOnly" description="DSPI Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x7C+0" size="4" name="SPI0_RXFR0" access="ReadOnly" description="DSPI Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+4" size="4" name="SPI0_RXFR1" access="ReadOnly" description="DSPI Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+8" size="4" name="SPI0_RXFR2" access="ReadOnly" description="DSPI Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+12" size="4" name="SPI0_RXFR3" access="ReadOnly" description="DSPI Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI1" start="0x4002D000" description="Serial Peripheral Interface">
    <Register start="+0" size="4" name="SPI1_MCR" access="Read/Write" description="Module Configuration Register" reset_value="0x4001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALT" description="Halt">
        <Enum name="0" start="0b0" description="Start transfers." />
        <Enum name="1" start="0b1" description="Stop transfers." />
      </BitField>
      <BitField start="8" size="2" name="SMPL_PT" description="Sample Point">
        <Enum name="00" start="0b00" description="0 system clocks between SCK edge and SIN sample" />
        <Enum name="01" start="0b01" description="1 system clock between SCK edge and SIN sample" />
        <Enum name="10" start="0b10" description="2 system clocks between SCK edge and SIN sample" />
      </BitField>
      <BitField start="10" size="1" name="CLR_RXF" description="Flushes the RX FIFO">
        <Enum name="0" start="0b0" description="Do not clear the RX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the RX FIFO counter." />
      </BitField>
      <BitField start="11" size="1" name="CLR_TXF" description="Clear TX FIFO">
        <Enum name="0" start="0b0" description="Do not clear the TX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the TX FIFO counter." />
      </BitField>
      <BitField start="12" size="1" name="DIS_RXF" description="Disable Receive FIFO">
        <Enum name="0" start="0b0" description="RX FIFO is enabled." />
        <Enum name="1" start="0b1" description="RX FIFO is disabled." />
      </BitField>
      <BitField start="13" size="1" name="DIS_TXF" description="Disable Transmit FIFO">
        <Enum name="0" start="0b0" description="TX FIFO is enabled." />
        <Enum name="1" start="0b1" description="TX FIFO is disabled." />
      </BitField>
      <BitField start="14" size="1" name="MDIS" description="Module Disable">
        <Enum name="0" start="0b0" description="Enables the module clocks." />
        <Enum name="1" start="0b1" description="Allows external logic to disable the module clocks." />
      </BitField>
      <BitField start="15" size="1" name="DOZE" description="Doze Enable">
        <Enum name="0" start="0b0" description="Doze mode has no effect on the module." />
        <Enum name="1" start="0b1" description="Doze mode disables the module." />
      </BitField>
      <BitField start="16" size="6" name="PCSIS" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="24" size="1" name="ROOE" description="Receive FIFO Overflow Overwrite Enable">
        <Enum name="0" start="0b0" description="Incoming data is ignored." />
        <Enum name="1" start="0b1" description="Incoming data is shifted into the shift register." />
      </BitField>
      <BitField start="25" size="1" name="PCSSE" description="Peripheral Chip Select Strobe Enable">
        <Enum name="0" start="0b0" description="PCS5/ PCSS is used as the Peripheral Chip Select[5] signal." />
        <Enum name="1" start="0b1" description="PCS5/ PCSS is used as an active-low PCS Strobe signal." />
      </BitField>
      <BitField start="26" size="1" name="MTFE" description="Modified Timing Format Enable">
        <Enum name="0" start="0b0" description="Modified SPI transfer format disabled." />
        <Enum name="1" start="0b1" description="Modified SPI transfer format enabled." />
      </BitField>
      <BitField start="27" size="1" name="FRZ" description="Freeze">
        <Enum name="0" start="0b0" description="Do not halt serial transfers in Debug mode." />
        <Enum name="1" start="0b1" description="Halt serial transfers in Debug mode." />
      </BitField>
      <BitField start="28" size="2" name="DCONF" description="DSPI Configuration">
        <Enum name="00" start="0b00" description="SPI" />
      </BitField>
      <BitField start="30" size="1" name="CONT_SCKE" description="Continuous SCK Enable">
        <Enum name="0" start="0b0" description="Continuous SCK disabled." />
        <Enum name="1" start="0b1" description="Continuous SCK enabled." />
      </BitField>
      <BitField start="31" size="1" name="MSTR" description="Master/Slave Mode Select">
        <Enum name="0" start="0b0" description="The module is in Slave mode." />
        <Enum name="1" start="0b1" description="The module is in Master mode." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SPI1_TCR" access="Read/Write" description="Transfer Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="SPI_TCNT" description="SPI Transfer Counter" />
    </Register>
    <Register start="+0xC+0" size="4" name="SPI1_CTAR0" access="Read/Write" description="DSPI Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC+4" size="4" name="SPI1_CTAR1" access="Read/Write" description="DSPI Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="SPI1_CTAR_SLAVE" access="Read/Write" description="Clock and Transfer Attributes Register (In Slave Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="5" name="FMSZ" description="Frame Size" />
    </Register>
    <Register start="+0x2C" size="4" name="SPI1_SR" access="Read/Write" description="DSPI Status Register" reset_value="0x2010000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="POPNXTPTR" description="Pop Next Pointer" />
      <BitField start="4" size="4" name="RXCTR" description="RX FIFO Counter" />
      <BitField start="8" size="4" name="TXNXTPTR" description="Transmit Next Pointer" />
      <BitField start="12" size="4" name="TXCTR" description="TX FIFO Counter" />
      <BitField start="17" size="1" name="RFDF" description="Receive FIFO Drain Flag">
        <Enum name="0" start="0b0" description="RX FIFO is empty." />
        <Enum name="1" start="0b1" description="RX FIFO is not empty." />
      </BitField>
      <BitField start="19" size="1" name="RFOF" description="Receive FIFO Overflow Flag">
        <Enum name="0" start="0b0" description="No Rx FIFO overflow." />
        <Enum name="1" start="0b1" description="Rx FIFO overflow has occurred." />
      </BitField>
      <BitField start="25" size="1" name="TFFF" description="Transmit FIFO Fill Flag">
        <Enum name="0" start="0b0" description="TX FIFO is full." />
        <Enum name="1" start="0b1" description="TX FIFO is not full." />
      </BitField>
      <BitField start="27" size="1" name="TFUF" description="Transmit FIFO Underflow Flag">
        <Enum name="0" start="0b0" description="No TX FIFO underflow." />
        <Enum name="1" start="0b1" description="TX FIFO underflow has occurred." />
      </BitField>
      <BitField start="28" size="1" name="EOQF" description="End of Queue Flag">
        <Enum name="0" start="0b0" description="EOQ is not set in the executing command." />
        <Enum name="1" start="0b1" description="EOQ is set in the executing SPI command." />
      </BitField>
      <BitField start="30" size="1" name="TXRXS" description="TX and RX Status">
        <Enum name="0" start="0b0" description="Transmit and receive operations are disabled (The module is in Stopped state)." />
        <Enum name="1" start="0b1" description="Transmit and receive operations are enabled (The module is in Running state)." />
      </BitField>
      <BitField start="31" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer not complete." />
        <Enum name="1" start="0b1" description="Transfer complete." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="SPI1_RSER" access="Read/Write" description="DMA/Interrupt Request Select and Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RFDF_DIRS" description="Receive FIFO Drain DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="Interrupt request." />
        <Enum name="1" start="0b1" description="DMA request." />
      </BitField>
      <BitField start="17" size="1" name="RFDF_RE" description="Receive FIFO Drain Request Enable">
        <Enum name="0" start="0b0" description="RFDF interrupt or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="RFDF interrupt or DMA requests are enabled." />
      </BitField>
      <BitField start="19" size="1" name="RFOF_RE" description="Receive FIFO Overflow Request Enable">
        <Enum name="0" start="0b0" description="RFOF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="RFOF interrupt requests are enabled." />
      </BitField>
      <BitField start="24" size="1" name="TFFF_DIRS" description="Transmit FIFO Fill DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="TFFF flag generates interrupt requests." />
        <Enum name="1" start="0b1" description="TFFF flag generates DMA requests." />
      </BitField>
      <BitField start="25" size="1" name="TFFF_RE" description="Transmit FIFO Fill Request Enable">
        <Enum name="0" start="0b0" description="TFFF interrupts or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="TFFF interrupts or DMA requests are enabled." />
      </BitField>
      <BitField start="27" size="1" name="TFUF_RE" description="Transmit FIFO Underflow Request Enable">
        <Enum name="0" start="0b0" description="TFUF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TFUF interrupt requests are enabled." />
      </BitField>
      <BitField start="28" size="1" name="EOQF_RE" description="Finished Request Enable">
        <Enum name="0" start="0b0" description="EOQF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="EOQF interrupt requests are enabled." />
      </BitField>
      <BitField start="31" size="1" name="TCF_RE" description="Transmission Complete Request Enable">
        <Enum name="0" start="0b0" description="TCF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TCF interrupt requests are enabled." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI1_PUSHR" access="Read/Write" description="PUSH TX FIFO Register In Master Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="6" name="PCS" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="26" size="1" name="CTCNT" description="Clear Transfer Counter">
        <Enum name="0" start="0b0" description="Do not clear the TCR[TCNT] field." />
        <Enum name="1" start="0b1" description="Clear the TCR[TCNT] field." />
      </BitField>
      <BitField start="27" size="1" name="EOQ" description="End Of Queue">
        <Enum name="0" start="0b0" description="The SPI data is not the last data to transfer." />
        <Enum name="1" start="0b1" description="The SPI data is the last data to transfer." />
      </BitField>
      <BitField start="28" size="3" name="CTAS" description="Clock and Transfer Attributes Select">
        <Enum name="000" start="0b000" description="CTAR0" />
        <Enum name="001" start="0b001" description="CTAR1" />
      </BitField>
      <BitField start="31" size="1" name="CONT" description="Continuous Peripheral Chip Select Enable">
        <Enum name="0" start="0b0" description="Return PCSn signals to their inactive state between transfers." />
        <Enum name="1" start="0b1" description="Keep PCSn signals asserted between transfers." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI1_PUSHR_SLAVE" access="Read/Write" description="PUSH TX FIFO Register In Slave Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
    </Register>
    <Register start="+0x38" size="4" name="SPI1_POPR" access="ReadOnly" description="POP RX FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Received Data" />
    </Register>
    <Register start="+0x3C+0" size="4" name="SPI1_TXFR0" access="ReadOnly" description="DSPI Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+4" size="4" name="SPI1_TXFR1" access="ReadOnly" description="DSPI Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+8" size="4" name="SPI1_TXFR2" access="ReadOnly" description="DSPI Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+12" size="4" name="SPI1_TXFR3" access="ReadOnly" description="DSPI Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x7C+0" size="4" name="SPI1_RXFR0" access="ReadOnly" description="DSPI Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+4" size="4" name="SPI1_RXFR1" access="ReadOnly" description="DSPI Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+8" size="4" name="SPI1_RXFR2" access="ReadOnly" description="DSPI Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+12" size="4" name="SPI1_RXFR3" access="ReadOnly" description="DSPI Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI2" start="0x400AC000" description="Serial Peripheral Interface">
    <Register start="+0" size="4" name="SPI2_MCR" access="Read/Write" description="Module Configuration Register" reset_value="0x4001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALT" description="Halt">
        <Enum name="0" start="0b0" description="Start transfers." />
        <Enum name="1" start="0b1" description="Stop transfers." />
      </BitField>
      <BitField start="8" size="2" name="SMPL_PT" description="Sample Point">
        <Enum name="00" start="0b00" description="0 system clocks between SCK edge and SIN sample" />
        <Enum name="01" start="0b01" description="1 system clock between SCK edge and SIN sample" />
        <Enum name="10" start="0b10" description="2 system clocks between SCK edge and SIN sample" />
      </BitField>
      <BitField start="10" size="1" name="CLR_RXF" description="Flushes the RX FIFO">
        <Enum name="0" start="0b0" description="Do not clear the RX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the RX FIFO counter." />
      </BitField>
      <BitField start="11" size="1" name="CLR_TXF" description="Clear TX FIFO">
        <Enum name="0" start="0b0" description="Do not clear the TX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the TX FIFO counter." />
      </BitField>
      <BitField start="12" size="1" name="DIS_RXF" description="Disable Receive FIFO">
        <Enum name="0" start="0b0" description="RX FIFO is enabled." />
        <Enum name="1" start="0b1" description="RX FIFO is disabled." />
      </BitField>
      <BitField start="13" size="1" name="DIS_TXF" description="Disable Transmit FIFO">
        <Enum name="0" start="0b0" description="TX FIFO is enabled." />
        <Enum name="1" start="0b1" description="TX FIFO is disabled." />
      </BitField>
      <BitField start="14" size="1" name="MDIS" description="Module Disable">
        <Enum name="0" start="0b0" description="Enables the module clocks." />
        <Enum name="1" start="0b1" description="Allows external logic to disable the module clocks." />
      </BitField>
      <BitField start="15" size="1" name="DOZE" description="Doze Enable">
        <Enum name="0" start="0b0" description="Doze mode has no effect on the module." />
        <Enum name="1" start="0b1" description="Doze mode disables the module." />
      </BitField>
      <BitField start="16" size="6" name="PCSIS" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="24" size="1" name="ROOE" description="Receive FIFO Overflow Overwrite Enable">
        <Enum name="0" start="0b0" description="Incoming data is ignored." />
        <Enum name="1" start="0b1" description="Incoming data is shifted into the shift register." />
      </BitField>
      <BitField start="25" size="1" name="PCSSE" description="Peripheral Chip Select Strobe Enable">
        <Enum name="0" start="0b0" description="PCS5/ PCSS is used as the Peripheral Chip Select[5] signal." />
        <Enum name="1" start="0b1" description="PCS5/ PCSS is used as an active-low PCS Strobe signal." />
      </BitField>
      <BitField start="26" size="1" name="MTFE" description="Modified Timing Format Enable">
        <Enum name="0" start="0b0" description="Modified SPI transfer format disabled." />
        <Enum name="1" start="0b1" description="Modified SPI transfer format enabled." />
      </BitField>
      <BitField start="27" size="1" name="FRZ" description="Freeze">
        <Enum name="0" start="0b0" description="Do not halt serial transfers in Debug mode." />
        <Enum name="1" start="0b1" description="Halt serial transfers in Debug mode." />
      </BitField>
      <BitField start="28" size="2" name="DCONF" description="DSPI Configuration">
        <Enum name="00" start="0b00" description="SPI" />
      </BitField>
      <BitField start="30" size="1" name="CONT_SCKE" description="Continuous SCK Enable">
        <Enum name="0" start="0b0" description="Continuous SCK disabled." />
        <Enum name="1" start="0b1" description="Continuous SCK enabled." />
      </BitField>
      <BitField start="31" size="1" name="MSTR" description="Master/Slave Mode Select">
        <Enum name="0" start="0b0" description="The module is in Slave mode." />
        <Enum name="1" start="0b1" description="The module is in Master mode." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SPI2_TCR" access="Read/Write" description="Transfer Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="SPI_TCNT" description="SPI Transfer Counter" />
    </Register>
    <Register start="+0xC+0" size="4" name="SPI2_CTAR0" access="Read/Write" description="DSPI Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC+4" size="4" name="SPI2_CTAR1" access="Read/Write" description="DSPI Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="SPI2_CTAR_SLAVE" access="Read/Write" description="Clock and Transfer Attributes Register (In Slave Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="5" name="FMSZ" description="Frame Size" />
    </Register>
    <Register start="+0x2C" size="4" name="SPI2_SR" access="Read/Write" description="DSPI Status Register" reset_value="0x2010000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="POPNXTPTR" description="Pop Next Pointer" />
      <BitField start="4" size="4" name="RXCTR" description="RX FIFO Counter" />
      <BitField start="8" size="4" name="TXNXTPTR" description="Transmit Next Pointer" />
      <BitField start="12" size="4" name="TXCTR" description="TX FIFO Counter" />
      <BitField start="17" size="1" name="RFDF" description="Receive FIFO Drain Flag">
        <Enum name="0" start="0b0" description="RX FIFO is empty." />
        <Enum name="1" start="0b1" description="RX FIFO is not empty." />
      </BitField>
      <BitField start="19" size="1" name="RFOF" description="Receive FIFO Overflow Flag">
        <Enum name="0" start="0b0" description="No Rx FIFO overflow." />
        <Enum name="1" start="0b1" description="Rx FIFO overflow has occurred." />
      </BitField>
      <BitField start="25" size="1" name="TFFF" description="Transmit FIFO Fill Flag">
        <Enum name="0" start="0b0" description="TX FIFO is full." />
        <Enum name="1" start="0b1" description="TX FIFO is not full." />
      </BitField>
      <BitField start="27" size="1" name="TFUF" description="Transmit FIFO Underflow Flag">
        <Enum name="0" start="0b0" description="No TX FIFO underflow." />
        <Enum name="1" start="0b1" description="TX FIFO underflow has occurred." />
      </BitField>
      <BitField start="28" size="1" name="EOQF" description="End of Queue Flag">
        <Enum name="0" start="0b0" description="EOQ is not set in the executing command." />
        <Enum name="1" start="0b1" description="EOQ is set in the executing SPI command." />
      </BitField>
      <BitField start="30" size="1" name="TXRXS" description="TX and RX Status">
        <Enum name="0" start="0b0" description="Transmit and receive operations are disabled (The module is in Stopped state)." />
        <Enum name="1" start="0b1" description="Transmit and receive operations are enabled (The module is in Running state)." />
      </BitField>
      <BitField start="31" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer not complete." />
        <Enum name="1" start="0b1" description="Transfer complete." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="SPI2_RSER" access="Read/Write" description="DMA/Interrupt Request Select and Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RFDF_DIRS" description="Receive FIFO Drain DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="Interrupt request." />
        <Enum name="1" start="0b1" description="DMA request." />
      </BitField>
      <BitField start="17" size="1" name="RFDF_RE" description="Receive FIFO Drain Request Enable">
        <Enum name="0" start="0b0" description="RFDF interrupt or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="RFDF interrupt or DMA requests are enabled." />
      </BitField>
      <BitField start="19" size="1" name="RFOF_RE" description="Receive FIFO Overflow Request Enable">
        <Enum name="0" start="0b0" description="RFOF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="RFOF interrupt requests are enabled." />
      </BitField>
      <BitField start="24" size="1" name="TFFF_DIRS" description="Transmit FIFO Fill DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="TFFF flag generates interrupt requests." />
        <Enum name="1" start="0b1" description="TFFF flag generates DMA requests." />
      </BitField>
      <BitField start="25" size="1" name="TFFF_RE" description="Transmit FIFO Fill Request Enable">
        <Enum name="0" start="0b0" description="TFFF interrupts or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="TFFF interrupts or DMA requests are enabled." />
      </BitField>
      <BitField start="27" size="1" name="TFUF_RE" description="Transmit FIFO Underflow Request Enable">
        <Enum name="0" start="0b0" description="TFUF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TFUF interrupt requests are enabled." />
      </BitField>
      <BitField start="28" size="1" name="EOQF_RE" description="Finished Request Enable">
        <Enum name="0" start="0b0" description="EOQF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="EOQF interrupt requests are enabled." />
      </BitField>
      <BitField start="31" size="1" name="TCF_RE" description="Transmission Complete Request Enable">
        <Enum name="0" start="0b0" description="TCF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TCF interrupt requests are enabled." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI2_PUSHR" access="Read/Write" description="PUSH TX FIFO Register In Master Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="6" name="PCS" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="26" size="1" name="CTCNT" description="Clear Transfer Counter">
        <Enum name="0" start="0b0" description="Do not clear the TCR[TCNT] field." />
        <Enum name="1" start="0b1" description="Clear the TCR[TCNT] field." />
      </BitField>
      <BitField start="27" size="1" name="EOQ" description="End Of Queue">
        <Enum name="0" start="0b0" description="The SPI data is not the last data to transfer." />
        <Enum name="1" start="0b1" description="The SPI data is the last data to transfer." />
      </BitField>
      <BitField start="28" size="3" name="CTAS" description="Clock and Transfer Attributes Select">
        <Enum name="000" start="0b000" description="CTAR0" />
        <Enum name="001" start="0b001" description="CTAR1" />
      </BitField>
      <BitField start="31" size="1" name="CONT" description="Continuous Peripheral Chip Select Enable">
        <Enum name="0" start="0b0" description="Return PCSn signals to their inactive state between transfers." />
        <Enum name="1" start="0b1" description="Keep PCSn signals asserted between transfers." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI2_PUSHR_SLAVE" access="Read/Write" description="PUSH TX FIFO Register In Slave Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
    </Register>
    <Register start="+0x38" size="4" name="SPI2_POPR" access="ReadOnly" description="POP RX FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Received Data" />
    </Register>
    <Register start="+0x3C+0" size="4" name="SPI2_TXFR0" access="ReadOnly" description="DSPI Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+4" size="4" name="SPI2_TXFR1" access="ReadOnly" description="DSPI Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+8" size="4" name="SPI2_TXFR2" access="ReadOnly" description="DSPI Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+12" size="4" name="SPI2_TXFR3" access="ReadOnly" description="DSPI Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x7C+0" size="4" name="SPI2_RXFR0" access="ReadOnly" description="DSPI Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+4" size="4" name="SPI2_RXFR1" access="ReadOnly" description="DSPI Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+8" size="4" name="SPI2_RXFR2" access="ReadOnly" description="DSPI Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+12" size="4" name="SPI2_RXFR3" access="ReadOnly" description="DSPI Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2S0" start="0x4002F000" description="Inter-IC Sound / Synchronous Audio Interface">
    <Register start="+0" size="4" name="I2S0_TCSR" access="Read/Write" description="SAI Transmit Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRDE" description="FIFO Request DMA Enable">
        <Enum name="0" start="0b0" description="Disables the DMA request." />
        <Enum name="1" start="0b1" description="Enables the DMA request." />
      </BitField>
      <BitField start="1" size="1" name="FWDE" description="FIFO Warning DMA Enable">
        <Enum name="0" start="0b0" description="Disables the DMA request." />
        <Enum name="1" start="0b1" description="Enables the DMA request." />
      </BitField>
      <BitField start="8" size="1" name="FRIE" description="FIFO Request Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the interrupt." />
        <Enum name="1" start="0b1" description="Enables the interrupt." />
      </BitField>
      <BitField start="9" size="1" name="FWIE" description="FIFO Warning Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the interrupt." />
        <Enum name="1" start="0b1" description="Enables the interrupt." />
      </BitField>
      <BitField start="10" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the interrupt." />
        <Enum name="1" start="0b1" description="Enables the interrupt." />
      </BitField>
      <BitField start="11" size="1" name="SEIE" description="Sync Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables interrupt." />
        <Enum name="1" start="0b1" description="Enables interrupt." />
      </BitField>
      <BitField start="12" size="1" name="WSIE" description="Word Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables interrupt." />
        <Enum name="1" start="0b1" description="Enables interrupt." />
      </BitField>
      <BitField start="16" size="1" name="FRF" description="FIFO Request Flag">
        <Enum name="0" start="0b0" description="Transmit FIFO watermark has not been reached." />
        <Enum name="1" start="0b1" description="Transmit FIFO watermark has been reached." />
      </BitField>
      <BitField start="17" size="1" name="FWF" description="FIFO Warning Flag">
        <Enum name="0" start="0b0" description="No enabled transmit FIFO is empty." />
        <Enum name="1" start="0b1" description="Enabled transmit FIFO is empty." />
      </BitField>
      <BitField start="18" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="0" start="0b0" description="Transmit underrun not detected." />
        <Enum name="1" start="0b1" description="Transmit underrun detected." />
      </BitField>
      <BitField start="19" size="1" name="SEF" description="Sync Error Flag">
        <Enum name="0" start="0b0" description="Sync error not detected." />
        <Enum name="1" start="0b1" description="Frame sync error detected." />
      </BitField>
      <BitField start="20" size="1" name="WSF" description="Word Start Flag">
        <Enum name="0" start="0b0" description="Start of word not detected." />
        <Enum name="1" start="0b1" description="Start of word detected." />
      </BitField>
      <BitField start="24" size="1" name="SR" description="Software Reset">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Software reset." />
      </BitField>
      <BitField start="25" size="1" name="FR" description="FIFO Reset">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="FIFO reset." />
      </BitField>
      <BitField start="28" size="1" name="BCE" description="Bit Clock Enable">
        <Enum name="0" start="0b0" description="Transmit bit clock is disabled." />
        <Enum name="1" start="0b1" description="Transmit bit clock is enabled." />
      </BitField>
      <BitField start="29" size="1" name="DBGE" description="Debug Enable">
        <Enum name="0" start="0b0" description="Transmitter is disabled in Debug mode, after completing the current frame." />
        <Enum name="1" start="0b1" description="Transmitter is enabled in Debug mode." />
      </BitField>
      <BitField start="30" size="1" name="STOPE" description="Stop Enable">
        <Enum name="0" start="0b0" description="Transmitter disabled in Stop mode." />
        <Enum name="1" start="0b1" description="Transmitter enabled in Stop mode." />
      </BitField>
      <BitField start="31" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter is disabled." />
        <Enum name="1" start="0b1" description="Transmitter is enabled, or transmitter has been disabled and has not yet reached end of frame." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="I2S0_TCR1" access="Read/Write" description="SAI Transmit Configuration 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TFW" description="Transmit FIFO Watermark" />
    </Register>
    <Register start="+0x8" size="4" name="I2S0_TCR2" access="Read/Write" description="SAI Transmit Configuration 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DIV" description="Bit Clock Divide" />
      <BitField start="24" size="1" name="BCD" description="Bit Clock Direction">
        <Enum name="0" start="0b0" description="Bit clock is generated externally in Slave mode." />
        <Enum name="1" start="0b1" description="Bit clock is generated internally in Master mode." />
      </BitField>
      <BitField start="25" size="1" name="BCP" description="Bit Clock Polarity">
        <Enum name="0" start="0b0" description="Bit clock is active high with drive outputs on rising edge and sample inputs on falling edge." />
        <Enum name="1" start="0b1" description="Bit clock is active low with drive outputs on falling edge and sample inputs on rising edge." />
      </BitField>
      <BitField start="26" size="2" name="MSEL" description="MCLK Select">
        <Enum name="00" start="0b00" description="Bus Clock selected." />
        <Enum name="01" start="0b01" description="Master Clock 1 selected." />
        <Enum name="10" start="0b10" description="Master Clock 2 selected." />
        <Enum name="11" start="0b11" description="Master Clock 3 selected." />
      </BitField>
      <BitField start="28" size="1" name="BCI" description="Bit Clock Input">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Internal logic is clocked as if bit clock was externally generated." />
      </BitField>
      <BitField start="29" size="1" name="BCS" description="Bit Clock Swap">
        <Enum name="0" start="0b0" description="Use the normal bit clock source." />
        <Enum name="1" start="0b1" description="Swap the bit clock source." />
      </BitField>
      <BitField start="30" size="2" name="SYNC" description="Synchronous Mode">
        <Enum name="00" start="0b00" description="Asynchronous mode." />
        <Enum name="01" start="0b01" description="Synchronous with receiver." />
        <Enum name="10" start="0b10" description="Synchronous with another SAI transmitter." />
        <Enum name="11" start="0b11" description="Synchronous with another SAI receiver." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="I2S0_TCR3" access="Read/Write" description="SAI Transmit Configuration 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="WDFL" description="Word Flag Configuration" />
      <BitField start="16" size="2" name="TCE" description="Transmit Channel Enable">
        <Enum name="0" start="0b00" description="Transmit data channel N is disabled." />
        <Enum name="1" start="0b01" description="Transmit data channel N is enabled." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="I2S0_TCR4" access="Read/Write" description="SAI Transmit Configuration 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FSD" description="Frame Sync Direction">
        <Enum name="0" start="0b0" description="Frame sync is generated externally in Slave mode." />
        <Enum name="1" start="0b1" description="Frame sync is generated internally in Master mode." />
      </BitField>
      <BitField start="1" size="1" name="FSP" description="Frame Sync Polarity">
        <Enum name="0" start="0b0" description="Frame sync is active high." />
        <Enum name="1" start="0b1" description="Frame sync is active low." />
      </BitField>
      <BitField start="3" size="1" name="FSE" description="Frame Sync Early">
        <Enum name="0" start="0b0" description="Frame sync asserts with the first bit of the frame." />
        <Enum name="1" start="0b1" description="Frame sync asserts one bit before the first bit of the frame." />
      </BitField>
      <BitField start="4" size="1" name="MF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB is transmitted first." />
        <Enum name="1" start="0b1" description="MSB is transmitted first." />
      </BitField>
      <BitField start="8" size="5" name="SYWD" description="Sync Width" />
      <BitField start="16" size="5" name="FRSZ" description="Frame size" />
    </Register>
    <Register start="+0x14" size="4" name="I2S0_TCR5" access="Read/Write" description="SAI Transmit Configuration 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="FBT" description="First Bit Shifted" />
      <BitField start="16" size="5" name="W0W" description="Word 0 Width" />
      <BitField start="24" size="5" name="WNW" description="Word N Width" />
    </Register>
    <Register start="+0x20+0" size="4" name="I2S0_TDR0" access="WriteOnly" description="SAI Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TDR" description="Transmit Data Register" />
    </Register>
    <Register start="+0x20+4" size="4" name="I2S0_TDR1" access="WriteOnly" description="SAI Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TDR" description="Transmit Data Register" />
    </Register>
    <Register start="+0x40+0" size="4" name="I2S0_TFR0" access="ReadOnly" description="SAI Transmit FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP" description="Read FIFO Pointer" />
      <BitField start="16" size="4" name="WFP" description="Write FIFO Pointer" />
    </Register>
    <Register start="+0x40+4" size="4" name="I2S0_TFR1" access="ReadOnly" description="SAI Transmit FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP" description="Read FIFO Pointer" />
      <BitField start="16" size="4" name="WFP" description="Write FIFO Pointer" />
    </Register>
    <Register start="+0x60" size="4" name="I2S0_TMR" access="Read/Write" description="SAI Transmit Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TWM" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="I2S0_RCSR" access="Read/Write" description="SAI Receive Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRDE" description="FIFO Request DMA Enable">
        <Enum name="0" start="0b0" description="Disables the DMA request." />
        <Enum name="1" start="0b1" description="Enables the DMA request." />
      </BitField>
      <BitField start="1" size="1" name="FWDE" description="FIFO Warning DMA Enable">
        <Enum name="0" start="0b0" description="Disables the DMA request." />
        <Enum name="1" start="0b1" description="Enables the DMA request." />
      </BitField>
      <BitField start="8" size="1" name="FRIE" description="FIFO Request Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the interrupt." />
        <Enum name="1" start="0b1" description="Enables the interrupt." />
      </BitField>
      <BitField start="9" size="1" name="FWIE" description="FIFO Warning Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the interrupt." />
        <Enum name="1" start="0b1" description="Enables the interrupt." />
      </BitField>
      <BitField start="10" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the interrupt." />
        <Enum name="1" start="0b1" description="Enables the interrupt." />
      </BitField>
      <BitField start="11" size="1" name="SEIE" description="Sync Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables interrupt." />
        <Enum name="1" start="0b1" description="Enables interrupt." />
      </BitField>
      <BitField start="12" size="1" name="WSIE" description="Word Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables interrupt." />
        <Enum name="1" start="0b1" description="Enables interrupt." />
      </BitField>
      <BitField start="16" size="1" name="FRF" description="FIFO Request Flag">
        <Enum name="0" start="0b0" description="Receive FIFO watermark not reached." />
        <Enum name="1" start="0b1" description="Receive FIFO watermark has been reached." />
      </BitField>
      <BitField start="17" size="1" name="FWF" description="FIFO Warning Flag">
        <Enum name="0" start="0b0" description="No enabled receive FIFO is full." />
        <Enum name="1" start="0b1" description="Enabled receive FIFO is full." />
      </BitField>
      <BitField start="18" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="0" start="0b0" description="Receive overflow not detected." />
        <Enum name="1" start="0b1" description="Receive overflow detected." />
      </BitField>
      <BitField start="19" size="1" name="SEF" description="Sync Error Flag">
        <Enum name="0" start="0b0" description="Sync error not detected." />
        <Enum name="1" start="0b1" description="Frame sync error detected." />
      </BitField>
      <BitField start="20" size="1" name="WSF" description="Word Start Flag">
        <Enum name="0" start="0b0" description="Start of word not detected." />
        <Enum name="1" start="0b1" description="Start of word detected." />
      </BitField>
      <BitField start="24" size="1" name="SR" description="Software Reset">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Software reset." />
      </BitField>
      <BitField start="25" size="1" name="FR" description="FIFO Reset">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="FIFO reset." />
      </BitField>
      <BitField start="28" size="1" name="BCE" description="Bit Clock Enable">
        <Enum name="0" start="0b0" description="Receive bit clock is disabled." />
        <Enum name="1" start="0b1" description="Receive bit clock is enabled." />
      </BitField>
      <BitField start="29" size="1" name="DBGE" description="Debug Enable">
        <Enum name="0" start="0b0" description="Receiver is disabled in Debug mode, after completing the current frame." />
        <Enum name="1" start="0b1" description="Receiver is enabled in Debug mode." />
      </BitField>
      <BitField start="30" size="1" name="STOPE" description="Stop Enable">
        <Enum name="0" start="0b0" description="Receiver disabled in Stop mode." />
        <Enum name="1" start="0b1" description="Receiver enabled in Stop mode." />
      </BitField>
      <BitField start="31" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver is disabled." />
        <Enum name="1" start="0b1" description="Receiver is enabled, or receiver has been disabled and has not yet reached end of frame." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="I2S0_RCR1" access="Read/Write" description="SAI Receive Configuration 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RFW" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x88" size="4" name="I2S0_RCR2" access="Read/Write" description="SAI Receive Configuration 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DIV" description="Bit Clock Divide" />
      <BitField start="24" size="1" name="BCD" description="Bit Clock Direction">
        <Enum name="0" start="0b0" description="Bit clock is generated externally in Slave mode." />
        <Enum name="1" start="0b1" description="Bit clock is generated internally in Master mode." />
      </BitField>
      <BitField start="25" size="1" name="BCP" description="Bit Clock Polarity">
        <Enum name="0" start="0b0" description="Bit Clock is active high with drive outputs on rising edge and sample inputs on falling edge." />
        <Enum name="1" start="0b1" description="Bit Clock is active low with drive outputs on falling edge and sample inputs on rising edge." />
      </BitField>
      <BitField start="26" size="2" name="MSEL" description="MCLK Select">
        <Enum name="00" start="0b00" description="Bus clock selected." />
        <Enum name="01" start="0b01" description="Master clock 1 selected." />
        <Enum name="10" start="0b10" description="Master clock 2 selected." />
        <Enum name="11" start="0b11" description="Master clock 3 selected." />
      </BitField>
      <BitField start="28" size="1" name="BCI" description="Bit Clock Input">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Internal logic is clocked as if bit clock was externally generated." />
      </BitField>
      <BitField start="29" size="1" name="BCS" description="Bit Clock Swap">
        <Enum name="0" start="0b0" description="Use the normal bit clock source." />
        <Enum name="1" start="0b1" description="Swap the bit clock source." />
      </BitField>
      <BitField start="30" size="2" name="SYNC" description="Synchronous Mode">
        <Enum name="00" start="0b00" description="Asynchronous mode." />
        <Enum name="01" start="0b01" description="Synchronous with transmitter." />
        <Enum name="10" start="0b10" description="Synchronous with another SAI receiver." />
        <Enum name="11" start="0b11" description="Synchronous with another SAI transmitter." />
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="I2S0_RCR3" access="Read/Write" description="SAI Receive Configuration 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="WDFL" description="Word Flag Configuration" />
      <BitField start="16" size="2" name="RCE" description="Receive Channel Enable">
        <Enum name="0" start="0b00" description="Receive data channel N is disabled." />
        <Enum name="1" start="0b01" description="Receive data channel N is enabled." />
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="I2S0_RCR4" access="Read/Write" description="SAI Receive Configuration 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FSD" description="Frame Sync Direction">
        <Enum name="0" start="0b0" description="Frame Sync is generated externally in Slave mode." />
        <Enum name="1" start="0b1" description="Frame Sync is generated internally in Master mode." />
      </BitField>
      <BitField start="1" size="1" name="FSP" description="Frame Sync Polarity">
        <Enum name="0" start="0b0" description="Frame sync is active high." />
        <Enum name="1" start="0b1" description="Frame sync is active low." />
      </BitField>
      <BitField start="3" size="1" name="FSE" description="Frame Sync Early">
        <Enum name="0" start="0b0" description="Frame sync asserts with the first bit of the frame." />
        <Enum name="1" start="0b1" description="Frame sync asserts one bit before the first bit of the frame." />
      </BitField>
      <BitField start="4" size="1" name="MF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB is received first." />
        <Enum name="1" start="0b1" description="MSB is received first." />
      </BitField>
      <BitField start="8" size="5" name="SYWD" description="Sync Width" />
      <BitField start="16" size="5" name="FRSZ" description="Frame Size" />
    </Register>
    <Register start="+0x94" size="4" name="I2S0_RCR5" access="Read/Write" description="SAI Receive Configuration 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="FBT" description="First Bit Shifted" />
      <BitField start="16" size="5" name="W0W" description="Word 0 Width" />
      <BitField start="24" size="5" name="WNW" description="Word N Width" />
    </Register>
    <Register start="+0xA0+0" size="4" name="I2S0_RDR0" access="ReadOnly" description="SAI Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDR" description="Receive Data Register" />
    </Register>
    <Register start="+0xA0+4" size="4" name="I2S0_RDR1" access="ReadOnly" description="SAI Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDR" description="Receive Data Register" />
    </Register>
    <Register start="+0xC0+0" size="4" name="I2S0_RFR0" access="ReadOnly" description="SAI Receive FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP" description="Read FIFO Pointer" />
      <BitField start="16" size="4" name="WFP" description="Write FIFO Pointer" />
    </Register>
    <Register start="+0xC0+4" size="4" name="I2S0_RFR1" access="ReadOnly" description="SAI Receive FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP" description="Read FIFO Pointer" />
      <BitField start="16" size="4" name="WFP" description="Write FIFO Pointer" />
    </Register>
    <Register start="+0xE0" size="4" name="I2S0_RMR" access="Read/Write" description="SAI Receive Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RWM" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
    </Register>
    <Register start="+0x100" size="4" name="I2S0_MCR" access="Read/Write" description="SAI MCLK Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="MICS" description="MCLK Input Clock Select">
        <Enum name="00" start="0b00" description="MCLK divider input clock 0 selected." />
        <Enum name="01" start="0b01" description="MCLK divider input clock 1 selected." />
        <Enum name="10" start="0b10" description="MCLK divider input clock 2 selected." />
        <Enum name="11" start="0b11" description="MCLK divider input clock 3 selected." />
      </BitField>
      <BitField start="30" size="1" name="MOE" description="MCLK Output Enable">
        <Enum name="0" start="0b0" description="MCLK signal pin is configured as an input that bypasses the MCLK divider." />
        <Enum name="1" start="0b1" description="MCLK signal pin is configured as an output from the MCLK divider and the MCLK divider is enabled." />
      </BitField>
      <BitField start="31" size="1" name="DUF" description="Divider Update Flag">
        <Enum name="0" start="0b0" description="MCLK divider ratio is not being updated currently." />
        <Enum name="1" start="0b1" description="MCLK divider ratio is updating on-the-fly. Further updates to the MCLK divider ratio are blocked while this flag remains set." />
      </BitField>
    </Register>
    <Register start="+0x104" size="4" name="I2S0_MDR" access="Read/Write" description="SAI MCLK Divide Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DIVIDE" description="MCLK Divide" />
      <BitField start="12" size="8" name="FRACT" description="MCLK Fraction" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRC" start="0x40032000" description="Cyclic Redundancy Check">
    <Register start="+0" size="4" name="CRC_CRC" access="Read/Write" description="CRC Data register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="CRC Low Lower Byte" />
      <BitField start="8" size="8" name="LU" description="CRC Low Upper Byte" />
      <BitField start="16" size="8" name="HL" description="CRC High Lower Byte" />
      <BitField start="24" size="8" name="HU" description="CRC High Upper Byte" />
    </Register>
    <Register start="+0" size="2" name="CRC_CRCL" access="Read/Write" description="CRC_CRCL register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CRCL" description="CRCL stores the lower 16 bits of the 16/32 bit CRC" />
    </Register>
    <Register start="+0" size="1" name="CRC_CRCLL" access="Read/Write" description="CRC_CRCLL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="CRCLL" description="CRCLL stores the first 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x1" size="1" name="CRC_CRCLU" access="Read/Write" description="CRC_CRCLU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="CRCLU" description="CRCLL stores the second 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x2" size="2" name="CRC_CRCH" access="Read/Write" description="CRC_CRCH register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CRCH" description="CRCH stores the high 16 bits of the 16/32 bit CRC" />
    </Register>
    <Register start="+0x2" size="1" name="CRC_CRCHL" access="Read/Write" description="CRC_CRCHL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="CRCHL" description="CRCHL stores the third 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x3" size="1" name="CRC_CRCHU" access="Read/Write" description="CRC_CRCHU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="CRCHU" description="CRCHU stores the fourth 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x4" size="4" name="CRC_GPOLY" access="Read/Write" description="CRC Polynomial register" reset_value="0x1021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LOW" description="Low Polynominal Half-word" />
      <BitField start="16" size="16" name="HIGH" description="High Polynominal Half-word" />
    </Register>
    <Register start="+0x4" size="2" name="CRC_GPOLYL" access="Read/Write" description="CRC_GPOLYL register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="GPOLYL" description="POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value" />
    </Register>
    <Register start="+0x4" size="1" name="CRC_GPOLYLL" access="Read/Write" description="CRC_GPOLYLL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYLL" description="POLYLL stores the first 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x5" size="1" name="CRC_GPOLYLU" access="Read/Write" description="CRC_GPOLYLU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYLU" description="POLYLL stores the second 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x6" size="2" name="CRC_GPOLYH" access="Read/Write" description="CRC_GPOLYH register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="GPOLYH" description="POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value" />
    </Register>
    <Register start="+0x6" size="1" name="CRC_GPOLYHL" access="Read/Write" description="CRC_GPOLYHL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYHL" description="POLYHL stores the third 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x7" size="1" name="CRC_GPOLYHU" access="Read/Write" description="CRC_GPOLYHU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYHU" description="POLYHU stores the fourth 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x8" size="4" name="CRC_CTRL" access="Read/Write" description="CRC Control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="TCRC" description="Width of CRC protocol.">
        <Enum name="0" start="0b0" description="16-bit CRC protocol." />
        <Enum name="1" start="0b1" description="32-bit CRC protocol." />
      </BitField>
      <BitField start="25" size="1" name="WAS" description="Write CRC Data Register As Seed">
        <Enum name="0" start="0b0" description="Writes to the CRC data register are data values." />
        <Enum name="1" start="0b1" description="Writes to the CRC data register are seed values." />
      </BitField>
      <BitField start="26" size="1" name="FXOR" description="Complement Read Of CRC Data Register">
        <Enum name="0" start="0b0" description="No XOR on reading." />
        <Enum name="1" start="0b1" description="Invert or complement the read value of the CRC Data register." />
      </BitField>
      <BitField start="28" size="2" name="TOTR" description="Type Of Transpose For Read">
        <Enum name="00" start="0b00" description="No transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed; bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
      <BitField start="30" size="2" name="TOT" description="Type Of Transpose For Writes">
        <Enum name="00" start="0b00" description="No transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed; bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="CRC_CTRLHU" access="Read/Write" description="CRC_CTRLHU register." reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TCRC" description="no description available">
        <Enum name="0" start="0b0" description="16-bit CRC protocol." />
        <Enum name="1" start="0b1" description="32-bit CRC protocol." />
      </BitField>
      <BitField start="1" size="1" name="WAS" description="no description available">
        <Enum name="0" start="0b0" description="Writes to CRC data register are data values." />
        <Enum name="1" start="0b1" description="Writes to CRC data reguster are seed values." />
      </BitField>
      <BitField start="2" size="1" name="FXOR" description="no description available">
        <Enum name="0" start="0b0" description="No XOR on reading." />
        <Enum name="1" start="0b1" description="Invert or complement the read value of CRC data register." />
      </BitField>
      <BitField start="4" size="2" name="TOTR" description="no description available">
        <Enum name="00" start="0b00" description="No Transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed, bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
      <BitField start="6" size="2" name="TOT" description="no description available">
        <Enum name="00" start="0b00" description="No Transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed, bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PDB0" start="0x40036000" description="Programmable Delay Block">
    <Register start="+0" size="4" name="PDB0_SC" access="Read/Write" description="Status and Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LDOK" description="Load OK" />
      <BitField start="1" size="1" name="CONT" description="Continuous Mode Enable">
        <Enum name="0" start="0b0" description="PDB operation in One-Shot mode" />
        <Enum name="1" start="0b1" description="PDB operation in Continuous mode" />
      </BitField>
      <BitField start="2" size="2" name="MULT" description="Multiplication Factor Select for Prescaler">
        <Enum name="00" start="0b00" description="Multiplication factor is 1" />
        <Enum name="01" start="0b01" description="Multiplication factor is 10" />
        <Enum name="10" start="0b10" description="Multiplication factor is 20" />
        <Enum name="11" start="0b11" description="Multiplication factor is 40" />
      </BitField>
      <BitField start="5" size="1" name="PDBIE" description="PDB Interrupt Enable.">
        <Enum name="0" start="0b0" description="PDB interrupt disabled" />
        <Enum name="1" start="0b1" description="PDB interrupt enabled" />
      </BitField>
      <BitField start="6" size="1" name="PDBIF" description="PDB Interrupt Flag" />
      <BitField start="7" size="1" name="PDBEN" description="PDB Enable">
        <Enum name="0" start="0b0" description="PDB disabled. Counter is off." />
        <Enum name="1" start="0b1" description="PDB enabled." />
      </BitField>
      <BitField start="8" size="4" name="TRGSEL" description="Trigger Input Source Select">
        <Enum name="0000" start="0b0000" description="Trigger-In 0 is selected" />
        <Enum name="0001" start="0b0001" description="Trigger-In 1 is selected" />
        <Enum name="0010" start="0b0010" description="Trigger-In 2 is selected" />
        <Enum name="0011" start="0b0011" description="Trigger-In 3 is selected" />
        <Enum name="0100" start="0b0100" description="Trigger-In 4 is selected" />
        <Enum name="0101" start="0b0101" description="Trigger-In 5 is selected" />
        <Enum name="0110" start="0b0110" description="Trigger-In 6 is selected" />
        <Enum name="0111" start="0b0111" description="Trigger-In 7 is selected" />
        <Enum name="1000" start="0b1000" description="Trigger-In 8 is selected" />
        <Enum name="1001" start="0b1001" description="Trigger-In 9 is selected" />
        <Enum name="1010" start="0b1010" description="Trigger-In 10 is selected" />
        <Enum name="1011" start="0b1011" description="Trigger-In 11 is selected" />
        <Enum name="1100" start="0b1100" description="Trigger-In 12 is selected" />
        <Enum name="1101" start="0b1101" description="Trigger-In 13 is selected" />
        <Enum name="1110" start="0b1110" description="Trigger-In 14 is selected" />
        <Enum name="1111" start="0b1111" description="Software trigger is selected" />
      </BitField>
      <BitField start="12" size="3" name="PRESCALER" description="Prescaler Divider Select">
        <Enum name="000" start="0b000" description="Counting uses the peripheral clock divided by multiplication factor selected by MULT." />
        <Enum name="001" start="0b001" description="Counting uses the peripheral clock divided by twice of the multiplication factor selected by MULT." />
        <Enum name="010" start="0b010" description="Counting uses the peripheral clock divided by four times of the multiplication factor selected by MULT." />
        <Enum name="011" start="0b011" description="Counting uses the peripheral clock divided by eight times of the multiplication factor selected by MULT." />
        <Enum name="100" start="0b100" description="Counting uses the peripheral clock divided by 16 times of the multiplication factor selected by MULT." />
        <Enum name="101" start="0b101" description="Counting uses the peripheral clock divided by 32 times of the multiplication factor selected by MULT." />
        <Enum name="110" start="0b110" description="Counting uses the peripheral clock divided by 64 times of the multiplication factor selected by MULT." />
        <Enum name="111" start="0b111" description="Counting uses the peripheral clock divided by 128 times of the multiplication factor selected by MULT." />
      </BitField>
      <BitField start="15" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="DMA disabled" />
        <Enum name="1" start="0b1" description="DMA enabled" />
      </BitField>
      <BitField start="16" size="1" name="SWTRIG" description="Software Trigger" />
      <BitField start="17" size="1" name="PDBEIE" description="PDB Sequence Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PDB sequence error interrupt disabled." />
        <Enum name="1" start="0b1" description="PDB sequence error interrupt enabled." />
      </BitField>
      <BitField start="18" size="2" name="LDMOD" description="Load Mode Select">
        <Enum name="00" start="0b00" description="The internal registers are loaded with the values from their buffers immediately after 1 is written to LDOK." />
        <Enum name="01" start="0b01" description="The internal registers are loaded with the values from their buffers when the PDB counter reaches the MOD register value after 1 is written to LDOK." />
        <Enum name="10" start="0b10" description="The internal registers are loaded with the values from their buffers when a trigger input event is detected after 1 is written to LDOK." />
        <Enum name="11" start="0b11" description="The internal registers are loaded with the values from their buffers when either the PDB counter reaches the MOD register value or a trigger input event is detected, after 1 is written to LDOK." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PDB0_MOD" access="Read/Write" description="Modulus Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="PDB Modulus" />
    </Register>
    <Register start="+0x8" size="4" name="PDB0_CNT" access="ReadOnly" description="Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="PDB Counter" />
    </Register>
    <Register start="+0xC" size="4" name="PDB0_IDLY" access="Read/Write" description="Interrupt Delay Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="IDLY" description="PDB Interrupt Delay" />
    </Register>
    <Register start="+0x10+0" size="4" name="PDB0_CH0C1" access="Read/Write" description="Channel n Control Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="EN" description="PDB Channel Pre-Trigger Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="8" size="8" name="TOS" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="16" size="8" name="BB" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
    </Register>
    <Register start="+0x10+40" size="4" name="PDB0_CH1C1" access="Read/Write" description="Channel n Control Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="EN" description="PDB Channel Pre-Trigger Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled." />
      </BitField>
      <BitField start="8" size="8" name="TOS" description="PDB Channel Pre-Trigger Output Select">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1." />
      </BitField>
      <BitField start="16" size="8" name="BB" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled." />
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled." />
      </BitField>
    </Register>
    <Register start="+0x14+0" size="4" name="PDB0_CH0S" access="Read/Write" description="Channel n Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ERR" description="PDB Channel Sequence Error Flags">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="16" size="8" name="CF" description="PDB Channel Flags" />
    </Register>
    <Register start="+0x14+40" size="4" name="PDB0_CH1S" access="Read/Write" description="Channel n Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ERR" description="PDB Channel Sequence Error Flags">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger." />
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags." />
      </BitField>
      <BitField start="16" size="8" name="CF" description="PDB Channel Flags" />
    </Register>
    <Register start="+0x18+0" size="4" name="PDB0_CH0DLY0" access="Read/Write" description="Channel n Delay 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY" description="PDB Channel Delay" />
    </Register>
    <Register start="+0x18+40" size="4" name="PDB0_CH1DLY0" access="Read/Write" description="Channel n Delay 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY" description="PDB Channel Delay" />
    </Register>
    <Register start="+0x1C+0" size="4" name="PDB0_CH0DLY1" access="Read/Write" description="Channel n Delay 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY" description="PDB Channel Delay" />
    </Register>
    <Register start="+0x1C+40" size="4" name="PDB0_CH1DLY1" access="Read/Write" description="Channel n Delay 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY" description="PDB Channel Delay" />
    </Register>
    <Register start="+0x150+0" size="4" name="PDB0_DACINTC0" access="Read/Write" description="DAC Interval Trigger n Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TOE" description="DAC Interval Trigger Enable">
        <Enum name="0" start="0b0" description="DAC interval trigger disabled." />
        <Enum name="1" start="0b1" description="DAC interval trigger enabled." />
      </BitField>
      <BitField start="1" size="1" name="EXT" description="DAC External Trigger Input Enable">
        <Enum name="0" start="0b0" description="DAC external trigger input disabled. DAC interval counter is reset and counting starts when a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="DAC external trigger input enabled. DAC interval counter is bypassed and DAC external trigger input triggers the DAC interval trigger." />
      </BitField>
    </Register>
    <Register start="+0x150+8" size="4" name="PDB0_DACINTC1" access="Read/Write" description="DAC Interval Trigger n Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TOE" description="DAC Interval Trigger Enable">
        <Enum name="0" start="0b0" description="DAC interval trigger disabled." />
        <Enum name="1" start="0b1" description="DAC interval trigger enabled." />
      </BitField>
      <BitField start="1" size="1" name="EXT" description="DAC External Trigger Input Enable">
        <Enum name="0" start="0b0" description="DAC external trigger input disabled. DAC interval counter is reset and counting starts when a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1." />
        <Enum name="1" start="0b1" description="DAC external trigger input enabled. DAC interval counter is bypassed and DAC external trigger input triggers the DAC interval trigger." />
      </BitField>
    </Register>
    <Register start="+0x154+0" size="4" name="PDB0_DACINT0" access="Read/Write" description="DAC Interval n Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INT" description="DAC Interval" />
    </Register>
    <Register start="+0x154+8" size="4" name="PDB0_DACINT1" access="Read/Write" description="DAC Interval n Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INT" description="DAC Interval" />
    </Register>
    <Register start="+0x190" size="4" name="PDB0_POEN" access="Read/Write" description="Pulse-Out n Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="POEN" description="PDB Pulse-Out Enable">
        <Enum name="0" start="0b0" description="PDB Pulse-Out disabled" />
        <Enum name="1" start="0b1" description="PDB Pulse-Out enabled" />
      </BitField>
    </Register>
    <Register start="+0x194+0" size="4" name="PDB0_PO0DLY" access="Read/Write" description="Pulse-Out n Delay Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY2" description="PDB Pulse-Out Delay 2" />
      <BitField start="16" size="16" name="DLY1" description="PDB Pulse-Out Delay 1" />
    </Register>
    <Register start="+0x194+4" size="4" name="PDB0_PO1DLY" access="Read/Write" description="Pulse-Out n Delay Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY2" description="PDB Pulse-Out Delay 2" />
      <BitField start="16" size="16" name="DLY1" description="PDB Pulse-Out Delay 1" />
    </Register>
    <Register start="+0x194+8" size="4" name="PDB0_PO2DLY" access="Read/Write" description="Pulse-Out n Delay Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY2" description="PDB Pulse-Out Delay 2" />
      <BitField start="16" size="16" name="DLY1" description="PDB Pulse-Out Delay 1" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PIT" start="0x40037000" description="Periodic Interrupt Timer">
    <Register start="+0" size="4" name="PIT_MCR" access="Read/Write" description="PIT Module Control Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRZ" description="Freeze">
        <Enum name="0" start="0b0" description="Timers continue to run in Debug mode." />
        <Enum name="1" start="0b1" description="Timers are stopped in Debug mode." />
      </BitField>
      <BitField start="1" size="1" name="MDIS" description="Module Disable">
        <Enum name="0" start="0b0" description="Clock for PIT timers is enabled." />
        <Enum name="1" start="0b1" description="Clock for PIT timers is disabled." />
      </BitField>
    </Register>
    <Register start="+0x100+0" size="4" name="PIT_LDVAL0" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x100+16" size="4" name="PIT_LDVAL1" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x100+32" size="4" name="PIT_LDVAL2" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x100+48" size="4" name="PIT_LDVAL3" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x104+0" size="4" name="PIT_CVAL0" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x104+16" size="4" name="PIT_CVAL1" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x104+32" size="4" name="PIT_CVAL2" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x104+48" size="4" name="PIT_CVAL3" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x108+0" size="4" name="PIT_TCTRL0" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer n is disabled." />
        <Enum name="1" start="0b1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="0" start="0b0" description="Timer is not chained." />
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x108+16" size="4" name="PIT_TCTRL1" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer n is disabled." />
        <Enum name="1" start="0b1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="0" start="0b0" description="Timer is not chained." />
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x108+32" size="4" name="PIT_TCTRL2" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer n is disabled." />
        <Enum name="1" start="0b1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="0" start="0b0" description="Timer is not chained." />
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x108+48" size="4" name="PIT_TCTRL3" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer n is disabled." />
        <Enum name="1" start="0b1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="0" start="0b0" description="Timer is not chained." />
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x10C+0" size="4" name="PIT_TFLG0" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred." />
        <Enum name="1" start="0b1" description="Timeout has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10C+16" size="4" name="PIT_TFLG1" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred." />
        <Enum name="1" start="0b1" description="Timeout has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10C+32" size="4" name="PIT_TFLG2" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred." />
        <Enum name="1" start="0b1" description="Timeout has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10C+48" size="4" name="PIT_TFLG3" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred." />
        <Enum name="1" start="0b1" description="Timeout has occurred." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTM0" start="0x40038000" description="FlexTimer Module">
    <Register start="+0" size="4" name="FTM0_SC" access="Read/Write" description="Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 2" />
        <Enum name="010" start="0b010" description="Divide by 4" />
        <Enum name="011" start="0b011" description="Divide by 8" />
        <Enum name="100" start="0b100" description="Divide by 16" />
        <Enum name="101" start="0b101" description="Divide by 32" />
        <Enum name="110" start="0b110" description="Divide by 64" />
        <Enum name="111" start="0b111" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CLKS" description="Clock Source Selection">
        <Enum name="00" start="0b00" description="No clock selected. This in effect disables the FTM counter." />
        <Enum name="01" start="0b01" description="System clock" />
        <Enum name="10" start="0b10" description="Fixed frequency clock" />
        <Enum name="11" start="0b11" description="External clock" />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="0" start="0b0" description="FTM counter operates in Up Counting mode." />
        <Enum name="1" start="0b1" description="FTM counter operates in Up-Down Counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="FTM counter has not overflowed." />
        <Enum name="1" start="0b1" description="FTM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FTM0_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter Value" />
    </Register>
    <Register start="+0x8" size="4" name="FTM0_MOD" access="Read/Write" description="Modulo" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo Value" />
    </Register>
    <Register start="+0xC+0" size="4" name="FTM0_C0SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="FTM0_C1SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+16" size="4" name="FTM0_C2SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+24" size="4" name="FTM0_C3SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+32" size="4" name="FTM0_C4SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+40" size="4" name="FTM0_C5SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+48" size="4" name="FTM0_C6SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+56" size="4" name="FTM0_C7SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="FTM0_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+8" size="4" name="FTM0_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+16" size="4" name="FTM0_C2V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+24" size="4" name="FTM0_C3V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+32" size="4" name="FTM0_C4V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+40" size="4" name="FTM0_C5V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+48" size="4" name="FTM0_C6V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+56" size="4" name="FTM0_C7V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x4C" size="4" name="FTM0_CNTIN" access="Read/Write" description="Counter Initial Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INIT" description="Initial Value Of The FTM Counter" />
    </Register>
    <Register start="+0x50" size="4" name="FTM0_STATUS" access="Read/Write" description="Capture And Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="CH6F" description="Channel 6 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="7" size="1" name="CH7F" description="Channel 7 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="FTM0_MODE" access="Read/Write" description="Features Mode Selection" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTMEN" description="FTM Enable">
        <Enum name="0" start="0b0" description="Only the TPM-compatible registers (first set of registers) can be used without any restriction. Do not use the FTM-specific registers." />
        <Enum name="1" start="0b1" description="All registers including the FTM-specific registers (second set of registers) are available for use with no restrictions." />
      </BitField>
      <BitField start="1" size="1" name="INIT" description="Initialize The Channels Output" />
      <BitField start="2" size="1" name="WPDIS" description="Write Protection Disable">
        <Enum name="0" start="0b0" description="Write protection is enabled." />
        <Enum name="1" start="0b1" description="Write protection is disabled." />
      </BitField>
      <BitField start="3" size="1" name="PWMSYNC" description="PWM Synchronization Mode">
        <Enum name="0" start="0b0" description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization." />
        <Enum name="1" start="0b1" description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization." />
      </BitField>
      <BitField start="4" size="1" name="CAPTEST" description="Capture Test Mode Enable">
        <Enum name="0" start="0b0" description="Capture test mode is disabled." />
        <Enum name="1" start="0b1" description="Capture test mode is enabled." />
      </BitField>
      <BitField start="5" size="2" name="FAULTM" description="Fault Control Mode">
        <Enum name="00" start="0b00" description="Fault control is disabled for all channels." />
        <Enum name="01" start="0b01" description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing." />
        <Enum name="10" start="0b10" description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing." />
        <Enum name="11" start="0b11" description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing." />
      </BitField>
      <BitField start="7" size="1" name="FAULTIE" description="Fault Interrupt Enable">
        <Enum name="0" start="0b0" description="Fault control interrupt is disabled." />
        <Enum name="1" start="0b1" description="Fault control interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="FTM0_SYNC" access="Read/Write" description="Synchronization" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CNTMIN" description="Minimum Loading Point Enable">
        <Enum name="0" start="0b0" description="The minimum loading point is disabled." />
        <Enum name="1" start="0b1" description="The minimum loading point is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CNTMAX" description="Maximum Loading Point Enable">
        <Enum name="0" start="0b0" description="The maximum loading point is disabled." />
        <Enum name="1" start="0b1" description="The maximum loading point is enabled." />
      </BitField>
      <BitField start="2" size="1" name="REINIT" description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)">
        <Enum name="0" start="0b0" description="FTM counter continues to count normally." />
        <Enum name="1" start="0b1" description="FTM counter is updated with its initial value when the selected trigger is detected." />
      </BitField>
      <BitField start="3" size="1" name="SYNCHOM" description="Output Mask Synchronization">
        <Enum name="0" start="0b0" description="OUTMASK register is updated with the value of its buffer in all rising edges of the system clock." />
        <Enum name="1" start="0b1" description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="TRIG0" description="PWM Synchronization Hardware Trigger 0">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="TRIG1" description="PWM Synchronization Hardware Trigger 1">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="TRIG2" description="PWM Synchronization Hardware Trigger 2">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="SWSYNC" description="PWM Synchronization Software Trigger">
        <Enum name="0" start="0b0" description="Software trigger is not selected." />
        <Enum name="1" start="0b1" description="Software trigger is selected." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="FTM0_OUTINIT" access="Read/Write" description="Initial State For Channels Output" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OI" description="Channel 0 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="1" size="1" name="CH1OI" description="Channel 1 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="2" size="1" name="CH2OI" description="Channel 2 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="3" size="1" name="CH3OI" description="Channel 3 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="4" size="1" name="CH4OI" description="Channel 4 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="5" size="1" name="CH5OI" description="Channel 5 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="6" size="1" name="CH6OI" description="Channel 6 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="7" size="1" name="CH7OI" description="Channel 7 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="FTM0_OUTMASK" access="Read/Write" description="Output Mask" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OM" description="Channel 0 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="1" size="1" name="CH1OM" description="Channel 1 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="2" size="1" name="CH2OM" description="Channel 2 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="3" size="1" name="CH3OM" description="Channel 3 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="4" size="1" name="CH4OM" description="Channel 4 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="5" size="1" name="CH5OM" description="Channel 5 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="6" size="1" name="CH6OM" description="Channel 6 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="7" size="1" name="CH7OM" description="Channel 7 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="FTM0_COMBINE" access="Read/Write" description="Function For Linked Channels" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels For n = 0">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMP0" description="Complement Of Channel (n) For n = 0">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="2" size="1" name="DECAPEN0" description="Dual Edge Capture Mode Enable For n = 0">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DECAP0" description="Dual Edge Capture Mode Captures For n = 0">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="4" size="1" name="DTEN0" description="Deadtime Enable For n = 0">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="5" size="1" name="SYNCEN0" description="Synchronization Enable For n = 0">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FAULTEN0" description="Fault Control Enable For n = 0">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels For n = 2">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMP1" description="Complement Of Channel (n) For n = 2">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="10" size="1" name="DECAPEN1" description="Dual Edge Capture Mode Enable For n = 2">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="11" size="1" name="DECAP1" description="Dual Edge Capture Mode Captures For n = 2">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="12" size="1" name="DTEN1" description="Deadtime Enable For n = 2">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="13" size="1" name="SYNCEN1" description="Synchronization Enable For n = 2">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="14" size="1" name="FAULTEN1" description="Fault Control Enable For n = 2">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels For n = 4">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="17" size="1" name="COMP2" description="Complement Of Channel (n) For n = 4">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="18" size="1" name="DECAPEN2" description="Dual Edge Capture Mode Enable For n = 4">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="19" size="1" name="DECAP2" description="Dual Edge Capture Mode Captures For n = 4">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="20" size="1" name="DTEN2" description="Deadtime Enable For n = 4">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="21" size="1" name="SYNCEN2" description="Synchronization Enable For n = 4">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="22" size="1" name="FAULTEN2" description="Fault Control Enable For n = 4">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="24" size="1" name="COMBINE3" description="Combine Channels For n = 6">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="25" size="1" name="COMP3" description="Complement Of Channel (n) for n = 6">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="26" size="1" name="DECAPEN3" description="Dual Edge Capture Mode Enable For n = 6">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="27" size="1" name="DECAP3" description="Dual Edge Capture Mode Captures For n = 6">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="28" size="1" name="DTEN3" description="Deadtime Enable For n = 6">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="29" size="1" name="SYNCEN3" description="Synchronization Enable For n = 6">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="30" size="1" name="FAULTEN3" description="Fault Control Enable For n = 6">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="FTM0_DEADTIME" access="Read/Write" description="Deadtime Insertion Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DTVAL" description="Deadtime Value" />
      <BitField start="6" size="2" name="DTPS" description="Deadtime Prescaler Value">
        <Enum name="10" start="0b10" description="Divide the system clock by 4." />
        <Enum name="11" start="0b11" description="Divide the system clock by 16." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="FTM0_EXTTRIG" access="Read/Write" description="FTM External Trigger" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH2TRIG" description="Channel 2 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CH3TRIG" description="Channel 3 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="2" size="1" name="CH4TRIG" description="Channel 4 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="3" size="1" name="CH5TRIG" description="Channel 5 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="4" size="1" name="CH0TRIG" description="Channel 0 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="CH1TRIG" description="Channel 1 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="INITTRIGEN" description="Initialization Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of initialization trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of initialization trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="TRIGF" description="Channel Trigger Flag">
        <Enum name="0" start="0b0" description="No channel trigger was generated." />
        <Enum name="1" start="0b1" description="A channel trigger was generated." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="FTM0_POL" access="Read/Write" description="Channels Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="6" size="1" name="POL6" description="Channel 6 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="7" size="1" name="POL7" description="Channel 7 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="FTM0_FMS" access="Read/Write" description="Fault Mode Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULTF0" description="Fault Detection Flag 0">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="1" size="1" name="FAULTF1" description="Fault Detection Flag 1">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="2" size="1" name="FAULTF2" description="Fault Detection Flag 2">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="3" size="1" name="FAULTF3" description="Fault Detection Flag 3">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="5" size="1" name="FAULTIN" description="Fault Inputs">
        <Enum name="0" start="0b0" description="The logic OR of the enabled fault inputs is 0." />
        <Enum name="1" start="0b1" description="The logic OR of the enabled fault inputs is 1." />
      </BitField>
      <BitField start="6" size="1" name="WPEN" description="Write Protection Enable">
        <Enum name="0" start="0b0" description="Write protection is disabled. Write protected bits can be written." />
        <Enum name="1" start="0b1" description="Write protection is enabled. Write protected bits cannot be written." />
      </BitField>
      <BitField start="7" size="1" name="FAULTF" description="Fault Detection Flag">
        <Enum name="0" start="0b0" description="No fault condition was detected." />
        <Enum name="1" start="0b1" description="A fault condition was detected." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="FTM0_FILTER" access="Read/Write" description="Input Capture Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Input Filter" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Input Filter" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Input Filter" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Input Filter" />
    </Register>
    <Register start="+0x7C" size="4" name="FTM0_FLTCTRL" access="Read/Write" description="Fault Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULT0EN" description="Fault Input 0 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="1" size="1" name="FAULT1EN" description="Fault Input 1 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="2" size="1" name="FAULT2EN" description="Fault Input 2 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="3" size="1" name="FAULT3EN" description="Fault Input 3 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="4" size="1" name="FFLTR0EN" description="Fault Input 0 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="5" size="1" name="FFLTR1EN" description="Fault Input 1 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FFLTR2EN" description="Fault Input 2 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="FFLTR3EN" description="Fault Input 3 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="8" size="4" name="FFVAL" description="Fault Input Filter" />
    </Register>
    <Register start="+0x80" size="4" name="FTM0_QDCTRL" access="Read/Write" description="Quadrature Decoder Control And Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="Quadrature Decoder Mode Enable">
        <Enum name="0" start="0b0" description="Quadrature Decoder mode is disabled." />
        <Enum name="1" start="0b1" description="Quadrature Decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="Timer Overflow Direction In Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)." />
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="FTM Counter Direction In Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Counting direction is decreasing (FTM counter decrement)." />
        <Enum name="1" start="0b1" description="Counting direction is increasing (FTM counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Phase A and phase B encoding mode." />
        <Enum name="1" start="0b1" description="Count and direction encoding mode." />
      </BitField>
      <BitField start="4" size="1" name="PHBPOL" description="Phase B Input Polarity">
        <Enum name="0" start="0b0" description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="1" start="0b1" description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="5" size="1" name="PHAPOL" description="Phase A Input Polarity">
        <Enum name="0" start="0b0" description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="1" start="0b1" description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="6" size="1" name="PHBFLTREN" description="Phase B Input Filter Enable">
        <Enum name="0" start="0b0" description="Phase B input filter is disabled." />
        <Enum name="1" start="0b1" description="Phase B input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="PHAFLTREN" description="Phase A Input Filter Enable">
        <Enum name="0" start="0b0" description="Phase A input filter is disabled." />
        <Enum name="1" start="0b1" description="Phase A input filter is enabled." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="FTM0_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="NUMTOF" description="TOF Frequency" />
      <BitField start="6" size="2" name="BDMMODE" description="BDM Mode" />
      <BitField start="9" size="1" name="GTBEEN" description="Global Time Base Enable">
        <Enum name="0" start="0b0" description="Use of an external global time base is disabled." />
        <Enum name="1" start="0b1" description="Use of an external global time base is enabled." />
      </BitField>
      <BitField start="10" size="1" name="GTBEOUT" description="Global Time Base Output">
        <Enum name="0" start="0b0" description="A global time base signal generation is disabled." />
        <Enum name="1" start="0b1" description="A global time base signal generation is enabled." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="FTM0_FLTPOL" access="Read/Write" description="FTM Fault Input Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT0POL" description="Fault Input 0 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault." />
      </BitField>
      <BitField start="1" size="1" name="FLT1POL" description="Fault Input 1 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault." />
      </BitField>
      <BitField start="2" size="1" name="FLT2POL" description="Fault Input 2 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault." />
      </BitField>
      <BitField start="3" size="1" name="FLT3POL" description="Fault Input 3 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault." />
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="FTM0_SYNCONF" access="Read/Write" description="Synchronization Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HWTRIGMODE" description="Hardware Trigger Mode">
        <Enum name="0" start="0b0" description="FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
        <Enum name="1" start="0b1" description="FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
      </BitField>
      <BitField start="2" size="1" name="CNTINC" description="CNTIN Register Synchronization">
        <Enum name="0" start="0b0" description="CNTIN register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="CNTIN register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="INVC" description="INVCTRL Register Synchronization">
        <Enum name="0" start="0b0" description="INVCTRL register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="INVCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="5" size="1" name="SWOC" description="SWOCTRL Register Synchronization">
        <Enum name="0" start="0b0" description="SWOCTRL register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="SWOCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="7" size="1" name="SYNCMODE" description="Synchronization Mode">
        <Enum name="0" start="0b0" description="Legacy PWM synchronization is selected." />
        <Enum name="1" start="0b1" description="Enhanced PWM synchronization is selected." />
      </BitField>
      <BitField start="8" size="1" name="SWRSTCNT" description="FTM counter synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the FTM counter synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="9" size="1" name="SWWRBUF" description="MOD, CNTIN, and CV registers synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate MOD, CNTIN, and CV registers synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates MOD, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="10" size="1" name="SWOM" description="Output mask synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the OUTMASK register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="11" size="1" name="SWINVC" description="Inverting control synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the INVCTRL register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="12" size="1" name="SWSOC" description="Software output control synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the SWOCTRL register synchronization." />
      </BitField>
      <BitField start="16" size="1" name="HWRSTCNT" description="FTM counter synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the FTM counter synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="17" size="1" name="HWWRBUF" description="MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate MOD, CNTIN, and CV registers synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates MOD, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="18" size="1" name="HWOM" description="Output mask synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the OUTMASK register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="19" size="1" name="HWINVC" description="Inverting control synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the INVCTRL register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="20" size="1" name="HWSOC" description="Software output control synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the SWOCTRL register synchronization." />
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="FTM0_INVCTRL" access="Read/Write" description="FTM Inverting Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INV0EN" description="Pair Channels 0 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="1" size="1" name="INV1EN" description="Pair Channels 1 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INV2EN" description="Pair Channels 2 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="3" size="1" name="INV3EN" description="Pair Channels 3 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="FTM0_SWOCTRL" access="Read/Write" description="FTM Software Output Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OC" description="Channel 0 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="1" size="1" name="CH1OC" description="Channel 1 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="2" size="1" name="CH2OC" description="Channel 2 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="3" size="1" name="CH3OC" description="Channel 3 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="4" size="1" name="CH4OC" description="Channel 4 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="5" size="1" name="CH5OC" description="Channel 5 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="6" size="1" name="CH6OC" description="Channel 6 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="7" size="1" name="CH7OC" description="Channel 7 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="8" size="1" name="CH0OCV" description="Channel 0 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="9" size="1" name="CH1OCV" description="Channel 1 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="10" size="1" name="CH2OCV" description="Channel 2 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="11" size="1" name="CH3OCV" description="Channel 3 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="12" size="1" name="CH4OCV" description="Channel 4 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="13" size="1" name="CH5OCV" description="Channel 5 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="14" size="1" name="CH6OCV" description="Channel 6 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="15" size="1" name="CH7OCV" description="Channel 7 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
    </Register>
    <Register start="+0x98" size="4" name="FTM0_PWMLOAD" access="Read/Write" description="FTM PWM Load" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0SEL" description="Channel 0 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="1" size="1" name="CH1SEL" description="Channel 1 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="2" size="1" name="CH2SEL" description="Channel 2 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="3" size="1" name="CH3SEL" description="Channel 3 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="4" size="1" name="CH4SEL" description="Channel 4 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="5" size="1" name="CH5SEL" description="Channel 5 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="6" size="1" name="CH6SEL" description="Channel 6 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="7" size="1" name="CH7SEL" description="Channel 7 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="9" size="1" name="LDOK" description="Load Enable">
        <Enum name="0" start="0b0" description="Loading updated values is disabled." />
        <Enum name="1" start="0b1" description="Loading updated values is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTM1" start="0x40039000" description="FlexTimer Module">
    <Register start="+0" size="4" name="FTM1_SC" access="Read/Write" description="Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 2" />
        <Enum name="010" start="0b010" description="Divide by 4" />
        <Enum name="011" start="0b011" description="Divide by 8" />
        <Enum name="100" start="0b100" description="Divide by 16" />
        <Enum name="101" start="0b101" description="Divide by 32" />
        <Enum name="110" start="0b110" description="Divide by 64" />
        <Enum name="111" start="0b111" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CLKS" description="Clock Source Selection">
        <Enum name="00" start="0b00" description="No clock selected. This in effect disables the FTM counter." />
        <Enum name="01" start="0b01" description="System clock" />
        <Enum name="10" start="0b10" description="Fixed frequency clock" />
        <Enum name="11" start="0b11" description="External clock" />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="0" start="0b0" description="FTM counter operates in Up Counting mode." />
        <Enum name="1" start="0b1" description="FTM counter operates in Up-Down Counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="FTM counter has not overflowed." />
        <Enum name="1" start="0b1" description="FTM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FTM1_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter Value" />
    </Register>
    <Register start="+0x8" size="4" name="FTM1_MOD" access="Read/Write" description="Modulo" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo Value" />
    </Register>
    <Register start="+0xC+0" size="4" name="FTM1_C0SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="FTM1_C1SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="FTM1_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+8" size="4" name="FTM1_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x4C" size="4" name="FTM1_CNTIN" access="Read/Write" description="Counter Initial Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INIT" description="Initial Value Of The FTM Counter" />
    </Register>
    <Register start="+0x50" size="4" name="FTM1_STATUS" access="Read/Write" description="Capture And Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="CH6F" description="Channel 6 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="7" size="1" name="CH7F" description="Channel 7 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="FTM1_MODE" access="Read/Write" description="Features Mode Selection" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTMEN" description="FTM Enable">
        <Enum name="0" start="0b0" description="Only the TPM-compatible registers (first set of registers) can be used without any restriction. Do not use the FTM-specific registers." />
        <Enum name="1" start="0b1" description="All registers including the FTM-specific registers (second set of registers) are available for use with no restrictions." />
      </BitField>
      <BitField start="1" size="1" name="INIT" description="Initialize The Channels Output" />
      <BitField start="2" size="1" name="WPDIS" description="Write Protection Disable">
        <Enum name="0" start="0b0" description="Write protection is enabled." />
        <Enum name="1" start="0b1" description="Write protection is disabled." />
      </BitField>
      <BitField start="3" size="1" name="PWMSYNC" description="PWM Synchronization Mode">
        <Enum name="0" start="0b0" description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization." />
        <Enum name="1" start="0b1" description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization." />
      </BitField>
      <BitField start="4" size="1" name="CAPTEST" description="Capture Test Mode Enable">
        <Enum name="0" start="0b0" description="Capture test mode is disabled." />
        <Enum name="1" start="0b1" description="Capture test mode is enabled." />
      </BitField>
      <BitField start="5" size="2" name="FAULTM" description="Fault Control Mode">
        <Enum name="00" start="0b00" description="Fault control is disabled for all channels." />
        <Enum name="01" start="0b01" description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing." />
        <Enum name="10" start="0b10" description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing." />
        <Enum name="11" start="0b11" description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing." />
      </BitField>
      <BitField start="7" size="1" name="FAULTIE" description="Fault Interrupt Enable">
        <Enum name="0" start="0b0" description="Fault control interrupt is disabled." />
        <Enum name="1" start="0b1" description="Fault control interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="FTM1_SYNC" access="Read/Write" description="Synchronization" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CNTMIN" description="Minimum Loading Point Enable">
        <Enum name="0" start="0b0" description="The minimum loading point is disabled." />
        <Enum name="1" start="0b1" description="The minimum loading point is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CNTMAX" description="Maximum Loading Point Enable">
        <Enum name="0" start="0b0" description="The maximum loading point is disabled." />
        <Enum name="1" start="0b1" description="The maximum loading point is enabled." />
      </BitField>
      <BitField start="2" size="1" name="REINIT" description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)">
        <Enum name="0" start="0b0" description="FTM counter continues to count normally." />
        <Enum name="1" start="0b1" description="FTM counter is updated with its initial value when the selected trigger is detected." />
      </BitField>
      <BitField start="3" size="1" name="SYNCHOM" description="Output Mask Synchronization">
        <Enum name="0" start="0b0" description="OUTMASK register is updated with the value of its buffer in all rising edges of the system clock." />
        <Enum name="1" start="0b1" description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="TRIG0" description="PWM Synchronization Hardware Trigger 0">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="TRIG1" description="PWM Synchronization Hardware Trigger 1">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="TRIG2" description="PWM Synchronization Hardware Trigger 2">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="SWSYNC" description="PWM Synchronization Software Trigger">
        <Enum name="0" start="0b0" description="Software trigger is not selected." />
        <Enum name="1" start="0b1" description="Software trigger is selected." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="FTM1_OUTINIT" access="Read/Write" description="Initial State For Channels Output" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OI" description="Channel 0 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="1" size="1" name="CH1OI" description="Channel 1 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="2" size="1" name="CH2OI" description="Channel 2 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="3" size="1" name="CH3OI" description="Channel 3 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="4" size="1" name="CH4OI" description="Channel 4 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="5" size="1" name="CH5OI" description="Channel 5 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="6" size="1" name="CH6OI" description="Channel 6 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="7" size="1" name="CH7OI" description="Channel 7 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="FTM1_OUTMASK" access="Read/Write" description="Output Mask" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OM" description="Channel 0 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="1" size="1" name="CH1OM" description="Channel 1 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="2" size="1" name="CH2OM" description="Channel 2 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="3" size="1" name="CH3OM" description="Channel 3 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="4" size="1" name="CH4OM" description="Channel 4 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="5" size="1" name="CH5OM" description="Channel 5 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="6" size="1" name="CH6OM" description="Channel 6 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="7" size="1" name="CH7OM" description="Channel 7 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="FTM1_COMBINE" access="Read/Write" description="Function For Linked Channels" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels For n = 0">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMP0" description="Complement Of Channel (n) For n = 0">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="2" size="1" name="DECAPEN0" description="Dual Edge Capture Mode Enable For n = 0">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DECAP0" description="Dual Edge Capture Mode Captures For n = 0">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="4" size="1" name="DTEN0" description="Deadtime Enable For n = 0">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="5" size="1" name="SYNCEN0" description="Synchronization Enable For n = 0">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FAULTEN0" description="Fault Control Enable For n = 0">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels For n = 2">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMP1" description="Complement Of Channel (n) For n = 2">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="10" size="1" name="DECAPEN1" description="Dual Edge Capture Mode Enable For n = 2">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="11" size="1" name="DECAP1" description="Dual Edge Capture Mode Captures For n = 2">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="12" size="1" name="DTEN1" description="Deadtime Enable For n = 2">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="13" size="1" name="SYNCEN1" description="Synchronization Enable For n = 2">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="14" size="1" name="FAULTEN1" description="Fault Control Enable For n = 2">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels For n = 4">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="17" size="1" name="COMP2" description="Complement Of Channel (n) For n = 4">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="18" size="1" name="DECAPEN2" description="Dual Edge Capture Mode Enable For n = 4">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="19" size="1" name="DECAP2" description="Dual Edge Capture Mode Captures For n = 4">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="20" size="1" name="DTEN2" description="Deadtime Enable For n = 4">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="21" size="1" name="SYNCEN2" description="Synchronization Enable For n = 4">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="22" size="1" name="FAULTEN2" description="Fault Control Enable For n = 4">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="24" size="1" name="COMBINE3" description="Combine Channels For n = 6">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="25" size="1" name="COMP3" description="Complement Of Channel (n) for n = 6">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="26" size="1" name="DECAPEN3" description="Dual Edge Capture Mode Enable For n = 6">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="27" size="1" name="DECAP3" description="Dual Edge Capture Mode Captures For n = 6">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="28" size="1" name="DTEN3" description="Deadtime Enable For n = 6">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="29" size="1" name="SYNCEN3" description="Synchronization Enable For n = 6">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="30" size="1" name="FAULTEN3" description="Fault Control Enable For n = 6">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="FTM1_DEADTIME" access="Read/Write" description="Deadtime Insertion Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DTVAL" description="Deadtime Value" />
      <BitField start="6" size="2" name="DTPS" description="Deadtime Prescaler Value">
        <Enum name="10" start="0b10" description="Divide the system clock by 4." />
        <Enum name="11" start="0b11" description="Divide the system clock by 16." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="FTM1_EXTTRIG" access="Read/Write" description="FTM External Trigger" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH2TRIG" description="Channel 2 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CH3TRIG" description="Channel 3 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="2" size="1" name="CH4TRIG" description="Channel 4 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="3" size="1" name="CH5TRIG" description="Channel 5 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="4" size="1" name="CH0TRIG" description="Channel 0 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="CH1TRIG" description="Channel 1 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="INITTRIGEN" description="Initialization Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of initialization trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of initialization trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="TRIGF" description="Channel Trigger Flag">
        <Enum name="0" start="0b0" description="No channel trigger was generated." />
        <Enum name="1" start="0b1" description="A channel trigger was generated." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="FTM1_POL" access="Read/Write" description="Channels Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="6" size="1" name="POL6" description="Channel 6 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="7" size="1" name="POL7" description="Channel 7 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="FTM1_FMS" access="Read/Write" description="Fault Mode Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULTF0" description="Fault Detection Flag 0">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="1" size="1" name="FAULTF1" description="Fault Detection Flag 1">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="2" size="1" name="FAULTF2" description="Fault Detection Flag 2">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="3" size="1" name="FAULTF3" description="Fault Detection Flag 3">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="5" size="1" name="FAULTIN" description="Fault Inputs">
        <Enum name="0" start="0b0" description="The logic OR of the enabled fault inputs is 0." />
        <Enum name="1" start="0b1" description="The logic OR of the enabled fault inputs is 1." />
      </BitField>
      <BitField start="6" size="1" name="WPEN" description="Write Protection Enable">
        <Enum name="0" start="0b0" description="Write protection is disabled. Write protected bits can be written." />
        <Enum name="1" start="0b1" description="Write protection is enabled. Write protected bits cannot be written." />
      </BitField>
      <BitField start="7" size="1" name="FAULTF" description="Fault Detection Flag">
        <Enum name="0" start="0b0" description="No fault condition was detected." />
        <Enum name="1" start="0b1" description="A fault condition was detected." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="FTM1_FILTER" access="Read/Write" description="Input Capture Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Input Filter" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Input Filter" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Input Filter" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Input Filter" />
    </Register>
    <Register start="+0x7C" size="4" name="FTM1_FLTCTRL" access="Read/Write" description="Fault Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULT0EN" description="Fault Input 0 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="1" size="1" name="FAULT1EN" description="Fault Input 1 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="2" size="1" name="FAULT2EN" description="Fault Input 2 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="3" size="1" name="FAULT3EN" description="Fault Input 3 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="4" size="1" name="FFLTR0EN" description="Fault Input 0 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="5" size="1" name="FFLTR1EN" description="Fault Input 1 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FFLTR2EN" description="Fault Input 2 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="FFLTR3EN" description="Fault Input 3 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="8" size="4" name="FFVAL" description="Fault Input Filter" />
    </Register>
    <Register start="+0x80" size="4" name="FTM1_QDCTRL" access="Read/Write" description="Quadrature Decoder Control And Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="Quadrature Decoder Mode Enable">
        <Enum name="0" start="0b0" description="Quadrature Decoder mode is disabled." />
        <Enum name="1" start="0b1" description="Quadrature Decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="Timer Overflow Direction In Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)." />
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="FTM Counter Direction In Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Counting direction is decreasing (FTM counter decrement)." />
        <Enum name="1" start="0b1" description="Counting direction is increasing (FTM counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Phase A and phase B encoding mode." />
        <Enum name="1" start="0b1" description="Count and direction encoding mode." />
      </BitField>
      <BitField start="4" size="1" name="PHBPOL" description="Phase B Input Polarity">
        <Enum name="0" start="0b0" description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="1" start="0b1" description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="5" size="1" name="PHAPOL" description="Phase A Input Polarity">
        <Enum name="0" start="0b0" description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="1" start="0b1" description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="6" size="1" name="PHBFLTREN" description="Phase B Input Filter Enable">
        <Enum name="0" start="0b0" description="Phase B input filter is disabled." />
        <Enum name="1" start="0b1" description="Phase B input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="PHAFLTREN" description="Phase A Input Filter Enable">
        <Enum name="0" start="0b0" description="Phase A input filter is disabled." />
        <Enum name="1" start="0b1" description="Phase A input filter is enabled." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="FTM1_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="NUMTOF" description="TOF Frequency" />
      <BitField start="6" size="2" name="BDMMODE" description="BDM Mode" />
      <BitField start="9" size="1" name="GTBEEN" description="Global Time Base Enable">
        <Enum name="0" start="0b0" description="Use of an external global time base is disabled." />
        <Enum name="1" start="0b1" description="Use of an external global time base is enabled." />
      </BitField>
      <BitField start="10" size="1" name="GTBEOUT" description="Global Time Base Output">
        <Enum name="0" start="0b0" description="A global time base signal generation is disabled." />
        <Enum name="1" start="0b1" description="A global time base signal generation is enabled." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="FTM1_FLTPOL" access="Read/Write" description="FTM Fault Input Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT0POL" description="Fault Input 0 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault." />
      </BitField>
      <BitField start="1" size="1" name="FLT1POL" description="Fault Input 1 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault." />
      </BitField>
      <BitField start="2" size="1" name="FLT2POL" description="Fault Input 2 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault." />
      </BitField>
      <BitField start="3" size="1" name="FLT3POL" description="Fault Input 3 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault." />
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="FTM1_SYNCONF" access="Read/Write" description="Synchronization Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HWTRIGMODE" description="Hardware Trigger Mode">
        <Enum name="0" start="0b0" description="FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
        <Enum name="1" start="0b1" description="FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
      </BitField>
      <BitField start="2" size="1" name="CNTINC" description="CNTIN Register Synchronization">
        <Enum name="0" start="0b0" description="CNTIN register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="CNTIN register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="INVC" description="INVCTRL Register Synchronization">
        <Enum name="0" start="0b0" description="INVCTRL register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="INVCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="5" size="1" name="SWOC" description="SWOCTRL Register Synchronization">
        <Enum name="0" start="0b0" description="SWOCTRL register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="SWOCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="7" size="1" name="SYNCMODE" description="Synchronization Mode">
        <Enum name="0" start="0b0" description="Legacy PWM synchronization is selected." />
        <Enum name="1" start="0b1" description="Enhanced PWM synchronization is selected." />
      </BitField>
      <BitField start="8" size="1" name="SWRSTCNT" description="FTM counter synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the FTM counter synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="9" size="1" name="SWWRBUF" description="MOD, CNTIN, and CV registers synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate MOD, CNTIN, and CV registers synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates MOD, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="10" size="1" name="SWOM" description="Output mask synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the OUTMASK register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="11" size="1" name="SWINVC" description="Inverting control synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the INVCTRL register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="12" size="1" name="SWSOC" description="Software output control synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the SWOCTRL register synchronization." />
      </BitField>
      <BitField start="16" size="1" name="HWRSTCNT" description="FTM counter synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the FTM counter synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="17" size="1" name="HWWRBUF" description="MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate MOD, CNTIN, and CV registers synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates MOD, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="18" size="1" name="HWOM" description="Output mask synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the OUTMASK register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="19" size="1" name="HWINVC" description="Inverting control synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the INVCTRL register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="20" size="1" name="HWSOC" description="Software output control synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the SWOCTRL register synchronization." />
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="FTM1_INVCTRL" access="Read/Write" description="FTM Inverting Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INV0EN" description="Pair Channels 0 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="1" size="1" name="INV1EN" description="Pair Channels 1 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INV2EN" description="Pair Channels 2 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="3" size="1" name="INV3EN" description="Pair Channels 3 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="FTM1_SWOCTRL" access="Read/Write" description="FTM Software Output Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OC" description="Channel 0 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="1" size="1" name="CH1OC" description="Channel 1 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="2" size="1" name="CH2OC" description="Channel 2 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="3" size="1" name="CH3OC" description="Channel 3 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="4" size="1" name="CH4OC" description="Channel 4 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="5" size="1" name="CH5OC" description="Channel 5 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="6" size="1" name="CH6OC" description="Channel 6 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="7" size="1" name="CH7OC" description="Channel 7 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="8" size="1" name="CH0OCV" description="Channel 0 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="9" size="1" name="CH1OCV" description="Channel 1 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="10" size="1" name="CH2OCV" description="Channel 2 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="11" size="1" name="CH3OCV" description="Channel 3 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="12" size="1" name="CH4OCV" description="Channel 4 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="13" size="1" name="CH5OCV" description="Channel 5 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="14" size="1" name="CH6OCV" description="Channel 6 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="15" size="1" name="CH7OCV" description="Channel 7 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
    </Register>
    <Register start="+0x98" size="4" name="FTM1_PWMLOAD" access="Read/Write" description="FTM PWM Load" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0SEL" description="Channel 0 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="1" size="1" name="CH1SEL" description="Channel 1 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="2" size="1" name="CH2SEL" description="Channel 2 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="3" size="1" name="CH3SEL" description="Channel 3 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="4" size="1" name="CH4SEL" description="Channel 4 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="5" size="1" name="CH5SEL" description="Channel 5 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="6" size="1" name="CH6SEL" description="Channel 6 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="7" size="1" name="CH7SEL" description="Channel 7 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="9" size="1" name="LDOK" description="Load Enable">
        <Enum name="0" start="0b0" description="Loading updated values is disabled." />
        <Enum name="1" start="0b1" description="Loading updated values is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTM2" start="0x400B8000" description="FlexTimer Module">
    <Register start="+0" size="4" name="FTM2_SC" access="Read/Write" description="Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 2" />
        <Enum name="010" start="0b010" description="Divide by 4" />
        <Enum name="011" start="0b011" description="Divide by 8" />
        <Enum name="100" start="0b100" description="Divide by 16" />
        <Enum name="101" start="0b101" description="Divide by 32" />
        <Enum name="110" start="0b110" description="Divide by 64" />
        <Enum name="111" start="0b111" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CLKS" description="Clock Source Selection">
        <Enum name="00" start="0b00" description="No clock selected. This in effect disables the FTM counter." />
        <Enum name="01" start="0b01" description="System clock" />
        <Enum name="10" start="0b10" description="Fixed frequency clock" />
        <Enum name="11" start="0b11" description="External clock" />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="0" start="0b0" description="FTM counter operates in Up Counting mode." />
        <Enum name="1" start="0b1" description="FTM counter operates in Up-Down Counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="FTM counter has not overflowed." />
        <Enum name="1" start="0b1" description="FTM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FTM2_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter Value" />
    </Register>
    <Register start="+0x8" size="4" name="FTM2_MOD" access="Read/Write" description="Modulo" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo Value" />
    </Register>
    <Register start="+0xC+0" size="4" name="FTM2_C0SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="FTM2_C1SC" access="Read/Write" description="Channel (n) Status And Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="FTM2_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+8" size="4" name="FTM2_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x4C" size="4" name="FTM2_CNTIN" access="Read/Write" description="Counter Initial Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INIT" description="Initial Value Of The FTM Counter" />
    </Register>
    <Register start="+0x50" size="4" name="FTM2_STATUS" access="Read/Write" description="Capture And Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="6" size="1" name="CH6F" description="Channel 6 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="7" size="1" name="CH7F" description="Channel 7 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="FTM2_MODE" access="Read/Write" description="Features Mode Selection" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTMEN" description="FTM Enable">
        <Enum name="0" start="0b0" description="Only the TPM-compatible registers (first set of registers) can be used without any restriction. Do not use the FTM-specific registers." />
        <Enum name="1" start="0b1" description="All registers including the FTM-specific registers (second set of registers) are available for use with no restrictions." />
      </BitField>
      <BitField start="1" size="1" name="INIT" description="Initialize The Channels Output" />
      <BitField start="2" size="1" name="WPDIS" description="Write Protection Disable">
        <Enum name="0" start="0b0" description="Write protection is enabled." />
        <Enum name="1" start="0b1" description="Write protection is disabled." />
      </BitField>
      <BitField start="3" size="1" name="PWMSYNC" description="PWM Synchronization Mode">
        <Enum name="0" start="0b0" description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization." />
        <Enum name="1" start="0b1" description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization." />
      </BitField>
      <BitField start="4" size="1" name="CAPTEST" description="Capture Test Mode Enable">
        <Enum name="0" start="0b0" description="Capture test mode is disabled." />
        <Enum name="1" start="0b1" description="Capture test mode is enabled." />
      </BitField>
      <BitField start="5" size="2" name="FAULTM" description="Fault Control Mode">
        <Enum name="00" start="0b00" description="Fault control is disabled for all channels." />
        <Enum name="01" start="0b01" description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing." />
        <Enum name="10" start="0b10" description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing." />
        <Enum name="11" start="0b11" description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing." />
      </BitField>
      <BitField start="7" size="1" name="FAULTIE" description="Fault Interrupt Enable">
        <Enum name="0" start="0b0" description="Fault control interrupt is disabled." />
        <Enum name="1" start="0b1" description="Fault control interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="FTM2_SYNC" access="Read/Write" description="Synchronization" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CNTMIN" description="Minimum Loading Point Enable">
        <Enum name="0" start="0b0" description="The minimum loading point is disabled." />
        <Enum name="1" start="0b1" description="The minimum loading point is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CNTMAX" description="Maximum Loading Point Enable">
        <Enum name="0" start="0b0" description="The maximum loading point is disabled." />
        <Enum name="1" start="0b1" description="The maximum loading point is enabled." />
      </BitField>
      <BitField start="2" size="1" name="REINIT" description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)">
        <Enum name="0" start="0b0" description="FTM counter continues to count normally." />
        <Enum name="1" start="0b1" description="FTM counter is updated with its initial value when the selected trigger is detected." />
      </BitField>
      <BitField start="3" size="1" name="SYNCHOM" description="Output Mask Synchronization">
        <Enum name="0" start="0b0" description="OUTMASK register is updated with the value of its buffer in all rising edges of the system clock." />
        <Enum name="1" start="0b1" description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="TRIG0" description="PWM Synchronization Hardware Trigger 0">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="TRIG1" description="PWM Synchronization Hardware Trigger 1">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="TRIG2" description="PWM Synchronization Hardware Trigger 2">
        <Enum name="0" start="0b0" description="Trigger is disabled." />
        <Enum name="1" start="0b1" description="Trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="SWSYNC" description="PWM Synchronization Software Trigger">
        <Enum name="0" start="0b0" description="Software trigger is not selected." />
        <Enum name="1" start="0b1" description="Software trigger is selected." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="FTM2_OUTINIT" access="Read/Write" description="Initial State For Channels Output" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OI" description="Channel 0 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="1" size="1" name="CH1OI" description="Channel 1 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="2" size="1" name="CH2OI" description="Channel 2 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="3" size="1" name="CH3OI" description="Channel 3 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="4" size="1" name="CH4OI" description="Channel 4 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="5" size="1" name="CH5OI" description="Channel 5 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="6" size="1" name="CH6OI" description="Channel 6 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
      <BitField start="7" size="1" name="CH7OI" description="Channel 7 Output Initialization Value">
        <Enum name="0" start="0b0" description="The initialization value is 0." />
        <Enum name="1" start="0b1" description="The initialization value is 1." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="FTM2_OUTMASK" access="Read/Write" description="Output Mask" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OM" description="Channel 0 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="1" size="1" name="CH1OM" description="Channel 1 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="2" size="1" name="CH2OM" description="Channel 2 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="3" size="1" name="CH3OM" description="Channel 3 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="4" size="1" name="CH4OM" description="Channel 4 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="5" size="1" name="CH5OM" description="Channel 5 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="6" size="1" name="CH6OM" description="Channel 6 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
      <BitField start="7" size="1" name="CH7OM" description="Channel 7 Output Mask">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally." />
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="FTM2_COMBINE" access="Read/Write" description="Function For Linked Channels" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels For n = 0">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMP0" description="Complement Of Channel (n) For n = 0">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="2" size="1" name="DECAPEN0" description="Dual Edge Capture Mode Enable For n = 0">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DECAP0" description="Dual Edge Capture Mode Captures For n = 0">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="4" size="1" name="DTEN0" description="Deadtime Enable For n = 0">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="5" size="1" name="SYNCEN0" description="Synchronization Enable For n = 0">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FAULTEN0" description="Fault Control Enable For n = 0">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels For n = 2">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMP1" description="Complement Of Channel (n) For n = 2">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="10" size="1" name="DECAPEN1" description="Dual Edge Capture Mode Enable For n = 2">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="11" size="1" name="DECAP1" description="Dual Edge Capture Mode Captures For n = 2">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="12" size="1" name="DTEN1" description="Deadtime Enable For n = 2">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="13" size="1" name="SYNCEN1" description="Synchronization Enable For n = 2">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="14" size="1" name="FAULTEN1" description="Fault Control Enable For n = 2">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels For n = 4">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="17" size="1" name="COMP2" description="Complement Of Channel (n) For n = 4">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="18" size="1" name="DECAPEN2" description="Dual Edge Capture Mode Enable For n = 4">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="19" size="1" name="DECAP2" description="Dual Edge Capture Mode Captures For n = 4">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="20" size="1" name="DTEN2" description="Deadtime Enable For n = 4">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="21" size="1" name="SYNCEN2" description="Synchronization Enable For n = 4">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="22" size="1" name="FAULTEN2" description="Fault Control Enable For n = 4">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
      <BitField start="24" size="1" name="COMBINE3" description="Combine Channels For n = 6">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent." />
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined." />
      </BitField>
      <BitField start="25" size="1" name="COMP3" description="Complement Of Channel (n) for n = 6">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output." />
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output." />
      </BitField>
      <BitField start="26" size="1" name="DECAPEN3" description="Dual Edge Capture Mode Enable For n = 6">
        <Enum name="0" start="0b0" description="The Dual Edge Capture mode in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The Dual Edge Capture mode in this pair of channels is enabled." />
      </BitField>
      <BitField start="27" size="1" name="DECAP3" description="Dual Edge Capture Mode Captures For n = 6">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive." />
        <Enum name="1" start="0b1" description="The dual edge captures are active." />
      </BitField>
      <BitField start="28" size="1" name="DTEN3" description="Deadtime Enable For n = 6">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled." />
      </BitField>
      <BitField start="29" size="1" name="SYNCEN3" description="Synchronization Enable For n = 6">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled." />
      </BitField>
      <BitField start="30" size="1" name="FAULTEN3" description="Fault Control Enable For n = 6">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled." />
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="FTM2_DEADTIME" access="Read/Write" description="Deadtime Insertion Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DTVAL" description="Deadtime Value" />
      <BitField start="6" size="2" name="DTPS" description="Deadtime Prescaler Value">
        <Enum name="10" start="0b10" description="Divide the system clock by 4." />
        <Enum name="11" start="0b11" description="Divide the system clock by 16." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="FTM2_EXTTRIG" access="Read/Write" description="FTM External Trigger" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH2TRIG" description="Channel 2 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CH3TRIG" description="Channel 3 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="2" size="1" name="CH4TRIG" description="Channel 4 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="3" size="1" name="CH5TRIG" description="Channel 5 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="4" size="1" name="CH0TRIG" description="Channel 0 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="5" size="1" name="CH1TRIG" description="Channel 1 Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled." />
      </BitField>
      <BitField start="6" size="1" name="INITTRIGEN" description="Initialization Trigger Enable">
        <Enum name="0" start="0b0" description="The generation of initialization trigger is disabled." />
        <Enum name="1" start="0b1" description="The generation of initialization trigger is enabled." />
      </BitField>
      <BitField start="7" size="1" name="TRIGF" description="Channel Trigger Flag">
        <Enum name="0" start="0b0" description="No channel trigger was generated." />
        <Enum name="1" start="0b1" description="A channel trigger was generated." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="FTM2_POL" access="Read/Write" description="Channels Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="6" size="1" name="POL6" description="Channel 6 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="7" size="1" name="POL7" description="Channel 7 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="FTM2_FMS" access="Read/Write" description="Fault Mode Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULTF0" description="Fault Detection Flag 0">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="1" size="1" name="FAULTF1" description="Fault Detection Flag 1">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="2" size="1" name="FAULTF2" description="Fault Detection Flag 2">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="3" size="1" name="FAULTF3" description="Fault Detection Flag 3">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input." />
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input." />
      </BitField>
      <BitField start="5" size="1" name="FAULTIN" description="Fault Inputs">
        <Enum name="0" start="0b0" description="The logic OR of the enabled fault inputs is 0." />
        <Enum name="1" start="0b1" description="The logic OR of the enabled fault inputs is 1." />
      </BitField>
      <BitField start="6" size="1" name="WPEN" description="Write Protection Enable">
        <Enum name="0" start="0b0" description="Write protection is disabled. Write protected bits can be written." />
        <Enum name="1" start="0b1" description="Write protection is enabled. Write protected bits cannot be written." />
      </BitField>
      <BitField start="7" size="1" name="FAULTF" description="Fault Detection Flag">
        <Enum name="0" start="0b0" description="No fault condition was detected." />
        <Enum name="1" start="0b1" description="A fault condition was detected." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="FTM2_FILTER" access="Read/Write" description="Input Capture Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Input Filter" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Input Filter" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Input Filter" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Input Filter" />
    </Register>
    <Register start="+0x7C" size="4" name="FTM2_FLTCTRL" access="Read/Write" description="Fault Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULT0EN" description="Fault Input 0 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="1" size="1" name="FAULT1EN" description="Fault Input 1 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="2" size="1" name="FAULT2EN" description="Fault Input 2 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="3" size="1" name="FAULT3EN" description="Fault Input 3 Enable">
        <Enum name="0" start="0b0" description="Fault input is disabled." />
        <Enum name="1" start="0b1" description="Fault input is enabled." />
      </BitField>
      <BitField start="4" size="1" name="FFLTR0EN" description="Fault Input 0 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="5" size="1" name="FFLTR1EN" description="Fault Input 1 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="6" size="1" name="FFLTR2EN" description="Fault Input 2 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="FFLTR3EN" description="Fault Input 3 Filter Enable">
        <Enum name="0" start="0b0" description="Fault input filter is disabled." />
        <Enum name="1" start="0b1" description="Fault input filter is enabled." />
      </BitField>
      <BitField start="8" size="4" name="FFVAL" description="Fault Input Filter" />
    </Register>
    <Register start="+0x80" size="4" name="FTM2_QDCTRL" access="Read/Write" description="Quadrature Decoder Control And Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="Quadrature Decoder Mode Enable">
        <Enum name="0" start="0b0" description="Quadrature Decoder mode is disabled." />
        <Enum name="1" start="0b1" description="Quadrature Decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="Timer Overflow Direction In Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)." />
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="FTM Counter Direction In Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Counting direction is decreasing (FTM counter decrement)." />
        <Enum name="1" start="0b1" description="Counting direction is increasing (FTM counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Phase A and phase B encoding mode." />
        <Enum name="1" start="0b1" description="Count and direction encoding mode." />
      </BitField>
      <BitField start="4" size="1" name="PHBPOL" description="Phase B Input Polarity">
        <Enum name="0" start="0b0" description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="1" start="0b1" description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="5" size="1" name="PHAPOL" description="Phase A Input Polarity">
        <Enum name="0" start="0b0" description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal." />
        <Enum name="1" start="0b1" description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal." />
      </BitField>
      <BitField start="6" size="1" name="PHBFLTREN" description="Phase B Input Filter Enable">
        <Enum name="0" start="0b0" description="Phase B input filter is disabled." />
        <Enum name="1" start="0b1" description="Phase B input filter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="PHAFLTREN" description="Phase A Input Filter Enable">
        <Enum name="0" start="0b0" description="Phase A input filter is disabled." />
        <Enum name="1" start="0b1" description="Phase A input filter is enabled." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="FTM2_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="NUMTOF" description="TOF Frequency" />
      <BitField start="6" size="2" name="BDMMODE" description="BDM Mode" />
      <BitField start="9" size="1" name="GTBEEN" description="Global Time Base Enable">
        <Enum name="0" start="0b0" description="Use of an external global time base is disabled." />
        <Enum name="1" start="0b1" description="Use of an external global time base is enabled." />
      </BitField>
      <BitField start="10" size="1" name="GTBEOUT" description="Global Time Base Output">
        <Enum name="0" start="0b0" description="A global time base signal generation is disabled." />
        <Enum name="1" start="0b1" description="A global time base signal generation is enabled." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="FTM2_FLTPOL" access="Read/Write" description="FTM Fault Input Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT0POL" description="Fault Input 0 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault." />
      </BitField>
      <BitField start="1" size="1" name="FLT1POL" description="Fault Input 1 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault." />
      </BitField>
      <BitField start="2" size="1" name="FLT2POL" description="Fault Input 2 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault." />
      </BitField>
      <BitField start="3" size="1" name="FLT3POL" description="Fault Input 3 Polarity">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault." />
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault." />
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="FTM2_SYNCONF" access="Read/Write" description="Synchronization Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HWTRIGMODE" description="Hardware Trigger Mode">
        <Enum name="0" start="0b0" description="FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
        <Enum name="1" start="0b1" description="FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2." />
      </BitField>
      <BitField start="2" size="1" name="CNTINC" description="CNTIN Register Synchronization">
        <Enum name="0" start="0b0" description="CNTIN register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="CNTIN register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="4" size="1" name="INVC" description="INVCTRL Register Synchronization">
        <Enum name="0" start="0b0" description="INVCTRL register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="INVCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="5" size="1" name="SWOC" description="SWOCTRL Register Synchronization">
        <Enum name="0" start="0b0" description="SWOCTRL register is updated with its buffer value at all rising edges of system clock." />
        <Enum name="1" start="0b1" description="SWOCTRL register is updated with its buffer value by the PWM synchronization." />
      </BitField>
      <BitField start="7" size="1" name="SYNCMODE" description="Synchronization Mode">
        <Enum name="0" start="0b0" description="Legacy PWM synchronization is selected." />
        <Enum name="1" start="0b1" description="Enhanced PWM synchronization is selected." />
      </BitField>
      <BitField start="8" size="1" name="SWRSTCNT" description="FTM counter synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the FTM counter synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="9" size="1" name="SWWRBUF" description="MOD, CNTIN, and CV registers synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate MOD, CNTIN, and CV registers synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates MOD, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="10" size="1" name="SWOM" description="Output mask synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the OUTMASK register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="11" size="1" name="SWINVC" description="Inverting control synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the INVCTRL register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="12" size="1" name="SWSOC" description="Software output control synchronization is activated by the software trigger.">
        <Enum name="0" start="0b0" description="The software trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="1" start="0b1" description="The software trigger activates the SWOCTRL register synchronization." />
      </BitField>
      <BitField start="16" size="1" name="HWRSTCNT" description="FTM counter synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the FTM counter synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the FTM counter synchronization." />
      </BitField>
      <BitField start="17" size="1" name="HWWRBUF" description="MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate MOD, CNTIN, and CV registers synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates MOD, CNTIN, and CV registers synchronization." />
      </BitField>
      <BitField start="18" size="1" name="HWOM" description="Output mask synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the OUTMASK register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the OUTMASK register synchronization." />
      </BitField>
      <BitField start="19" size="1" name="HWINVC" description="Inverting control synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the INVCTRL register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the INVCTRL register synchronization." />
      </BitField>
      <BitField start="20" size="1" name="HWSOC" description="Software output control synchronization is activated by a hardware trigger.">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the SWOCTRL register synchronization." />
        <Enum name="1" start="0b1" description="A hardware trigger activates the SWOCTRL register synchronization." />
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="FTM2_INVCTRL" access="Read/Write" description="FTM Inverting Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INV0EN" description="Pair Channels 0 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="1" size="1" name="INV1EN" description="Pair Channels 1 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INV2EN" description="Pair Channels 2 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
      <BitField start="3" size="1" name="INV3EN" description="Pair Channels 3 Inverting Enable">
        <Enum name="0" start="0b0" description="Inverting is disabled." />
        <Enum name="1" start="0b1" description="Inverting is enabled." />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="FTM2_SWOCTRL" access="Read/Write" description="FTM Software Output Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OC" description="Channel 0 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="1" size="1" name="CH1OC" description="Channel 1 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="2" size="1" name="CH2OC" description="Channel 2 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="3" size="1" name="CH3OC" description="Channel 3 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="4" size="1" name="CH4OC" description="Channel 4 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="5" size="1" name="CH5OC" description="Channel 5 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="6" size="1" name="CH6OC" description="Channel 6 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="7" size="1" name="CH7OC" description="Channel 7 Software Output Control Enable">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control." />
        <Enum name="1" start="0b1" description="The channel output is affected by software output control." />
      </BitField>
      <BitField start="8" size="1" name="CH0OCV" description="Channel 0 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="9" size="1" name="CH1OCV" description="Channel 1 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="10" size="1" name="CH2OCV" description="Channel 2 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="11" size="1" name="CH3OCV" description="Channel 3 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="12" size="1" name="CH4OCV" description="Channel 4 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="13" size="1" name="CH5OCV" description="Channel 5 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="14" size="1" name="CH6OCV" description="Channel 6 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
      <BitField start="15" size="1" name="CH7OCV" description="Channel 7 Software Output Control Value">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output." />
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output." />
      </BitField>
    </Register>
    <Register start="+0x98" size="4" name="FTM2_PWMLOAD" access="Read/Write" description="FTM PWM Load" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0SEL" description="Channel 0 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="1" size="1" name="CH1SEL" description="Channel 1 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="2" size="1" name="CH2SEL" description="Channel 2 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="3" size="1" name="CH3SEL" description="Channel 3 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="4" size="1" name="CH4SEL" description="Channel 4 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="5" size="1" name="CH5SEL" description="Channel 5 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="6" size="1" name="CH6SEL" description="Channel 6 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="7" size="1" name="CH7SEL" description="Channel 7 Select">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process." />
        <Enum name="1" start="0b1" description="Include the channel in the matching process." />
      </BitField>
      <BitField start="9" size="1" name="LDOK" description="Load Enable">
        <Enum name="0" start="0b0" description="Loading updated values is disabled." />
        <Enum name="1" start="0b1" description="Loading updated values is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC0" start="0x4003B000" description="Analog-to-Digital Converter">
    <Register start="+0+0" size="4" name="ADC0_SC1A" access="Read/Write" description="ADC Status and Control Registers 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input." />
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input." />
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input." />
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input." />
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input." />
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input." />
        <Enum name="11101" start="0b11101" description="When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11110" start="0b11110" description="When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11111" start="0b11111" description="Module is disabled." />
      </BitField>
      <BitField start="5" size="1" name="DIFF" description="Differential Mode Enable">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected." />
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected." />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled." />
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="0" start="0b0" description="Conversion is not completed." />
        <Enum name="1" start="0b1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="ADC0_SC1B" access="Read/Write" description="ADC Status and Control Registers 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input." />
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input." />
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input." />
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input." />
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input." />
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input." />
        <Enum name="11101" start="0b11101" description="When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11110" start="0b11110" description="When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11111" start="0b11111" description="Module is disabled." />
      </BitField>
      <BitField start="5" size="1" name="DIFF" description="Differential Mode Enable">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected." />
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected." />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled." />
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="0" start="0b0" description="Conversion is not completed." />
        <Enum name="1" start="0b1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="ADC0_CFG1" access="Read/Write" description="ADC Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADICLK" description="Input Clock Select">
        <Enum name="00" start="0b00" description="Bus clock" />
        <Enum name="01" start="0b01" description="(Bus clock)/2" />
        <Enum name="10" start="0b10" description="Alternate clock (ALTCLK)" />
        <Enum name="11" start="0b11" description="Asynchronous clock (ADACK)" />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Conversion mode selection">
        <Enum name="00" start="0b00" description="When DIFF=0:It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2's complement output." />
        <Enum name="01" start="0b01" description="When DIFF=0:It is single-ended 12-bit conversion ; when DIFF=1, it is differential 13-bit conversion with 2's complement output." />
        <Enum name="10" start="0b10" description="When DIFF=0:It is single-ended 10-bit conversion ; when DIFF=1, it is differential 11-bit conversion with 2's complement output." />
        <Enum name="11" start="0b11" description="When DIFF=0:It is single-ended 16-bit conversion; when DIFF=1, it is differential 16-bit conversion with 2's complement output." />
      </BitField>
      <BitField start="4" size="1" name="ADLSMP" description="Sample time configuration">
        <Enum name="0" start="0b0" description="Short sample time." />
        <Enum name="1" start="0b1" description="Long sample time." />
      </BitField>
      <BitField start="5" size="2" name="ADIV" description="Clock Divide Select">
        <Enum name="00" start="0b00" description="The divide ratio is 1 and the clock rate is input clock." />
        <Enum name="01" start="0b01" description="The divide ratio is 2 and the clock rate is (input clock)/2." />
        <Enum name="10" start="0b10" description="The divide ratio is 4 and the clock rate is (input clock)/4." />
        <Enum name="11" start="0b11" description="The divide ratio is 8 and the clock rate is (input clock)/8." />
      </BitField>
      <BitField start="7" size="1" name="ADLPC" description="Low-Power Configuration">
        <Enum name="0" start="0b0" description="Normal power configuration." />
        <Enum name="1" start="0b1" description="Low-power configuration. The power is reduced at the expense of maximum clock speed." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="ADC0_CFG2" access="Read/Write" description="ADC Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADLSTS" description="Long Sample Time Select">
        <Enum name="00" start="0b00" description="Default longest sample time; 20 extra ADCK cycles; 24 ADCK cycles total." />
        <Enum name="01" start="0b01" description="12 extra ADCK cycles; 16 ADCK cycles total sample time." />
        <Enum name="10" start="0b10" description="6 extra ADCK cycles; 10 ADCK cycles total sample time." />
        <Enum name="11" start="0b11" description="2 extra ADCK cycles; 6 ADCK cycles total sample time." />
      </BitField>
      <BitField start="2" size="1" name="ADHSC" description="High-Speed Configuration">
        <Enum name="0" start="0b0" description="Normal conversion sequence selected." />
        <Enum name="1" start="0b1" description="High-speed conversion sequence selected with 2 additional ADCK cycles to total conversion time." />
      </BitField>
      <BitField start="3" size="1" name="ADACKEN" description="Asynchronous Clock Output Enable">
        <Enum name="0" start="0b0" description="Asynchronous clock output disabled; Asynchronous clock is enabled only if selected by ADICLK and a conversion is active." />
        <Enum name="1" start="0b1" description="Asynchronous clock and clock output is enabled regardless of the state of the ADC." />
      </BitField>
      <BitField start="4" size="1" name="MUXSEL" description="ADC Mux Select">
        <Enum name="0" start="0b0" description="ADxxa channels are selected." />
        <Enum name="1" start="0b1" description="ADxxb channels are selected." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="ADC0_RA" access="ReadOnly" description="ADC Data Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D" description="Data result" />
    </Register>
    <Register start="+0x10+4" size="4" name="ADC0_RB" access="ReadOnly" description="ADC Data Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D" description="Data result" />
    </Register>
    <Register start="+0x18+0" size="4" name="ADC0_CV1" access="Read/Write" description="Compare Value Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV" description="Compare Value." />
    </Register>
    <Register start="+0x18+4" size="4" name="ADC0_CV2" access="Read/Write" description="Compare Value Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV" description="Compare Value." />
    </Register>
    <Register start="+0x20" size="4" name="ADC0_SC2" access="Read/Write" description="Status and Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="REFSEL" description="Voltage Reference Selection">
        <Enum name="00" start="0b00" description="Default voltage reference pin pair, that is, external pins VREFH and VREFL" />
        <Enum name="01" start="0b01" description="Alternate reference pair, that is, VALTH and VALTL . This pair may be additional external pins or internal sources depending on the MCU configuration. See the chip configuration information for details specific to this MCU" />
      </BitField>
      <BitField start="2" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event noted when any of the SC1n[COCO] flags is asserted." />
      </BitField>
      <BitField start="3" size="1" name="ACREN" description="Compare Function Range Enable">
        <Enum name="0" start="0b0" description="Range function disabled. Only CV1 is compared." />
        <Enum name="1" start="0b1" description="Range function enabled. Both CV1 and CV2 are compared." />
      </BitField>
      <BitField start="4" size="1" name="ACFGT" description="Compare Function Greater Than Enable">
        <Enum name="0" start="0b0" description="Configures less than threshold, outside range not inclusive and inside range not inclusive; functionality based on the values placed in CV1 and CV2." />
        <Enum name="1" start="0b1" description="Configures greater than or equal to threshold, outside and inside ranges inclusive; functionality based on the values placed in CV1 and CV2." />
      </BitField>
      <BitField start="5" size="1" name="ACFE" description="Compare Function Enable">
        <Enum name="0" start="0b0" description="Compare function disabled." />
        <Enum name="1" start="0b1" description="Compare function enabled." />
      </BitField>
      <BitField start="6" size="1" name="ADTRG" description="Conversion Trigger Select">
        <Enum name="0" start="0b0" description="Software trigger selected." />
        <Enum name="1" start="0b1" description="Hardware trigger selected." />
      </BitField>
      <BitField start="7" size="1" name="ADACT" description="Conversion Active">
        <Enum name="0" start="0b0" description="Conversion not in progress." />
        <Enum name="1" start="0b1" description="Conversion in progress." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="ADC0_SC3" access="Read/Write" description="Status and Control Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="AVGS" description="Hardware Average Select">
        <Enum name="00" start="0b00" description="4 samples averaged." />
        <Enum name="01" start="0b01" description="8 samples averaged." />
        <Enum name="10" start="0b10" description="16 samples averaged." />
        <Enum name="11" start="0b11" description="32 samples averaged." />
      </BitField>
      <BitField start="2" size="1" name="AVGE" description="Hardware Average Enable">
        <Enum name="0" start="0b0" description="Hardware average function disabled." />
        <Enum name="1" start="0b1" description="Hardware average function enabled." />
      </BitField>
      <BitField start="3" size="1" name="ADCO" description="Continuous Conversion Enable">
        <Enum name="0" start="0b0" description="One conversion or one set of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion." />
        <Enum name="1" start="0b1" description="Continuous conversions or sets of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion." />
      </BitField>
      <BitField start="6" size="1" name="CALF" description="Calibration Failed Flag">
        <Enum name="0" start="0b0" description="Calibration completed normally." />
        <Enum name="1" start="0b1" description="Calibration failed. ADC accuracy specifications are not guaranteed." />
      </BitField>
      <BitField start="7" size="1" name="CAL" description="Calibration" />
    </Register>
    <Register start="+0x28" size="4" name="ADC0_OFS" access="Read/Write" description="ADC Offset Correction Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="OFS" description="Offset Error Correction Value" />
    </Register>
    <Register start="+0x2C" size="4" name="ADC0_PG" access="Read/Write" description="ADC Plus-Side Gain Register" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PG" description="Plus-Side Gain" />
    </Register>
    <Register start="+0x30" size="4" name="ADC0_MG" access="Read/Write" description="ADC Minus-Side Gain Register" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MG" description="Minus-Side Gain" />
    </Register>
    <Register start="+0x34" size="4" name="ADC0_CLPD" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPD" description="Calibration Value" />
    </Register>
    <Register start="+0x38" size="4" name="ADC0_CLPS" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPS" description="Calibration Value" />
    </Register>
    <Register start="+0x3C" size="4" name="ADC0_CLP4" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLP4" description="Calibration Value" />
    </Register>
    <Register start="+0x40" size="4" name="ADC0_CLP3" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLP3" description="Calibration Value" />
    </Register>
    <Register start="+0x44" size="4" name="ADC0_CLP2" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLP2" description="Calibration Value" />
    </Register>
    <Register start="+0x48" size="4" name="ADC0_CLP1" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLP1" description="Calibration Value" />
    </Register>
    <Register start="+0x4C" size="4" name="ADC0_CLP0" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLP0" description="Calibration Value" />
    </Register>
    <Register start="+0x50" size="4" name="ADC0_PGA" access="Read/Write" description="ADC PGA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="4" name="PGAG" description="PGA Gain Setting">
        <Enum name="0000" start="0b0000" description="1" />
        <Enum name="0001" start="0b0001" description="2" />
        <Enum name="0010" start="0b0010" description="4" />
        <Enum name="0011" start="0b0011" description="8" />
        <Enum name="0100" start="0b0100" description="16" />
        <Enum name="0101" start="0b0101" description="32" />
        <Enum name="0110" start="0b0110" description="64" />
      </BitField>
      <BitField start="20" size="1" name="PGALPb" description="PGA Low-Power Mode Control">
        <Enum name="0" start="0b0" description="PGA runs in Low-Power mode." />
        <Enum name="1" start="0b1" description="PGA runs in Normal Power mode." />
      </BitField>
      <BitField start="23" size="1" name="PGAEN" description="PGA Enable">
        <Enum name="0" start="0b0" description="PGA disabled." />
        <Enum name="1" start="0b1" description="PGA enabled." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="ADC0_CLMD" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMD" description="Calibration Value" />
    </Register>
    <Register start="+0x58" size="4" name="ADC0_CLMS" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMS" description="Calibration Value" />
    </Register>
    <Register start="+0x5C" size="4" name="ADC0_CLM4" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLM4" description="Calibration Value" />
    </Register>
    <Register start="+0x60" size="4" name="ADC0_CLM3" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLM3" description="Calibration Value" />
    </Register>
    <Register start="+0x64" size="4" name="ADC0_CLM2" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLM2" description="Calibration Value" />
    </Register>
    <Register start="+0x68" size="4" name="ADC0_CLM1" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLM1" description="Calibration Value" />
    </Register>
    <Register start="+0x6C" size="4" name="ADC0_CLM0" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLM0" description="Calibration Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC1" start="0x400BB000" description="Analog-to-Digital Converter">
    <Register start="+0+0" size="4" name="ADC1_SC1A" access="Read/Write" description="ADC Status and Control Registers 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input." />
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input." />
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input." />
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input." />
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input." />
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input." />
        <Enum name="11101" start="0b11101" description="When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11110" start="0b11110" description="When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11111" start="0b11111" description="Module is disabled." />
      </BitField>
      <BitField start="5" size="1" name="DIFF" description="Differential Mode Enable">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected." />
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected." />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled." />
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="0" start="0b0" description="Conversion is not completed." />
        <Enum name="1" start="0b1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="ADC1_SC1B" access="Read/Write" description="ADC Status and Control Registers 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input." />
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input." />
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input." />
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input." />
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input." />
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input." />
        <Enum name="11101" start="0b11101" description="When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11110" start="0b11110" description="When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11111" start="0b11111" description="Module is disabled." />
      </BitField>
      <BitField start="5" size="1" name="DIFF" description="Differential Mode Enable">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected." />
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected." />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled." />
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="0" start="0b0" description="Conversion is not completed." />
        <Enum name="1" start="0b1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="ADC1_CFG1" access="Read/Write" description="ADC Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADICLK" description="Input Clock Select">
        <Enum name="00" start="0b00" description="Bus clock" />
        <Enum name="01" start="0b01" description="(Bus clock)/2" />
        <Enum name="10" start="0b10" description="Alternate clock (ALTCLK)" />
        <Enum name="11" start="0b11" description="Asynchronous clock (ADACK)" />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Conversion mode selection">
        <Enum name="00" start="0b00" description="When DIFF=0:It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2's complement output." />
        <Enum name="01" start="0b01" description="When DIFF=0:It is single-ended 12-bit conversion ; when DIFF=1, it is differential 13-bit conversion with 2's complement output." />
        <Enum name="10" start="0b10" description="When DIFF=0:It is single-ended 10-bit conversion ; when DIFF=1, it is differential 11-bit conversion with 2's complement output." />
        <Enum name="11" start="0b11" description="When DIFF=0:It is single-ended 16-bit conversion; when DIFF=1, it is differential 16-bit conversion with 2's complement output." />
      </BitField>
      <BitField start="4" size="1" name="ADLSMP" description="Sample time configuration">
        <Enum name="0" start="0b0" description="Short sample time." />
        <Enum name="1" start="0b1" description="Long sample time." />
      </BitField>
      <BitField start="5" size="2" name="ADIV" description="Clock Divide Select">
        <Enum name="00" start="0b00" description="The divide ratio is 1 and the clock rate is input clock." />
        <Enum name="01" start="0b01" description="The divide ratio is 2 and the clock rate is (input clock)/2." />
        <Enum name="10" start="0b10" description="The divide ratio is 4 and the clock rate is (input clock)/4." />
        <Enum name="11" start="0b11" description="The divide ratio is 8 and the clock rate is (input clock)/8." />
      </BitField>
      <BitField start="7" size="1" name="ADLPC" description="Low-Power Configuration">
        <Enum name="0" start="0b0" description="Normal power configuration." />
        <Enum name="1" start="0b1" description="Low-power configuration. The power is reduced at the expense of maximum clock speed." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="ADC1_CFG2" access="Read/Write" description="ADC Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADLSTS" description="Long Sample Time Select">
        <Enum name="00" start="0b00" description="Default longest sample time; 20 extra ADCK cycles; 24 ADCK cycles total." />
        <Enum name="01" start="0b01" description="12 extra ADCK cycles; 16 ADCK cycles total sample time." />
        <Enum name="10" start="0b10" description="6 extra ADCK cycles; 10 ADCK cycles total sample time." />
        <Enum name="11" start="0b11" description="2 extra ADCK cycles; 6 ADCK cycles total sample time." />
      </BitField>
      <BitField start="2" size="1" name="ADHSC" description="High-Speed Configuration">
        <Enum name="0" start="0b0" description="Normal conversion sequence selected." />
        <Enum name="1" start="0b1" description="High-speed conversion sequence selected with 2 additional ADCK cycles to total conversion time." />
      </BitField>
      <BitField start="3" size="1" name="ADACKEN" description="Asynchronous Clock Output Enable">
        <Enum name="0" start="0b0" description="Asynchronous clock output disabled; Asynchronous clock is enabled only if selected by ADICLK and a conversion is active." />
        <Enum name="1" start="0b1" description="Asynchronous clock and clock output is enabled regardless of the state of the ADC." />
      </BitField>
      <BitField start="4" size="1" name="MUXSEL" description="ADC Mux Select">
        <Enum name="0" start="0b0" description="ADxxa channels are selected." />
        <Enum name="1" start="0b1" description="ADxxb channels are selected." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="ADC1_RA" access="ReadOnly" description="ADC Data Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D" description="Data result" />
    </Register>
    <Register start="+0x10+4" size="4" name="ADC1_RB" access="ReadOnly" description="ADC Data Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D" description="Data result" />
    </Register>
    <Register start="+0x18+0" size="4" name="ADC1_CV1" access="Read/Write" description="Compare Value Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV" description="Compare Value." />
    </Register>
    <Register start="+0x18+4" size="4" name="ADC1_CV2" access="Read/Write" description="Compare Value Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV" description="Compare Value." />
    </Register>
    <Register start="+0x20" size="4" name="ADC1_SC2" access="Read/Write" description="Status and Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="REFSEL" description="Voltage Reference Selection">
        <Enum name="00" start="0b00" description="Default voltage reference pin pair, that is, external pins VREFH and VREFL" />
        <Enum name="01" start="0b01" description="Alternate reference pair, that is, VALTH and VALTL . This pair may be additional external pins or internal sources depending on the MCU configuration. See the chip configuration information for details specific to this MCU" />
      </BitField>
      <BitField start="2" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event noted when any of the SC1n[COCO] flags is asserted." />
      </BitField>
      <BitField start="3" size="1" name="ACREN" description="Compare Function Range Enable">
        <Enum name="0" start="0b0" description="Range function disabled. Only CV1 is compared." />
        <Enum name="1" start="0b1" description="Range function enabled. Both CV1 and CV2 are compared." />
      </BitField>
      <BitField start="4" size="1" name="ACFGT" description="Compare Function Greater Than Enable">
        <Enum name="0" start="0b0" description="Configures less than threshold, outside range not inclusive and inside range not inclusive; functionality based on the values placed in CV1 and CV2." />
        <Enum name="1" start="0b1" description="Configures greater than or equal to threshold, outside and inside ranges inclusive; functionality based on the values placed in CV1 and CV2." />
      </BitField>
      <BitField start="5" size="1" name="ACFE" description="Compare Function Enable">
        <Enum name="0" start="0b0" description="Compare function disabled." />
        <Enum name="1" start="0b1" description="Compare function enabled." />
      </BitField>
      <BitField start="6" size="1" name="ADTRG" description="Conversion Trigger Select">
        <Enum name="0" start="0b0" description="Software trigger selected." />
        <Enum name="1" start="0b1" description="Hardware trigger selected." />
      </BitField>
      <BitField start="7" size="1" name="ADACT" description="Conversion Active">
        <Enum name="0" start="0b0" description="Conversion not in progress." />
        <Enum name="1" start="0b1" description="Conversion in progress." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="ADC1_SC3" access="Read/Write" description="Status and Control Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="AVGS" description="Hardware Average Select">
        <Enum name="00" start="0b00" description="4 samples averaged." />
        <Enum name="01" start="0b01" description="8 samples averaged." />
        <Enum name="10" start="0b10" description="16 samples averaged." />
        <Enum name="11" start="0b11" description="32 samples averaged." />
      </BitField>
      <BitField start="2" size="1" name="AVGE" description="Hardware Average Enable">
        <Enum name="0" start="0b0" description="Hardware average function disabled." />
        <Enum name="1" start="0b1" description="Hardware average function enabled." />
      </BitField>
      <BitField start="3" size="1" name="ADCO" description="Continuous Conversion Enable">
        <Enum name="0" start="0b0" description="One conversion or one set of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion." />
        <Enum name="1" start="0b1" description="Continuous conversions or sets of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion." />
      </BitField>
      <BitField start="6" size="1" name="CALF" description="Calibration Failed Flag">
        <Enum name="0" start="0b0" description="Calibration completed normally." />
        <Enum name="1" start="0b1" description="Calibration failed. ADC accuracy specifications are not guaranteed." />
      </BitField>
      <BitField start="7" size="1" name="CAL" description="Calibration" />
    </Register>
    <Register start="+0x28" size="4" name="ADC1_OFS" access="Read/Write" description="ADC Offset Correction Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="OFS" description="Offset Error Correction Value" />
    </Register>
    <Register start="+0x2C" size="4" name="ADC1_PG" access="Read/Write" description="ADC Plus-Side Gain Register" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PG" description="Plus-Side Gain" />
    </Register>
    <Register start="+0x30" size="4" name="ADC1_MG" access="Read/Write" description="ADC Minus-Side Gain Register" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MG" description="Minus-Side Gain" />
    </Register>
    <Register start="+0x34" size="4" name="ADC1_CLPD" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPD" description="Calibration Value" />
    </Register>
    <Register start="+0x38" size="4" name="ADC1_CLPS" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPS" description="Calibration Value" />
    </Register>
    <Register start="+0x3C" size="4" name="ADC1_CLP4" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLP4" description="Calibration Value" />
    </Register>
    <Register start="+0x40" size="4" name="ADC1_CLP3" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLP3" description="Calibration Value" />
    </Register>
    <Register start="+0x44" size="4" name="ADC1_CLP2" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLP2" description="Calibration Value" />
    </Register>
    <Register start="+0x48" size="4" name="ADC1_CLP1" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLP1" description="Calibration Value" />
    </Register>
    <Register start="+0x4C" size="4" name="ADC1_CLP0" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLP0" description="Calibration Value" />
    </Register>
    <Register start="+0x50" size="4" name="ADC1_PGA" access="Read/Write" description="ADC PGA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="4" name="PGAG" description="PGA Gain Setting">
        <Enum name="0000" start="0b0000" description="1" />
        <Enum name="0001" start="0b0001" description="2" />
        <Enum name="0010" start="0b0010" description="4" />
        <Enum name="0011" start="0b0011" description="8" />
        <Enum name="0100" start="0b0100" description="16" />
        <Enum name="0101" start="0b0101" description="32" />
        <Enum name="0110" start="0b0110" description="64" />
      </BitField>
      <BitField start="20" size="1" name="PGALPb" description="PGA Low-Power Mode Control">
        <Enum name="0" start="0b0" description="PGA runs in Low-Power mode." />
        <Enum name="1" start="0b1" description="PGA runs in Normal Power mode." />
      </BitField>
      <BitField start="23" size="1" name="PGAEN" description="PGA Enable">
        <Enum name="0" start="0b0" description="PGA disabled." />
        <Enum name="1" start="0b1" description="PGA enabled." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="ADC1_CLMD" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMD" description="Calibration Value" />
    </Register>
    <Register start="+0x58" size="4" name="ADC1_CLMS" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMS" description="Calibration Value" />
    </Register>
    <Register start="+0x5C" size="4" name="ADC1_CLM4" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLM4" description="Calibration Value" />
    </Register>
    <Register start="+0x60" size="4" name="ADC1_CLM3" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLM3" description="Calibration Value" />
    </Register>
    <Register start="+0x64" size="4" name="ADC1_CLM2" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLM2" description="Calibration Value" />
    </Register>
    <Register start="+0x68" size="4" name="ADC1_CLM1" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLM1" description="Calibration Value" />
    </Register>
    <Register start="+0x6C" size="4" name="ADC1_CLM0" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLM0" description="Calibration Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC" start="0x4003D000" description="Secure Real Time Clock">
    <Register start="+0" size="4" name="RTC_TSR" access="Read/Write" description="RTC Time Seconds Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSR" description="Time Seconds Register" />
    </Register>
    <Register start="+0x4" size="4" name="RTC_TPR" access="Read/Write" description="RTC Time Prescaler Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TPR" description="Time Prescaler Register" />
    </Register>
    <Register start="+0x8" size="4" name="RTC_TAR" access="Read/Write" description="RTC Time Alarm Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAR" description="Time Alarm Register" />
    </Register>
    <Register start="+0xC" size="4" name="RTC_TCR" access="Read/Write" description="RTC Time Compensation Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TCR" description="Time Compensation Register">
        <Enum name="10000000" start="0b10000000" description="Time Prescaler Register overflows every 32896 clock cycles." />
        <Enum name="11111111" start="0b11111111" description="Time Prescaler Register overflows every 32769 clock cycles." />
        <Enum name="0" start="0b0" description="Time Prescaler Register overflows every 32768 clock cycles." />
        <Enum name="1" start="0b1" description="Time Prescaler Register overflows every 32767 clock cycles." />
        <Enum name="1111111" start="0b1111111" description="Time Prescaler Register overflows every 32641 clock cycles." />
      </BitField>
      <BitField start="8" size="8" name="CIR" description="Compensation Interval Register" />
      <BitField start="16" size="8" name="TCV" description="Time Compensation Value" />
      <BitField start="24" size="8" name="CIC" description="Compensation Interval Counter" />
    </Register>
    <Register start="+0x10" size="4" name="RTC_CR" access="Read/Write" description="RTC Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWR" description="Software Reset">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Resets all RTC registers except for the SWR bit and the RTC_WAR and RTC_RAR registers . The SWR bit is cleared by VBAT POR and by software explicitly clearing it." />
      </BitField>
      <BitField start="1" size="1" name="WPE" description="Wakeup Pin Enable">
        <Enum name="0" start="0b0" description="Wakeup pin is disabled." />
        <Enum name="1" start="0b1" description="Wakeup pin is enabled and wakeup pin asserts if the RTC interrupt asserts or the wakeup pin is turned on." />
      </BitField>
      <BitField start="2" size="1" name="SUP" description="Supervisor Access">
        <Enum name="0" start="0b0" description="Non-supervisor mode write accesses are not supported and generate a bus error." />
        <Enum name="1" start="0b1" description="Non-supervisor mode write accesses are supported." />
      </BitField>
      <BitField start="3" size="1" name="UM" description="Update Mode">
        <Enum name="0" start="0b0" description="Registers cannot be written when locked." />
        <Enum name="1" start="0b1" description="Registers can be written when locked under limited conditions." />
      </BitField>
      <BitField start="8" size="1" name="OSCE" description="Oscillator Enable">
        <Enum name="0" start="0b0" description="32.768 kHz oscillator is disabled." />
        <Enum name="1" start="0b1" description="32.768 kHz oscillator is enabled. After setting this bit, wait the oscillator startup time before enabling the time counter to allow the 32.768 kHz clock time to stabilize." />
      </BitField>
      <BitField start="9" size="1" name="CLKO" description="Clock Output">
        <Enum name="0" start="0b0" description="The 32 kHz clock is output to other peripherals." />
        <Enum name="1" start="0b1" description="The 32 kHz clock is not output to other peripherals." />
      </BitField>
      <BitField start="10" size="1" name="SC16P" description="Oscillator 16pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
      <BitField start="11" size="1" name="SC8P" description="Oscillator 8pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
      <BitField start="12" size="1" name="SC4P" description="Oscillator 4pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
      <BitField start="13" size="1" name="SC2P" description="Oscillator 2pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="RTC_SR" access="Read/Write" description="RTC Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Time Invalid Flag">
        <Enum name="0" start="0b0" description="Time is valid." />
        <Enum name="1" start="0b1" description="Time is invalid and time counter is read as zero." />
      </BitField>
      <BitField start="1" size="1" name="TOF" description="Time Overflow Flag">
        <Enum name="0" start="0b0" description="Time overflow has not occurred." />
        <Enum name="1" start="0b1" description="Time overflow has occurred and time counter is read as zero." />
      </BitField>
      <BitField start="2" size="1" name="TAF" description="Time Alarm Flag">
        <Enum name="0" start="0b0" description="Time alarm has not occurred." />
        <Enum name="1" start="0b1" description="Time alarm has occurred." />
      </BitField>
      <BitField start="4" size="1" name="TCE" description="Time Counter Enable">
        <Enum name="0" start="0b0" description="Time counter is disabled." />
        <Enum name="1" start="0b1" description="Time counter is enabled." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="RTC_LR" access="Read/Write" description="RTC Lock Register" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="TCL" description="Time Compensation Lock">
        <Enum name="0" start="0b0" description="Time Compensation Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Time Compensation Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="4" size="1" name="CRL" description="Control Register Lock">
        <Enum name="0" start="0b0" description="Control Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Control Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="5" size="1" name="SRL" description="Status Register Lock">
        <Enum name="0" start="0b0" description="Status Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Status Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="6" size="1" name="LRL" description="Lock Register Lock">
        <Enum name="0" start="0b0" description="Lock Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Lock Register is not locked and writes complete as normal." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="RTC_IER" access="Read/Write" description="RTC Interrupt Enable Register" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIIE" description="Time Invalid Interrupt Enable">
        <Enum name="0" start="0b0" description="Time invalid flag does not generate an interrupt." />
        <Enum name="1" start="0b1" description="Time invalid flag does generate an interrupt." />
      </BitField>
      <BitField start="1" size="1" name="TOIE" description="Time Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Time overflow flag does not generate an interrupt." />
        <Enum name="1" start="0b1" description="Time overflow flag does generate an interrupt." />
      </BitField>
      <BitField start="2" size="1" name="TAIE" description="Time Alarm Interrupt Enable">
        <Enum name="0" start="0b0" description="Time alarm flag does not generate an interrupt." />
        <Enum name="1" start="0b1" description="Time alarm flag does generate an interrupt." />
      </BitField>
      <BitField start="4" size="1" name="TSIE" description="Time Seconds Interrupt Enable">
        <Enum name="0" start="0b0" description="Seconds interrupt is disabled." />
        <Enum name="1" start="0b1" description="Seconds interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="WPON" description="Wakeup Pin On">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="If the wakeup pin is enabled, then the wakeup pin will assert." />
      </BitField>
    </Register>
    <Register start="+0x800" size="4" name="RTC_WAR" access="Read/Write" description="RTC Write Access Register" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TSRW" description="Time Seconds Register Write">
        <Enum name="0" start="0b0" description="Writes to the Time Seconds Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Time Seconds Register complete as normal." />
      </BitField>
      <BitField start="1" size="1" name="TPRW" description="Time Prescaler Register Write">
        <Enum name="0" start="0b0" description="Writes to the Time Prescaler Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Time Prescaler Register complete as normal." />
      </BitField>
      <BitField start="2" size="1" name="TARW" description="Time Alarm Register Write">
        <Enum name="0" start="0b0" description="Writes to the Time Alarm Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Time Alarm Register complete as normal." />
      </BitField>
      <BitField start="3" size="1" name="TCRW" description="Time Compensation Register Write">
        <Enum name="0" start="0b0" description="Writes to the Time Compensation Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Time Compensation Register complete as normal." />
      </BitField>
      <BitField start="4" size="1" name="CRW" description="Control Register Write">
        <Enum name="0" start="0b0" description="Writes to the Control Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Control Register complete as normal." />
      </BitField>
      <BitField start="5" size="1" name="SRW" description="Status Register Write">
        <Enum name="0" start="0b0" description="Writes to the Status Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Status Register complete as normal." />
      </BitField>
      <BitField start="6" size="1" name="LRW" description="Lock Register Write">
        <Enum name="0" start="0b0" description="Writes to the Lock Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Lock Register complete as normal." />
      </BitField>
      <BitField start="7" size="1" name="IERW" description="Interrupt Enable Register Write">
        <Enum name="0" start="0b0" description="Writes to the Interupt Enable Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Interrupt Enable Register complete as normal." />
      </BitField>
    </Register>
    <Register start="+0x804" size="4" name="RTC_RAR" access="Read/Write" description="RTC Read Access Register" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TSRR" description="Time Seconds Register Read">
        <Enum name="0" start="0b0" description="Reads to the Time Seconds Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Time Seconds Register complete as normal." />
      </BitField>
      <BitField start="1" size="1" name="TPRR" description="Time Prescaler Register Read">
        <Enum name="0" start="0b0" description="Reads to the Time Pprescaler Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Time Prescaler Register complete as normal." />
      </BitField>
      <BitField start="2" size="1" name="TARR" description="Time Alarm Register Read">
        <Enum name="0" start="0b0" description="Reads to the Time Alarm Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Time Alarm Register complete as normal." />
      </BitField>
      <BitField start="3" size="1" name="TCRR" description="Time Compensation Register Read">
        <Enum name="0" start="0b0" description="Reads to the Time Compensation Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Time Compensation Register complete as normal." />
      </BitField>
      <BitField start="4" size="1" name="CRR" description="Control Register Read">
        <Enum name="0" start="0b0" description="Reads to the Control Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Control Register complete as normal." />
      </BitField>
      <BitField start="5" size="1" name="SRR" description="Status Register Read">
        <Enum name="0" start="0b0" description="Reads to the Status Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Status Register complete as normal." />
      </BitField>
      <BitField start="6" size="1" name="LRR" description="Lock Register Read">
        <Enum name="0" start="0b0" description="Reads to the Lock Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Lock Register complete as normal." />
      </BitField>
      <BitField start="7" size="1" name="IERR" description="Interrupt Enable Register Read">
        <Enum name="0" start="0b0" description="Reads to the Interrupt Enable Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Interrupt Enable Register complete as normal." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RFVBAT" start="0x4003E000" description="VBAT register file">
    <Register start="+0+0" size="4" name="RFVBAT_REG0" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+4" size="4" name="RFVBAT_REG1" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+8" size="4" name="RFVBAT_REG2" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+12" size="4" name="RFVBAT_REG3" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+16" size="4" name="RFVBAT_REG4" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+20" size="4" name="RFVBAT_REG5" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+24" size="4" name="RFVBAT_REG6" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+28" size="4" name="RFVBAT_REG7" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTMR0" start="0x40040000" description="Low Power Timer">
    <Register start="+0" size="4" name="LPTMR0_CSR" access="Read/Write" description="Low Power Timer Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="LPTMR is disabled and internal logic is reset." />
        <Enum name="1" start="0b1" description="LPTMR is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TMS" description="Timer Mode Select">
        <Enum name="0" start="0b0" description="Time Counter mode." />
        <Enum name="1" start="0b1" description="Pulse Counter mode." />
      </BitField>
      <BitField start="2" size="1" name="TFC" description="Timer Free-Running Counter">
        <Enum name="0" start="0b0" description="CNR is reset whenever TCF is set." />
        <Enum name="1" start="0b1" description="CNR is reset on overflow." />
      </BitField>
      <BitField start="3" size="1" name="TPP" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge." />
        <Enum name="1" start="0b1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge." />
      </BitField>
      <BitField start="4" size="2" name="TPS" description="Timer Pin Select">
        <Enum name="00" start="0b00" description="Pulse counter input 0 is selected." />
        <Enum name="01" start="0b01" description="Pulse counter input 1 is selected." />
        <Enum name="10" start="0b10" description="Pulse counter input 2 is selected." />
        <Enum name="11" start="0b11" description="Pulse counter input 3 is selected." />
      </BitField>
      <BitField start="6" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Timer interrupt disabled." />
        <Enum name="1" start="0b1" description="Timer interrupt enabled." />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Timer Compare Flag">
        <Enum name="0" start="0b0" description="The value of CNR is not equal to CMR and increments." />
        <Enum name="1" start="0b1" description="The value of CNR is equal to CMR and increments." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPTMR0_PSR" access="Read/Write" description="Low Power Timer Prescale Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS" description="Prescaler Clock Select">
        <Enum name="00" start="0b00" description="Prescaler/glitch filter clock 0 selected." />
        <Enum name="01" start="0b01" description="Prescaler/glitch filter clock 1 selected." />
        <Enum name="10" start="0b10" description="Prescaler/glitch filter clock 2 selected." />
        <Enum name="11" start="0b11" description="Prescaler/glitch filter clock 3 selected." />
      </BitField>
      <BitField start="2" size="1" name="PBYP" description="Prescaler Bypass">
        <Enum name="0" start="0b0" description="Prescaler/glitch filter is enabled." />
        <Enum name="1" start="0b1" description="Prescaler/glitch filter is bypassed." />
      </BitField>
      <BitField start="3" size="4" name="PRESCALE" description="Prescale Value">
        <Enum name="0000" start="0b0000" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration." />
        <Enum name="0001" start="0b0001" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges." />
        <Enum name="0010" start="0b0010" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges." />
        <Enum name="0011" start="0b0011" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges." />
        <Enum name="0100" start="0b0100" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges." />
        <Enum name="0101" start="0b0101" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges." />
        <Enum name="0110" start="0b0110" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges." />
        <Enum name="0111" start="0b0111" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges." />
        <Enum name="1000" start="0b1000" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges." />
        <Enum name="1001" start="0b1001" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges." />
        <Enum name="1010" start="0b1010" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges." />
        <Enum name="1011" start="0b1011" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges." />
        <Enum name="1100" start="0b1100" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges." />
        <Enum name="1101" start="0b1101" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges." />
        <Enum name="1110" start="0b1110" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges." />
        <Enum name="1111" start="0b1111" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPTMR0_CMR" access="Read/Write" description="Low Power Timer Compare Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COMPARE" description="Compare Value" />
    </Register>
    <Register start="+0xC" size="4" name="LPTMR0_CNR" access="Read/Write" description="Low Power Timer Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNTER" description="Counter Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RFSYS" start="0x40041000" description="System register file">
    <Register start="+0+0" size="4" name="RFSYS_REG0" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+4" size="4" name="RFSYS_REG1" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+8" size="4" name="RFSYS_REG2" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+12" size="4" name="RFSYS_REG3" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+16" size="4" name="RFSYS_REG4" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+20" size="4" name="RFSYS_REG5" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+24" size="4" name="RFSYS_REG6" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+28" size="4" name="RFSYS_REG7" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TSI0" start="0x40045000" description="Touch Sensing Input">
    <Register start="+0" size="4" name="TSI0_GENCS" access="Read/Write" description="General Control and Status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="STPE" description="TSI STOP Enable while in low-power modes (STOP, VLPS, LLS, and VLLS{3,2,1}).">
        <Enum name="0" start="0b0" description="Disable TSI when MCU goes into low-power modes." />
        <Enum name="1" start="0b1" description="Allows TSI to continue running in all low-power modes." />
      </BitField>
      <BitField start="1" size="1" name="STM" description="Scan Trigger Mode">
        <Enum name="0" start="0b0" description="Software trigger scan." />
        <Enum name="1" start="0b1" description="Periodical Scan." />
      </BitField>
      <BitField start="4" size="1" name="ESOR" description="End-of-Scan Or Out-of-Range Interrupt Select">
        <Enum name="0" start="0b0" description="Out-of-Range interrupt is allowed." />
        <Enum name="1" start="0b1" description="End-of-Scan interrupt is allowed." />
      </BitField>
      <BitField start="5" size="1" name="ERIE" description="Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled for error." />
        <Enum name="1" start="0b1" description="Interrupt enabled for error." />
      </BitField>
      <BitField start="6" size="1" name="TSIIE" description="Touch Sensing Input Interrupt Module Enable">
        <Enum name="0" start="0b0" description="Interrupt from TSI is disabled." />
        <Enum name="1" start="0b1" description="Interrupt from TSI is enabled." />
      </BitField>
      <BitField start="7" size="1" name="TSIEN" description="Touch Sensing Input Module Enable">
        <Enum name="0" start="0b0" description="TSI module is disabled." />
        <Enum name="1" start="0b1" description="TSI module is enabled." />
      </BitField>
      <BitField start="8" size="1" name="SWTS" description="Software Trigger Start" />
      <BitField start="9" size="1" name="SCNIP" description="Scan In Progress Status" />
      <BitField start="12" size="1" name="OVRF" description="Overrun Error Flag">
        <Enum name="0" start="0b0" description="No overrun." />
        <Enum name="1" start="0b1" description="Overrun occurred." />
      </BitField>
      <BitField start="13" size="1" name="EXTERF" description="External Electrode Error Occurred">
        <Enum name="0" start="0b0" description="No fault happend on TSI electrodes." />
        <Enum name="1" start="0b1" description="Short to VDD or VSS was detected on one or more electrodes." />
      </BitField>
      <BitField start="14" size="1" name="OUTRGF" description="Out of Range Flag" />
      <BitField start="15" size="1" name="EOSF" description="End of Scan Flag" />
      <BitField start="16" size="3" name="PS" description="Electrode Oscillator Prescaler">
        <Enum name="000" start="0b000" description="Electrode Oscillator Frequency divided by 1" />
        <Enum name="001" start="0b001" description="Electrode Oscillator Frequency divided by 2" />
        <Enum name="010" start="0b010" description="Electrode Oscillator Frequency divided by 4" />
        <Enum name="011" start="0b011" description="Electrode Oscillator Frequency divided by 8" />
        <Enum name="100" start="0b100" description="Electrode Oscillator Frequency divided by 16" />
        <Enum name="101" start="0b101" description="Electrode Oscillator Frequency divided by 32" />
        <Enum name="110" start="0b110" description="Electrode Oscillator Frequency divided by 64" />
        <Enum name="111" start="0b111" description="Electrode Oscillator Frequency divided by 128" />
      </BitField>
      <BitField start="19" size="5" name="NSCN" description="Number of Consecutive Scans Per Electrode Electrode">
        <Enum name="00000" start="0b00000" description="Once per electrode." />
        <Enum name="00001" start="0b00001" description="Twice per electrode." />
        <Enum name="00010" start="0b00010" description="3 times per electrode." />
        <Enum name="00011" start="0b00011" description="4 times per electrode." />
        <Enum name="00100" start="0b00100" description="5 times per electrode." />
        <Enum name="00101" start="0b00101" description="6 times per electrode." />
        <Enum name="00110" start="0b00110" description="7 times per electrode." />
        <Enum name="00111" start="0b00111" description="8 times per electrode." />
        <Enum name="01000" start="0b01000" description="9 times per electrode." />
        <Enum name="01001" start="0b01001" description="10 times per electrode." />
        <Enum name="01010" start="0b01010" description="11 times per electrode." />
        <Enum name="01011" start="0b01011" description="12 times per electrode." />
        <Enum name="01100" start="0b01100" description="13 times per electrode." />
        <Enum name="01101" start="0b01101" description="14 times per electrode." />
        <Enum name="01110" start="0b01110" description="15 times per electrode." />
        <Enum name="01111" start="0b01111" description="16 times per electrode." />
        <Enum name="10000" start="0b10000" description="17 times per electrode." />
        <Enum name="10001" start="0b10001" description="18 times per electrode." />
        <Enum name="10010" start="0b10010" description="19 times per electrode." />
        <Enum name="10011" start="0b10011" description="20 times per electrode." />
        <Enum name="10100" start="0b10100" description="21 times per electrode." />
        <Enum name="10101" start="0b10101" description="22 times per electrode." />
        <Enum name="10110" start="0b10110" description="23 times per electrode." />
        <Enum name="10111" start="0b10111" description="24 times per electrode." />
        <Enum name="11000" start="0b11000" description="25 times per electrode." />
        <Enum name="11001" start="0b11001" description="26 times per electrode." />
        <Enum name="11010" start="0b11010" description="27 times per electrode." />
        <Enum name="11011" start="0b11011" description="28 times per electrode." />
        <Enum name="11100" start="0b11100" description="29 times per electrode." />
        <Enum name="11101" start="0b11101" description="30 times per electrode." />
        <Enum name="11110" start="0b11110" description="31 times per electrode." />
        <Enum name="11111" start="0b11111" description="32 times per electrode." />
      </BitField>
      <BitField start="24" size="4" name="LPSCNITV" description="TSI Low-Power Mode Scan Interval">
        <Enum name="0000" start="0b0000" description="1 ms scan interval" />
        <Enum name="0001" start="0b0001" description="5 ms scan interval" />
        <Enum name="0010" start="0b0010" description="10 ms scan interval" />
        <Enum name="0011" start="0b0011" description="15 ms scan interval" />
        <Enum name="0100" start="0b0100" description="20 ms scan interval" />
        <Enum name="0101" start="0b0101" description="30 ms scan interval" />
        <Enum name="0110" start="0b0110" description="40 ms scan interval" />
        <Enum name="0111" start="0b0111" description="50 ms scan interval" />
        <Enum name="1000" start="0b1000" description="75 ms scan interval" />
        <Enum name="1001" start="0b1001" description="100 ms scan interval" />
        <Enum name="1010" start="0b1010" description="125 ms scan interval" />
        <Enum name="1011" start="0b1011" description="150 ms scan interval" />
        <Enum name="1100" start="0b1100" description="200 ms scan interval" />
        <Enum name="1101" start="0b1101" description="300 ms scan interval" />
        <Enum name="1110" start="0b1110" description="400 ms scan interval" />
        <Enum name="1111" start="0b1111" description="500 ms scan interval" />
      </BitField>
      <BitField start="28" size="1" name="LPCLKS" description="Low-Power Mode Clock Source Selection">
        <Enum name="0" start="0b0" description="LPOCLK is selected to determine the scan period in low-power mode." />
        <Enum name="1" start="0b1" description="VLPOSCCLK is selected to determine the scan period in low-power mode." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="TSI0_SCANC" access="Read/Write" description="SCAN Control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AMPSC" description="Active Mode Prescaler">
        <Enum name="000" start="0b000" description="Input Clock Source divided by 1" />
        <Enum name="001" start="0b001" description="Input Clock Source divided by 2" />
        <Enum name="010" start="0b010" description="Input Clock Source divided by 4" />
        <Enum name="011" start="0b011" description="Input Clock Source divided by 8" />
        <Enum name="100" start="0b100" description="Input Clock Source divided by 16" />
        <Enum name="101" start="0b101" description="Input Clock Source divided by 32" />
        <Enum name="110" start="0b110" description="Input Clock Source divided by 64" />
        <Enum name="111" start="0b111" description="Input Clock Source divided by 128" />
      </BitField>
      <BitField start="3" size="2" name="AMCLKS" description="Active Mode Clock Source">
        <Enum name="00" start="0b00" description="LPOSCCLK" />
        <Enum name="01" start="0b01" description="MCGIRCLK" />
        <Enum name="10" start="0b10" description="OSCERCLK" />
        <Enum name="11" start="0b11" description="Not valid." />
      </BitField>
      <BitField start="8" size="8" name="SMOD" description="Scan Module">
        <Enum name="00000000" start="0b0" description="Continue Scan." />
      </BitField>
      <BitField start="16" size="4" name="EXTCHRG" description="External OSC Charge Current Select">
        <Enum name="0000" start="0b0000" description="2 uA charge current" />
        <Enum name="0001" start="0b0001" description="4 uA charge current" />
        <Enum name="0010" start="0b0010" description="6 uA charge current" />
        <Enum name="0011" start="0b0011" description="8 uA charge current" />
        <Enum name="0100" start="0b0100" description="10 uA charge current" />
        <Enum name="0101" start="0b0101" description="12 uA charge current" />
        <Enum name="0110" start="0b0110" description="14 uA charge current" />
        <Enum name="0111" start="0b0111" description="16 uA charge current" />
        <Enum name="1000" start="0b1000" description="18 uA charge current" />
        <Enum name="1001" start="0b1001" description="20 uA charge current" />
        <Enum name="1010" start="0b1010" description="22 uA charge current" />
        <Enum name="1011" start="0b1011" description="24 uA charge current" />
        <Enum name="1100" start="0b1100" description="26 uA charge current" />
        <Enum name="1101" start="0b1101" description="28 uA charge current" />
        <Enum name="1110" start="0b1110" description="30 uA charge current" />
        <Enum name="1111" start="0b1111" description="32 uA charge current" />
      </BitField>
      <BitField start="24" size="4" name="REFCHRG" description="Ref OSC Charge Current Select">
        <Enum name="0000" start="0b0000" description="2 uA charge current" />
        <Enum name="0001" start="0b0001" description="4 uA charge current" />
        <Enum name="0010" start="0b0010" description="6 uA charge current" />
        <Enum name="0011" start="0b0011" description="8 uA charge current" />
        <Enum name="0100" start="0b0100" description="10 uA charge current" />
        <Enum name="0101" start="0b0101" description="12 uA charge current" />
        <Enum name="0110" start="0b0110" description="14 uA charge current" />
        <Enum name="0111" start="0b0111" description="16 uA charge current" />
        <Enum name="1000" start="0b1000" description="18 uA charge current" />
        <Enum name="1001" start="0b1001" description="20 uA charge current" />
        <Enum name="1010" start="0b1010" description="22 uA charge current" />
        <Enum name="1011" start="0b1011" description="24 uA charge current" />
        <Enum name="1100" start="0b1100" description="26 uA charge current" />
        <Enum name="1101" start="0b1101" description="28 uA charge current" />
        <Enum name="1110" start="0b1110" description="30 uA charge current" />
        <Enum name="1111" start="0b1111" description="32 uA charge current" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="TSI0_PEN" access="Read/Write" description="Pin Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PEN0" description="Touch Sensing Input Pin Enable Register 0">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI." />
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI." />
      </BitField>
      <BitField start="1" size="1" name="PEN1" description="Touch Sensing Input Pin Enable Register 1">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI." />
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI." />
      </BitField>
      <BitField start="2" size="1" name="PEN2" description="Touch Sensing Input Pin Enable Register 2">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI." />
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI." />
      </BitField>
      <BitField start="3" size="1" name="PEN3" description="Touch Sensing Input Pin Enable Register 3">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI." />
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI." />
      </BitField>
      <BitField start="4" size="1" name="PEN4" description="Touch Sensing Input Pin Enable Register 4">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI." />
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI." />
      </BitField>
      <BitField start="5" size="1" name="PEN5" description="Touch Sensing Input Pin Enable Register 5">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI." />
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI." />
      </BitField>
      <BitField start="6" size="1" name="PEN6" description="Touch Sensing Input Pin Enable Register 6">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI." />
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI." />
      </BitField>
      <BitField start="7" size="1" name="PEN7" description="Touch Sensing Input Pin Enable Register 7">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI." />
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI." />
      </BitField>
      <BitField start="8" size="1" name="PEN8" description="Touch Sensing Input Pin Enable Register 8">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI." />
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI." />
      </BitField>
      <BitField start="9" size="1" name="PEN9" description="Touch Sensing Input Pin Enable Register 9">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI." />
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI." />
      </BitField>
      <BitField start="10" size="1" name="PEN10" description="Touch Sensing Input Pin Enable Register 10">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI." />
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI." />
      </BitField>
      <BitField start="11" size="1" name="PEN11" description="Touch Sensing Input Pin Enable Register 11">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI." />
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI." />
      </BitField>
      <BitField start="12" size="1" name="PEN12" description="Touch Sensing Input Pin Enable Register 12">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI." />
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI." />
      </BitField>
      <BitField start="13" size="1" name="PEN13" description="Touch Sensing Input Pin Enable Register 13">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI." />
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI." />
      </BitField>
      <BitField start="14" size="1" name="PEN14" description="Touch Sensing Input Pin Enable Register 14">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI." />
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI." />
      </BitField>
      <BitField start="15" size="1" name="PEN15" description="Touch Sensing Input Pin Enable Register 15">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI." />
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI." />
      </BitField>
      <BitField start="16" size="4" name="LPSP" description="Low-Power Scan Pin">
        <Enum name="0000" start="0b0000" description="TSI_IN[0] is active in low-power mode." />
        <Enum name="0001" start="0b0001" description="TSI_IN[1] is active in low-power mode." />
        <Enum name="0010" start="0b0010" description="TSI_IN[2] is active in low-power mode." />
        <Enum name="0011" start="0b0011" description="TSI_IN[3] is active in low-power mode." />
        <Enum name="0100" start="0b0100" description="TSI_IN[4] is active in low-power mode." />
        <Enum name="0101" start="0b0101" description="TSI_IN[5] is active in low-power mode." />
        <Enum name="0110" start="0b0110" description="TSI_IN[6] is active in low-power mode." />
        <Enum name="0111" start="0b0111" description="TSI_IN[7] is active in low-power mode." />
        <Enum name="1000" start="0b1000" description="TSI_IN[8] is active in low-power mode." />
        <Enum name="1001" start="0b1001" description="TSI_IN[9] is active in low-power mode." />
        <Enum name="1010" start="0b1010" description="TSI_IN[10] is active in low-power mode." />
        <Enum name="1011" start="0b1011" description="TSI_IN[11] is active in low-power mode." />
        <Enum name="1100" start="0b1100" description="TSI_IN[12] is active in low-power mode." />
        <Enum name="1101" start="0b1101" description="TSI_IN[13] is active in low-power mode." />
        <Enum name="1110" start="0b1110" description="TSI_IN[14] is active in low-power mode." />
        <Enum name="1111" start="0b1111" description="TSI_IN[15] is active in low-power mode." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="TSI0_WUCNTR" access="ReadOnly" description="Wake-Up Channel Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WUCNT" description="Touch Sensing Wake-Up Channel 16-bit Counter Value" />
    </Register>
    <Register start="+0x100+0" size="4" name="TSI0_CNTR1" access="ReadOnly" description="Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CTN1" description="Touch Sensing Channel n-1 16-bit Counter Value" />
      <BitField start="16" size="16" name="CTN" description="Touch Sensing Channel n 16-bit Counter Value" />
    </Register>
    <Register start="+0x100+4" size="4" name="TSI0_CNTR3" access="ReadOnly" description="Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CTN1" description="Touch Sensing Channel n-1 16-bit Counter Value" />
      <BitField start="16" size="16" name="CTN" description="Touch Sensing Channel n 16-bit Counter Value" />
    </Register>
    <Register start="+0x100+8" size="4" name="TSI0_CNTR5" access="ReadOnly" description="Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CTN1" description="Touch Sensing Channel n-1 16-bit Counter Value" />
      <BitField start="16" size="16" name="CTN" description="Touch Sensing Channel n 16-bit Counter Value" />
    </Register>
    <Register start="+0x100+12" size="4" name="TSI0_CNTR7" access="ReadOnly" description="Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CTN1" description="Touch Sensing Channel n-1 16-bit Counter Value" />
      <BitField start="16" size="16" name="CTN" description="Touch Sensing Channel n 16-bit Counter Value" />
    </Register>
    <Register start="+0x100+16" size="4" name="TSI0_CNTR9" access="ReadOnly" description="Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CTN1" description="Touch Sensing Channel n-1 16-bit Counter Value" />
      <BitField start="16" size="16" name="CTN" description="Touch Sensing Channel n 16-bit Counter Value" />
    </Register>
    <Register start="+0x100+20" size="4" name="TSI0_CNTR11" access="ReadOnly" description="Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CTN1" description="Touch Sensing Channel n-1 16-bit Counter Value" />
      <BitField start="16" size="16" name="CTN" description="Touch Sensing Channel n 16-bit Counter Value" />
    </Register>
    <Register start="+0x100+24" size="4" name="TSI0_CNTR13" access="ReadOnly" description="Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CTN1" description="Touch Sensing Channel n-1 16-bit Counter Value" />
      <BitField start="16" size="16" name="CTN" description="Touch Sensing Channel n 16-bit Counter Value" />
    </Register>
    <Register start="+0x100+28" size="4" name="TSI0_CNTR15" access="ReadOnly" description="Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CTN1" description="Touch Sensing Channel n-1 16-bit Counter Value" />
      <BitField start="16" size="16" name="CTN" description="Touch Sensing Channel n 16-bit Counter Value" />
    </Register>
    <Register start="+0x120" size="4" name="TSI0_THRESHOLD" access="Read/Write" description="Low-Power Channel Threshold register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="HTHH" description="Touch Sensing Channel High Threshold Value" />
      <BitField start="16" size="16" name="LTHH" description="Touch Sensing Channel Low Threshold Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SIM" start="0x40047000" description="System Integration Module">
    <Register start="+0" size="4" name="SIM_SOPT1" access="Read/Write" description="System Options Register 1" reset_value="0x8000F03F" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="RAMSIZE" description="RAM size">
        <Enum name="0000" start="0b0000" description="Undefined" />
        <Enum name="0001" start="0b0001" description="8 KBytes" />
        <Enum name="0010" start="0b0010" description="Undefined" />
        <Enum name="0011" start="0b0011" description="16 KBytes" />
        <Enum name="0100" start="0b0100" description="Undefined" />
        <Enum name="0101" start="0b0101" description="32 KBytes" />
        <Enum name="0110" start="0b0110" description="Undefined" />
        <Enum name="0111" start="0b0111" description="64 KBytes" />
        <Enum name="1000" start="0b1000" description="Undefined" />
        <Enum name="1001" start="0b1001" description="128 KBytes" />
        <Enum name="1010" start="0b1010" description="Undefined" />
        <Enum name="1011" start="0b1011" description="Undefined" />
        <Enum name="1100" start="0b1100" description="Undefined" />
        <Enum name="1101" start="0b1101" description="Undefined" />
        <Enum name="1110" start="0b1110" description="Undefined" />
        <Enum name="1111" start="0b1111" description="Undefined" />
      </BitField>
      <BitField start="18" size="2" name="OSC32KSEL" description="32K oscillator clock select">
        <Enum name="00" start="0b00" description="System oscillator (OSC32KCLK)" />
        <Enum name="10" start="0b10" description="RTC 32.768kHz oscillator" />
        <Enum name="11" start="0b11" description="LPO 1 kHz" />
      </BitField>
    </Register>
    <Register start="+0x1004" size="4" name="SIM_SOPT2" access="Read/Write" description="System Options Register 2" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="RTCCLKOUTSEL" description="RTC clock out select">
        <Enum name="0" start="0b0" description="RTC 1 Hz clock is output on the RTC_CLKOUT pin." />
        <Enum name="1" start="0b1" description="RTC 32.768kHz clock is output on the RTC_CLKOUT pin." />
      </BitField>
      <BitField start="5" size="3" name="CLKOUTSEL" description="CLKOUT select">
        <Enum name="000" start="0b000" description="FlexBus CLKOUT" />
        <Enum name="010" start="0b010" description="Flash clock" />
        <Enum name="011" start="0b011" description="LPO clock (1 kHz)" />
        <Enum name="100" start="0b100" description="MCGIRCLK" />
        <Enum name="101" start="0b101" description="RTC 32.768kHz clock" />
        <Enum name="110" start="0b110" description="OSCERCLK0" />
      </BitField>
      <BitField start="8" size="2" name="FBSL" description="FlexBus security level">
        <Enum name="00" start="0b00" description="All off-chip accesses (instruction and data) via the FlexBus are disallowed." />
        <Enum name="01" start="0b01" description="All off-chip accesses (instruction and data) via the FlexBus are disallowed." />
        <Enum name="10" start="0b10" description="Off-chip instruction accesses are disallowed. Data accesses are allowed." />
        <Enum name="11" start="0b11" description="Off-chip instruction accesses and data accesses are allowed." />
      </BitField>
      <BitField start="11" size="1" name="PTD7PAD" description="PTD7 pad drive strength">
        <Enum name="0" start="0b0" description="Single-pad drive strength for PTD7." />
        <Enum name="1" start="0b1" description="Double pad drive strength for PTD7." />
      </BitField>
      <BitField start="12" size="1" name="TRACECLKSEL" description="Debug trace clock select">
        <Enum name="0" start="0b0" description="MCGOUTCLK" />
        <Enum name="1" start="0b1" description="Core/system clock" />
      </BitField>
      <BitField start="16" size="1" name="PLLFLLSEL" description="PLL/FLL clock select">
        <Enum name="0" start="0b0" description="MCGFLLCLK clock" />
        <Enum name="1" start="0b1" description="MCGPLLCLK clock" />
      </BitField>
      <BitField start="28" size="2" name="SDHCSRC" description="SDHC clock source select">
        <Enum name="00" start="0b00" description="Core/system clock." />
        <Enum name="01" start="0b01" description="MCGPLLCLK/MCGFLLCLK clock" />
        <Enum name="10" start="0b10" description="OSCERCLK clock" />
        <Enum name="11" start="0b11" description="External bypass clock (SDHC0_CLKIN)" />
      </BitField>
    </Register>
    <Register start="+0x100C" size="4" name="SIM_SOPT4" access="Read/Write" description="System Options Register 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTM0FLT0" description="FTM0 Fault 0 Select">
        <Enum name="0" start="0b0" description="FTM0_FLT0 pin" />
        <Enum name="1" start="0b1" description="CMP0 out" />
      </BitField>
      <BitField start="1" size="1" name="FTM0FLT1" description="FTM0 Fault 1 Select">
        <Enum name="0" start="0b0" description="FTM0_FLT1 pin" />
        <Enum name="1" start="0b1" description="CMP1 out" />
      </BitField>
      <BitField start="2" size="1" name="FTM0FLT2" description="FTM0 Fault 2 Select">
        <Enum name="0" start="0b0" description="FTM0_FLT2 pin" />
        <Enum name="1" start="0b1" description="CMP2 out" />
      </BitField>
      <BitField start="4" size="1" name="FTM1FLT0" description="FTM1 Fault 0 Select">
        <Enum name="0" start="0b0" description="FTM1_FLT0 pin" />
        <Enum name="1" start="0b1" description="CMP0 out" />
      </BitField>
      <BitField start="8" size="1" name="FTM2FLT0" description="FTM2 Fault 0 Select">
        <Enum name="0" start="0b0" description="FTM2_FLT0 pin" />
        <Enum name="1" start="0b1" description="CMP0 out" />
      </BitField>
      <BitField start="18" size="2" name="FTM1CH0SRC" description="FTM1 channel 0 input capture source select">
        <Enum name="00" start="0b00" description="FTM1_CH0 signal" />
        <Enum name="01" start="0b01" description="CMP0 output" />
        <Enum name="10" start="0b10" description="CMP1 output" />
      </BitField>
      <BitField start="20" size="2" name="FTM2CH0SRC" description="FTM2 channel 0 input capture source select">
        <Enum name="00" start="0b00" description="FTM2_CH0 signal" />
        <Enum name="01" start="0b01" description="CMP0 output" />
        <Enum name="10" start="0b10" description="CMP1 output" />
      </BitField>
      <BitField start="24" size="1" name="FTM0CLKSEL" description="FlexTimer 0 External Clock Pin Select">
        <Enum name="0" start="0b0" description="FTM_CLK0 pin" />
        <Enum name="1" start="0b1" description="FTM_CLK1 pin" />
      </BitField>
      <BitField start="25" size="1" name="FTM1CLKSEL" description="FTM1 External Clock Pin Select">
        <Enum name="0" start="0b0" description="FTM_CLK0 pin" />
        <Enum name="1" start="0b1" description="FTM_CLK1 pin" />
      </BitField>
      <BitField start="26" size="1" name="FTM2CLKSEL" description="FlexTimer 2 External Clock Pin Select">
        <Enum name="0" start="0b0" description="FTM2 external clock driven by FTM_CLK0 pin." />
        <Enum name="1" start="0b1" description="FTM2 external clock driven by FTM_CLK1 pin." />
      </BitField>
      <BitField start="28" size="1" name="FTM0TRG0SRC" description="FlexTimer 0 Hardware Trigger 0 Source Select">
        <Enum name="0" start="0b0" description="HSCMP0 output drives FTM0 hardware trigger 0" />
        <Enum name="1" start="0b1" description="FTM1 channel match drives FTM0 hardware trigger 0" />
      </BitField>
      <BitField start="29" size="1" name="FTM0TRG1SRC" description="FlexTimer 0 Hardware Trigger 1 Source Select">
        <Enum name="0" start="0b0" description="PDB output trigger 1 drives FTM0 hardware trigger 1" />
        <Enum name="1" start="0b1" description="FTM2 channel match drives FTM0 hardware trigger 1" />
      </BitField>
    </Register>
    <Register start="+0x1010" size="4" name="SIM_SOPT5" access="Read/Write" description="System Options Register 5" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="UART0TXSRC" description="UART 0 transmit data source select">
        <Enum name="00" start="0b00" description="UART0_TX pin" />
        <Enum name="01" start="0b01" description="UART0_TX pin modulated with FTM1 channel 0 output" />
        <Enum name="10" start="0b10" description="UART0_TX pin modulated with FTM2 channel 0 output" />
      </BitField>
      <BitField start="2" size="2" name="UART0RXSRC" description="UART 0 receive data source select">
        <Enum name="00" start="0b00" description="UART0_RX pin" />
        <Enum name="01" start="0b01" description="CMP0" />
        <Enum name="10" start="0b10" description="CMP1" />
      </BitField>
      <BitField start="4" size="2" name="UART1TXSRC" description="UART 1 transmit data source select">
        <Enum name="00" start="0b00" description="UART1_TX pin" />
        <Enum name="01" start="0b01" description="UART1_TX pin modulated with FTM1 channel 0 output" />
        <Enum name="10" start="0b10" description="UART1_TX pin modulated with FTM2 channel 0 output" />
      </BitField>
      <BitField start="6" size="2" name="UART1RXSRC" description="UART 1 receive data source select">
        <Enum name="00" start="0b00" description="UART1_RX pin" />
        <Enum name="01" start="0b01" description="CMP0" />
        <Enum name="10" start="0b10" description="CMP1" />
      </BitField>
    </Register>
    <Register start="+0x1018" size="4" name="SIM_SOPT7" access="Read/Write" description="System Options Register 7" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADC0TRGSEL" description="ADC0 trigger select">
        <Enum name="0000" start="0b0000" description="PDB external trigger pin input (PDB0_EXTRG)" />
        <Enum name="0001" start="0b0001" description="High speed comparator 0 output" />
        <Enum name="0010" start="0b0010" description="High speed comparator 1 output" />
        <Enum name="0011" start="0b0011" description="High speed comparator 2 output" />
        <Enum name="0100" start="0b0100" description="PIT trigger 0" />
        <Enum name="0101" start="0b0101" description="PIT trigger 1" />
        <Enum name="0110" start="0b0110" description="PIT trigger 2" />
        <Enum name="0111" start="0b0111" description="PIT trigger 3" />
        <Enum name="1000" start="0b1000" description="FTM0 trigger" />
        <Enum name="1001" start="0b1001" description="FTM1 trigger" />
        <Enum name="1010" start="0b1010" description="FTM2 trigger" />
        <Enum name="1011" start="0b1011" description="Unused" />
        <Enum name="1100" start="0b1100" description="RTC alarm" />
        <Enum name="1101" start="0b1101" description="RTC seconds" />
        <Enum name="1110" start="0b1110" description="Low-power timer trigger" />
        <Enum name="1111" start="0b1111" description="Unused" />
      </BitField>
      <BitField start="4" size="1" name="ADC0PRETRGSEL" description="ADC0 pretrigger select">
        <Enum name="0" start="0b0" description="Pre-trigger A" />
        <Enum name="1" start="0b1" description="Pre-trigger B" />
      </BitField>
      <BitField start="7" size="1" name="ADC0ALTTRGEN" description="ADC0 alternate trigger enable">
        <Enum name="0" start="0b0" description="PDB trigger selected for ADC0." />
        <Enum name="1" start="0b1" description="Alternate trigger selected for ADC0." />
      </BitField>
      <BitField start="8" size="4" name="ADC1TRGSEL" description="ADC1 trigger select">
        <Enum name="0000" start="0b0000" description="PDB external trigger pin input (PDB0_EXTRG)" />
        <Enum name="0001" start="0b0001" description="High speed comparator 0 output" />
        <Enum name="0010" start="0b0010" description="High speed comparator 1 output" />
        <Enum name="0011" start="0b0011" description="High speed comparator 2 output" />
        <Enum name="0100" start="0b0100" description="PIT trigger 0" />
        <Enum name="0101" start="0b0101" description="PIT trigger 1" />
        <Enum name="0110" start="0b0110" description="PIT trigger 2" />
        <Enum name="0111" start="0b0111" description="PIT trigger 3" />
        <Enum name="1000" start="0b1000" description="FTM0 trigger" />
        <Enum name="1001" start="0b1001" description="FTM1 trigger" />
        <Enum name="1010" start="0b1010" description="FTM2 trigger" />
        <Enum name="1011" start="0b1011" description="Unused" />
        <Enum name="1100" start="0b1100" description="RTC alarm" />
        <Enum name="1101" start="0b1101" description="RTC seconds" />
        <Enum name="1110" start="0b1110" description="Low-power timer trigger" />
        <Enum name="1111" start="0b1111" description="Unused" />
      </BitField>
      <BitField start="12" size="1" name="ADC1PRETRGSEL" description="ADC1 pre-trigger select">
        <Enum name="0" start="0b0" description="Pre-trigger A selected for ADC1." />
        <Enum name="1" start="0b1" description="Pre-trigger B selected for ADC1." />
      </BitField>
      <BitField start="15" size="1" name="ADC1ALTTRGEN" description="ADC1 alternate trigger enable">
        <Enum name="0" start="0b0" description="PDB trigger selected for ADC1" />
        <Enum name="1" start="0b1" description="Alternate trigger selected for ADC1 as defined by ADC1TRGSEL." />
      </BitField>
    </Register>
    <Register start="+0x1024" size="4" name="SIM_SDID" access="ReadOnly" description="System Device Identification Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="PINID" description="Pincount identification">
        <Enum name="0110" start="0b0110" description="80-pin" />
        <Enum name="0111" start="0b0111" description="81-pin" />
        <Enum name="1000" start="0b1000" description="100-pin" />
        <Enum name="1001" start="0b1001" description="121-pin" />
        <Enum name="1010" start="0b1010" description="144-pin" />
      </BitField>
      <BitField start="4" size="3" name="FAMID" description="Kinetis family identification">
        <Enum name="000" start="0b000" description="K10" />
        <Enum name="001" start="0b001" description="K20" />
        <Enum name="010" start="0b010" description="K30" />
        <Enum name="011" start="0b011" description="K40" />
        <Enum name="100" start="0b100" description="K60" />
        <Enum name="110" start="0b110" description="K50 and K52" />
        <Enum name="111" start="0b111" description="K51 and K53" />
      </BitField>
      <BitField start="12" size="4" name="REVID" description="Device revision number" />
    </Register>
    <Register start="+0x1028" size="4" name="SIM_SCGC1" access="Read/Write" description="System Clock Gating Control Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="1" name="UART4" description="UART4 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="11" size="1" name="UART5" description="UART5 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x102C" size="4" name="SIM_SCGC2" access="Read/Write" description="System Clock Gating Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="1" name="DAC0" description="DAC0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="13" size="1" name="DAC1" description="DAC1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x1030" size="4" name="SIM_SCGC3" access="Read/Write" description="System Clock Gating Control Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="FLEXCAN1" description="FlexCAN1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="12" size="1" name="SPI2" description="SPI2 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="17" size="1" name="SDHC" description="SDHC Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="24" size="1" name="FTM2" description="FTM2 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="27" size="1" name="ADC1" description="ADC1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="30" size="1" name="SLCD" description="Segment LCD Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x1034" size="4" name="SIM_SCGC4" access="Read/Write" description="System Clock Gating Control Register 4" reset_value="0xE0100030" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="EWM" description="EWM Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="2" size="1" name="CMT" description="CMT Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="6" size="1" name="I2C0" description="I2C0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="7" size="1" name="I2C1" description="I2C1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="10" size="1" name="UART0" description="UART0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="11" size="1" name="UART1" description="UART1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="12" size="1" name="UART2" description="UART2 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="13" size="1" name="UART3" description="UART3 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="19" size="1" name="CMP" description="Comparator Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="20" size="1" name="VREF" description="VREF Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="28" size="1" name="LLWU" description="LLWU Clock Gate Control">
        <Enum name="0" start="0b0" description="Access disabled" />
        <Enum name="1" start="0b1" description="Access enabled" />
      </BitField>
    </Register>
    <Register start="+0x1038" size="4" name="SIM_SCGC5" access="Read/Write" description="System Clock Gating Control Register 5" reset_value="0x40182" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPTIMER" description="Low Power Timer Access Control">
        <Enum name="0" start="0b0" description="Access disabled" />
        <Enum name="1" start="0b1" description="Access enabled" />
      </BitField>
      <BitField start="5" size="1" name="TSI" description="TSI Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="9" size="1" name="PORTA" description="Port A Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="10" size="1" name="PORTB" description="Port B Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="11" size="1" name="PORTC" description="Port C Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="12" size="1" name="PORTD" description="Port D Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="13" size="1" name="PORTE" description="Port E Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x103C" size="4" name="SIM_SCGC6" access="Read/Write" description="System Clock Gating Control Register 6" reset_value="0x40000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTFL" description="Flash Memory Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="1" size="1" name="DMAMUX" description="DMA Mux Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="4" size="1" name="FLEXCAN0" description="FlexCAN0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="12" size="1" name="SPI0" description="SPI0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="13" size="1" name="SPI1" description="SPI1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="15" size="1" name="I2S" description="I2S Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="18" size="1" name="CRC" description="CRC Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="22" size="1" name="PDB" description="PDB Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="23" size="1" name="PIT" description="PIT Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="24" size="1" name="FTM0" description="FTM0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="25" size="1" name="FTM1" description="FTM1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="27" size="1" name="ADC0" description="ADC0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="29" size="1" name="RTC" description="RTC Access Control">
        <Enum name="0" start="0b0" description="Access and interrupts disabled" />
        <Enum name="1" start="0b1" description="Access and interrupts enabled" />
      </BitField>
    </Register>
    <Register start="+0x1040" size="4" name="SIM_SCGC7" access="Read/Write" description="System Clock Gating Control Register 7" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLEXBUS" description="FlexBus Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="1" size="1" name="DMA" description="DMA Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="2" size="1" name="MPU" description="MPU Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x1044" size="4" name="SIM_CLKDIV1" access="Read/Write" description="System Clock Divider Register 1" reset_value="0x10000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="4" name="OUTDIV4" description="Clock 4 output divider value">
        <Enum name="0000" start="0b0000" description="Divide-by-1." />
        <Enum name="0001" start="0b0001" description="Divide-by-2." />
        <Enum name="0010" start="0b0010" description="Divide-by-3." />
        <Enum name="0011" start="0b0011" description="Divide-by-4." />
        <Enum name="0100" start="0b0100" description="Divide-by-5." />
        <Enum name="0101" start="0b0101" description="Divide-by-6." />
        <Enum name="0110" start="0b0110" description="Divide-by-7." />
        <Enum name="0111" start="0b0111" description="Divide-by-8." />
        <Enum name="1000" start="0b1000" description="Divide-by-9." />
        <Enum name="1001" start="0b1001" description="Divide-by-10." />
        <Enum name="1010" start="0b1010" description="Divide-by-11." />
        <Enum name="1011" start="0b1011" description="Divide-by-12." />
        <Enum name="1100" start="0b1100" description="Divide-by-13." />
        <Enum name="1101" start="0b1101" description="Divide-by-14." />
        <Enum name="1110" start="0b1110" description="Divide-by-15." />
        <Enum name="1111" start="0b1111" description="Divide-by-16." />
      </BitField>
      <BitField start="20" size="4" name="OUTDIV3" description="Clock 3 output divider value">
        <Enum name="0000" start="0b0000" description="Divide-by-1." />
        <Enum name="0001" start="0b0001" description="Divide-by-2." />
        <Enum name="0010" start="0b0010" description="Divide-by-3." />
        <Enum name="0011" start="0b0011" description="Divide-by-4." />
        <Enum name="0100" start="0b0100" description="Divide-by-5." />
        <Enum name="0101" start="0b0101" description="Divide-by-6." />
        <Enum name="0110" start="0b0110" description="Divide-by-7." />
        <Enum name="0111" start="0b0111" description="Divide-by-8." />
        <Enum name="1000" start="0b1000" description="Divide-by-9." />
        <Enum name="1001" start="0b1001" description="Divide-by-10." />
        <Enum name="1010" start="0b1010" description="Divide-by-11." />
        <Enum name="1011" start="0b1011" description="Divide-by-12." />
        <Enum name="1100" start="0b1100" description="Divide-by-13." />
        <Enum name="1101" start="0b1101" description="Divide-by-14." />
        <Enum name="1110" start="0b1110" description="Divide-by-15." />
        <Enum name="1111" start="0b1111" description="Divide-by-16." />
      </BitField>
      <BitField start="24" size="4" name="OUTDIV2" description="Clock 2 output divider value">
        <Enum name="0000" start="0b0000" description="Divide-by-1." />
        <Enum name="0001" start="0b0001" description="Divide-by-2." />
        <Enum name="0010" start="0b0010" description="Divide-by-3." />
        <Enum name="0011" start="0b0011" description="Divide-by-4." />
        <Enum name="0100" start="0b0100" description="Divide-by-5." />
        <Enum name="0101" start="0b0101" description="Divide-by-6." />
        <Enum name="0110" start="0b0110" description="Divide-by-7." />
        <Enum name="0111" start="0b0111" description="Divide-by-8." />
        <Enum name="1000" start="0b1000" description="Divide-by-9." />
        <Enum name="1001" start="0b1001" description="Divide-by-10." />
        <Enum name="1010" start="0b1010" description="Divide-by-11." />
        <Enum name="1011" start="0b1011" description="Divide-by-12." />
        <Enum name="1100" start="0b1100" description="Divide-by-13." />
        <Enum name="1101" start="0b1101" description="Divide-by-14." />
        <Enum name="1110" start="0b1110" description="Divide-by-15." />
        <Enum name="1111" start="0b1111" description="Divide-by-16." />
      </BitField>
      <BitField start="28" size="4" name="OUTDIV1" description="Clock 1 output divider value">
        <Enum name="0000" start="0b0000" description="Divide-by-1." />
        <Enum name="0001" start="0b0001" description="Divide-by-2." />
        <Enum name="0010" start="0b0010" description="Divide-by-3." />
        <Enum name="0011" start="0b0011" description="Divide-by-4." />
        <Enum name="0100" start="0b0100" description="Divide-by-5." />
        <Enum name="0101" start="0b0101" description="Divide-by-6." />
        <Enum name="0110" start="0b0110" description="Divide-by-7." />
        <Enum name="0111" start="0b0111" description="Divide-by-8." />
        <Enum name="1000" start="0b1000" description="Divide-by-9." />
        <Enum name="1001" start="0b1001" description="Divide-by-10." />
        <Enum name="1010" start="0b1010" description="Divide-by-11." />
        <Enum name="1011" start="0b1011" description="Divide-by-12." />
        <Enum name="1100" start="0b1100" description="Divide-by-13." />
        <Enum name="1101" start="0b1101" description="Divide-by-14." />
        <Enum name="1110" start="0b1110" description="Divide-by-15." />
        <Enum name="1111" start="0b1111" description="Divide-by-16." />
      </BitField>
    </Register>
    <Register start="+0x1048" size="4" name="SIM_CLKDIV2" access="ReadOnly" description="System Clock Divider Register 2" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x104C" size="4" name="SIM_FCFG1" access="Read/Write" description="Flash Configuration Register 1" reset_value="0xFF0F0F00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLASHDIS" description="Flash Disable">
        <Enum name="0" start="0b0" description="Flash is enabled" />
        <Enum name="1" start="0b1" description="Flash is disabled" />
      </BitField>
      <BitField start="1" size="1" name="FLASHDOZE" description="Flash Doze">
        <Enum name="0" start="0b0" description="Flash remains enabled during Wait mode" />
        <Enum name="1" start="0b1" description="Flash is disabled for the duration of Wait mode" />
      </BitField>
      <BitField start="8" size="4" name="DEPART" description="FlexNVM partition" />
      <BitField start="16" size="4" name="EESIZE" description="EEPROM size">
        <Enum name="0010" start="0b0010" description="4 KB" />
        <Enum name="0100" start="0b0100" description="1 KB" />
        <Enum name="0101" start="0b0101" description="512 Bytes" />
        <Enum name="0110" start="0b0110" description="256 Bytes" />
        <Enum name="0111" start="0b0111" description="128 Bytes" />
        <Enum name="1000" start="0b1000" description="64 Bytes" />
        <Enum name="1001" start="0b1001" description="32 Bytes" />
        <Enum name="1111" start="0b1111" description="0 Bytes" />
      </BitField>
      <BitField start="24" size="4" name="PFSIZE" description="Program flash size">
        <Enum name="0111" start="0b0111" description="128 KB of program flash, 4 KB protection region" />
        <Enum name="1001" start="0b1001" description="256 KB of program flash, 8 KB protection region" />
        <Enum name="1011" start="0b1011" description="512 KB of program flash, 16 KB protection region" />
      </BitField>
      <BitField start="28" size="4" name="NVMSIZE" description="FlexNVM size">
        <Enum name="0000" start="0b0000" description="0 KB of FlexNVM" />
        <Enum name="0111" start="0b0111" description="128 KB of FlexNVM, 32 KB protection region" />
        <Enum name="1001" start="0b1001" description="256 KB of FlexNVM, 32 KB protection region" />
      </BitField>
    </Register>
    <Register start="+0x1050" size="4" name="SIM_FCFG2" access="ReadOnly" description="Flash Configuration Register 2" reset_value="0x7F7F0000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="7" name="MAXADDR1" description="Max address block 1" />
      <BitField start="23" size="1" name="PFLSH" description="Program flash">
        <Enum name="0" start="0b0" description="Physical flash block 1 is used as FlexNVM. Reserved for devices without FlexNVM." />
        <Enum name="1" start="0b1" description="Physical flash block 1 is used as program flash" />
      </BitField>
      <BitField start="24" size="7" name="MAXADDR0" description="Max address block 0" />
      <BitField start="31" size="1" name="SWAPPFLSH" description="Swap program flash">
        <Enum name="0" start="0b0" description="Swap is not active." />
        <Enum name="1" start="0b1" description="Swap is active." />
      </BitField>
    </Register>
    <Register start="+0x1054" size="4" name="SIM_UIDH" access="ReadOnly" description="Unique Identification Register High" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x1058" size="4" name="SIM_UIDMH" access="ReadOnly" description="Unique Identification Register Mid-High" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x105C" size="4" name="SIM_UIDML" access="ReadOnly" description="Unique Identification Register Mid Low" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x1060" size="4" name="SIM_UIDL" access="ReadOnly" description="Unique Identification Register Low" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UID" description="Unique Identification" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTA" start="0x40049000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTA_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0x742" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTA_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0x743" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTA_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0x743" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTA_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0x743" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTA_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0x743" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTA_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTA_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTA_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTA_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTA_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTA_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTA_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTA_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTA_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTA_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTA_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTA_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTA_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTA_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTA_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTA_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTA_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTA_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTA_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTA_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTA_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTA_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTA_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTA_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTA_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTA_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTA_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTA_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0x84" size="4" name="PORTA_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0xA0" size="4" name="PORTA_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to the flag. If configured for a level sensitive interrupt and the pin remains asserted then the flag will set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTA_DFER" access="Read/Write" description="Digital Filter Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital Filter is disabled on the corresponding pin and output of the digital filter is reset to zero.Each bit in the field enables the digital filter of the same number as the bit." />
        <Enum name="1" start="0b1" description="Digital Filter is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTA_DFCR" access="Read/Write" description="Digital Filter Clock Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS" description="Clock Source">
        <Enum name="0" start="0b0" description="Digital Filters are clocked by the bus clock." />
        <Enum name="1" start="0b1" description="Digital Filters are clocked by the 1 kHz LPO clock." />
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTA_DFWR" access="Read/Write" description="Digital Filter Width Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT" description="Filter Length" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTB" start="0x4004A000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTB_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTB_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTB_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTB_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTB_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTB_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTB_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTB_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTB_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTB_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTB_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTB_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTB_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTB_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTB_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTB_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTB_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTB_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTB_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTB_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTB_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTB_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTB_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTB_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTB_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTB_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTB_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTB_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTB_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTB_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTB_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTB_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTB_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0x84" size="4" name="PORTB_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0xA0" size="4" name="PORTB_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to the flag. If configured for a level sensitive interrupt and the pin remains asserted then the flag will set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTB_DFER" access="Read/Write" description="Digital Filter Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital Filter is disabled on the corresponding pin and output of the digital filter is reset to zero.Each bit in the field enables the digital filter of the same number as the bit." />
        <Enum name="1" start="0b1" description="Digital Filter is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTB_DFCR" access="Read/Write" description="Digital Filter Clock Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS" description="Clock Source">
        <Enum name="0" start="0b0" description="Digital Filters are clocked by the bus clock." />
        <Enum name="1" start="0b1" description="Digital Filters are clocked by the 1 kHz LPO clock." />
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTB_DFWR" access="Read/Write" description="Digital Filter Width Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT" description="Filter Length" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTC" start="0x4004B000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTC_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTC_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTC_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTC_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTC_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTC_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTC_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTC_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTC_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTC_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTC_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTC_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTC_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTC_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTC_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTC_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTC_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTC_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTC_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTC_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTC_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTC_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTC_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTC_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTC_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTC_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTC_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTC_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTC_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTC_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTC_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTC_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTC_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0x84" size="4" name="PORTC_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0xA0" size="4" name="PORTC_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to the flag. If configured for a level sensitive interrupt and the pin remains asserted then the flag will set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTC_DFER" access="Read/Write" description="Digital Filter Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital Filter is disabled on the corresponding pin and output of the digital filter is reset to zero.Each bit in the field enables the digital filter of the same number as the bit." />
        <Enum name="1" start="0b1" description="Digital Filter is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTC_DFCR" access="Read/Write" description="Digital Filter Clock Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS" description="Clock Source">
        <Enum name="0" start="0b0" description="Digital Filters are clocked by the bus clock." />
        <Enum name="1" start="0b1" description="Digital Filters are clocked by the 1 kHz LPO clock." />
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTC_DFWR" access="Read/Write" description="Digital Filter Width Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT" description="Filter Length" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTD" start="0x4004C000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTD_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTD_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTD_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTD_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTD_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTD_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTD_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTD_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTD_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTD_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTD_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTD_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTD_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTD_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTD_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTD_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTD_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTD_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTD_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTD_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTD_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTD_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTD_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTD_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTD_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTD_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTD_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTD_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTD_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTD_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTD_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTD_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTD_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0x84" size="4" name="PORTD_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0xA0" size="4" name="PORTD_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to the flag. If configured for a level sensitive interrupt and the pin remains asserted then the flag will set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTD_DFER" access="Read/Write" description="Digital Filter Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital Filter is disabled on the corresponding pin and output of the digital filter is reset to zero.Each bit in the field enables the digital filter of the same number as the bit." />
        <Enum name="1" start="0b1" description="Digital Filter is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTD_DFCR" access="Read/Write" description="Digital Filter Clock Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS" description="Clock Source">
        <Enum name="0" start="0b0" description="Digital Filters are clocked by the bus clock." />
        <Enum name="1" start="0b1" description="Digital Filters are clocked by the 1 kHz LPO clock." />
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTD_DFWR" access="Read/Write" description="Digital Filter Width Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT" description="Filter Length" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTE" start="0x4004D000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTE_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTE_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTE_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTE_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTE_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTE_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTE_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTE_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTE_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTE_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTE_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTE_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTE_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTE_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTE_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTE_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTE_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTE_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTE_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTE_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTE_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTE_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTE_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTE_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTE_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTE_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTE_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTE_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTE_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTE_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTE_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTE_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled." />
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge." />
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge." />
        <Enum name="0011" start="0b0011" description="DMA Request on either edge." />
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero." />
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge." />
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge." />
        <Enum name="1011" start="0b1011" description="Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="Interrupt when logic one." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTE_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0x84" size="4" name="PORTE_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="16" name="GPWE" description="Global Pin Write Enable" />
    </Register>
    <Register start="+0xA0" size="4" name="PORTE_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to the flag. If configured for a level sensitive interrupt and the pin remains asserted then the flag will set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTE_DFER" access="Read/Write" description="Digital Filter Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE" description="Digital Filter Enable">
        <Enum name="0" start="0b0" description="Digital Filter is disabled on the corresponding pin and output of the digital filter is reset to zero.Each bit in the field enables the digital filter of the same number as the bit." />
        <Enum name="1" start="0b1" description="Digital Filter is enabled on the corresponding pin, provided pin is configured as a digital input." />
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTE_DFCR" access="Read/Write" description="Digital Filter Clock Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS" description="Clock Source">
        <Enum name="0" start="0b0" description="Digital Filters are clocked by the bus clock." />
        <Enum name="1" start="0b1" description="Digital Filters are clocked by the 1 kHz LPO clock." />
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTE_DFWR" access="Read/Write" description="Digital Filter Width Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT" description="Filter Length" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WDOG" start="0x40052000" description="Generation 2008 Watchdog Timer">
    <Register start="+0" size="2" name="WDOG_STCTRLH" access="Read/Write" description="Watchdog Status and Control Register High" reset_value="0x1D3" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="WDOGEN" description="Enables or disables the WDOG's operation">
        <Enum name="0" start="0b0" description="WDOG is disabled." />
        <Enum name="1" start="0b1" description="WDOG is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CLKSRC" description="Selects clock source for the WDOG timer and other internal timing operations.">
        <Enum name="0" start="0b0" description="WDOG clock sourced from LPO ." />
        <Enum name="1" start="0b1" description="WDOG clock sourced from alternate clock source." />
      </BitField>
      <BitField start="2" size="1" name="IRQRSTEN" description="Used to enable the debug breadcrumbs feature">
        <Enum name="0" start="0b0" description="WDOG time-out generates reset only." />
        <Enum name="1" start="0b1" description="WDOG time-out initially generates an interrupt. After WCT, it generates a reset." />
      </BitField>
      <BitField start="3" size="1" name="WINEN" description="Enables Windowing mode.">
        <Enum name="0" start="0b0" description="Windowing mode is disabled." />
        <Enum name="1" start="0b1" description="Windowing mode is enabled." />
      </BitField>
      <BitField start="4" size="1" name="ALLOWUPDATE" description="Enables updates to watchdog write-once registers, after the reset-triggered initial configuration window (WCT) closes, through unlock sequence">
        <Enum name="0" start="0b0" description="No further updates allowed to WDOG write-once registers." />
        <Enum name="1" start="0b1" description="WDOG write-once registers can be unlocked for updating." />
      </BitField>
      <BitField start="5" size="1" name="DBGEN" description="Enables or disables WDOG in Debug mode.">
        <Enum name="0" start="0b0" description="WDOG is disabled in CPU Debug mode." />
        <Enum name="1" start="0b1" description="WDOG is enabled in CPU Debug mode." />
      </BitField>
      <BitField start="6" size="1" name="STOPEN" description="Enables or disables WDOG in Stop mode.">
        <Enum name="0" start="0b0" description="WDOG is disabled in CPU Stop mode." />
        <Enum name="1" start="0b1" description="WDOG is enabled in CPU Stop mode." />
      </BitField>
      <BitField start="7" size="1" name="WAITEN" description="Enables or disables WDOG in Wait mode.">
        <Enum name="0" start="0b0" description="WDOG is disabled in CPU Wait mode." />
        <Enum name="1" start="0b1" description="WDOG is enabled in CPU Wait mode." />
      </BitField>
      <BitField start="10" size="1" name="TESTWDOG" description="Puts the watchdog in the functional test mode" />
      <BitField start="11" size="1" name="TESTSEL" description="Effective only if TESTWDOG is set. Selects the test to be run on the watchdog timer.">
        <Enum name="0" start="0b0" description="Quick test. The timer runs in normal operation. You can load a small time-out value to do a quick test." />
        <Enum name="1" start="0b1" description="Byte test. Puts the timer in the byte test mode where individual bytes of the timer are enabled for operation and are compared for time-out against the corresponding byte of the programmed time-out value. Select the byte through BYTESEL[1:0] for testing." />
      </BitField>
      <BitField start="12" size="2" name="BYTESEL" description="This 2-bit field selects the byte to be tested when the watchdog is in the byte test mode.">
        <Enum name="00" start="0b00" description="Byte 0 selected" />
        <Enum name="01" start="0b01" description="Byte 1 selected" />
        <Enum name="10" start="0b10" description="Byte 2 selected" />
        <Enum name="11" start="0b11" description="Byte 3 selected" />
      </BitField>
      <BitField start="14" size="1" name="DISTESTWDOG" description="Allows the WDOG's functional test mode to be disabled permanently">
        <Enum name="0" start="0b0" description="WDOG functional test mode is not disabled." />
        <Enum name="1" start="0b1" description="WDOG functional test mode is disabled permanently until reset." />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="WDOG_STCTRLL" access="Read/Write" description="Watchdog Status and Control Register Low" reset_value="0x1" reset_mask="0xFFFF">
      <BitField start="15" size="1" name="INTFLG" description="Interrupt flag" />
    </Register>
    <Register start="+0x4" size="2" name="WDOG_TOVALH" access="Read/Write" description="Watchdog Time-out Value Register High" reset_value="0x4C" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TOVALHIGH" description="Defines the upper 16 bits of the 32-bit time-out value for the watchdog timer" />
    </Register>
    <Register start="+0x6" size="2" name="WDOG_TOVALL" access="Read/Write" description="Watchdog Time-out Value Register Low" reset_value="0x4B4C" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TOVALLOW" description="Defines the lower 16 bits of the 32-bit time-out value for the watchdog timer" />
    </Register>
    <Register start="+0x8" size="2" name="WDOG_WINH" access="Read/Write" description="Watchdog Window Register High" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WINHIGH" description="Defines the upper 16 bits of the 32-bit window for the windowed mode of operation of the watchdog" />
    </Register>
    <Register start="+0xA" size="2" name="WDOG_WINL" access="Read/Write" description="Watchdog Window Register Low" reset_value="0x10" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WINLOW" description="Defines the lower 16 bits of the 32-bit window for the windowed mode of operation of the watchdog" />
    </Register>
    <Register start="+0xC" size="2" name="WDOG_REFRESH" access="Read/Write" description="Watchdog Refresh register" reset_value="0xB480" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WDOGREFRESH" description="Watchdog refresh register" />
    </Register>
    <Register start="+0xE" size="2" name="WDOG_UNLOCK" access="Read/Write" description="Watchdog Unlock register" reset_value="0xD928" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WDOGUNLOCK" description="Writing the unlock sequence values to this register to makes the watchdog write-once registers writable again" />
    </Register>
    <Register start="+0x10" size="2" name="WDOG_TMROUTH" access="Read/Write" description="Watchdog Timer Output Register High" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TIMEROUTHIGH" description="Shows the value of the upper 16 bits of the watchdog timer." />
    </Register>
    <Register start="+0x12" size="2" name="WDOG_TMROUTL" access="Read/Write" description="Watchdog Timer Output Register Low" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TIMEROUTLOW" description="Shows the value of the lower 16 bits of the watchdog timer." />
    </Register>
    <Register start="+0x14" size="2" name="WDOG_RSTCNT" access="Read/Write" description="Watchdog Reset Count register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="RSTCNT" description="Counts the number of times the watchdog resets the system" />
    </Register>
    <Register start="+0x16" size="2" name="WDOG_PRESC" access="Read/Write" description="Watchdog Prescaler register" reset_value="0x400" reset_mask="0xFFFF">
      <BitField start="8" size="3" name="PRESCVAL" description="3-bit prescaler for the watchdog clock source" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EWM" start="0x40061000" description="External Watchdog Monitor">
    <Register start="+0" size="1" name="EWM_CTRL" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EWMEN" description="EWM enable." />
      <BitField start="1" size="1" name="ASSIN" description="EWM_in's Assertion State Select." />
      <BitField start="2" size="1" name="INEN" description="Input Enable." />
      <BitField start="3" size="1" name="INTEN" description="Interrupt Enable." />
    </Register>
    <Register start="+0x1" size="1" name="EWM_SERV" access="WriteOnly" description="Service Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SERVICE" description="The EWM service mechanism requires the CPU to write two values to the SERV register: a first data byte of 0xB4, followed by a second data byte of 0x2C" />
    </Register>
    <Register start="+0x2" size="1" name="EWM_CMPL" access="Read/Write" description="Compare Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="COMPAREL" description="To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) minimum service time is required" />
    </Register>
    <Register start="+0x3" size="1" name="EWM_CMPH" access="Read/Write" description="Compare High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="COMPAREH" description="To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) maximum service time is required" />
    </Register>
    <Register start="+0x5" size="1" name="EWM_CLKPRESCALER" access="Read/Write" description="Clock Prescaler Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CLK_DIV" description="Selected low power source for running the EWM counter can be prescaled as below" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMT" start="0x40062000" description="Carrier Modulator Transmitter">
    <Register start="+0" size="1" name="CMT_CGH1" access="Read/Write" description="CMT Carrier Generator High Data Register 1" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PH" description="Primary Carrier High Time Data Value" />
    </Register>
    <Register start="+0x1" size="1" name="CMT_CGL1" access="Read/Write" description="CMT Carrier Generator Low Data Register 1" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PL" description="Primary Carrier Low Time Data Value" />
    </Register>
    <Register start="+0x2" size="1" name="CMT_CGH2" access="Read/Write" description="CMT Carrier Generator High Data Register 2" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SH" description="Secondary Carrier High Time Data Value" />
    </Register>
    <Register start="+0x3" size="1" name="CMT_CGL2" access="Read/Write" description="CMT Carrier Generator Low Data Register 2" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SL" description="Secondary Carrier Low Time Data Value" />
    </Register>
    <Register start="+0x4" size="1" name="CMT_OC" access="Read/Write" description="CMT Output Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="IROPEN" description="IRO Pin Enable">
        <Enum name="0" start="0b0" description="The IRO signal is disabled." />
        <Enum name="1" start="0b1" description="The IRO signal is enabled as output." />
      </BitField>
      <BitField start="6" size="1" name="CMTPOL" description="CMT Output Polarity">
        <Enum name="0" start="0b0" description="The IRO signal is active-low." />
        <Enum name="1" start="0b1" description="The IRO signal is active-high." />
      </BitField>
      <BitField start="7" size="1" name="IROL" description="IRO Latch Control" />
    </Register>
    <Register start="+0x5" size="1" name="CMT_MSC" access="Read/Write" description="CMT Modulator Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MCGEN" description="Modulator and Carrier Generator Enable">
        <Enum name="0" start="0b0" description="Modulator and carrier generator disabled" />
        <Enum name="1" start="0b1" description="Modulator and carrier generator enabled" />
      </BitField>
      <BitField start="1" size="1" name="EOCIE" description="End of Cycle Interrupt Enable">
        <Enum name="0" start="0b0" description="CPU interrupt is disabled." />
        <Enum name="1" start="0b1" description="CPU interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="FSK" description="FSK Mode Select">
        <Enum name="0" start="0b0" description="The CMT operates in Time or Baseband mode." />
        <Enum name="1" start="0b1" description="The CMT operates in FSK mode." />
      </BitField>
      <BitField start="3" size="1" name="BASE" description="Baseband Enable">
        <Enum name="0" start="0b0" description="Baseband mode is disabled." />
        <Enum name="1" start="0b1" description="Baseband mode is enabled." />
      </BitField>
      <BitField start="4" size="1" name="EXSPC" description="Extended Space Enable">
        <Enum name="0" start="0b0" description="Extended space is disabled." />
        <Enum name="1" start="0b1" description="Extended space is enabled." />
      </BitField>
      <BitField start="5" size="2" name="CMTDIV" description="CMT Clock Divide Prescaler">
        <Enum name="00" start="0b00" description="IF * 1" />
        <Enum name="01" start="0b01" description="IF * 2" />
        <Enum name="10" start="0b10" description="IF * 4" />
        <Enum name="11" start="0b11" description="IF * 8" />
      </BitField>
      <BitField start="7" size="1" name="EOCF" description="End Of Cycle Status Flag">
        <Enum name="0" start="0b0" description="End of modulation cycle has not occured since the flag last cleared." />
        <Enum name="1" start="0b1" description="End of modulator cycle has occurred." />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="CMT_CMD1" access="Read/Write" description="CMT Modulator Data Register Mark High" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="MB" description="Controls the upper mark periods of the modulator for all modes." />
    </Register>
    <Register start="+0x7" size="1" name="CMT_CMD2" access="Read/Write" description="CMT Modulator Data Register Mark Low" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="MB" description="Controls the lower mark periods of the modulator for all modes." />
    </Register>
    <Register start="+0x8" size="1" name="CMT_CMD3" access="Read/Write" description="CMT Modulator Data Register Space High" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SB" description="Controls the upper space periods of the modulator for all modes." />
    </Register>
    <Register start="+0x9" size="1" name="CMT_CMD4" access="Read/Write" description="CMT Modulator Data Register Space Low" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SB" description="Controls the lower space periods of the modulator for all modes." />
    </Register>
    <Register start="+0xA" size="1" name="CMT_PPS" access="Read/Write" description="CMT Primary Prescaler Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="PPSDIV" description="Primary Prescaler Divider">
        <Enum name="0000" start="0b0000" description="Bus clock * 1" />
        <Enum name="0001" start="0b0001" description="Bus clock * 2" />
        <Enum name="0010" start="0b0010" description="Bus clock * 3" />
        <Enum name="0011" start="0b0011" description="Bus clock * 4" />
        <Enum name="0100" start="0b0100" description="Bus clock * 5" />
        <Enum name="0101" start="0b0101" description="Bus clock * 6" />
        <Enum name="0110" start="0b0110" description="Bus clock * 7" />
        <Enum name="0111" start="0b0111" description="Bus clock * 8" />
        <Enum name="1000" start="0b1000" description="Bus clock * 9" />
        <Enum name="1001" start="0b1001" description="Bus clock * 10" />
        <Enum name="1010" start="0b1010" description="Bus clock * 11" />
        <Enum name="1011" start="0b1011" description="Bus clock * 12" />
        <Enum name="1100" start="0b1100" description="Bus clock * 13" />
        <Enum name="1101" start="0b1101" description="Bus clock * 14" />
        <Enum name="1110" start="0b1110" description="Bus clock * 15" />
        <Enum name="1111" start="0b1111" description="Bus clock * 16" />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="CMT_DMA" access="Read/Write" description="CMT Direct Memory Access Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="DMA transfer request and done are disabled." />
        <Enum name="1" start="0b1" description="DMA transfer request and done are enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCG" start="0x40064000" description="Multipurpose Clock Generator module">
    <Register start="+0" size="1" name="MCG_C1" access="Read/Write" description="MCG Control 1 Register" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="IREFSTEN" description="Internal Reference Stop Enable">
        <Enum name="0" start="0b0" description="Internal reference clock is disabled in Stop mode." />
        <Enum name="1" start="0b1" description="Internal reference clock is enabled in Stop mode if IRCLKEN is set or if MCG is in FEI, FBI, or BLPI modes before entering Stop mode." />
      </BitField>
      <BitField start="1" size="1" name="IRCLKEN" description="Internal Reference Clock Enable">
        <Enum name="0" start="0b0" description="MCGIRCLK inactive." />
        <Enum name="1" start="0b1" description="MCGIRCLK active." />
      </BitField>
      <BitField start="2" size="1" name="IREFS" description="Internal Reference Select">
        <Enum name="0" start="0b0" description="External reference clock is selected." />
        <Enum name="1" start="0b1" description="The slow internal reference clock is selected." />
      </BitField>
      <BitField start="3" size="3" name="FRDIV" description="FLL External Reference Divider">
        <Enum name="000" start="0b000" description="If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 1; for all other RANGE 0 values, Divide Factor is 32." />
        <Enum name="001" start="0b001" description="If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 2; for all other RANGE 0 values, Divide Factor is 64." />
        <Enum name="010" start="0b010" description="If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 4; for all other RANGE 0 values, Divide Factor is 128." />
        <Enum name="011" start="0b011" description="If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 8; for all other RANGE 0 values, Divide Factor is 256." />
        <Enum name="100" start="0b100" description="If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 16; for all other RANGE 0 values, Divide Factor is 512." />
        <Enum name="101" start="0b101" description="If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 32; for all other RANGE 0 values, Divide Factor is 1024." />
        <Enum name="110" start="0b110" description="If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 64; for all other RANGE 0 values, Divide Factor is 1280 ." />
        <Enum name="111" start="0b111" description="If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 128; for all other RANGE 0 values, Divide Factor is 1536 ." />
      </BitField>
      <BitField start="6" size="2" name="CLKS" description="Clock Source Select">
        <Enum name="00" start="0b00" description="Encoding 0 - Output of FLL or PLL is selected (depends on PLLS control bit)." />
        <Enum name="01" start="0b01" description="Encoding 1 - Internal reference clock is selected." />
        <Enum name="10" start="0b10" description="Encoding 2 - External reference clock is selected." />
        <Enum name="11" start="0b11" description="Encoding 3 - Reserved." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="MCG_C2" access="Read/Write" description="MCG Control 2 Register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="IRCS" description="Internal Reference Clock Select">
        <Enum name="0" start="0b0" description="Slow internal reference clock selected." />
        <Enum name="1" start="0b1" description="Fast internal reference clock selected." />
      </BitField>
      <BitField start="1" size="1" name="LP" description="Low Power Select">
        <Enum name="0" start="0b0" description="FLL or PLL is not disabled in bypass modes." />
        <Enum name="1" start="0b1" description="FLL or PLL is disabled in bypass modes (lower power)" />
      </BitField>
      <BitField start="2" size="1" name="EREFS0" description="External Reference Select">
        <Enum name="0" start="0b0" description="External reference clock requested." />
        <Enum name="1" start="0b1" description="Oscillator requested." />
      </BitField>
      <BitField start="3" size="1" name="HGO0" description="High Gain Oscillator Select">
        <Enum name="0" start="0b0" description="Configure crystal oscillator for low-power operation." />
        <Enum name="1" start="0b1" description="Configure crystal oscillator for high-gain operation." />
      </BitField>
      <BitField start="4" size="2" name="RANGE0" description="Frequency Range Select">
        <Enum name="00" start="0b00" description="Encoding 0 - Low frequency range selected for the crystal oscillator ." />
        <Enum name="01" start="0b01" description="Encoding 1 - High frequency range selected for the crystal oscillator ." />
      </BitField>
      <BitField start="7" size="1" name="LOCRE0" description="Loss of Clock Reset Enable">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a loss of OSC0 external reference clock." />
        <Enum name="1" start="0b1" description="Generate a reset request on a loss of OSC0 external reference clock." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="MCG_C3" access="Read/Write" description="MCG Control 3 Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SCTRIM" description="Slow Internal Reference Clock Trim Setting" />
    </Register>
    <Register start="+0x3" size="1" name="MCG_C4" access="Read/Write" description="MCG Control 4 Register" reset_value="0" reset_mask="0xE0">
      <BitField start="0" size="1" name="SCFTRIM" description="Slow Internal Reference Clock Fine Trim" />
      <BitField start="1" size="4" name="FCTRIM" description="Fast Internal Reference Clock Trim Setting" />
      <BitField start="5" size="2" name="DRST_DRS" description="DCO Range Select">
        <Enum name="00" start="0b00" description="Encoding 0 - Low range (reset default)." />
        <Enum name="01" start="0b01" description="Encoding 1 - Mid range." />
        <Enum name="10" start="0b10" description="Encoding 2 - Mid-high range." />
        <Enum name="11" start="0b11" description="Encoding 3 - High range." />
      </BitField>
      <BitField start="7" size="1" name="DMX32" description="DCO Maximum Frequency with 32.768 kHz Reference">
        <Enum name="0" start="0b0" description="DCO has a default range of 25%." />
        <Enum name="1" start="0b1" description="DCO is fine-tuned for maximum frequency with 32.768 kHz reference." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="MCG_C5" access="Read/Write" description="MCG Control 5 Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="PRDIV0" description="PLL External Reference Divider">
        <Enum name="0" start="0b00000" description="Divide Factor is 1" />
        <Enum name="1" start="0b00001" description="Divide Factor is 2" />
        <Enum name="2" start="0b00010" description="Divide Factor is 3" />
        <Enum name="3" start="0b00011" description="Divide Factor is 4" />
        <Enum name="4" start="0b00100" description="Divide Factor is 5" />
        <Enum name="5" start="0b00101" description="Divide Factor is 6" />
        <Enum name="6" start="0b00110" description="Divide Factor is 7" />
        <Enum name="7" start="0b00111" description="Divide Factor is 8" />
        <Enum name="8" start="0b01000" description="Divide Factor is 9" />
        <Enum name="9" start="0b01001" description="Divide Factor is 10" />
        <Enum name="10" start="0b01010" description="Divide Factor is 11" />
        <Enum name="11" start="0b01011" description="Divide Factor is 12" />
        <Enum name="12" start="0b01100" description="Divide Factor is 13" />
        <Enum name="13" start="0b01101" description="Divide Factor is 14" />
        <Enum name="14" start="0b01110" description="Divide Factor is 15" />
        <Enum name="15" start="0b01111" description="Divide Factor is 16" />
        <Enum name="16" start="0b10000" description="Divide Factor is 17" />
        <Enum name="17" start="0b10001" description="Divide Factor is 18" />
        <Enum name="18" start="0b10010" description="Divide Factor is 19" />
        <Enum name="19" start="0b10011" description="Divide Factor is 20" />
        <Enum name="20" start="0b10100" description="Divide Factor is 21" />
        <Enum name="21" start="0b10101" description="Divide Factor is 22" />
        <Enum name="22" start="0b10110" description="Divide Factor is 23" />
        <Enum name="23" start="0b10111" description="Divide Factor is 24" />
        <Enum name="24" start="0b11000" description="Divide Factor is 25" />
        <Enum name="25" start="0b11001" description="Divide Factor is 26" />
        <Enum name="26" start="0b11010" description="Divide Factor is 27" />
        <Enum name="27" start="0b11011" description="Divide Factor is 28" />
        <Enum name="28" start="0b11100" description="Divide Factor is 29" />
        <Enum name="29" start="0b11101" description="Divide Factor is 30" />
        <Enum name="30" start="0b11110" description="Divide Factor is 31" />
        <Enum name="31" start="0b11111" description="Divide Factor is 32" />
      </BitField>
      <BitField start="5" size="1" name="PLLSTEN0" description="PLL Stop Enable">
        <Enum name="0" start="0b0" description="MCGPLLCLK is disabled in any of the Stop modes." />
        <Enum name="1" start="0b1" description="MCGPLLCLK is enabled if system is in Normal Stop mode." />
      </BitField>
      <BitField start="6" size="1" name="PLLCLKEN0" description="PLL Clock Enable">
        <Enum name="0" start="0b0" description="MCGPLLCLK is inactive." />
        <Enum name="1" start="0b1" description="MCGPLLCLK is active." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="MCG_C6" access="Read/Write" description="MCG Control 6 Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="VDIV0" description="VCO 0 Divider">
        <Enum name="0" start="0b00000" description="Multiply Factor is 24" />
        <Enum name="1" start="0b00001" description="Multiply Factor is 25" />
        <Enum name="2" start="0b00010" description="Multiply Factor is 26" />
        <Enum name="3" start="0b00011" description="Multiply Factor is 27" />
        <Enum name="4" start="0b00100" description="Multiply Factor is 28" />
        <Enum name="5" start="0b00101" description="Multiply Factor is 29" />
        <Enum name="6" start="0b00110" description="Multiply Factor is 30" />
        <Enum name="7" start="0b00111" description="Multiply Factor is 31" />
        <Enum name="8" start="0b01000" description="Multiply Factor is 32" />
        <Enum name="9" start="0b01001" description="Multiply Factor is 33" />
        <Enum name="10" start="0b01010" description="Multiply Factor is 34" />
        <Enum name="11" start="0b01011" description="Multiply Factor is 35" />
        <Enum name="12" start="0b01100" description="Multiply Factor is 36" />
        <Enum name="13" start="0b01101" description="Multiply Factor is 37" />
        <Enum name="14" start="0b01110" description="Multiply Factor is 38" />
        <Enum name="15" start="0b01111" description="Multiply Factor is 39" />
        <Enum name="16" start="0b10000" description="Multiply Factor is 40" />
        <Enum name="17" start="0b10001" description="Multiply Factor is 41" />
        <Enum name="18" start="0b10010" description="Multiply Factor is 42" />
        <Enum name="19" start="0b10011" description="Multiply Factor is 43" />
        <Enum name="20" start="0b10100" description="Multiply Factor is 44" />
        <Enum name="21" start="0b10101" description="Multiply Factor is 45" />
        <Enum name="22" start="0b10110" description="Multiply Factor is 46" />
        <Enum name="23" start="0b10111" description="Multiply Factor is 47" />
        <Enum name="24" start="0b11000" description="Multiply Factor is 48" />
        <Enum name="25" start="0b11001" description="Multiply Factor is 49" />
        <Enum name="26" start="0b11010" description="Multiply Factor is 50" />
        <Enum name="27" start="0b11011" description="Multiply Factor is 51" />
        <Enum name="28" start="0b11100" description="Multiply Factor is 52" />
        <Enum name="29" start="0b11101" description="Multiply Factor is 53" />
        <Enum name="30" start="0b11110" description="Multiply Factor is 54" />
        <Enum name="31" start="0b11111" description="Multiply Factor is 55" />
      </BitField>
      <BitField start="5" size="1" name="CME0" description="Clock Monitor Enable">
        <Enum name="0" start="0b0" description="External clock monitor is disabled for OSC0." />
        <Enum name="1" start="0b1" description="External clock monitor is enabled for OSC0." />
      </BitField>
      <BitField start="6" size="1" name="PLLS" description="PLL Select">
        <Enum name="0" start="0b0" description="FLL is selected." />
        <Enum name="1" start="0b1" description="PLL is selected (PRDIV 0 need to be programmed to the correct divider to generate a PLL reference clock in the range of 2-4 MHz prior to setting the PLLS bit)." />
      </BitField>
      <BitField start="7" size="1" name="LOLIE0" description="Loss of Lock Interrrupt Enable">
        <Enum name="0" start="0b0" description="No interrupt request is generated on loss of lock." />
        <Enum name="1" start="0b1" description="Generate an interrupt request on loss of lock." />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="MCG_S" access="Read/Write" description="MCG Status Register" reset_value="0x10" reset_mask="0xFF">
      <BitField start="0" size="1" name="IRCST" description="Internal Reference Clock Status">
        <Enum name="0" start="0b0" description="Source of internal reference clock is the slow clock (32 kHz IRC)." />
        <Enum name="1" start="0b1" description="Source of internal reference clock is the fast clock (4 MHz IRC)." />
      </BitField>
      <BitField start="1" size="1" name="OSCINIT0" description="OSC Initialization" />
      <BitField start="2" size="2" name="CLKST" description="Clock Mode Status">
        <Enum name="00" start="0b00" description="Encoding 0 - Output of the FLL is selected (reset default)." />
        <Enum name="01" start="0b01" description="Encoding 1 - Internal reference clock is selected." />
        <Enum name="10" start="0b10" description="Encoding 2 - External reference clock is selected." />
        <Enum name="11" start="0b11" description="Encoding 3 - Output of the PLL is selected." />
      </BitField>
      <BitField start="4" size="1" name="IREFST" description="Internal Reference Status">
        <Enum name="0" start="0b0" description="Source of FLL reference clock is the external reference clock." />
        <Enum name="1" start="0b1" description="Source of FLL reference clock is the internal reference clock." />
      </BitField>
      <BitField start="5" size="1" name="PLLST" description="PLL Select Status">
        <Enum name="0" start="0b0" description="Source of PLLS clock is FLL clock." />
        <Enum name="1" start="0b1" description="Source of PLLS clock is PLL output clock." />
      </BitField>
      <BitField start="6" size="1" name="LOCK0" description="Lock Status">
        <Enum name="0" start="0b0" description="PLL is currently unlocked." />
        <Enum name="1" start="0b1" description="PLL is currently locked." />
      </BitField>
      <BitField start="7" size="1" name="LOLS" description="Loss of Lock Status">
        <Enum name="0" start="0b0" description="PLL has not lost lock since LOLS 0 was last cleared." />
        <Enum name="1" start="0b1" description="PLL has lost lock since LOLS 0 was last cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="MCG_SC" access="Read/Write" description="MCG Status and Control Register" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="1" name="LOCS0" description="OSC0 Loss of Clock Status">
        <Enum name="0" start="0b0" description="Loss of OSC0 has not occurred." />
        <Enum name="1" start="0b1" description="Loss of OSC0 has occurred." />
      </BitField>
      <BitField start="1" size="3" name="FCRDIV" description="Fast Clock Internal Reference Divider">
        <Enum name="000" start="0b000" description="Divide Factor is 1" />
        <Enum name="001" start="0b001" description="Divide Factor is 2." />
        <Enum name="010" start="0b010" description="Divide Factor is 4." />
        <Enum name="011" start="0b011" description="Divide Factor is 8." />
        <Enum name="100" start="0b100" description="Divide Factor is 16" />
        <Enum name="101" start="0b101" description="Divide Factor is 32" />
        <Enum name="110" start="0b110" description="Divide Factor is 64" />
        <Enum name="111" start="0b111" description="Divide Factor is 128." />
      </BitField>
      <BitField start="4" size="1" name="FLTPRSRV" description="FLL Filter Preserve Enable">
        <Enum name="0" start="0b0" description="FLL filter and FLL frequency will reset on changes to currect clock mode." />
        <Enum name="1" start="0b1" description="Fll filter and FLL frequency retain their previous values during new clock mode change." />
      </BitField>
      <BitField start="5" size="1" name="ATMF" description="Automatic Trim Machine Fail Flag">
        <Enum name="0" start="0b0" description="Automatic Trim Machine completed normally." />
        <Enum name="1" start="0b1" description="Automatic Trim Machine failed." />
      </BitField>
      <BitField start="6" size="1" name="ATMS" description="Automatic Trim Machine Select">
        <Enum name="0" start="0b0" description="32 kHz Internal Reference Clock selected." />
        <Enum name="1" start="0b1" description="4 MHz Internal Reference Clock selected." />
      </BitField>
      <BitField start="7" size="1" name="ATME" description="Automatic Trim Machine Enable">
        <Enum name="0" start="0b0" description="Auto Trim Machine disabled." />
        <Enum name="1" start="0b1" description="Auto Trim Machine enabled." />
      </BitField>
    </Register>
    <Register start="+0xA" size="1" name="MCG_ATCVH" access="Read/Write" description="MCG Auto Trim Compare Value High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ATCVH" description="ATM Compare Value High" />
    </Register>
    <Register start="+0xB" size="1" name="MCG_ATCVL" access="Read/Write" description="MCG Auto Trim Compare Value Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ATCVL" description="ATM Compare Value Low" />
    </Register>
    <Register start="+0xC" size="1" name="MCG_C7" access="Read/Write" description="MCG Control 7 Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="OSCSEL" description="MCG OSC Clock Select">
        <Enum name="0" start="0b0" description="Selects System Oscillator (OSCCLK)." />
        <Enum name="1" start="0b1" description="Selects 32 kHz RTC Oscillator." />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="MCG_C8" access="Read/Write" description="MCG Control 8 Register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="LOCS1" description="RTC Loss of Clock Status">
        <Enum name="0" start="0b0" description="Loss of RTC has not occur." />
        <Enum name="1" start="0b1" description="Loss of RTC has occur" />
      </BitField>
      <BitField start="5" size="1" name="CME1" description="Clock Monitor Enable1">
        <Enum name="0" start="0b0" description="External clock monitor is disabled for RTC clock." />
        <Enum name="1" start="0b1" description="External clock monitor is enabled for RTC clock." />
      </BitField>
      <BitField start="6" size="1" name="LOLRE" description="PLL Loss of Lock Reset Enable">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a PLL loss of lock indication. The PLL loss of lock interrupt enable bit must also be set to generate the interrupt request." />
        <Enum name="1" start="0b1" description="Generate a reset request on a PLL loss of lock indication." />
      </BitField>
      <BitField start="7" size="1" name="LOCRE1" description="Loss of Clock Reset Enable">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a loss of RTC external reference clock." />
        <Enum name="1" start="0b1" description="Generate a reset request on a loss of RTC external reference clock" />
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="MCG_C9" access="ReadOnly" description="MCG Control 9 Register" reset_value="0" reset_mask="0xFF" />
    <Register start="+0xF" size="1" name="MCG_C10" access="ReadOnly" description="MCG Control 10 Register" reset_value="0" reset_mask="0xFF" />
  </RegisterGroup>
  <RegisterGroup name="OSC" start="0x40065000" description="Oscillator">
    <Register start="+0" size="1" name="OSC_CR" access="Read/Write" description="OSC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SC16P" description="Oscillator 16 pF Capacitor Load Configure">
        <Enum name="0" start="0b0" description="Disable the selection." />
        <Enum name="1" start="0b1" description="Add 16 pF capacitor to the oscillator load." />
      </BitField>
      <BitField start="1" size="1" name="SC8P" description="Oscillator 8 pF Capacitor Load Configure">
        <Enum name="0" start="0b0" description="Disable the selection." />
        <Enum name="1" start="0b1" description="Add 8 pF capacitor to the oscillator load." />
      </BitField>
      <BitField start="2" size="1" name="SC4P" description="Oscillator 4 pF Capacitor Load Configure">
        <Enum name="0" start="0b0" description="Disable the selection." />
        <Enum name="1" start="0b1" description="Add 4 pF capacitor to the oscillator load." />
      </BitField>
      <BitField start="3" size="1" name="SC2P" description="Oscillator 2 pF Capacitor Load Configure">
        <Enum name="0" start="0b0" description="Disable the selection." />
        <Enum name="1" start="0b1" description="Add 2 pF capacitor to the oscillator load." />
      </BitField>
      <BitField start="5" size="1" name="EREFSTEN" description="External Reference Stop Enable">
        <Enum name="0" start="0b0" description="External reference clock is disabled in Stop mode." />
        <Enum name="1" start="0b1" description="External reference clock stays enabled in Stop mode if ERCLKEN is set before entering Stop mode." />
      </BitField>
      <BitField start="7" size="1" name="ERCLKEN" description="External Reference Enable">
        <Enum name="0" start="0b0" description="External reference clock is inactive." />
        <Enum name="1" start="0b1" description="External reference clock is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C0" start="0x40066000" description="Inter-Integrated Circuit">
    <Register start="+0" size="1" name="I2C0_A1" access="Read/Write" description="I2C Address Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="AD" description="Address" />
    </Register>
    <Register start="+0x1" size="1" name="I2C0_F" access="Read/Write" description="I2C Frequency Divider register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="ICR" description="ClockRate" />
      <BitField start="6" size="2" name="MULT" description="The MULT bits define the multiplier factor mul">
        <Enum name="00" start="0b00" description="mul = 1" />
        <Enum name="01" start="0b01" description="mul = 2" />
        <Enum name="10" start="0b10" description="mul = 4" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="I2C0_C1" access="Read/Write" description="I2C Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="All DMA signalling disabled." />
        <Enum name="1" start="0b1" description="DMA transfer is enabled and the following conditions trigger the DMA request: While FACK = 0, a data byte is received, either address or data is transmitted. (ACK/NACK automatic) While FACK = 0, the first byte received matches the A1 register or is general call address. If any address matching occurs, IAAS and TCF are set. If the direction of transfer is known from master to slave, then it is not required to check the SRW. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted." />
      </BitField>
      <BitField start="1" size="1" name="WUEN" description="Wakeup Enable">
        <Enum name="0" start="0b0" description="Normal operation. No interrupt generated when address matching in low power mode." />
        <Enum name="1" start="0b1" description="Enables the wakeup function in low power mode." />
      </BitField>
      <BitField start="2" size="1" name="RSTA" description="Repeat START" />
      <BitField start="3" size="1" name="TXAK" description="Transmit Acknowledge Enable">
        <Enum name="0" start="0b0" description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)." />
        <Enum name="1" start="0b1" description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)." />
      </BitField>
      <BitField start="4" size="1" name="TX" description="Transmit Mode Select">
        <Enum name="0" start="0b0" description="Receive" />
        <Enum name="1" start="0b1" description="Transmit" />
      </BitField>
      <BitField start="5" size="1" name="MST" description="Master Mode Select">
        <Enum name="0" start="0b0" description="Slave mode" />
        <Enum name="1" start="0b1" description="Master mode" />
      </BitField>
      <BitField start="6" size="1" name="IICIE" description="I2C Interrupt Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="7" size="1" name="IICEN" description="I2C Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="I2C0_S" access="Read/Write" description="I2C Status register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXAK" description="Receive Acknowledge">
        <Enum name="0" start="0b0" description="Acknowledge signal was received after the completion of one byte of data transmission on the bus" />
        <Enum name="1" start="0b1" description="No acknowledge signal detected" />
      </BitField>
      <BitField start="1" size="1" name="IICIF" description="Interrupt Flag">
        <Enum name="0" start="0b0" description="No interrupt pending" />
        <Enum name="1" start="0b1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="SRW" description="Slave Read/Write">
        <Enum name="0" start="0b0" description="Slave receive, master writing to slave" />
        <Enum name="1" start="0b1" description="Slave transmit, master reading from slave" />
      </BitField>
      <BitField start="3" size="1" name="RAM" description="Range Address Match">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="4" size="1" name="ARBL" description="Arbitration Lost">
        <Enum name="0" start="0b0" description="Standard bus operation." />
        <Enum name="1" start="0b1" description="Loss of arbitration." />
      </BitField>
      <BitField start="5" size="1" name="BUSY" description="Bus Busy">
        <Enum name="0" start="0b0" description="Bus is idle" />
        <Enum name="1" start="0b1" description="Bus is busy" />
      </BitField>
      <BitField start="6" size="1" name="IAAS" description="Addressed As A Slave">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer in progress" />
        <Enum name="1" start="0b1" description="Transfer complete" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="I2C0_D" access="Read/Write" description="I2C Data I/O register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA" description="Data" />
    </Register>
    <Register start="+0x5" size="1" name="I2C0_C2" access="Read/Write" description="I2C Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="AD" description="Slave Address" />
      <BitField start="3" size="1" name="RMEN" description="Range Address Matching Enable">
        <Enum name="0" start="0b0" description="Range mode disabled. No address match occurs for an address within the range of values of the A1 and RA registers." />
        <Enum name="1" start="0b1" description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers." />
      </BitField>
      <BitField start="4" size="1" name="SBRC" description="Slave Baud Rate Control">
        <Enum name="0" start="0b0" description="The slave baud rate follows the master baud rate and clock stretching may occur" />
        <Enum name="1" start="0b1" description="Slave baud rate is independent of the master baud rate" />
      </BitField>
      <BitField start="5" size="1" name="HDRS" description="High Drive Select">
        <Enum name="0" start="0b0" description="Normal drive mode" />
        <Enum name="1" start="0b1" description="High drive mode" />
      </BitField>
      <BitField start="6" size="1" name="ADEXT" description="Address Extension">
        <Enum name="0" start="0b0" description="7-bit address scheme" />
        <Enum name="1" start="0b1" description="10-bit address scheme" />
      </BitField>
      <BitField start="7" size="1" name="GCAEN" description="General Call Address Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="I2C0_FLT" access="Read/Write" description="I2C Programmable Input Glitch Filter register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="FLT" description="I2C Programmable Filter Factor">
        <Enum name="0" start="0b00000" description="No filter/bypass" />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="I2C0_RA" access="Read/Write" description="I2C Range Address register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="RAD" description="Range Slave Address" />
    </Register>
    <Register start="+0x8" size="1" name="I2C0_SMB" access="Read/Write" description="I2C SMBus Control and Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SHTF2IE" description="SHTF2 Interrupt Enable">
        <Enum name="0" start="0b0" description="SHTF2 interrupt is disabled" />
        <Enum name="1" start="0b1" description="SHTF2 interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SHTF2" description="SCL High Timeout Flag 2">
        <Enum name="0" start="0b0" description="No SCL high and SDA low timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA low timeout occurs" />
      </BitField>
      <BitField start="2" size="1" name="SHTF1" description="SCL High Timeout Flag 1">
        <Enum name="0" start="0b0" description="No SCL high and SDA high timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA high timeout occurs" />
      </BitField>
      <BitField start="3" size="1" name="SLTF" description="SCL Low Timeout Flag">
        <Enum name="0" start="0b0" description="No low timeout occurs" />
        <Enum name="1" start="0b1" description="Low timeout occurs" />
      </BitField>
      <BitField start="4" size="1" name="TCKSEL" description="Timeout Counter Clock Select">
        <Enum name="0" start="0b0" description="Timeout counter counts at the frequency of the bus clock / 64" />
        <Enum name="1" start="0b1" description="Timeout counter counts at the frequency of the bus clock" />
      </BitField>
      <BitField start="5" size="1" name="SIICAEN" description="Second I2C Address Enable">
        <Enum name="0" start="0b0" description="I2C address register 2 matching is disabled" />
        <Enum name="1" start="0b1" description="I2C address register 2 matching is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ALERTEN" description="SMBus Alert Response Address Enable">
        <Enum name="0" start="0b0" description="SMBus alert response address matching is disabled" />
        <Enum name="1" start="0b1" description="SMBus alert response address matching is enabled" />
      </BitField>
      <BitField start="7" size="1" name="FACK" description="Fast NACK/ACK Enable">
        <Enum name="0" start="0b0" description="An ACK or NACK is sent on the following receiving data byte" />
        <Enum name="1" start="0b1" description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK." />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="I2C0_A2" access="Read/Write" description="I2C Address Register 2" reset_value="0xC2" reset_mask="0xFF">
      <BitField start="1" size="7" name="SAD" description="SMBus Address" />
    </Register>
    <Register start="+0xA" size="1" name="I2C0_SLTH" access="Read/Write" description="I2C SCL Low Timeout Register High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="Most significant byte of SCL low timeout value that determines the timeout period of SCL low." />
    </Register>
    <Register start="+0xB" size="1" name="I2C0_SLTL" access="Read/Write" description="I2C SCL Low Timeout Register Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="Least significant byte of SCL low timeout value that determines the timeout period of SCL low." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C1" start="0x40067000" description="Inter-Integrated Circuit">
    <Register start="+0" size="1" name="I2C1_A1" access="Read/Write" description="I2C Address Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="AD" description="Address" />
    </Register>
    <Register start="+0x1" size="1" name="I2C1_F" access="Read/Write" description="I2C Frequency Divider register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="ICR" description="ClockRate" />
      <BitField start="6" size="2" name="MULT" description="The MULT bits define the multiplier factor mul">
        <Enum name="00" start="0b00" description="mul = 1" />
        <Enum name="01" start="0b01" description="mul = 2" />
        <Enum name="10" start="0b10" description="mul = 4" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="I2C1_C1" access="Read/Write" description="I2C Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="All DMA signalling disabled." />
        <Enum name="1" start="0b1" description="DMA transfer is enabled and the following conditions trigger the DMA request: While FACK = 0, a data byte is received, either address or data is transmitted. (ACK/NACK automatic) While FACK = 0, the first byte received matches the A1 register or is general call address. If any address matching occurs, IAAS and TCF are set. If the direction of transfer is known from master to slave, then it is not required to check the SRW. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted." />
      </BitField>
      <BitField start="1" size="1" name="WUEN" description="Wakeup Enable">
        <Enum name="0" start="0b0" description="Normal operation. No interrupt generated when address matching in low power mode." />
        <Enum name="1" start="0b1" description="Enables the wakeup function in low power mode." />
      </BitField>
      <BitField start="2" size="1" name="RSTA" description="Repeat START" />
      <BitField start="3" size="1" name="TXAK" description="Transmit Acknowledge Enable">
        <Enum name="0" start="0b0" description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)." />
        <Enum name="1" start="0b1" description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)." />
      </BitField>
      <BitField start="4" size="1" name="TX" description="Transmit Mode Select">
        <Enum name="0" start="0b0" description="Receive" />
        <Enum name="1" start="0b1" description="Transmit" />
      </BitField>
      <BitField start="5" size="1" name="MST" description="Master Mode Select">
        <Enum name="0" start="0b0" description="Slave mode" />
        <Enum name="1" start="0b1" description="Master mode" />
      </BitField>
      <BitField start="6" size="1" name="IICIE" description="I2C Interrupt Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="7" size="1" name="IICEN" description="I2C Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="I2C1_S" access="Read/Write" description="I2C Status register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXAK" description="Receive Acknowledge">
        <Enum name="0" start="0b0" description="Acknowledge signal was received after the completion of one byte of data transmission on the bus" />
        <Enum name="1" start="0b1" description="No acknowledge signal detected" />
      </BitField>
      <BitField start="1" size="1" name="IICIF" description="Interrupt Flag">
        <Enum name="0" start="0b0" description="No interrupt pending" />
        <Enum name="1" start="0b1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="SRW" description="Slave Read/Write">
        <Enum name="0" start="0b0" description="Slave receive, master writing to slave" />
        <Enum name="1" start="0b1" description="Slave transmit, master reading from slave" />
      </BitField>
      <BitField start="3" size="1" name="RAM" description="Range Address Match">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="4" size="1" name="ARBL" description="Arbitration Lost">
        <Enum name="0" start="0b0" description="Standard bus operation." />
        <Enum name="1" start="0b1" description="Loss of arbitration." />
      </BitField>
      <BitField start="5" size="1" name="BUSY" description="Bus Busy">
        <Enum name="0" start="0b0" description="Bus is idle" />
        <Enum name="1" start="0b1" description="Bus is busy" />
      </BitField>
      <BitField start="6" size="1" name="IAAS" description="Addressed As A Slave">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer in progress" />
        <Enum name="1" start="0b1" description="Transfer complete" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="I2C1_D" access="Read/Write" description="I2C Data I/O register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA" description="Data" />
    </Register>
    <Register start="+0x5" size="1" name="I2C1_C2" access="Read/Write" description="I2C Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="AD" description="Slave Address" />
      <BitField start="3" size="1" name="RMEN" description="Range Address Matching Enable">
        <Enum name="0" start="0b0" description="Range mode disabled. No address match occurs for an address within the range of values of the A1 and RA registers." />
        <Enum name="1" start="0b1" description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers." />
      </BitField>
      <BitField start="4" size="1" name="SBRC" description="Slave Baud Rate Control">
        <Enum name="0" start="0b0" description="The slave baud rate follows the master baud rate and clock stretching may occur" />
        <Enum name="1" start="0b1" description="Slave baud rate is independent of the master baud rate" />
      </BitField>
      <BitField start="5" size="1" name="HDRS" description="High Drive Select">
        <Enum name="0" start="0b0" description="Normal drive mode" />
        <Enum name="1" start="0b1" description="High drive mode" />
      </BitField>
      <BitField start="6" size="1" name="ADEXT" description="Address Extension">
        <Enum name="0" start="0b0" description="7-bit address scheme" />
        <Enum name="1" start="0b1" description="10-bit address scheme" />
      </BitField>
      <BitField start="7" size="1" name="GCAEN" description="General Call Address Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="I2C1_FLT" access="Read/Write" description="I2C Programmable Input Glitch Filter register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="FLT" description="I2C Programmable Filter Factor">
        <Enum name="0" start="0b00000" description="No filter/bypass" />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="I2C1_RA" access="Read/Write" description="I2C Range Address register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="RAD" description="Range Slave Address" />
    </Register>
    <Register start="+0x8" size="1" name="I2C1_SMB" access="Read/Write" description="I2C SMBus Control and Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SHTF2IE" description="SHTF2 Interrupt Enable">
        <Enum name="0" start="0b0" description="SHTF2 interrupt is disabled" />
        <Enum name="1" start="0b1" description="SHTF2 interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SHTF2" description="SCL High Timeout Flag 2">
        <Enum name="0" start="0b0" description="No SCL high and SDA low timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA low timeout occurs" />
      </BitField>
      <BitField start="2" size="1" name="SHTF1" description="SCL High Timeout Flag 1">
        <Enum name="0" start="0b0" description="No SCL high and SDA high timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA high timeout occurs" />
      </BitField>
      <BitField start="3" size="1" name="SLTF" description="SCL Low Timeout Flag">
        <Enum name="0" start="0b0" description="No low timeout occurs" />
        <Enum name="1" start="0b1" description="Low timeout occurs" />
      </BitField>
      <BitField start="4" size="1" name="TCKSEL" description="Timeout Counter Clock Select">
        <Enum name="0" start="0b0" description="Timeout counter counts at the frequency of the bus clock / 64" />
        <Enum name="1" start="0b1" description="Timeout counter counts at the frequency of the bus clock" />
      </BitField>
      <BitField start="5" size="1" name="SIICAEN" description="Second I2C Address Enable">
        <Enum name="0" start="0b0" description="I2C address register 2 matching is disabled" />
        <Enum name="1" start="0b1" description="I2C address register 2 matching is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ALERTEN" description="SMBus Alert Response Address Enable">
        <Enum name="0" start="0b0" description="SMBus alert response address matching is disabled" />
        <Enum name="1" start="0b1" description="SMBus alert response address matching is enabled" />
      </BitField>
      <BitField start="7" size="1" name="FACK" description="Fast NACK/ACK Enable">
        <Enum name="0" start="0b0" description="An ACK or NACK is sent on the following receiving data byte" />
        <Enum name="1" start="0b1" description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK." />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="I2C1_A2" access="Read/Write" description="I2C Address Register 2" reset_value="0xC2" reset_mask="0xFF">
      <BitField start="1" size="7" name="SAD" description="SMBus Address" />
    </Register>
    <Register start="+0xA" size="1" name="I2C1_SLTH" access="Read/Write" description="I2C SCL Low Timeout Register High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="Most significant byte of SCL low timeout value that determines the timeout period of SCL low." />
    </Register>
    <Register start="+0xB" size="1" name="I2C1_SLTL" access="Read/Write" description="I2C SCL Low Timeout Register Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="Least significant byte of SCL low timeout value that determines the timeout period of SCL low." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART0" start="0x4006A000" description="Serial Communication Interface">
    <Register start="+0" size="1" name="UART0_BDH" access="Read/Write" description="UART Baud Rate Registers: High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR" description="UART Baud Rate Bits" />
      <BitField start="6" size="1" name="RXEDGIE" description="RxD Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling." />
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled." />
      </BitField>
      <BitField start="7" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="LBKDIF interrupt requests disabled." />
        <Enum name="1" start="0b1" description="LBKDIF interrupt requests enabled." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART0_BDL" access="Read/Write" description="UART Baud Rate Registers: Low" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR" description="UART Baud Rate Bits" />
    </Register>
    <Register start="+0x2" size="1" name="UART0_C1" access="Read/Write" description="UART Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="Parity function disabled." />
        <Enum name="1" start="0b1" description="Parity function enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Idle line wakeup." />
        <Enum name="1" start="0b1" description="Address mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-bit or 8-bit Mode Select">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop." />
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output." />
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal." />
      </BitField>
      <BitField start="6" size="1" name="UARTSWAI" description="UART Stops in Wait Mode">
        <Enum name="0" start="0b0" description="UART clock continues to run in Wait mode." />
        <Enum name="1" start="0b1" description="UART clock freezes while CPU is in Wait mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC." />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART0_C2" access="Read/Write" description="UART Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break characters to be sent." />
      </BitField>
      <BitField start="1" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU." />
      </BitField>
      <BitField start="2" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver off." />
        <Enum name="1" start="0b1" description="Receiver on." />
      </BitField>
      <BitField start="3" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter off." />
        <Enum name="1" start="0b1" description="Transmitter on." />
      </BitField>
      <BitField start="4" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled." />
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled." />
      </BitField>
      <BitField start="5" size="1" name="RIE" description="Receiver Full Interrupt or DMA Transfer Enable">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled." />
      </BitField>
      <BitField start="6" size="1" name="TCIE" description="Transmission Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled." />
        <Enum name="1" start="0b1" description="TC interrupt requests enabled." />
      </BitField>
      <BitField start="7" size="1" name="TIE" description="Transmitter Interrupt or DMA Transfer Enable.">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART0_S1" access="ReadOnly" description="UART Status Register 1" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error." />
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="2" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise." />
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared." />
      </BitField>
      <BitField start="3" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured." />
      </BitField>
      <BitField start="4" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared." />
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted." />
      </BitField>
      <BitField start="5" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER." />
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared." />
      </BitField>
      <BitField start="6" size="1" name="TC" description="Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="7" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]." />
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART0_S2" access="Read/Write" description="UART Status Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit." />
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle." />
      </BitField>
      <BitField start="1" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at one of the following lengths: 10 bit times if C1[M] = 0 11 bit times if C1[M] = 1 and C4[M10] = 0 12 bit times if C1[M] = 1, C4[M10] = 1, and S1[PE] = 1" />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times if C1[M] = 0 or 12 bits time if C1[M] = 1." />
      </BitField>
      <BitField start="2" size="1" name="BRK13" description="Break Transmit Character Length">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long." />
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long." />
      </BitField>
      <BitField start="3" size="1" name="RWUID" description="Receive Wakeup Idle Detect">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character." />
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character." />
      </BitField>
      <BitField start="4" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data is not inverted." />
        <Enum name="1" start="0b1" description="Receive data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="MSBF" description="Most Significant Bit First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]." />
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF" description="RxD Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="7" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character detected." />
        <Enum name="1" start="0b1" description="LIN break character detected." />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART0_C3" access="Read/Write" description="UART Control Register 3" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled." />
      </BitField>
      <BitField start="1" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled." />
      </BitField>
      <BitField start="2" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled." />
      </BitField>
      <BitField start="3" size="1" name="ORIE" description="Overrun Error Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts are disabled." />
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled." />
      </BitField>
      <BitField start="4" size="1" name="TXINV" description="Transmit Data Inversion.">
        <Enum name="0" start="0b0" description="Transmit data is not inverted." />
        <Enum name="1" start="0b1" description="Transmit data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="TXDIR" description="Transmitter Pin Data Direction in Single-Wire mode">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode." />
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode." />
      </BitField>
      <BitField start="6" size="1" name="T8" description="Transmit Bit 8" />
      <BitField start="7" size="1" name="R8" description="Received Bit 8" />
    </Register>
    <Register start="+0x7" size="1" name="UART0_D" access="Read/Write" description="UART Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT" description="Reads return the contents of the read-only receive data register and writes go to the write-only transmit data register" />
    </Register>
    <Register start="+0x8" size="1" name="UART0_MA1" access="Read/Write" description="UART Match Address Registers 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0x9" size="1" name="UART0_MA2" access="Read/Write" description="UART Match Address Registers 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0xA" size="1" name="UART0_C4" access="Read/Write" description="UART Control Register 4" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA" description="Baud Rate Fine Adjust" />
      <BitField start="5" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission." />
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission." />
      </BitField>
      <BitField start="6" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
      <BitField start="7" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART0_C5" access="Read/Write" description="UART Control Register 5" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RDMAS" description="Receiver Full DMA Select">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service." />
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer." />
      </BitField>
      <BitField start="7" size="1" name="TDMAS" description="Transmitter DMA Select">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service." />
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART0_ED" access="ReadOnly" description="UART Extended Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE" description="The current received dataword contained in D and C3[R8] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="7" size="1" name="NOISY" description="The current received dataword contained in D and C3[R8] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART0_MODEM" access="Read/Write" description="UART Modem Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) (FIFO)" />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]." />
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="UART0_IR" access="Read/Write" description="UART Infrared Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="3/16." />
        <Enum name="01" start="0b01" description="1/16." />
        <Enum name="10" start="0b10" description="1/32." />
        <Enum name="11" start="0b11" description="1/4." />
      </BitField>
      <BitField start="2" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART0_PFIFO" access="Read/Write" description="UART FIFO Parameters" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART0_CFIFO" access="Read/Write" description="UART FIFO Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="1" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="2" size="1" name="RXOFE" description="Receive FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART0_SFIFO" access="Read/Write" description="UART FIFO Status Register" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="2" size="1" name="RXOF" description="Receiver Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="6" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="7" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART0_TWFIFO" access="Read/Write" description="UART FIFO Transmit Watermark" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
    </Register>
    <Register start="+0x14" size="1" name="UART0_TCFIFO" access="ReadOnly" description="UART FIFO Transmit Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit Counter" />
    </Register>
    <Register start="+0x15" size="1" name="UART0_RWFIFO" access="Read/Write" description="UART FIFO Receive Watermark" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER" description="Receive Watermark" />
    </Register>
    <Register start="+0x16" size="1" name="UART0_RCFIFO" access="ReadOnly" description="UART FIFO Receive Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
    <Register start="+0x18" size="1" name="UART0_C7816" access="Read/Write" description="UART 7816 Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="ISO_7816E" description="ISO-7816 Functionality Enabled">
        <Enum name="0" start="0b0" description="ISO-7816 functionality is turned off/not enabled." />
        <Enum name="1" start="0b1" description="ISO-7816 functionality is turned on/enabled." />
      </BitField>
      <BitField start="1" size="1" name="TTYPE" description="Transfer Type">
        <Enum name="0" start="0b0" description="T = 0 per the ISO-7816 specification." />
        <Enum name="1" start="0b1" description="T = 1 per the ISO-7816 specification." />
      </BitField>
      <BitField start="2" size="1" name="INIT" description="Detect Initial Character">
        <Enum name="0" start="0b0" description="Normal operating mode. Receiver does not seek to identify initial character." />
        <Enum name="1" start="0b1" description="Receiver searches for initial character." />
      </BitField>
      <BitField start="3" size="1" name="ANACK" description="Generate NACK on Error">
        <Enum name="0" start="0b0" description="No NACK is automatically generated." />
        <Enum name="1" start="0b1" description="A NACK is automatically generated if a parity error is detected or if an invalid initial character is detected." />
      </BitField>
      <BitField start="4" size="1" name="ONACK" description="Generate NACK on Overflow">
        <Enum name="0" start="0b0" description="The received data does not generate a NACK when the receipt of the data results in an overflow event." />
        <Enum name="1" start="0b1" description="If the receiver buffer overflows, a NACK is automatically sent on a received character." />
      </BitField>
    </Register>
    <Register start="+0x19" size="1" name="UART0_IE7816" access="Read/Write" description="UART 7816 Interrupt Enable Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXTE" description="Receive Threshold Exceeded Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[RXT] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[RXT] results in the generation of an interrupt." />
      </BitField>
      <BitField start="1" size="1" name="TXTE" description="Transmit Threshold Exceeded Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[TXT] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[TXT] results in the generation of an interrupt." />
      </BitField>
      <BitField start="2" size="1" name="GTVE" description="Guard Timer Violated Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[GTV] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[GTV] results in the generation of an interrupt." />
      </BitField>
      <BitField start="4" size="1" name="INITDE" description="Initial Character Detected Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[INITD] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[INITD] results in the generation of an interrupt." />
      </BitField>
      <BitField start="5" size="1" name="BWTE" description="Block Wait Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[BWT] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[BWT] results in the generation of an interrupt." />
      </BitField>
      <BitField start="6" size="1" name="CWTE" description="Character Wait Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[CWT] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[CWT] results in the generation of an interrupt." />
      </BitField>
      <BitField start="7" size="1" name="WTE" description="Wait Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="The assertion of IS7816[WT] does not result in the generation of an interrupt." />
        <Enum name="1" start="0b1" description="The assertion of IS7816[WT] results in the generation of an interrupt." />
      </BitField>
    </Register>
    <Register start="+0x1A" size="1" name="UART0_IS7816" access="Read/Write" description="UART 7816 Interrupt Status Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXT" description="Receive Threshold Exceeded Interrupt">
        <Enum name="0" start="0b0" description="The number of consecutive NACKS generated as a result of parity errors and buffer overruns is less than or equal to the value in ET7816[RXTHRESHOLD]." />
        <Enum name="1" start="0b1" description="The number of consecutive NACKS generated as a result of parity errors and buffer overruns is greater than the value in ET7816[RXTHRESHOLD]." />
      </BitField>
      <BitField start="1" size="1" name="TXT" description="Transmit Threshold Exceeded Interrupt">
        <Enum name="0" start="0b0" description="The number of retries and corresponding NACKS does not exceed the value in ET7816[TXTHRESHOLD]." />
        <Enum name="1" start="0b1" description="The number of retries and corresponding NACKS exceeds the value in ET7816[TXTHRESHOLD]." />
      </BitField>
      <BitField start="2" size="1" name="GTV" description="Guard Timer Violated Interrupt">
        <Enum name="0" start="0b0" description="A guard time (GT, CGT, or BGT) has not been violated." />
        <Enum name="1" start="0b1" description="A guard time (GT, CGT, or BGT) has been violated." />
      </BitField>
      <BitField start="4" size="1" name="INITD" description="Initial Character Detected Interrupt">
        <Enum name="0" start="0b0" description="A valid initial character has not been received." />
        <Enum name="1" start="0b1" description="A valid initial character has been received." />
      </BitField>
      <BitField start="5" size="1" name="BWT" description="Block Wait Timer Interrupt">
        <Enum name="0" start="0b0" description="Block wait time (BWT) has not been violated." />
        <Enum name="1" start="0b1" description="Block wait time (BWT) has been violated." />
      </BitField>
      <BitField start="6" size="1" name="CWT" description="Character Wait Timer Interrupt">
        <Enum name="0" start="0b0" description="Character wait time (CWT) has not been violated." />
        <Enum name="1" start="0b1" description="Character wait time (CWT) has been violated." />
      </BitField>
      <BitField start="7" size="1" name="WT" description="Wait Timer Interrupt">
        <Enum name="0" start="0b0" description="Wait time (WT) has not been violated." />
        <Enum name="1" start="0b1" description="Wait time (WT) has been violated." />
      </BitField>
    </Register>
    <Register start="+0x1B" size="1" name="UART0_WP7816T0" access="Read/Write" description="UART 7816 Wait Parameter Register" reset_value="0xA" reset_mask="0xFF">
      <BitField start="0" size="8" name="WI" description="Wait Timer Interrupt (C7816[TTYPE] = 0)" />
    </Register>
    <Register start="+0x1B" size="1" name="UART0_WP7816T1" access="Read/Write" description="UART 7816 Wait Parameter Register" reset_value="0xA" reset_mask="0xFF">
      <BitField start="0" size="4" name="BWI" description="Block Wait Time Integer(C7816[TTYPE] = 1)" />
      <BitField start="4" size="4" name="CWI" description="Character Wait Time Integer (C7816[TTYPE] = 1)" />
    </Register>
    <Register start="+0x1C" size="1" name="UART0_WN7816" access="Read/Write" description="UART 7816 Wait N Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="GTN" description="Guard Band N" />
    </Register>
    <Register start="+0x1D" size="1" name="UART0_WF7816" access="Read/Write" description="UART 7816 Wait FD Register" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="GTFD" description="FD Multiplier" />
    </Register>
    <Register start="+0x1E" size="1" name="UART0_ET7816" access="Read/Write" description="UART 7816 Error Threshold Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="RXTHRESHOLD" description="Receive NACK Threshold" />
      <BitField start="4" size="4" name="TXTHRESHOLD" description="Transmit NACK Threshold">
        <Enum name="0" start="0b0000" description="TXT asserts on the first NACK that is received." />
        <Enum name="1" start="0b0001" description="TXT asserts on the second NACK that is received." />
      </BitField>
    </Register>
    <Register start="+0x1F" size="1" name="UART0_TL7816" access="Read/Write" description="UART 7816 Transmit Length Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TLEN" description="Transmit Length" />
    </Register>
    <Register start="+0x21" size="1" name="UART0_C6" access="Read/Write" description="UART CEA709.1-B Control Register 6" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="CP" description="Collision Signal Polarity">
        <Enum name="0" start="0b0" description="Collision signal is active low." />
        <Enum name="1" start="0b1" description="Collision signal is active high." />
      </BitField>
      <BitField start="5" size="1" name="CE" description="Collision Enable">
        <Enum name="0" start="0b0" description="Collision detect feature is disabled." />
        <Enum name="1" start="0b1" description="Collision detect feature is enabled." />
      </BitField>
      <BitField start="6" size="1" name="TX709" description="CEA709.1-B Transmit Enable">
        <Enum name="0" start="0b0" description="CEA709.1-B transmitter is disabled." />
        <Enum name="1" start="0b1" description="CEA709.1-B transmitter is enabled." />
      </BitField>
      <BitField start="7" size="1" name="EN709" description="EN709">
        <Enum name="0" start="0b0" description="CEA709.1-B is disabled." />
        <Enum name="1" start="0b1" description="CEA709.1-B is enabled" />
      </BitField>
    </Register>
    <Register start="+0x22" size="1" name="UART0_PCTH" access="Read/Write" description="UART CEA709.1-B Packet Cycle Time Counter High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PCTH" description="Packet Cycle Time Counter High" />
    </Register>
    <Register start="+0x23" size="1" name="UART0_PCTL" access="Read/Write" description="UART CEA709.1-B Packet Cycle Time Counter Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PCTL" description="Packet Cycle Time Counter Low" />
    </Register>
    <Register start="+0x24" size="1" name="UART0_B1T" access="Read/Write" description="UART CEA709.1-B Beta1 Timer" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="B1T" description="Beta1 Timer" />
    </Register>
    <Register start="+0x25" size="1" name="UART0_SDTH" access="Read/Write" description="UART CEA709.1-B Secondary Delay Timer High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SDTH" description="Secondary Delay Timer High" />
    </Register>
    <Register start="+0x26" size="1" name="UART0_SDTL" access="Read/Write" description="UART CEA709.1-B Secondary Delay Timer Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SDTL" description="Secondary Delay Timer Low" />
    </Register>
    <Register start="+0x27" size="1" name="UART0_PRE" access="Read/Write" description="UART CEA709.1-B Preamble" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PREAMBLE" description="CEA709.1-B Preamble Register" />
    </Register>
    <Register start="+0x28" size="1" name="UART0_TPL" access="Read/Write" description="UART CEA709.1-B Transmit Packet Length" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TPL" description="Transmit Packet Length Register" />
    </Register>
    <Register start="+0x29" size="1" name="UART0_IE" access="Read/Write" description="UART CEA709.1-B Interrupt Enable Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXFIE" description="Transmission Fail Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="1" size="1" name="PSIE" description="Preamble Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="PCTEIE" description="Packet Cycle Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="PTXIE" description="Packet Transmitted Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="4" size="1" name="PRXIE" description="Packet Received Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="5" size="1" name="ISDIE" description="Initial Sync Detection Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="6" size="1" name="WBEIE" description="WBASE Expired Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x2A" size="1" name="UART0_WB" access="Read/Write" description="UART CEA709.1-B WBASE" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="WBASE" description="CEA709.1-B WBASE register" />
    </Register>
    <Register start="+0x2B" size="1" name="UART0_S3" access="Read/Write" description="UART CEA709.1-B Status Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXFF" description="Transmission Fail Flag">
        <Enum name="0" start="0b0" description="Transmission continues normally." />
        <Enum name="1" start="0b1" description="Transmission has failed." />
      </BitField>
      <BitField start="1" size="1" name="PSF" description="Preamble Start Flag">
        <Enum name="0" start="0b0" description="Preamble start is not detected." />
        <Enum name="1" start="0b1" description="Preamble start is detected." />
      </BitField>
      <BitField start="2" size="1" name="PCTEF" description="Packet Cycle Timer Expired Flag">
        <Enum name="0" start="0b0" description="Packet cycle time has not expired." />
        <Enum name="1" start="0b1" description="Packet cycle time has expired." />
      </BitField>
      <BitField start="3" size="1" name="PTXF" description="Packet Transmitted Flag">
        <Enum name="0" start="0b0" description="Packet transmission is not complete." />
        <Enum name="1" start="0b1" description="Packet transmission is complete." />
      </BitField>
      <BitField start="4" size="1" name="PRXF" description="Packet Received Flag">
        <Enum name="0" start="0b0" description="Packet is not received." />
        <Enum name="1" start="0b1" description="Packet is received." />
      </BitField>
      <BitField start="5" size="1" name="ISD" description="Initial Sync Detect">
        <Enum name="0" start="0b0" description="Initial sync is not detected." />
        <Enum name="1" start="0b1" description="Initial sync is detected." />
      </BitField>
      <BitField start="6" size="1" name="WBEF" description="Wbase Expired Flag">
        <Enum name="0" start="0b0" description="WBASE time period has not expired." />
        <Enum name="1" start="0b1" description="WBASE time period has expired after beta1 time slots." />
      </BitField>
      <BitField start="7" size="1" name="PEF" description="Preamble Error Flag">
        <Enum name="0" start="0b0" description="Preamble is correct." />
        <Enum name="1" start="0b1" description="Preamble has an error." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="1" name="UART0_S4" access="Read/Write" description="UART CEA709.1-B Status Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="FE" description="Framing Error">
        <Enum name="0" start="0b0" description="Received packet is byte bound." />
        <Enum name="1" start="0b1" description="Received packet is not byte bound." />
      </BitField>
      <BitField start="1" size="1" name="ILCV" description="Improper Line Code Violation">
        <Enum name="0" start="0b0" description="Line code violation received is proper." />
        <Enum name="1" start="0b1" description="Line code violation received is improper, that is, less than three bit periods." />
      </BitField>
      <BitField start="2" size="2" name="CDET" description="CDET">
        <Enum name="00" start="0b00" description="No collision." />
        <Enum name="01" start="0b01" description="Collision occurred during preamble." />
        <Enum name="10" start="0b10" description="Collision occurred during data." />
        <Enum name="11" start="0b11" description="Collision occurred during line code violation." />
      </BitField>
      <BitField start="4" size="1" name="INITF" description="Initial Synchronization Fail Flag">
        <Enum name="0" start="0b0" description="Initial synchronization has not failed." />
        <Enum name="1" start="0b1" description="Initial synchronization has failed." />
      </BitField>
    </Register>
    <Register start="+0x2D" size="1" name="UART0_RPL" access="ReadOnly" description="UART CEA709.1-B Received Packet Length" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RPL" description="Received Packet Length" />
    </Register>
    <Register start="+0x2E" size="1" name="UART0_RPREL" access="ReadOnly" description="UART CEA709.1-B Received Preamble Length" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RPREL" description="Received Preamble Length" />
    </Register>
    <Register start="+0x2F" size="1" name="UART0_CPW" access="Read/Write" description="UART CEA709.1-B Collision Pulse Width" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CPW" description="CEA709.1-B CPW register" />
    </Register>
    <Register start="+0x30" size="1" name="UART0_RIDT" access="Read/Write" description="UART CEA709.1-B Receive Indeterminate Time" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RIDT" description="CEA709.1-B Receive IDT register" />
    </Register>
    <Register start="+0x31" size="1" name="UART0_TIDT" access="Read/Write" description="UART CEA709.1-B Transmit Indeterminate Time" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TIDT" description="CEA709.1-B Transmit IDT Register" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART1" start="0x4006B000" description="Serial Communication Interface">
    <Register start="+0" size="1" name="UART1_BDH" access="Read/Write" description="UART Baud Rate Registers: High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR" description="UART Baud Rate Bits" />
      <BitField start="6" size="1" name="RXEDGIE" description="RxD Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling." />
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled." />
      </BitField>
      <BitField start="7" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="LBKDIF interrupt requests disabled." />
        <Enum name="1" start="0b1" description="LBKDIF interrupt requests enabled." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART1_BDL" access="Read/Write" description="UART Baud Rate Registers: Low" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR" description="UART Baud Rate Bits" />
    </Register>
    <Register start="+0x2" size="1" name="UART1_C1" access="Read/Write" description="UART Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="Parity function disabled." />
        <Enum name="1" start="0b1" description="Parity function enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Idle line wakeup." />
        <Enum name="1" start="0b1" description="Address mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-bit or 8-bit Mode Select">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop." />
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output." />
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal." />
      </BitField>
      <BitField start="6" size="1" name="UARTSWAI" description="UART Stops in Wait Mode">
        <Enum name="0" start="0b0" description="UART clock continues to run in Wait mode." />
        <Enum name="1" start="0b1" description="UART clock freezes while CPU is in Wait mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC." />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART1_C2" access="Read/Write" description="UART Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break characters to be sent." />
      </BitField>
      <BitField start="1" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU." />
      </BitField>
      <BitField start="2" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver off." />
        <Enum name="1" start="0b1" description="Receiver on." />
      </BitField>
      <BitField start="3" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter off." />
        <Enum name="1" start="0b1" description="Transmitter on." />
      </BitField>
      <BitField start="4" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled." />
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled." />
      </BitField>
      <BitField start="5" size="1" name="RIE" description="Receiver Full Interrupt or DMA Transfer Enable">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled." />
      </BitField>
      <BitField start="6" size="1" name="TCIE" description="Transmission Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled." />
        <Enum name="1" start="0b1" description="TC interrupt requests enabled." />
      </BitField>
      <BitField start="7" size="1" name="TIE" description="Transmitter Interrupt or DMA Transfer Enable.">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART1_S1" access="ReadOnly" description="UART Status Register 1" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error." />
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="2" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise." />
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared." />
      </BitField>
      <BitField start="3" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured." />
      </BitField>
      <BitField start="4" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared." />
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted." />
      </BitField>
      <BitField start="5" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER." />
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared." />
      </BitField>
      <BitField start="6" size="1" name="TC" description="Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="7" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]." />
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART1_S2" access="Read/Write" description="UART Status Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit." />
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle." />
      </BitField>
      <BitField start="1" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at one of the following lengths: 10 bit times if C1[M] = 0 11 bit times if C1[M] = 1 and C4[M10] = 0 12 bit times if C1[M] = 1, C4[M10] = 1, and S1[PE] = 1" />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times if C1[M] = 0 or 12 bits time if C1[M] = 1." />
      </BitField>
      <BitField start="2" size="1" name="BRK13" description="Break Transmit Character Length">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long." />
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long." />
      </BitField>
      <BitField start="3" size="1" name="RWUID" description="Receive Wakeup Idle Detect">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character." />
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character." />
      </BitField>
      <BitField start="4" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data is not inverted." />
        <Enum name="1" start="0b1" description="Receive data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="MSBF" description="Most Significant Bit First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]." />
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF" description="RxD Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="7" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character detected." />
        <Enum name="1" start="0b1" description="LIN break character detected." />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART1_C3" access="Read/Write" description="UART Control Register 3" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled." />
      </BitField>
      <BitField start="1" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled." />
      </BitField>
      <BitField start="2" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled." />
      </BitField>
      <BitField start="3" size="1" name="ORIE" description="Overrun Error Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts are disabled." />
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled." />
      </BitField>
      <BitField start="4" size="1" name="TXINV" description="Transmit Data Inversion.">
        <Enum name="0" start="0b0" description="Transmit data is not inverted." />
        <Enum name="1" start="0b1" description="Transmit data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="TXDIR" description="Transmitter Pin Data Direction in Single-Wire mode">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode." />
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode." />
      </BitField>
      <BitField start="6" size="1" name="T8" description="Transmit Bit 8" />
      <BitField start="7" size="1" name="R8" description="Received Bit 8" />
    </Register>
    <Register start="+0x7" size="1" name="UART1_D" access="Read/Write" description="UART Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT" description="Reads return the contents of the read-only receive data register and writes go to the write-only transmit data register" />
    </Register>
    <Register start="+0x8" size="1" name="UART1_MA1" access="Read/Write" description="UART Match Address Registers 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0x9" size="1" name="UART1_MA2" access="Read/Write" description="UART Match Address Registers 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0xA" size="1" name="UART1_C4" access="Read/Write" description="UART Control Register 4" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA" description="Baud Rate Fine Adjust" />
      <BitField start="5" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission." />
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission." />
      </BitField>
      <BitField start="6" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
      <BitField start="7" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART1_C5" access="Read/Write" description="UART Control Register 5" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RDMAS" description="Receiver Full DMA Select">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service." />
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer." />
      </BitField>
      <BitField start="7" size="1" name="TDMAS" description="Transmitter DMA Select">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service." />
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART1_ED" access="ReadOnly" description="UART Extended Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE" description="The current received dataword contained in D and C3[R8] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="7" size="1" name="NOISY" description="The current received dataword contained in D and C3[R8] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART1_MODEM" access="Read/Write" description="UART Modem Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) (FIFO)" />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]." />
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="UART1_IR" access="Read/Write" description="UART Infrared Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="3/16." />
        <Enum name="01" start="0b01" description="1/16." />
        <Enum name="10" start="0b10" description="1/32." />
        <Enum name="11" start="0b11" description="1/4." />
      </BitField>
      <BitField start="2" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART1_PFIFO" access="Read/Write" description="UART FIFO Parameters" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART1_CFIFO" access="Read/Write" description="UART FIFO Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="1" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="2" size="1" name="RXOFE" description="Receive FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART1_SFIFO" access="Read/Write" description="UART FIFO Status Register" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="2" size="1" name="RXOF" description="Receiver Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="6" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="7" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART1_TWFIFO" access="Read/Write" description="UART FIFO Transmit Watermark" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
    </Register>
    <Register start="+0x14" size="1" name="UART1_TCFIFO" access="ReadOnly" description="UART FIFO Transmit Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit Counter" />
    </Register>
    <Register start="+0x15" size="1" name="UART1_RWFIFO" access="Read/Write" description="UART FIFO Receive Watermark" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER" description="Receive Watermark" />
    </Register>
    <Register start="+0x16" size="1" name="UART1_RCFIFO" access="ReadOnly" description="UART FIFO Receive Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART2" start="0x4006C000" description="Serial Communication Interface">
    <Register start="+0" size="1" name="UART2_BDH" access="Read/Write" description="UART Baud Rate Registers: High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR" description="UART Baud Rate Bits" />
      <BitField start="6" size="1" name="RXEDGIE" description="RxD Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling." />
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled." />
      </BitField>
      <BitField start="7" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="LBKDIF interrupt requests disabled." />
        <Enum name="1" start="0b1" description="LBKDIF interrupt requests enabled." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART2_BDL" access="Read/Write" description="UART Baud Rate Registers: Low" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR" description="UART Baud Rate Bits" />
    </Register>
    <Register start="+0x2" size="1" name="UART2_C1" access="Read/Write" description="UART Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="Parity function disabled." />
        <Enum name="1" start="0b1" description="Parity function enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Idle line wakeup." />
        <Enum name="1" start="0b1" description="Address mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-bit or 8-bit Mode Select">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop." />
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output." />
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal." />
      </BitField>
      <BitField start="6" size="1" name="UARTSWAI" description="UART Stops in Wait Mode">
        <Enum name="0" start="0b0" description="UART clock continues to run in Wait mode." />
        <Enum name="1" start="0b1" description="UART clock freezes while CPU is in Wait mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC." />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART2_C2" access="Read/Write" description="UART Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break characters to be sent." />
      </BitField>
      <BitField start="1" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU." />
      </BitField>
      <BitField start="2" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver off." />
        <Enum name="1" start="0b1" description="Receiver on." />
      </BitField>
      <BitField start="3" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter off." />
        <Enum name="1" start="0b1" description="Transmitter on." />
      </BitField>
      <BitField start="4" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled." />
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled." />
      </BitField>
      <BitField start="5" size="1" name="RIE" description="Receiver Full Interrupt or DMA Transfer Enable">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled." />
      </BitField>
      <BitField start="6" size="1" name="TCIE" description="Transmission Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled." />
        <Enum name="1" start="0b1" description="TC interrupt requests enabled." />
      </BitField>
      <BitField start="7" size="1" name="TIE" description="Transmitter Interrupt or DMA Transfer Enable.">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART2_S1" access="ReadOnly" description="UART Status Register 1" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error." />
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="2" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise." />
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared." />
      </BitField>
      <BitField start="3" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured." />
      </BitField>
      <BitField start="4" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared." />
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted." />
      </BitField>
      <BitField start="5" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER." />
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared." />
      </BitField>
      <BitField start="6" size="1" name="TC" description="Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="7" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]." />
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART2_S2" access="Read/Write" description="UART Status Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit." />
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle." />
      </BitField>
      <BitField start="1" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at one of the following lengths: 10 bit times if C1[M] = 0 11 bit times if C1[M] = 1 and C4[M10] = 0 12 bit times if C1[M] = 1, C4[M10] = 1, and S1[PE] = 1" />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times if C1[M] = 0 or 12 bits time if C1[M] = 1." />
      </BitField>
      <BitField start="2" size="1" name="BRK13" description="Break Transmit Character Length">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long." />
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long." />
      </BitField>
      <BitField start="3" size="1" name="RWUID" description="Receive Wakeup Idle Detect">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character." />
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character." />
      </BitField>
      <BitField start="4" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data is not inverted." />
        <Enum name="1" start="0b1" description="Receive data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="MSBF" description="Most Significant Bit First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]." />
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF" description="RxD Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="7" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character detected." />
        <Enum name="1" start="0b1" description="LIN break character detected." />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART2_C3" access="Read/Write" description="UART Control Register 3" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled." />
      </BitField>
      <BitField start="1" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled." />
      </BitField>
      <BitField start="2" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled." />
      </BitField>
      <BitField start="3" size="1" name="ORIE" description="Overrun Error Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts are disabled." />
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled." />
      </BitField>
      <BitField start="4" size="1" name="TXINV" description="Transmit Data Inversion.">
        <Enum name="0" start="0b0" description="Transmit data is not inverted." />
        <Enum name="1" start="0b1" description="Transmit data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="TXDIR" description="Transmitter Pin Data Direction in Single-Wire mode">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode." />
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode." />
      </BitField>
      <BitField start="6" size="1" name="T8" description="Transmit Bit 8" />
      <BitField start="7" size="1" name="R8" description="Received Bit 8" />
    </Register>
    <Register start="+0x7" size="1" name="UART2_D" access="Read/Write" description="UART Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT" description="Reads return the contents of the read-only receive data register and writes go to the write-only transmit data register" />
    </Register>
    <Register start="+0x8" size="1" name="UART2_MA1" access="Read/Write" description="UART Match Address Registers 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0x9" size="1" name="UART2_MA2" access="Read/Write" description="UART Match Address Registers 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0xA" size="1" name="UART2_C4" access="Read/Write" description="UART Control Register 4" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA" description="Baud Rate Fine Adjust" />
      <BitField start="5" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission." />
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission." />
      </BitField>
      <BitField start="6" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
      <BitField start="7" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART2_C5" access="Read/Write" description="UART Control Register 5" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RDMAS" description="Receiver Full DMA Select">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service." />
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer." />
      </BitField>
      <BitField start="7" size="1" name="TDMAS" description="Transmitter DMA Select">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service." />
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART2_ED" access="ReadOnly" description="UART Extended Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE" description="The current received dataword contained in D and C3[R8] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="7" size="1" name="NOISY" description="The current received dataword contained in D and C3[R8] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART2_MODEM" access="Read/Write" description="UART Modem Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) (FIFO)" />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]." />
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="UART2_IR" access="Read/Write" description="UART Infrared Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="3/16." />
        <Enum name="01" start="0b01" description="1/16." />
        <Enum name="10" start="0b10" description="1/32." />
        <Enum name="11" start="0b11" description="1/4." />
      </BitField>
      <BitField start="2" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART2_PFIFO" access="Read/Write" description="UART FIFO Parameters" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART2_CFIFO" access="Read/Write" description="UART FIFO Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="1" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="2" size="1" name="RXOFE" description="Receive FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART2_SFIFO" access="Read/Write" description="UART FIFO Status Register" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="2" size="1" name="RXOF" description="Receiver Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="6" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="7" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART2_TWFIFO" access="Read/Write" description="UART FIFO Transmit Watermark" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
    </Register>
    <Register start="+0x14" size="1" name="UART2_TCFIFO" access="ReadOnly" description="UART FIFO Transmit Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit Counter" />
    </Register>
    <Register start="+0x15" size="1" name="UART2_RWFIFO" access="Read/Write" description="UART FIFO Receive Watermark" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER" description="Receive Watermark" />
    </Register>
    <Register start="+0x16" size="1" name="UART2_RCFIFO" access="ReadOnly" description="UART FIFO Receive Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART3" start="0x4006D000" description="Serial Communication Interface">
    <Register start="+0" size="1" name="UART3_BDH" access="Read/Write" description="UART Baud Rate Registers: High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR" description="UART Baud Rate Bits" />
      <BitField start="6" size="1" name="RXEDGIE" description="RxD Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling." />
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled." />
      </BitField>
      <BitField start="7" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="LBKDIF interrupt requests disabled." />
        <Enum name="1" start="0b1" description="LBKDIF interrupt requests enabled." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART3_BDL" access="Read/Write" description="UART Baud Rate Registers: Low" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR" description="UART Baud Rate Bits" />
    </Register>
    <Register start="+0x2" size="1" name="UART3_C1" access="Read/Write" description="UART Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="Parity function disabled." />
        <Enum name="1" start="0b1" description="Parity function enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Idle line wakeup." />
        <Enum name="1" start="0b1" description="Address mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-bit or 8-bit Mode Select">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop." />
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output." />
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal." />
      </BitField>
      <BitField start="6" size="1" name="UARTSWAI" description="UART Stops in Wait Mode">
        <Enum name="0" start="0b0" description="UART clock continues to run in Wait mode." />
        <Enum name="1" start="0b1" description="UART clock freezes while CPU is in Wait mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC." />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART3_C2" access="Read/Write" description="UART Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break characters to be sent." />
      </BitField>
      <BitField start="1" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU." />
      </BitField>
      <BitField start="2" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver off." />
        <Enum name="1" start="0b1" description="Receiver on." />
      </BitField>
      <BitField start="3" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter off." />
        <Enum name="1" start="0b1" description="Transmitter on." />
      </BitField>
      <BitField start="4" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled." />
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled." />
      </BitField>
      <BitField start="5" size="1" name="RIE" description="Receiver Full Interrupt or DMA Transfer Enable">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled." />
      </BitField>
      <BitField start="6" size="1" name="TCIE" description="Transmission Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled." />
        <Enum name="1" start="0b1" description="TC interrupt requests enabled." />
      </BitField>
      <BitField start="7" size="1" name="TIE" description="Transmitter Interrupt or DMA Transfer Enable.">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART3_S1" access="ReadOnly" description="UART Status Register 1" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error." />
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="2" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise." />
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared." />
      </BitField>
      <BitField start="3" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured." />
      </BitField>
      <BitField start="4" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared." />
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted." />
      </BitField>
      <BitField start="5" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER." />
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared." />
      </BitField>
      <BitField start="6" size="1" name="TC" description="Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="7" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]." />
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART3_S2" access="Read/Write" description="UART Status Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit." />
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle." />
      </BitField>
      <BitField start="1" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at one of the following lengths: 10 bit times if C1[M] = 0 11 bit times if C1[M] = 1 and C4[M10] = 0 12 bit times if C1[M] = 1, C4[M10] = 1, and S1[PE] = 1" />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times if C1[M] = 0 or 12 bits time if C1[M] = 1." />
      </BitField>
      <BitField start="2" size="1" name="BRK13" description="Break Transmit Character Length">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long." />
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long." />
      </BitField>
      <BitField start="3" size="1" name="RWUID" description="Receive Wakeup Idle Detect">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character." />
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character." />
      </BitField>
      <BitField start="4" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data is not inverted." />
        <Enum name="1" start="0b1" description="Receive data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="MSBF" description="Most Significant Bit First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]." />
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF" description="RxD Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="7" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character detected." />
        <Enum name="1" start="0b1" description="LIN break character detected." />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART3_C3" access="Read/Write" description="UART Control Register 3" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled." />
      </BitField>
      <BitField start="1" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled." />
      </BitField>
      <BitField start="2" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled." />
      </BitField>
      <BitField start="3" size="1" name="ORIE" description="Overrun Error Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts are disabled." />
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled." />
      </BitField>
      <BitField start="4" size="1" name="TXINV" description="Transmit Data Inversion.">
        <Enum name="0" start="0b0" description="Transmit data is not inverted." />
        <Enum name="1" start="0b1" description="Transmit data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="TXDIR" description="Transmitter Pin Data Direction in Single-Wire mode">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode." />
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode." />
      </BitField>
      <BitField start="6" size="1" name="T8" description="Transmit Bit 8" />
      <BitField start="7" size="1" name="R8" description="Received Bit 8" />
    </Register>
    <Register start="+0x7" size="1" name="UART3_D" access="Read/Write" description="UART Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT" description="Reads return the contents of the read-only receive data register and writes go to the write-only transmit data register" />
    </Register>
    <Register start="+0x8" size="1" name="UART3_MA1" access="Read/Write" description="UART Match Address Registers 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0x9" size="1" name="UART3_MA2" access="Read/Write" description="UART Match Address Registers 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0xA" size="1" name="UART3_C4" access="Read/Write" description="UART Control Register 4" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA" description="Baud Rate Fine Adjust" />
      <BitField start="5" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission." />
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission." />
      </BitField>
      <BitField start="6" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
      <BitField start="7" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART3_C5" access="Read/Write" description="UART Control Register 5" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RDMAS" description="Receiver Full DMA Select">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service." />
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer." />
      </BitField>
      <BitField start="7" size="1" name="TDMAS" description="Transmitter DMA Select">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service." />
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART3_ED" access="ReadOnly" description="UART Extended Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE" description="The current received dataword contained in D and C3[R8] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="7" size="1" name="NOISY" description="The current received dataword contained in D and C3[R8] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART3_MODEM" access="Read/Write" description="UART Modem Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) (FIFO)" />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]." />
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="UART3_IR" access="Read/Write" description="UART Infrared Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="3/16." />
        <Enum name="01" start="0b01" description="1/16." />
        <Enum name="10" start="0b10" description="1/32." />
        <Enum name="11" start="0b11" description="1/4." />
      </BitField>
      <BitField start="2" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART3_PFIFO" access="Read/Write" description="UART FIFO Parameters" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART3_CFIFO" access="Read/Write" description="UART FIFO Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="1" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="2" size="1" name="RXOFE" description="Receive FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART3_SFIFO" access="Read/Write" description="UART FIFO Status Register" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="2" size="1" name="RXOF" description="Receiver Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="6" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="7" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART3_TWFIFO" access="Read/Write" description="UART FIFO Transmit Watermark" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
    </Register>
    <Register start="+0x14" size="1" name="UART3_TCFIFO" access="ReadOnly" description="UART FIFO Transmit Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit Counter" />
    </Register>
    <Register start="+0x15" size="1" name="UART3_RWFIFO" access="Read/Write" description="UART FIFO Receive Watermark" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER" description="Receive Watermark" />
    </Register>
    <Register start="+0x16" size="1" name="UART3_RCFIFO" access="ReadOnly" description="UART FIFO Receive Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART4" start="0x400EA000" description="Serial Communication Interface">
    <Register start="+0" size="1" name="UART4_BDH" access="Read/Write" description="UART Baud Rate Registers: High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR" description="UART Baud Rate Bits" />
      <BitField start="6" size="1" name="RXEDGIE" description="RxD Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling." />
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled." />
      </BitField>
      <BitField start="7" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="LBKDIF interrupt requests disabled." />
        <Enum name="1" start="0b1" description="LBKDIF interrupt requests enabled." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART4_BDL" access="Read/Write" description="UART Baud Rate Registers: Low" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR" description="UART Baud Rate Bits" />
    </Register>
    <Register start="+0x2" size="1" name="UART4_C1" access="Read/Write" description="UART Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="Parity function disabled." />
        <Enum name="1" start="0b1" description="Parity function enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Idle line wakeup." />
        <Enum name="1" start="0b1" description="Address mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-bit or 8-bit Mode Select">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop." />
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output." />
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal." />
      </BitField>
      <BitField start="6" size="1" name="UARTSWAI" description="UART Stops in Wait Mode">
        <Enum name="0" start="0b0" description="UART clock continues to run in Wait mode." />
        <Enum name="1" start="0b1" description="UART clock freezes while CPU is in Wait mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC." />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART4_C2" access="Read/Write" description="UART Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break characters to be sent." />
      </BitField>
      <BitField start="1" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU." />
      </BitField>
      <BitField start="2" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver off." />
        <Enum name="1" start="0b1" description="Receiver on." />
      </BitField>
      <BitField start="3" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter off." />
        <Enum name="1" start="0b1" description="Transmitter on." />
      </BitField>
      <BitField start="4" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled." />
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled." />
      </BitField>
      <BitField start="5" size="1" name="RIE" description="Receiver Full Interrupt or DMA Transfer Enable">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled." />
      </BitField>
      <BitField start="6" size="1" name="TCIE" description="Transmission Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled." />
        <Enum name="1" start="0b1" description="TC interrupt requests enabled." />
      </BitField>
      <BitField start="7" size="1" name="TIE" description="Transmitter Interrupt or DMA Transfer Enable.">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART4_S1" access="ReadOnly" description="UART Status Register 1" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error." />
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="2" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise." />
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared." />
      </BitField>
      <BitField start="3" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured." />
      </BitField>
      <BitField start="4" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared." />
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted." />
      </BitField>
      <BitField start="5" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER." />
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared." />
      </BitField>
      <BitField start="6" size="1" name="TC" description="Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="7" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]." />
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART4_S2" access="Read/Write" description="UART Status Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit." />
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle." />
      </BitField>
      <BitField start="1" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at one of the following lengths: 10 bit times if C1[M] = 0 11 bit times if C1[M] = 1 and C4[M10] = 0 12 bit times if C1[M] = 1, C4[M10] = 1, and S1[PE] = 1" />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times if C1[M] = 0 or 12 bits time if C1[M] = 1." />
      </BitField>
      <BitField start="2" size="1" name="BRK13" description="Break Transmit Character Length">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long." />
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long." />
      </BitField>
      <BitField start="3" size="1" name="RWUID" description="Receive Wakeup Idle Detect">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character." />
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character." />
      </BitField>
      <BitField start="4" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data is not inverted." />
        <Enum name="1" start="0b1" description="Receive data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="MSBF" description="Most Significant Bit First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]." />
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF" description="RxD Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="7" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character detected." />
        <Enum name="1" start="0b1" description="LIN break character detected." />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART4_C3" access="Read/Write" description="UART Control Register 3" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled." />
      </BitField>
      <BitField start="1" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled." />
      </BitField>
      <BitField start="2" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled." />
      </BitField>
      <BitField start="3" size="1" name="ORIE" description="Overrun Error Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts are disabled." />
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled." />
      </BitField>
      <BitField start="4" size="1" name="TXINV" description="Transmit Data Inversion.">
        <Enum name="0" start="0b0" description="Transmit data is not inverted." />
        <Enum name="1" start="0b1" description="Transmit data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="TXDIR" description="Transmitter Pin Data Direction in Single-Wire mode">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode." />
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode." />
      </BitField>
      <BitField start="6" size="1" name="T8" description="Transmit Bit 8" />
      <BitField start="7" size="1" name="R8" description="Received Bit 8" />
    </Register>
    <Register start="+0x7" size="1" name="UART4_D" access="Read/Write" description="UART Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT" description="Reads return the contents of the read-only receive data register and writes go to the write-only transmit data register" />
    </Register>
    <Register start="+0x8" size="1" name="UART4_MA1" access="Read/Write" description="UART Match Address Registers 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0x9" size="1" name="UART4_MA2" access="Read/Write" description="UART Match Address Registers 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0xA" size="1" name="UART4_C4" access="Read/Write" description="UART Control Register 4" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA" description="Baud Rate Fine Adjust" />
      <BitField start="5" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission." />
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission." />
      </BitField>
      <BitField start="6" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
      <BitField start="7" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART4_C5" access="Read/Write" description="UART Control Register 5" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RDMAS" description="Receiver Full DMA Select">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service." />
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer." />
      </BitField>
      <BitField start="7" size="1" name="TDMAS" description="Transmitter DMA Select">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service." />
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART4_ED" access="ReadOnly" description="UART Extended Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE" description="The current received dataword contained in D and C3[R8] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="7" size="1" name="NOISY" description="The current received dataword contained in D and C3[R8] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART4_MODEM" access="Read/Write" description="UART Modem Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) (FIFO)" />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]." />
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="UART4_IR" access="Read/Write" description="UART Infrared Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="3/16." />
        <Enum name="01" start="0b01" description="1/16." />
        <Enum name="10" start="0b10" description="1/32." />
        <Enum name="11" start="0b11" description="1/4." />
      </BitField>
      <BitField start="2" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART4_PFIFO" access="Read/Write" description="UART FIFO Parameters" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART4_CFIFO" access="Read/Write" description="UART FIFO Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="1" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="2" size="1" name="RXOFE" description="Receive FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART4_SFIFO" access="Read/Write" description="UART FIFO Status Register" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="2" size="1" name="RXOF" description="Receiver Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="6" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="7" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART4_TWFIFO" access="Read/Write" description="UART FIFO Transmit Watermark" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
    </Register>
    <Register start="+0x14" size="1" name="UART4_TCFIFO" access="ReadOnly" description="UART FIFO Transmit Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit Counter" />
    </Register>
    <Register start="+0x15" size="1" name="UART4_RWFIFO" access="Read/Write" description="UART FIFO Receive Watermark" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER" description="Receive Watermark" />
    </Register>
    <Register start="+0x16" size="1" name="UART4_RCFIFO" access="ReadOnly" description="UART FIFO Receive Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART5" start="0x400EB000" description="Serial Communication Interface">
    <Register start="+0" size="1" name="UART5_BDH" access="Read/Write" description="UART Baud Rate Registers: High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR" description="UART Baud Rate Bits" />
      <BitField start="6" size="1" name="RXEDGIE" description="RxD Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling." />
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled." />
      </BitField>
      <BitField start="7" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="LBKDIF interrupt requests disabled." />
        <Enum name="1" start="0b1" description="LBKDIF interrupt requests enabled." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART5_BDL" access="Read/Write" description="UART Baud Rate Registers: Low" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR" description="UART Baud Rate Bits" />
    </Register>
    <Register start="+0x2" size="1" name="UART5_C1" access="Read/Write" description="UART Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="Parity function disabled." />
        <Enum name="1" start="0b1" description="Parity function enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Idle line wakeup." />
        <Enum name="1" start="0b1" description="Address mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-bit or 8-bit Mode Select">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop." />
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output." />
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal." />
      </BitField>
      <BitField start="6" size="1" name="UARTSWAI" description="UART Stops in Wait Mode">
        <Enum name="0" start="0b0" description="UART clock continues to run in Wait mode." />
        <Enum name="1" start="0b1" description="UART clock freezes while CPU is in Wait mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC." />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART5_C2" access="Read/Write" description="UART Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break characters to be sent." />
      </BitField>
      <BitField start="1" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU." />
      </BitField>
      <BitField start="2" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver off." />
        <Enum name="1" start="0b1" description="Receiver on." />
      </BitField>
      <BitField start="3" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter off." />
        <Enum name="1" start="0b1" description="Transmitter on." />
      </BitField>
      <BitField start="4" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled." />
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled." />
      </BitField>
      <BitField start="5" size="1" name="RIE" description="Receiver Full Interrupt or DMA Transfer Enable">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled." />
      </BitField>
      <BitField start="6" size="1" name="TCIE" description="Transmission Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled." />
        <Enum name="1" start="0b1" description="TC interrupt requests enabled." />
      </BitField>
      <BitField start="7" size="1" name="TIE" description="Transmitter Interrupt or DMA Transfer Enable.">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled." />
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART5_S1" access="ReadOnly" description="UART Status Register 1" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error." />
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="2" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise." />
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared." />
      </BitField>
      <BitField start="3" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured." />
      </BitField>
      <BitField start="4" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared." />
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted." />
      </BitField>
      <BitField start="5" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER." />
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared." />
      </BitField>
      <BitField start="6" size="1" name="TC" description="Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="7" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]." />
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART5_S2" access="Read/Write" description="UART Status Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit." />
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle." />
      </BitField>
      <BitField start="1" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at one of the following lengths: 10 bit times if C1[M] = 0 11 bit times if C1[M] = 1 and C4[M10] = 0 12 bit times if C1[M] = 1, C4[M10] = 1, and S1[PE] = 1" />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times if C1[M] = 0 or 12 bits time if C1[M] = 1." />
      </BitField>
      <BitField start="2" size="1" name="BRK13" description="Break Transmit Character Length">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long." />
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long." />
      </BitField>
      <BitField start="3" size="1" name="RWUID" description="Receive Wakeup Idle Detect">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character." />
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character." />
      </BitField>
      <BitField start="4" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data is not inverted." />
        <Enum name="1" start="0b1" description="Receive data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="MSBF" description="Most Significant Bit First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]." />
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF" description="RxD Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="7" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character detected." />
        <Enum name="1" start="0b1" description="LIN break character detected." />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART5_C3" access="Read/Write" description="UART Control Register 3" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled." />
      </BitField>
      <BitField start="1" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled." />
      </BitField>
      <BitField start="2" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled." />
      </BitField>
      <BitField start="3" size="1" name="ORIE" description="Overrun Error Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts are disabled." />
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled." />
      </BitField>
      <BitField start="4" size="1" name="TXINV" description="Transmit Data Inversion.">
        <Enum name="0" start="0b0" description="Transmit data is not inverted." />
        <Enum name="1" start="0b1" description="Transmit data is inverted." />
      </BitField>
      <BitField start="5" size="1" name="TXDIR" description="Transmitter Pin Data Direction in Single-Wire mode">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode." />
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode." />
      </BitField>
      <BitField start="6" size="1" name="T8" description="Transmit Bit 8" />
      <BitField start="7" size="1" name="R8" description="Received Bit 8" />
    </Register>
    <Register start="+0x7" size="1" name="UART5_D" access="Read/Write" description="UART Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT" description="Reads return the contents of the read-only receive data register and writes go to the write-only transmit data register" />
    </Register>
    <Register start="+0x8" size="1" name="UART5_MA1" access="Read/Write" description="UART Match Address Registers 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0x9" size="1" name="UART5_MA2" access="Read/Write" description="UART Match Address Registers 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA" description="Match Address" />
    </Register>
    <Register start="+0xA" size="1" name="UART5_C4" access="Read/Write" description="UART Control Register 4" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA" description="Baud Rate Fine Adjust" />
      <BitField start="5" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission." />
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission." />
      </BitField>
      <BitField start="6" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
      <BitField start="7" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared." />
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled." />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART5_C5" access="Read/Write" description="UART Control Register 5" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RDMAS" description="Receiver Full DMA Select">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service." />
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer." />
      </BitField>
      <BitField start="7" size="1" name="TDMAS" description="Transmitter DMA Select">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service." />
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer." />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART5_ED" access="ReadOnly" description="UART Extended Data Register" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE" description="The current received dataword contained in D and C3[R8] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="7" size="1" name="NOISY" description="The current received dataword contained in D and C3[R8] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART5_MODEM" access="Read/Write" description="UART Modem Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) (FIFO)" />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]." />
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="UART5_IR" access="Read/Write" description="UART Infrared Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="3/16." />
        <Enum name="01" start="0b01" description="1/16." />
        <Enum name="10" start="0b10" description="1/32." />
        <Enum name="11" start="0b11" description="1/4." />
      </BitField>
      <BitField start="2" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART5_PFIFO" access="Read/Write" description="UART FIFO Parameters" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART5_CFIFO" access="Read/Write" description="UART FIFO Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="1" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="2" size="1" name="RXOFE" description="Receive FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART5_SFIFO" access="Read/Write" description="UART FIFO Status Register" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="1" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="2" size="1" name="RXOF" description="Receiver Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="6" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="7" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART5_TWFIFO" access="Read/Write" description="UART FIFO Transmit Watermark" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
    </Register>
    <Register start="+0x14" size="1" name="UART5_TCFIFO" access="ReadOnly" description="UART FIFO Transmit Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit Counter" />
    </Register>
    <Register start="+0x15" size="1" name="UART5_RWFIFO" access="Read/Write" description="UART FIFO Receive Watermark" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER" description="Receive Watermark" />
    </Register>
    <Register start="+0x16" size="1" name="UART5_RCFIFO" access="ReadOnly" description="UART FIFO Receive Count" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP0" start="0x40073000" description="High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)">
    <Register start="+0" size="1" name="CMP0_CR0" access="Read/Write" description="CMP Control Register 0" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR" description="Comparator hard block hysteresis control">
        <Enum name="00" start="0b00" description="Level 0" />
        <Enum name="01" start="0b01" description="Level 1" />
        <Enum name="10" start="0b10" description="Level 2" />
        <Enum name="11" start="0b11" description="Level 3" />
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT" description="Filter Sample Count">
        <Enum name="000" start="0b000" description="Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not recommended. If SE = 0, COUT = COUTA." />
        <Enum name="001" start="0b001" description="One sample must agree. The comparator output is simply sampled." />
        <Enum name="010" start="0b010" description="2 consecutive samples must agree." />
        <Enum name="011" start="0b011" description="3 consecutive samples must agree." />
        <Enum name="100" start="0b100" description="4 consecutive samples must agree." />
        <Enum name="101" start="0b101" description="5 consecutive samples must agree." />
        <Enum name="110" start="0b110" description="6 consecutive samples must agree." />
        <Enum name="111" start="0b111" description="7 consecutive samples must agree." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP0_CR1" access="Read/Write" description="CMP Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN" description="Comparator Module Enable">
        <Enum name="0" start="0b0" description="Analog Comparator is disabled." />
        <Enum name="1" start="0b1" description="Analog Comparator is enabled." />
      </BitField>
      <BitField start="1" size="1" name="OPE" description="Comparator Output Pin Enable">
        <Enum name="0" start="0b0" description="CMPO is not available on the associated CMPO output pin. If the comparator does not own the pin, this field has no effect." />
        <Enum name="1" start="0b1" description="CMPO is available on the associated CMPO output pin. The comparator output (CMPO) is driven out on the associated CMPO output pin if the comparator owns the pin. If the comparator does not own the field, this bit has no effect." />
      </BitField>
      <BitField start="2" size="1" name="COS" description="Comparator Output Select">
        <Enum name="0" start="0b0" description="Set the filtered comparator output (CMPO) to equal COUT." />
        <Enum name="1" start="0b1" description="Set the unfiltered comparator output (CMPO) to equal COUTA." />
      </BitField>
      <BitField start="3" size="1" name="INV" description="Comparator INVERT">
        <Enum name="0" start="0b0" description="Does not invert the comparator output." />
        <Enum name="1" start="0b1" description="Inverts the comparator output." />
      </BitField>
      <BitField start="4" size="1" name="PMODE" description="Power Mode Select">
        <Enum name="0" start="0b0" description="Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption." />
        <Enum name="1" start="0b1" description="High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption." />
      </BitField>
      <BitField start="6" size="1" name="WE" description="Windowing Enable">
        <Enum name="0" start="0b0" description="Windowing mode is not selected." />
        <Enum name="1" start="0b1" description="Windowing mode is selected." />
      </BitField>
      <BitField start="7" size="1" name="SE" description="Sample Enable">
        <Enum name="0" start="0b0" description="Sampling mode is not selected." />
        <Enum name="1" start="0b1" description="Sampling mode is selected." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP0_FPR" access="Read/Write" description="CMP Filter Period Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER" description="Filter Sample Period" />
    </Register>
    <Register start="+0x3" size="1" name="CMP0_SCR" access="Read/Write" description="CMP Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT" description="Analog Comparator Output" />
      <BitField start="1" size="1" name="CFF" description="Analog Comparator Flag Falling">
        <Enum name="0" start="0b0" description="Falling-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Falling-edge on COUT has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CFR" description="Analog Comparator Flag Rising">
        <Enum name="0" start="0b0" description="Rising-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Rising-edge on COUT has occurred." />
      </BitField>
      <BitField start="3" size="1" name="IEF" description="Comparator Interrupt Enable Falling">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="4" size="1" name="IER" description="Comparator Interrupt Enable Rising">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="6" size="1" name="DMAEN" description="DMA Enable Control">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP0_DACCR" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL" description="DAC Output Voltage Select" />
      <BitField start="6" size="1" name="VRSEL" description="Supply Voltage Reference Source Select">
        <Enum name="0" start="0b0" description="V is selected as resistor ladder network supply reference V. in1 in" />
        <Enum name="1" start="0b1" description="V is selected as resistor ladder network supply reference V. in2 in" />
      </BitField>
      <BitField start="7" size="1" name="DACEN" description="DAC Enable">
        <Enum name="0" start="0b0" description="DAC is disabled." />
        <Enum name="1" start="0b1" description="DAC is enabled." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP0_MUXCR" access="Read/Write" description="MUX Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL" description="Minus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
      <BitField start="3" size="3" name="PSEL" description="Plus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
      <BitField start="6" size="1" name="PSTM" description="Pass Through Mode Enable">
        <Enum name="0" start="0b0" description="Pass Through Mode is disabled." />
        <Enum name="1" start="0b1" description="Pass Through Mode is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP1" start="0x40073008" description="High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)">
    <Register start="+0" size="1" name="CMP1_CR0" access="Read/Write" description="CMP Control Register 0" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR" description="Comparator hard block hysteresis control">
        <Enum name="00" start="0b00" description="Level 0" />
        <Enum name="01" start="0b01" description="Level 1" />
        <Enum name="10" start="0b10" description="Level 2" />
        <Enum name="11" start="0b11" description="Level 3" />
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT" description="Filter Sample Count">
        <Enum name="000" start="0b000" description="Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not recommended. If SE = 0, COUT = COUTA." />
        <Enum name="001" start="0b001" description="One sample must agree. The comparator output is simply sampled." />
        <Enum name="010" start="0b010" description="2 consecutive samples must agree." />
        <Enum name="011" start="0b011" description="3 consecutive samples must agree." />
        <Enum name="100" start="0b100" description="4 consecutive samples must agree." />
        <Enum name="101" start="0b101" description="5 consecutive samples must agree." />
        <Enum name="110" start="0b110" description="6 consecutive samples must agree." />
        <Enum name="111" start="0b111" description="7 consecutive samples must agree." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP1_CR1" access="Read/Write" description="CMP Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN" description="Comparator Module Enable">
        <Enum name="0" start="0b0" description="Analog Comparator is disabled." />
        <Enum name="1" start="0b1" description="Analog Comparator is enabled." />
      </BitField>
      <BitField start="1" size="1" name="OPE" description="Comparator Output Pin Enable">
        <Enum name="0" start="0b0" description="CMPO is not available on the associated CMPO output pin. If the comparator does not own the pin, this field has no effect." />
        <Enum name="1" start="0b1" description="CMPO is available on the associated CMPO output pin. The comparator output (CMPO) is driven out on the associated CMPO output pin if the comparator owns the pin. If the comparator does not own the field, this bit has no effect." />
      </BitField>
      <BitField start="2" size="1" name="COS" description="Comparator Output Select">
        <Enum name="0" start="0b0" description="Set the filtered comparator output (CMPO) to equal COUT." />
        <Enum name="1" start="0b1" description="Set the unfiltered comparator output (CMPO) to equal COUTA." />
      </BitField>
      <BitField start="3" size="1" name="INV" description="Comparator INVERT">
        <Enum name="0" start="0b0" description="Does not invert the comparator output." />
        <Enum name="1" start="0b1" description="Inverts the comparator output." />
      </BitField>
      <BitField start="4" size="1" name="PMODE" description="Power Mode Select">
        <Enum name="0" start="0b0" description="Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption." />
        <Enum name="1" start="0b1" description="High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption." />
      </BitField>
      <BitField start="6" size="1" name="WE" description="Windowing Enable">
        <Enum name="0" start="0b0" description="Windowing mode is not selected." />
        <Enum name="1" start="0b1" description="Windowing mode is selected." />
      </BitField>
      <BitField start="7" size="1" name="SE" description="Sample Enable">
        <Enum name="0" start="0b0" description="Sampling mode is not selected." />
        <Enum name="1" start="0b1" description="Sampling mode is selected." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP1_FPR" access="Read/Write" description="CMP Filter Period Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER" description="Filter Sample Period" />
    </Register>
    <Register start="+0x3" size="1" name="CMP1_SCR" access="Read/Write" description="CMP Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT" description="Analog Comparator Output" />
      <BitField start="1" size="1" name="CFF" description="Analog Comparator Flag Falling">
        <Enum name="0" start="0b0" description="Falling-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Falling-edge on COUT has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CFR" description="Analog Comparator Flag Rising">
        <Enum name="0" start="0b0" description="Rising-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Rising-edge on COUT has occurred." />
      </BitField>
      <BitField start="3" size="1" name="IEF" description="Comparator Interrupt Enable Falling">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="4" size="1" name="IER" description="Comparator Interrupt Enable Rising">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="6" size="1" name="DMAEN" description="DMA Enable Control">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP1_DACCR" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL" description="DAC Output Voltage Select" />
      <BitField start="6" size="1" name="VRSEL" description="Supply Voltage Reference Source Select">
        <Enum name="0" start="0b0" description="V is selected as resistor ladder network supply reference V. in1 in" />
        <Enum name="1" start="0b1" description="V is selected as resistor ladder network supply reference V. in2 in" />
      </BitField>
      <BitField start="7" size="1" name="DACEN" description="DAC Enable">
        <Enum name="0" start="0b0" description="DAC is disabled." />
        <Enum name="1" start="0b1" description="DAC is enabled." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP1_MUXCR" access="Read/Write" description="MUX Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL" description="Minus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
      <BitField start="3" size="3" name="PSEL" description="Plus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
      <BitField start="6" size="1" name="PSTM" description="Pass Through Mode Enable">
        <Enum name="0" start="0b0" description="Pass Through Mode is disabled." />
        <Enum name="1" start="0b1" description="Pass Through Mode is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP2" start="0x40073010" description="High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)">
    <Register start="+0" size="1" name="CMP2_CR0" access="Read/Write" description="CMP Control Register 0" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR" description="Comparator hard block hysteresis control">
        <Enum name="00" start="0b00" description="Level 0" />
        <Enum name="01" start="0b01" description="Level 1" />
        <Enum name="10" start="0b10" description="Level 2" />
        <Enum name="11" start="0b11" description="Level 3" />
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT" description="Filter Sample Count">
        <Enum name="000" start="0b000" description="Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not recommended. If SE = 0, COUT = COUTA." />
        <Enum name="001" start="0b001" description="One sample must agree. The comparator output is simply sampled." />
        <Enum name="010" start="0b010" description="2 consecutive samples must agree." />
        <Enum name="011" start="0b011" description="3 consecutive samples must agree." />
        <Enum name="100" start="0b100" description="4 consecutive samples must agree." />
        <Enum name="101" start="0b101" description="5 consecutive samples must agree." />
        <Enum name="110" start="0b110" description="6 consecutive samples must agree." />
        <Enum name="111" start="0b111" description="7 consecutive samples must agree." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP2_CR1" access="Read/Write" description="CMP Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN" description="Comparator Module Enable">
        <Enum name="0" start="0b0" description="Analog Comparator is disabled." />
        <Enum name="1" start="0b1" description="Analog Comparator is enabled." />
      </BitField>
      <BitField start="1" size="1" name="OPE" description="Comparator Output Pin Enable">
        <Enum name="0" start="0b0" description="CMPO is not available on the associated CMPO output pin. If the comparator does not own the pin, this field has no effect." />
        <Enum name="1" start="0b1" description="CMPO is available on the associated CMPO output pin. The comparator output (CMPO) is driven out on the associated CMPO output pin if the comparator owns the pin. If the comparator does not own the field, this bit has no effect." />
      </BitField>
      <BitField start="2" size="1" name="COS" description="Comparator Output Select">
        <Enum name="0" start="0b0" description="Set the filtered comparator output (CMPO) to equal COUT." />
        <Enum name="1" start="0b1" description="Set the unfiltered comparator output (CMPO) to equal COUTA." />
      </BitField>
      <BitField start="3" size="1" name="INV" description="Comparator INVERT">
        <Enum name="0" start="0b0" description="Does not invert the comparator output." />
        <Enum name="1" start="0b1" description="Inverts the comparator output." />
      </BitField>
      <BitField start="4" size="1" name="PMODE" description="Power Mode Select">
        <Enum name="0" start="0b0" description="Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption." />
        <Enum name="1" start="0b1" description="High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption." />
      </BitField>
      <BitField start="6" size="1" name="WE" description="Windowing Enable">
        <Enum name="0" start="0b0" description="Windowing mode is not selected." />
        <Enum name="1" start="0b1" description="Windowing mode is selected." />
      </BitField>
      <BitField start="7" size="1" name="SE" description="Sample Enable">
        <Enum name="0" start="0b0" description="Sampling mode is not selected." />
        <Enum name="1" start="0b1" description="Sampling mode is selected." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP2_FPR" access="Read/Write" description="CMP Filter Period Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER" description="Filter Sample Period" />
    </Register>
    <Register start="+0x3" size="1" name="CMP2_SCR" access="Read/Write" description="CMP Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT" description="Analog Comparator Output" />
      <BitField start="1" size="1" name="CFF" description="Analog Comparator Flag Falling">
        <Enum name="0" start="0b0" description="Falling-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Falling-edge on COUT has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CFR" description="Analog Comparator Flag Rising">
        <Enum name="0" start="0b0" description="Rising-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Rising-edge on COUT has occurred." />
      </BitField>
      <BitField start="3" size="1" name="IEF" description="Comparator Interrupt Enable Falling">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="4" size="1" name="IER" description="Comparator Interrupt Enable Rising">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="6" size="1" name="DMAEN" description="DMA Enable Control">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP2_DACCR" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL" description="DAC Output Voltage Select" />
      <BitField start="6" size="1" name="VRSEL" description="Supply Voltage Reference Source Select">
        <Enum name="0" start="0b0" description="V is selected as resistor ladder network supply reference V. in1 in" />
        <Enum name="1" start="0b1" description="V is selected as resistor ladder network supply reference V. in2 in" />
      </BitField>
      <BitField start="7" size="1" name="DACEN" description="DAC Enable">
        <Enum name="0" start="0b0" description="DAC is disabled." />
        <Enum name="1" start="0b1" description="DAC is enabled." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP2_MUXCR" access="Read/Write" description="MUX Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL" description="Minus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
      <BitField start="3" size="3" name="PSEL" description="Plus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
      <BitField start="6" size="1" name="PSTM" description="Pass Through Mode Enable">
        <Enum name="0" start="0b0" description="Pass Through Mode is disabled." />
        <Enum name="1" start="0b1" description="Pass Through Mode is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="VREF" start="0x40074000" description="Voltage Reference">
    <Register start="+0" size="1" name="VREF_TRM" access="Read/Write" description="VREF Trim Register" reset_value="0" reset_mask="0x40">
      <BitField start="0" size="6" name="TRIM" description="Trim bits">
        <Enum name="000000" start="0b0" description="Min" />
        <Enum name="111111" start="0b111111" description="Max" />
      </BitField>
      <BitField start="6" size="1" name="CHOPEN" description="Chop oscillator enable. When set, internal chopping operation is enabled and the internal analog offset will be minimized.">
        <Enum name="0" start="0b0" description="Chop oscillator is disabled." />
        <Enum name="1" start="0b1" description="Chop oscillator is enabled." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="VREF_SC" access="Read/Write" description="VREF Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="MODE_LV" description="Buffer Mode selection">
        <Enum name="00" start="0b00" description="Bandgap on only, for stabilization and startup" />
        <Enum name="01" start="0b01" description="High power buffer mode enabled" />
        <Enum name="10" start="0b10" description="Low-power buffer mode enabled" />
      </BitField>
      <BitField start="2" size="1" name="VREFST" description="Internal Voltage Reference stable">
        <Enum name="0" start="0b0" description="The module is disabled or not stable." />
        <Enum name="1" start="0b1" description="The module is stable." />
      </BitField>
      <BitField start="5" size="1" name="ICOMPEN" description="Second order curvature compensation enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="6" size="1" name="REGEN" description="Regulator enable">
        <Enum name="0" start="0b0" description="Internal 1.75 V regulator is disabled." />
        <Enum name="1" start="0b1" description="Internal 1.75 V regulator is enabled." />
      </BitField>
      <BitField start="7" size="1" name="VREFEN" description="Internal Voltage Reference enable">
        <Enum name="0" start="0b0" description="The module is disabled." />
        <Enum name="1" start="0b1" description="The module is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LLWU" start="0x4007C000" description="Low leakage wakeup unit">
    <Register start="+0" size="1" name="LLWU_PE1" access="Read/Write" description="LLWU Pin Enable 1 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE0" description="Wakeup Pin Enable For LLWU_P0">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE1" description="Wakeup Pin Enable For LLWU_P1">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE2" description="Wakeup Pin Enable For LLWU_P2">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE3" description="Wakeup Pin Enable For LLWU_P3">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="LLWU_PE2" access="Read/Write" description="LLWU Pin Enable 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE4" description="Wakeup Pin Enable For LLWU_P4">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE5" description="Wakeup Pin Enable For LLWU_P5">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE6" description="Wakeup Pin Enable For LLWU_P6">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE7" description="Wakeup Pin Enable For LLWU_P7">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="LLWU_PE3" access="Read/Write" description="LLWU Pin Enable 3 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE8" description="Wakeup Pin Enable For LLWU_P8">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE9" description="Wakeup Pin Enable For LLWU_P9">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE10" description="Wakeup Pin Enable For LLWU_P10">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE11" description="Wakeup Pin Enable For LLWU_P11">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="LLWU_PE4" access="Read/Write" description="LLWU Pin Enable 4 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE12" description="Wakeup Pin Enable For LLWU_P12">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE13" description="Wakeup Pin Enable For LLWU_P13">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE14" description="Wakeup Pin Enable For LLWU_P14">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE15" description="Wakeup Pin Enable For LLWU_P15">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="LLWU_ME" access="Read/Write" description="LLWU Module Enable register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUME0" description="Wakeup Module Enable For Module 0">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUME1" description="Wakeup Module Enable for Module 1">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUME2" description="Wakeup Module Enable For Module 2">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUME3" description="Wakeup Module Enable For Module 3">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUME4" description="Wakeup Module Enable For Module 4">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUME5" description="Wakeup Module Enable For Module 5">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUME6" description="Wakeup Module Enable For Module 6">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUME7" description="Wakeup Module Enable For Module 7">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="LLWU_F1" access="Read/Write" description="LLWU Flag 1 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF0" description="Wakeup Flag For LLWU_P0">
        <Enum name="0" start="0b0" description="LLWU_P0 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P0 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF1" description="Wakeup Flag For LLWU_P1">
        <Enum name="0" start="0b0" description="LLWU_P1 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P1 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF2" description="Wakeup Flag For LLWU_P2">
        <Enum name="0" start="0b0" description="LLWU_P2 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P2 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF3" description="Wakeup Flag For LLWU_P3">
        <Enum name="0" start="0b0" description="LLWU_P3 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P3 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUF4" description="Wakeup Flag For LLWU_P4">
        <Enum name="0" start="0b0" description="LLWU_P4 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P4 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF5" description="Wakeup Flag For LLWU_P5">
        <Enum name="0" start="0b0" description="LLWU_P5 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P5 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF6" description="Wakeup Flag For LLWU_P6">
        <Enum name="0" start="0b0" description="LLWU_P6 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P6 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF7" description="Wakeup Flag For LLWU_P7">
        <Enum name="0" start="0b0" description="LLWU_P7 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P7 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="LLWU_F2" access="Read/Write" description="LLWU Flag 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF8" description="Wakeup Flag For LLWU_P8">
        <Enum name="0" start="0b0" description="LLWU_P8 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P8 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF9" description="Wakeup Flag For LLWU_P9">
        <Enum name="0" start="0b0" description="LLWU_P9 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P9 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF10" description="Wakeup Flag For LLWU_P10">
        <Enum name="0" start="0b0" description="LLWU_P10 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P10 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF11" description="Wakeup Flag For LLWU_P11">
        <Enum name="0" start="0b0" description="LLWU_P11 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P11 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUF12" description="Wakeup Flag For LLWU_P12">
        <Enum name="0" start="0b0" description="LLWU_P12 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P12 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF13" description="Wakeup Flag For LLWU_P13">
        <Enum name="0" start="0b0" description="LLWU_P13 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P13 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF14" description="Wakeup Flag For LLWU_P14">
        <Enum name="0" start="0b0" description="LLWU_P14 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P14 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF15" description="Wakeup Flag For LLWU_P15">
        <Enum name="0" start="0b0" description="LLWU_P15 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P15 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="LLWU_F3" access="ReadOnly" description="LLWU Flag 3 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MWUF0" description="Wakeup flag For module 0">
        <Enum name="0" start="0b0" description="Module 0 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 0 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="MWUF1" description="Wakeup flag For module 1">
        <Enum name="0" start="0b0" description="Module 1 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 1 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="MWUF2" description="Wakeup flag For module 2">
        <Enum name="0" start="0b0" description="Module 2 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 2 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="MWUF3" description="Wakeup flag For module 3">
        <Enum name="0" start="0b0" description="Module 3 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 3 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="MWUF4" description="Wakeup flag For module 4">
        <Enum name="0" start="0b0" description="Module 4 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 4 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="MWUF5" description="Wakeup flag For module 5">
        <Enum name="0" start="0b0" description="Module 5 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 5 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="MWUF6" description="Wakeup flag For module 6">
        <Enum name="0" start="0b0" description="Module 6 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 6 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="MWUF7" description="Wakeup flag For module 7">
        <Enum name="0" start="0b0" description="Module 7 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 7 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="LLWU_FILT1" access="Read/Write" description="LLWU Pin Filter 1 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FILTSEL" description="Filter Pin Select">
        <Enum name="0000" start="0b0000" description="Select LLWU_P0 for filter" />
        <Enum name="1111" start="0b1111" description="Select LLWU_P15 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE" description="Digital Filter On External Pin">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="7" size="1" name="FILTF" description="Filter Detect Flag">
        <Enum name="0" start="0b0" description="Pin Filter 1 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 1 was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="LLWU_FILT2" access="Read/Write" description="LLWU Pin Filter 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FILTSEL" description="Filter Pin Select">
        <Enum name="0000" start="0b0000" description="Select LLWU_P0 for filter" />
        <Enum name="1111" start="0b1111" description="Select LLWU_P15 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE" description="Digital Filter On External Pin">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="7" size="1" name="FILTF" description="Filter Detect Flag">
        <Enum name="0" start="0b0" description="Pin Filter 2 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 2 was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xA" size="1" name="LLWU_RST" access="Read/Write" description="LLWU Reset Enable register" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="1" name="RSTFILT" description="Digital Filter On RESET Pin">
        <Enum name="0" start="0b0" description="Filter not enabled" />
        <Enum name="1" start="0b1" description="Filter enabled" />
      </BitField>
      <BitField start="1" size="1" name="LLRSTE" description="Low-Leakage Mode RESET Enable">
        <Enum name="0" start="0b0" description="RESET pin not enabled as a leakage mode exit source" />
        <Enum name="1" start="0b1" description="RESET pin enabled as a low leakage mode exit source" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PMC" start="0x4007D000" description="Power Management Controller">
    <Register start="+0" size="1" name="PMC_LVDSC1" access="Read/Write" description="Low Voltage Detect Status And Control 1 register" reset_value="0x10" reset_mask="0xFF">
      <BitField start="0" size="2" name="LVDV" description="Low-Voltage Detect Voltage Select">
        <Enum name="00" start="0b00" description="Low trip point selected (V LVD = V LVDL )" />
        <Enum name="01" start="0b01" description="High trip point selected (V LVD = V LVDH )" />
      </BitField>
      <BitField start="4" size="1" name="LVDRE" description="Low-Voltage Detect Reset Enable">
        <Enum name="0" start="0b0" description="LVDF does not generate hardware resets" />
        <Enum name="1" start="0b1" description="Force an MCU reset when LVDF = 1" />
      </BitField>
      <BitField start="5" size="1" name="LVDIE" description="Low-Voltage Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="1" start="0b1" description="Request a hardware interrupt when LVDF = 1" />
      </BitField>
      <BitField start="6" size="1" name="LVDACK" description="Low-Voltage Detect Acknowledge" />
      <BitField start="7" size="1" name="LVDF" description="Low-Voltage Detect Flag">
        <Enum name="0" start="0b0" description="Low-voltage event not detected" />
        <Enum name="1" start="0b1" description="Low-voltage event detected" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="PMC_LVDSC2" access="Read/Write" description="Low Voltage Detect Status And Control 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="LVWV" description="Low-Voltage Warning Voltage Select">
        <Enum name="00" start="0b00" description="Low trip point selected (VLVW = VLVW1)" />
        <Enum name="01" start="0b01" description="Mid 1 trip point selected (VLVW = VLVW2)" />
        <Enum name="10" start="0b10" description="Mid 2 trip point selected (VLVW = VLVW3)" />
        <Enum name="11" start="0b11" description="High trip point selected (VLVW = VLVW4)" />
      </BitField>
      <BitField start="5" size="1" name="LVWIE" description="Low-Voltage Warning Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="1" start="0b1" description="Request a hardware interrupt when LVWF = 1" />
      </BitField>
      <BitField start="6" size="1" name="LVWACK" description="Low-Voltage Warning Acknowledge" />
      <BitField start="7" size="1" name="LVWF" description="Low-Voltage Warning Flag">
        <Enum name="0" start="0b0" description="Low-voltage warning event not detected" />
        <Enum name="1" start="0b1" description="Low-voltage warning event detected" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="PMC_REGSC" access="Read/Write" description="Regulator Status And Control register" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="BGBE" description="Bandgap Buffer Enable">
        <Enum name="0" start="0b0" description="Bandgap buffer not enabled" />
        <Enum name="1" start="0b1" description="Bandgap buffer enabled" />
      </BitField>
      <BitField start="2" size="1" name="REGONS" description="Regulator In Run Regulation Status">
        <Enum name="0" start="0b0" description="Regulator is in stop regulation or in transition to/from it" />
        <Enum name="1" start="0b1" description="Regulator is in run regulation" />
      </BitField>
      <BitField start="3" size="1" name="ACKISO" description="Acknowledge Isolation">
        <Enum name="0" start="0b0" description="Peripherals and I/O pads are in normal run state" />
        <Enum name="1" start="0b1" description="Certain peripherals and I/O pads are in an isolated and latched state" />
      </BitField>
      <BitField start="4" size="1" name="BGEN" description="Bandgap Enable In VLPx Operation">
        <Enum name="0" start="0b0" description="Bandgap voltage reference is disabled in VLPx , LLS , and VLLSx modes" />
        <Enum name="1" start="0b1" description="Bandgap voltage reference is enabled in VLPx , LLS , and VLLSx modes" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SMC" start="0x4007E000" description="System Mode Controller">
    <Register start="+0" size="1" name="SMC_PMPROT" access="Read/Write" description="Power Mode Protection register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="1" name="AVLLS" description="Allow Very-Low-Leakage Stop Mode">
        <Enum name="0" start="0b0" description="Any VLLSx mode is not allowed" />
        <Enum name="1" start="0b1" description="Any VLLSx mode is allowed" />
      </BitField>
      <BitField start="3" size="1" name="ALLS" description="Allow Low-Leakage Stop Mode">
        <Enum name="0" start="0b0" description="LLS is not allowed" />
        <Enum name="1" start="0b1" description="LLS is allowed" />
      </BitField>
      <BitField start="5" size="1" name="AVLP" description="Allow Very-Low-Power Modes">
        <Enum name="0" start="0b0" description="VLPR, VLPW and VLPS are not allowed" />
        <Enum name="1" start="0b1" description="VLPR, VLPW and VLPS are allowed" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="SMC_PMCTRL" access="Read/Write" description="Power Mode Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="STOPM" description="Stop Mode Control">
        <Enum name="000" start="0b000" description="Normal Stop (STOP)" />
        <Enum name="010" start="0b010" description="Very-Low-Power Stop (VLPS)" />
        <Enum name="011" start="0b011" description="Low-Leakage Stop (LLS)" />
        <Enum name="100" start="0b100" description="Very-Low-Leakage Stop (VLLSx)" />
        <Enum name="110" start="0b110" description="Reseved" />
      </BitField>
      <BitField start="3" size="1" name="STOPA" description="Stop Aborted">
        <Enum name="0" start="0b0" description="The previous stop mode entry was successsful." />
        <Enum name="1" start="0b1" description="The previous stop mode entry was aborted." />
      </BitField>
      <BitField start="5" size="2" name="RUNM" description="Run Mode Control">
        <Enum name="00" start="0b00" description="Normal Run mode (RUN)" />
        <Enum name="10" start="0b10" description="Very-Low-Power Run mode (VLPR)" />
      </BitField>
      <BitField start="7" size="1" name="LPWUI" description="Low-Power Wake Up On Interrupt">
        <Enum name="0" start="0b0" description="The system remains in a VLP mode on an interrupt" />
        <Enum name="1" start="0b1" description="The system exits to Normal RUN mode on an interrupt" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="SMC_VLLSCTRL" access="Read/Write" description="VLLS Control register" reset_value="0x3" reset_mask="0xFF">
      <BitField start="0" size="3" name="VLLSM" description="VLLS Mode Control">
        <Enum name="001" start="0b001" description="VLLS1" />
        <Enum name="010" start="0b010" description="VLLS2" />
        <Enum name="011" start="0b011" description="VLLS3" />
      </BitField>
      <BitField start="4" size="1" name="RAM2PO" description="RAM2 Power Option">
        <Enum name="0" start="0b0" description="RAM2 not powered in VLLS2" />
        <Enum name="1" start="0b1" description="RAM2 powered in VLLS2" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="SMC_PMSTAT" access="ReadOnly" description="Power Mode Status register" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="7" name="PMSTAT" description="When debug is enabled, the PMSTAT will not update to STOP or VLPS" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RCM" start="0x4007F000" description="Reset Control Module">
    <Register start="+0" size="1" name="RCM_SRS0" access="ReadOnly" description="System Reset Status Register 0" reset_value="0x82" reset_mask="0xFF">
      <BitField start="0" size="1" name="WAKEUP" description="Low Leakage Wakeup Reset">
        <Enum name="0" start="0b0" description="Reset not caused by LLWU module wakeup source" />
        <Enum name="1" start="0b1" description="Reset caused by LLWU module wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="LVD" description="Low-Voltage Detect Reset">
        <Enum name="0" start="0b0" description="Reset not caused by LVD trip or POR" />
        <Enum name="1" start="0b1" description="Reset caused by LVD trip or POR" />
      </BitField>
      <BitField start="2" size="1" name="LOC" description="Loss-of-Clock Reset">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of external clock." />
        <Enum name="1" start="0b1" description="Reset caused by a loss of external clock." />
      </BitField>
      <BitField start="3" size="1" name="LOL" description="Loss-of-Lock Reset">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of lock in the PLL" />
        <Enum name="1" start="0b1" description="Reset caused by a loss of lock in the PLL" />
      </BitField>
      <BitField start="5" size="1" name="WDOG" description="Watchdog">
        <Enum name="0" start="0b0" description="Reset not caused by watchdog timeout" />
        <Enum name="1" start="0b1" description="Reset caused by watchdog timeout" />
      </BitField>
      <BitField start="6" size="1" name="PIN" description="External Reset Pin">
        <Enum name="0" start="0b0" description="Reset not caused by external reset pin" />
        <Enum name="1" start="0b1" description="Reset caused by external reset pin" />
      </BitField>
      <BitField start="7" size="1" name="POR" description="Power-On Reset">
        <Enum name="0" start="0b0" description="Reset not caused by POR" />
        <Enum name="1" start="0b1" description="Reset caused by POR" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="RCM_SRS1" access="ReadOnly" description="System Reset Status Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="JTAG" description="JTAG Generated Reset">
        <Enum name="0" start="0b0" description="Reset not caused by JTAG" />
        <Enum name="1" start="0b1" description="Reset caused by JTAG" />
      </BitField>
      <BitField start="1" size="1" name="LOCKUP" description="Core Lockup">
        <Enum name="0" start="0b0" description="Reset not caused by core LOCKUP event" />
        <Enum name="1" start="0b1" description="Reset caused by core LOCKUP event" />
      </BitField>
      <BitField start="2" size="1" name="SW" description="Software">
        <Enum name="0" start="0b0" description="Reset not caused by software setting of SYSRESETREQ bit" />
        <Enum name="1" start="0b1" description="Reset caused by software setting of SYSRESETREQ bit" />
      </BitField>
      <BitField start="3" size="1" name="MDM_AP" description="MDM-AP System Reset Request">
        <Enum name="0" start="0b0" description="Reset not caused by host debugger system setting of the System Reset Request bit" />
        <Enum name="1" start="0b1" description="Reset caused by host debugger system setting of the System Reset Request bit" />
      </BitField>
      <BitField start="4" size="1" name="EZPT" description="EzPort Reset">
        <Enum name="0" start="0b0" description="Reset not caused by EzPort receiving the RESET command while the device is in EzPort mode" />
        <Enum name="1" start="0b1" description="Reset caused by EzPort receiving the RESET command while the device is in EzPort mode" />
      </BitField>
      <BitField start="5" size="1" name="SACKERR" description="Stop Mode Acknowledge Error Reset">
        <Enum name="0" start="0b0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode" />
        <Enum name="1" start="0b1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="RCM_RPFC" access="Read/Write" description="Reset Pin Filter Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="RSTFLTSRW" description="Reset Pin Filter Select in Run and Wait Modes">
        <Enum name="00" start="0b00" description="All filtering disabled" />
        <Enum name="01" start="0b01" description="Bus clock filter enabled for normal operation" />
        <Enum name="10" start="0b10" description="LPO clock filter enabled for normal operation" />
      </BitField>
      <BitField start="2" size="1" name="RSTFLTSS" description="Reset Pin Filter Select in Stop Mode">
        <Enum name="0" start="0b0" description="All filtering disabled" />
        <Enum name="1" start="0b1" description="LPO clock filter enabled" />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="RCM_RPFW" access="Read/Write" description="Reset Pin Filter Width register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="RSTFLTSEL" description="Reset Pin Filter Bus Clock Select">
        <Enum name="00000" start="0b00000" description="Bus clock filter count is 1" />
        <Enum name="00001" start="0b00001" description="Bus clock filter count is 2" />
        <Enum name="00010" start="0b00010" description="Bus clock filter count is 3" />
        <Enum name="00011" start="0b00011" description="Bus clock filter count is 4" />
        <Enum name="00100" start="0b00100" description="Bus clock filter count is 5" />
        <Enum name="00101" start="0b00101" description="Bus clock filter count is 6" />
        <Enum name="00110" start="0b00110" description="Bus clock filter count is 7" />
        <Enum name="00111" start="0b00111" description="Bus clock filter count is 8" />
        <Enum name="01000" start="0b01000" description="Bus clock filter count is 9" />
        <Enum name="01001" start="0b01001" description="Bus clock filter count is 10" />
        <Enum name="01010" start="0b01010" description="Bus clock filter count is 11" />
        <Enum name="01011" start="0b01011" description="Bus clock filter count is 12" />
        <Enum name="01100" start="0b01100" description="Bus clock filter count is 13" />
        <Enum name="01101" start="0b01101" description="Bus clock filter count is 14" />
        <Enum name="01110" start="0b01110" description="Bus clock filter count is 15" />
        <Enum name="01111" start="0b01111" description="Bus clock filter count is 16" />
        <Enum name="10000" start="0b10000" description="Bus clock filter count is 17" />
        <Enum name="10001" start="0b10001" description="Bus clock filter count is 18" />
        <Enum name="10010" start="0b10010" description="Bus clock filter count is 19" />
        <Enum name="10011" start="0b10011" description="Bus clock filter count is 20" />
        <Enum name="10100" start="0b10100" description="Bus clock filter count is 21" />
        <Enum name="10101" start="0b10101" description="Bus clock filter count is 22" />
        <Enum name="10110" start="0b10110" description="Bus clock filter count is 23" />
        <Enum name="10111" start="0b10111" description="Bus clock filter count is 24" />
        <Enum name="11000" start="0b11000" description="Bus clock filter count is 25" />
        <Enum name="11001" start="0b11001" description="Bus clock filter count is 26" />
        <Enum name="11010" start="0b11010" description="Bus clock filter count is 27" />
        <Enum name="11011" start="0b11011" description="Bus clock filter count is 28" />
        <Enum name="11100" start="0b11100" description="Bus clock filter count is 29" />
        <Enum name="11101" start="0b11101" description="Bus clock filter count is 30" />
        <Enum name="11110" start="0b11110" description="Bus clock filter count is 31" />
        <Enum name="11111" start="0b11111" description="Bus clock filter count is 32" />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="RCM_MR" access="ReadOnly" description="Mode Register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="1" name="EZP_MS" description="EZP_MS_B pin state">
        <Enum name="0" start="0b0" description="Pin deasserted (logic 1)" />
        <Enum name="1" start="0b1" description="Pin asserted (logic 0)" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SDHC" start="0x400B1000" description="Secured Digital Host Controller">
    <Register start="+0" size="4" name="SDHC_DSADDR" access="Read/Write" description="DMA System Address register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="30" name="DSADDR" description="DMA System Address" />
    </Register>
    <Register start="+0x4" size="4" name="SDHC_BLKATTR" access="Read/Write" description="Block Attributes register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="BLKSIZE" description="Transfer Block Size">
        <Enum name="0" start="0b0" description="No data transfer." />
        <Enum name="1" start="0b1" description="1 Byte" />
        <Enum name="10" start="0b10" description="2 Bytes" />
        <Enum name="11" start="0b11" description="3 Bytes" />
        <Enum name="100" start="0b100" description="4 Bytes" />
        <Enum name="111111111" start="0b111111111" description="511 Bytes" />
        <Enum name="1000000000" start="0b1000000000" description="512 Bytes" />
        <Enum name="100000000000" start="0b100000000000" description="2048 Bytes" />
        <Enum name="1000000000000" start="0b1000000000000" description="4096 Bytes" />
      </BitField>
      <BitField start="16" size="16" name="BLKCNT" description="Blocks Count For Current Transfer">
        <Enum name="0" start="0b0" description="Stop count." />
        <Enum name="1" start="0b1" description="1 block" />
        <Enum name="10" start="0b10" description="2 blocks" />
        <Enum name="1111111111111111" start="0b1111111111111111" description="65535 blocks" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SDHC_CMDARG" access="Read/Write" description="Command Argument register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDARG" description="Command Argument" />
    </Register>
    <Register start="+0xC" size="4" name="SDHC_XFERTYP" access="Read/Write" description="Transfer Type register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable" />
        <Enum name="1" start="0b1" description="Enable" />
      </BitField>
      <BitField start="1" size="1" name="BCEN" description="Block Count Enable">
        <Enum name="0" start="0b0" description="Disable" />
        <Enum name="1" start="0b1" description="Enable" />
      </BitField>
      <BitField start="2" size="1" name="AC12EN" description="Auto CMD12 Enable">
        <Enum name="0" start="0b0" description="Disable" />
        <Enum name="1" start="0b1" description="Enable" />
      </BitField>
      <BitField start="4" size="1" name="DTDSEL" description="Data Transfer Direction Select">
        <Enum name="0" start="0b0" description="Write host to card." />
        <Enum name="1" start="0b1" description="Read card to host." />
      </BitField>
      <BitField start="5" size="1" name="MSBSEL" description="Multi/Single Block Select">
        <Enum name="0" start="0b0" description="Single block." />
        <Enum name="1" start="0b1" description="Multiple blocks." />
      </BitField>
      <BitField start="16" size="2" name="RSPTYP" description="Response Type Select">
        <Enum name="00" start="0b00" description="No response." />
        <Enum name="01" start="0b01" description="Response length 136." />
        <Enum name="10" start="0b10" description="Response length 48." />
        <Enum name="11" start="0b11" description="Response length 48, check busy after response." />
      </BitField>
      <BitField start="19" size="1" name="CCCEN" description="Command CRC Check Enable">
        <Enum name="0" start="0b0" description="Disable" />
        <Enum name="1" start="0b1" description="Enable" />
      </BitField>
      <BitField start="20" size="1" name="CICEN" description="Command Index Check Enable">
        <Enum name="0" start="0b0" description="Disable" />
        <Enum name="1" start="0b1" description="Enable" />
      </BitField>
      <BitField start="21" size="1" name="DPSEL" description="Data Present Select">
        <Enum name="0" start="0b0" description="No data present." />
        <Enum name="1" start="0b1" description="Data present." />
      </BitField>
      <BitField start="22" size="2" name="CMDTYP" description="Command Type">
        <Enum name="00" start="0b00" description="Normal other commands." />
        <Enum name="01" start="0b01" description="Suspend CMD52 for writing bus suspend in CCCR." />
        <Enum name="10" start="0b10" description="Resume CMD52 for writing function select in CCCR." />
        <Enum name="11" start="0b11" description="Abort CMD12, CMD52 for writing I/O abort in CCCR." />
      </BitField>
      <BitField start="24" size="6" name="CMDINX" description="Command Index" />
    </Register>
    <Register start="+0x10" size="4" name="SDHC_CMDRSP0" access="ReadOnly" description="Command Response 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDRSP0" description="Command Response 0" />
    </Register>
    <Register start="+0x14" size="4" name="SDHC_CMDRSP1" access="ReadOnly" description="Command Response 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDRSP1" description="Command Response 1" />
    </Register>
    <Register start="+0x18" size="4" name="SDHC_CMDRSP2" access="ReadOnly" description="Command Response 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDRSP2" description="Command Response 2" />
    </Register>
    <Register start="+0x1C" size="4" name="SDHC_CMDRSP3" access="ReadOnly" description="Command Response 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDRSP3" description="Command Response 3" />
    </Register>
    <Register start="+0x20" size="4" name="SDHC_DATPORT" access="Read/Write" description="Buffer Data Port register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATCONT" description="Data Content" />
    </Register>
    <Register start="+0x24" size="4" name="SDHC_PRSSTAT" access="ReadOnly" description="Present State register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CIHB" description="Command Inhibit (CMD)">
        <Enum name="0" start="0b0" description="Can issue command using only CMD line." />
        <Enum name="1" start="0b1" description="Cannot issue command." />
      </BitField>
      <BitField start="1" size="1" name="CDIHB" description="Command Inhibit (DAT)">
        <Enum name="0" start="0b0" description="Can issue command which uses the DAT line." />
        <Enum name="1" start="0b1" description="Cannot issue command which uses the DAT line." />
      </BitField>
      <BitField start="2" size="1" name="DLA" description="Data Line Active">
        <Enum name="0" start="0b0" description="DAT line inactive." />
        <Enum name="1" start="0b1" description="DAT line active." />
      </BitField>
      <BitField start="3" size="1" name="SDSTB" description="SD Clock Stable">
        <Enum name="0" start="0b0" description="Clock is changing frequency and not stable." />
        <Enum name="1" start="0b1" description="Clock is stable." />
      </BitField>
      <BitField start="4" size="1" name="IPGOFF" description="Bus Clock Gated Off Internally">
        <Enum name="0" start="0b0" description="Bus clock is active." />
        <Enum name="1" start="0b1" description="Bus clock is gated off." />
      </BitField>
      <BitField start="5" size="1" name="HCKOFF" description="System Clock Gated Off Internally">
        <Enum name="0" start="0b0" description="System clock is active." />
        <Enum name="1" start="0b1" description="System clock is gated off." />
      </BitField>
      <BitField start="6" size="1" name="PEROFF" description="SDHC clock Gated Off Internally">
        <Enum name="0" start="0b0" description="SDHC clock is active." />
        <Enum name="1" start="0b1" description="SDHC clock is gated off." />
      </BitField>
      <BitField start="7" size="1" name="SDOFF" description="SD Clock Gated Off Internally">
        <Enum name="0" start="0b0" description="SD clock is active." />
        <Enum name="1" start="0b1" description="SD clock is gated off." />
      </BitField>
      <BitField start="8" size="1" name="WTA" description="Write Transfer Active">
        <Enum name="0" start="0b0" description="No valid data." />
        <Enum name="1" start="0b1" description="Transferring data." />
      </BitField>
      <BitField start="9" size="1" name="RTA" description="Read Transfer Active">
        <Enum name="0" start="0b0" description="No valid data." />
        <Enum name="1" start="0b1" description="Transferring data." />
      </BitField>
      <BitField start="10" size="1" name="BWEN" description="Buffer Write Enable">
        <Enum name="0" start="0b0" description="Write disable, the buffer can hold valid data less than the write watermark level." />
        <Enum name="1" start="0b1" description="Write enable, the buffer can hold valid data greater than the write watermark level." />
      </BitField>
      <BitField start="11" size="1" name="BREN" description="Buffer Read Enable">
        <Enum name="0" start="0b0" description="Read disable, valid data less than the watermark level exist in the buffer." />
        <Enum name="1" start="0b1" description="Read enable, valid data greater than the watermark level exist in the buffer." />
      </BitField>
      <BitField start="16" size="1" name="CINS" description="Card Inserted">
        <Enum name="0" start="0b0" description="Power on reset or no card." />
        <Enum name="1" start="0b1" description="Card inserted." />
      </BitField>
      <BitField start="23" size="1" name="CLSL" description="CMD Line Signal Level" />
      <BitField start="24" size="8" name="DLSL" description="DAT Line Signal Level" />
    </Register>
    <Register start="+0x28" size="4" name="SDHC_PROCTL" access="Read/Write" description="Protocol Control register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCTL" description="LED Control">
        <Enum name="0" start="0b0" description="LED off." />
        <Enum name="1" start="0b1" description="LED on." />
      </BitField>
      <BitField start="1" size="2" name="DTW" description="Data Transfer Width">
        <Enum name="00" start="0b00" description="1-bit mode" />
        <Enum name="01" start="0b01" description="4-bit mode" />
        <Enum name="10" start="0b10" description="8-bit mode" />
      </BitField>
      <BitField start="3" size="1" name="D3CD" description="DAT3 As Card Detection Pin">
        <Enum name="0" start="0b0" description="DAT3 does not monitor card Insertion." />
        <Enum name="1" start="0b1" description="DAT3 as card detection pin." />
      </BitField>
      <BitField start="4" size="2" name="EMODE" description="Endian Mode">
        <Enum name="00" start="0b00" description="Big endian mode" />
        <Enum name="01" start="0b01" description="Half word big endian mode" />
        <Enum name="10" start="0b10" description="Little endian mode" />
      </BitField>
      <BitField start="6" size="1" name="CDTL" description="Card Detect Test Level">
        <Enum name="0" start="0b0" description="Card detect test level is 0, no card inserted." />
        <Enum name="1" start="0b1" description="Card detect test level is 1, card inserted." />
      </BitField>
      <BitField start="7" size="1" name="CDSS" description="Card Detect Signal Selection">
        <Enum name="0" start="0b0" description="Card detection level is selected for normal purpose." />
        <Enum name="1" start="0b1" description="Card detection test level is selected for test purpose." />
      </BitField>
      <BitField start="8" size="2" name="DMAS" description="DMA Select">
        <Enum name="00" start="0b00" description="No DMA or simple DMA is selected." />
        <Enum name="01" start="0b01" description="ADMA1 is selected." />
        <Enum name="10" start="0b10" description="ADMA2 is selected." />
      </BitField>
      <BitField start="16" size="1" name="SABGREQ" description="Stop At Block Gap Request">
        <Enum name="0" start="0b0" description="Transfer" />
        <Enum name="1" start="0b1" description="Stop" />
      </BitField>
      <BitField start="17" size="1" name="CREQ" description="Continue Request">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Restart" />
      </BitField>
      <BitField start="18" size="1" name="RWCTL" description="Read Wait Control">
        <Enum name="0" start="0b0" description="Disable read wait control, and stop SD clock at block gap when SABGREQ is set." />
        <Enum name="1" start="0b1" description="Enable read wait control, and assert read wait without stopping SD clock at block gap when SABGREQ bit is set." />
      </BitField>
      <BitField start="19" size="1" name="IABG" description="Interrupt At Block Gap">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="24" size="1" name="WECINT" description="Wakeup Event Enable On Card Interrupt">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="25" size="1" name="WECINS" description="Wakeup Event Enable On SD Card Insertion">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="26" size="1" name="WECRM" description="Wakeup Event Enable On SD Card Removal">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="SDHC_SYSCTL" access="Read/Write" description="System Control register" reset_value="0x8008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IPGEN" description="IPG Clock Enable">
        <Enum name="0" start="0b0" description="Bus clock will be internally gated off." />
        <Enum name="1" start="0b1" description="Bus clock will not be automatically gated off." />
      </BitField>
      <BitField start="1" size="1" name="HCKEN" description="System Clock Enable">
        <Enum name="0" start="0b0" description="System clock will be internally gated off." />
        <Enum name="1" start="0b1" description="System clock will not be automatically gated off." />
      </BitField>
      <BitField start="2" size="1" name="PEREN" description="Peripheral Clock Enable">
        <Enum name="0" start="0b0" description="SDHC clock will be internally gated off." />
        <Enum name="1" start="0b1" description="SDHC clock will not be automatically gated off." />
      </BitField>
      <BitField start="3" size="1" name="SDCLKEN" description="SD Clock Enable" />
      <BitField start="4" size="4" name="DVS" description="Divisor">
        <Enum name="0" start="0b0000" description="Divisor by 1." />
        <Enum name="1" start="0b0001" description="Divisor by 2." />
        <Enum name="1110" start="0b1110" description="Divisor by 15." />
        <Enum name="1111" start="0b1111" description="Divisor by 16." />
      </BitField>
      <BitField start="8" size="8" name="SDCLKFS" description="SDCLK Frequency Select">
        <Enum name="1" start="0b1" description="Base clock divided by 2." />
        <Enum name="10" start="0b10" description="Base clock divided by 4." />
        <Enum name="100" start="0b100" description="Base clock divided by 8." />
        <Enum name="1000" start="0b1000" description="Base clock divided by 16." />
        <Enum name="10000" start="0b10000" description="Base clock divided by 32." />
        <Enum name="100000" start="0b100000" description="Base clock divided by 64." />
        <Enum name="1000000" start="0b1000000" description="Base clock divided by 128." />
        <Enum name="10000000" start="0b10000000" description="Base clock divided by 256." />
      </BitField>
      <BitField start="16" size="4" name="DTOCV" description="Data Timeout Counter Value">
        <Enum name="0000" start="0b0000" description="SDCLK x 2 13" />
        <Enum name="0001" start="0b0001" description="SDCLK x 2 14" />
        <Enum name="1110" start="0b1110" description="SDCLK x 2 27" />
      </BitField>
      <BitField start="24" size="1" name="RSTA" description="Software Reset For ALL">
        <Enum name="0" start="0b0" description="No reset." />
        <Enum name="1" start="0b1" description="Reset." />
      </BitField>
      <BitField start="25" size="1" name="RSTC" description="Software Reset For CMD Line">
        <Enum name="0" start="0b0" description="No reset." />
        <Enum name="1" start="0b1" description="Reset." />
      </BitField>
      <BitField start="26" size="1" name="RSTD" description="Software Reset For DAT Line">
        <Enum name="0" start="0b0" description="No reset." />
        <Enum name="1" start="0b1" description="Reset." />
      </BitField>
      <BitField start="27" size="1" name="INITA" description="Initialization Active" />
    </Register>
    <Register start="+0x30" size="4" name="SDHC_IRQSTAT" access="Read/Write" description="Interrupt Status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC" description="Command Complete">
        <Enum name="0" start="0b0" description="Command not complete." />
        <Enum name="1" start="0b1" description="Command complete." />
      </BitField>
      <BitField start="1" size="1" name="TC" description="Transfer Complete">
        <Enum name="0" start="0b0" description="Transfer not complete." />
        <Enum name="1" start="0b1" description="Transfer complete." />
      </BitField>
      <BitField start="2" size="1" name="BGE" description="Block Gap Event">
        <Enum name="0" start="0b0" description="No block gap event." />
        <Enum name="1" start="0b1" description="Transaction stopped at block gap." />
      </BitField>
      <BitField start="3" size="1" name="DINT" description="DMA Interrupt">
        <Enum name="0" start="0b0" description="No DMA Interrupt." />
        <Enum name="1" start="0b1" description="DMA Interrupt is generated." />
      </BitField>
      <BitField start="4" size="1" name="BWR" description="Buffer Write Ready">
        <Enum name="0" start="0b0" description="Not ready to write buffer." />
        <Enum name="1" start="0b1" description="Ready to write buffer." />
      </BitField>
      <BitField start="5" size="1" name="BRR" description="Buffer Read Ready">
        <Enum name="0" start="0b0" description="Not ready to read buffer." />
        <Enum name="1" start="0b1" description="Ready to read buffer." />
      </BitField>
      <BitField start="6" size="1" name="CINS" description="Card Insertion">
        <Enum name="0" start="0b0" description="Card state unstable or removed." />
        <Enum name="1" start="0b1" description="Card inserted." />
      </BitField>
      <BitField start="7" size="1" name="CRM" description="Card Removal">
        <Enum name="0" start="0b0" description="Card state unstable or inserted." />
        <Enum name="1" start="0b1" description="Card removed." />
      </BitField>
      <BitField start="8" size="1" name="CINT" description="Card Interrupt">
        <Enum name="0" start="0b0" description="No Card Interrupt." />
        <Enum name="1" start="0b1" description="Generate Card Interrupt." />
      </BitField>
      <BitField start="16" size="1" name="CTOE" description="Command Timeout Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Time out." />
      </BitField>
      <BitField start="17" size="1" name="CCE" description="Command CRC Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="CRC Error generated." />
      </BitField>
      <BitField start="18" size="1" name="CEBE" description="Command End Bit Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="End Bit Error generated." />
      </BitField>
      <BitField start="19" size="1" name="CIE" description="Command Index Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Error." />
      </BitField>
      <BitField start="20" size="1" name="DTOE" description="Data Timeout Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Time out." />
      </BitField>
      <BitField start="21" size="1" name="DCE" description="Data CRC Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Error." />
      </BitField>
      <BitField start="22" size="1" name="DEBE" description="Data End Bit Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Error." />
      </BitField>
      <BitField start="24" size="1" name="AC12E" description="Auto CMD12 Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Error." />
      </BitField>
      <BitField start="28" size="1" name="DMAE" description="DMA Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Error." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SDHC_IRQSTATEN" access="Read/Write" description="Interrupt Status Enable register" reset_value="0x117F013F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCSEN" description="Command Complete Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCSEN" description="Transfer Complete Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="2" size="1" name="BGESEN" description="Block Gap Event Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="3" size="1" name="DINTSEN" description="DMA Interrupt Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="4" size="1" name="BWRSEN" description="Buffer Write Ready Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="5" size="1" name="BRRSEN" description="Buffer Read Ready Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="6" size="1" name="CINSEN" description="Card Insertion Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="7" size="1" name="CRMSEN" description="Card Removal Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="CINTSEN" description="Card Interrupt Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="16" size="1" name="CTOESEN" description="Command Timeout Error Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="17" size="1" name="CCESEN" description="Command CRC Error Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="18" size="1" name="CEBESEN" description="Command End Bit Error Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="19" size="1" name="CIESEN" description="Command Index Error Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="20" size="1" name="DTOESEN" description="Data Timeout Error Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="21" size="1" name="DCESEN" description="Data CRC Error Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="22" size="1" name="DEBESEN" description="Data End Bit Error Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="24" size="1" name="AC12ESEN" description="Auto CMD12 Error Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="28" size="1" name="DMAESEN" description="DMA Error Status Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="SDHC_IRQSIGEN" access="Read/Write" description="Interrupt Signal Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCIEN" description="Command Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIEN" description="Transfer Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="2" size="1" name="BGEIEN" description="Block Gap Event Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="3" size="1" name="DINTIEN" description="DMA Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="4" size="1" name="BWRIEN" description="Buffer Write Ready Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="5" size="1" name="BRRIEN" description="Buffer Read Ready Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="6" size="1" name="CINSIEN" description="Card Insertion Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="7" size="1" name="CRMIEN" description="Card Removal Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="CINTIEN" description="Card Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="16" size="1" name="CTOEIEN" description="Command Timeout Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="17" size="1" name="CCEIEN" description="Command CRC Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="18" size="1" name="CEBEIEN" description="Command End Bit Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="19" size="1" name="CIEIEN" description="Command Index Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="20" size="1" name="DTOEIEN" description="Data Timeout Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="21" size="1" name="DCEIEN" description="Data CRC Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="22" size="1" name="DEBEIEN" description="Data End Bit Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="24" size="1" name="AC12EIEN" description="Auto CMD12 Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="28" size="1" name="DMAEIEN" description="DMA Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Masked" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="SDHC_AC12ERR" access="ReadOnly" description="Auto CMD12 Error Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="AC12NE" description="Auto CMD12 Not Executed">
        <Enum name="0" start="0b0" description="Executed." />
        <Enum name="1" start="0b1" description="Not executed." />
      </BitField>
      <BitField start="1" size="1" name="AC12TOE" description="Auto CMD12 Timeout Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Time out." />
      </BitField>
      <BitField start="2" size="1" name="AC12EBE" description="Auto CMD12 End Bit Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="End bit error generated." />
      </BitField>
      <BitField start="3" size="1" name="AC12CE" description="Auto CMD12 CRC Error">
        <Enum name="0" start="0b0" description="No CRC error." />
        <Enum name="1" start="0b1" description="CRC error met in Auto CMD12 response." />
      </BitField>
      <BitField start="4" size="1" name="AC12IE" description="Auto CMD12 Index Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Error, the CMD index in response is not CMD12." />
      </BitField>
      <BitField start="7" size="1" name="CNIBAC12E" description="Command Not Issued By Auto CMD12 Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Not issued." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="SDHC_HTCAPBLT" access="ReadOnly" description="Host Controller Capabilities" reset_value="0x7F30000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="3" name="MBL" description="Max Block Length">
        <Enum name="000" start="0b000" description="512 bytes" />
        <Enum name="001" start="0b001" description="1024 bytes" />
        <Enum name="010" start="0b010" description="2048 bytes" />
        <Enum name="011" start="0b011" description="4096 bytes" />
      </BitField>
      <BitField start="20" size="1" name="ADMAS" description="ADMA Support">
        <Enum name="0" start="0b0" description="Advanced DMA not supported." />
        <Enum name="1" start="0b1" description="Advanced DMA supported." />
      </BitField>
      <BitField start="21" size="1" name="HSS" description="High Speed Support">
        <Enum name="0" start="0b0" description="High speed not supported." />
        <Enum name="1" start="0b1" description="High speed supported." />
      </BitField>
      <BitField start="22" size="1" name="DMAS" description="DMA Support">
        <Enum name="0" start="0b0" description="DMA not supported." />
        <Enum name="1" start="0b1" description="DMA supported." />
      </BitField>
      <BitField start="23" size="1" name="SRS" description="Suspend/Resume Support">
        <Enum name="0" start="0b0" description="Not supported." />
        <Enum name="1" start="0b1" description="Supported." />
      </BitField>
      <BitField start="24" size="1" name="VS33" description="Voltage Support 3.3 V">
        <Enum name="0" start="0b0" description="3.3 V not supported." />
        <Enum name="1" start="0b1" description="3.3 V supported." />
      </BitField>
      <BitField start="25" size="1" name="VS30" description="Voltage Support 3.0 V">
        <Enum name="0" start="0b0" description="3.0 V not supported." />
        <Enum name="1" start="0b1" description="3.0 V supported." />
      </BitField>
      <BitField start="26" size="1" name="VS18" description="Voltage Support 1.8 V">
        <Enum name="0" start="0b0" description="1.8 V not supported." />
        <Enum name="1" start="0b1" description="1.8 V supported." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="SDHC_WML" access="Read/Write" description="Watermark Level Register" reset_value="0x100010" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RDWML" description="Read Watermark Level" />
      <BitField start="16" size="8" name="WRWML" description="Write Watermark Level" />
    </Register>
    <Register start="+0x50" size="4" name="SDHC_FEVT" access="WriteOnly" description="Force Event register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="AC12NE" description="Force Event Auto Command 12 Not Executed" />
      <BitField start="1" size="1" name="AC12TOE" description="Force Event Auto Command 12 Time Out Error" />
      <BitField start="2" size="1" name="AC12CE" description="Force Event Auto Command 12 CRC Error" />
      <BitField start="3" size="1" name="AC12EBE" description="Force Event Auto Command 12 End Bit Error" />
      <BitField start="4" size="1" name="AC12IE" description="Force Event Auto Command 12 Index Error" />
      <BitField start="7" size="1" name="CNIBAC12E" description="Force Event Command Not Executed By Auto Command 12 Error" />
      <BitField start="16" size="1" name="CTOE" description="Force Event Command Time Out Error" />
      <BitField start="17" size="1" name="CCE" description="Force Event Command CRC Error" />
      <BitField start="18" size="1" name="CEBE" description="Force Event Command End Bit Error" />
      <BitField start="19" size="1" name="CIE" description="Force Event Command Index Error" />
      <BitField start="20" size="1" name="DTOE" description="Force Event Data Time Out Error" />
      <BitField start="21" size="1" name="DCE" description="Force Event Data CRC Error" />
      <BitField start="22" size="1" name="DEBE" description="Force Event Data End Bit Error" />
      <BitField start="24" size="1" name="AC12E" description="Force Event Auto Command 12 Error" />
      <BitField start="28" size="1" name="DMAE" description="Force Event DMA Error" />
      <BitField start="31" size="1" name="CINT" description="Force Event Card Interrupt" />
    </Register>
    <Register start="+0x54" size="4" name="SDHC_ADMAES" access="ReadOnly" description="ADMA Error Status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADMAES" description="ADMA Error State (When ADMA Error Is Occurred.)" />
      <BitField start="2" size="1" name="ADMALME" description="ADMA Length Mismatch Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Error." />
      </BitField>
      <BitField start="3" size="1" name="ADMADCE" description="ADMA Descriptor Error">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Error." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="SDHC_ADSADDR" access="Read/Write" description="ADMA System Addressregister" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="30" name="ADSADDR" description="ADMA System Address" />
    </Register>
    <Register start="+0xC0" size="4" name="SDHC_VENDOR" access="Read/Write" description="Vendor Specific register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EXTDMAEN" description="External DMA Request Enable">
        <Enum name="0" start="0b0" description="In any scenario, SDHC does not send out the external DMA request." />
        <Enum name="1" start="0b1" description="When internal DMA is not active, the external DMA request will be sent out." />
      </BitField>
      <BitField start="1" size="1" name="EXBLKNU" description="Exact Block Number Block Read Enable For SDIO CMD53">
        <Enum name="0" start="0b0" description="None exact block read." />
        <Enum name="1" start="0b1" description="Exact block read for SDIO CMD53." />
      </BitField>
      <BitField start="16" size="8" name="INTSTVAL" description="Internal State Value" />
    </Register>
    <Register start="+0xC4" size="4" name="SDHC_MMCBOOT" access="Read/Write" description="MMC Boot register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DTOCVACK" description="Boot ACK Time Out Counter Value">
        <Enum name="0000" start="0b0000" description="SDCLK x 2^8" />
        <Enum name="0001" start="0b0001" description="SDCLK x 2^9" />
        <Enum name="0010" start="0b0010" description="SDCLK x 2^10" />
        <Enum name="0011" start="0b0011" description="SDCLK x 2^11" />
        <Enum name="0100" start="0b0100" description="SDCLK x 2^12" />
        <Enum name="0101" start="0b0101" description="SDCLK x 2^13" />
        <Enum name="0110" start="0b0110" description="SDCLK x 2^14" />
        <Enum name="0111" start="0b0111" description="SDCLK x 2^15" />
        <Enum name="1110" start="0b1110" description="SDCLK x 2^22" />
      </BitField>
      <BitField start="4" size="1" name="BOOTACK" description="Boot Ack Mode Select">
        <Enum name="0" start="0b0" description="No ack." />
        <Enum name="1" start="0b1" description="Ack." />
      </BitField>
      <BitField start="5" size="1" name="BOOTMODE" description="Boot Mode Select">
        <Enum name="0" start="0b0" description="Normal boot." />
        <Enum name="1" start="0b1" description="Alternative boot." />
      </BitField>
      <BitField start="6" size="1" name="BOOTEN" description="Boot Mode Enable">
        <Enum name="0" start="0b0" description="Fast boot disable." />
        <Enum name="1" start="0b1" description="Fast boot enable." />
      </BitField>
      <BitField start="7" size="1" name="AUTOSABGEN" description="When boot, enable auto stop at block gap function" />
      <BitField start="16" size="16" name="BOOTBLKCNT" description="Defines the stop at block gap value of automatic mode" />
    </Register>
    <Register start="+0xFC" size="4" name="SDHC_HOSTVER" access="ReadOnly" description="Host Controller Version" reset_value="0x1201" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SVN" description="Specification Version Number">
        <Enum name="1" start="0b1" description="SD host specification version 2.0, supports test event register and ADMA." />
      </BitField>
      <BitField start="8" size="8" name="VVN" description="Vendor Version Number">
        <Enum name="0" start="0b0" description="Freescale SDHC version 1.0" />
        <Enum name="10000" start="0b10000" description="Freescale SDHC version 2.0" />
        <Enum name="10001" start="0b10001" description="Freescale SDHC version 2.1" />
        <Enum name="10010" start="0b10010" description="Freescale SDHC version 2.2" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LCD" start="0x400BE000" description="Segment Liquid Crystal Display">
    <Register start="+0" size="4" name="LCD_GCR" access="Read/Write" description="LCD General Control Register" reset_value="0x8310003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="DUTY" description="LCD duty select">
        <Enum name="000" start="0b000" description="Use 1 BP (1/1 duty cycle)." />
        <Enum name="001" start="0b001" description="Use 2 BP (1/2 duty cycle)." />
        <Enum name="010" start="0b010" description="Use 3 BP (1/3 duty cycle)." />
        <Enum name="011" start="0b011" description="Use 4 BP (1/4 duty cycle). (Default)" />
        <Enum name="100" start="0b100" description="Use 5 BP (1/5 duty cycle)." />
        <Enum name="101" start="0b101" description="Use 6 BP (1/6 duty cycle)." />
        <Enum name="110" start="0b110" description="Use 7 BP (1/7 duty cycle)." />
        <Enum name="111" start="0b111" description="Use 8 BP (1/8 duty cycle)." />
      </BitField>
      <BitField start="3" size="3" name="LCLK" description="LCD Clock Prescaler" />
      <BitField start="6" size="1" name="SOURCE" description="LCD Clock Source Select">
        <Enum name="0" start="0b0" description="Selects the default clock as the LCD clock source." />
        <Enum name="1" start="0b1" description="Selects the alternate clock as the LCD clock source." />
      </BitField>
      <BitField start="7" size="1" name="LCDEN" description="LCD Driver Enable">
        <Enum name="0" start="0b0" description="All front plane and back plane pins are disabled. The LCD controller system is also disabled, and all LCD waveform generation clocks are stopped. V LL3 is connected to V DD internally." />
        <Enum name="1" start="0b1" description="LCD controller driver system is enabled, and front plane and back plane waveforms are generated. All LCD pins, LCD_Pn, enabled using the LCD Pin Enable register, output an LCD driver waveform. The back plane pins output an LCD driver back plane waveform based on the settings of DUTY[2:0]. Charge pump or resistor bias is enabled." />
      </BitField>
      <BitField start="8" size="1" name="LCDSTP" description="LCD Stop">
        <Enum name="0" start="0b0" description="Allows the LCD driver, charge pump, resistor bias network, and voltage regulator to continue running during Stop mode." />
        <Enum name="1" start="0b1" description="Disables the LCD driver, charge pump, resistor bias network, and voltage regulator when MCU enters Stop mode." />
      </BitField>
      <BitField start="9" size="1" name="LCDWAIT" description="LCD Wait">
        <Enum name="0" start="0b0" description="Allows the LCD driver, charge pump, resistor bias network, and voltage regulator to continue running during Wait mode." />
        <Enum name="1" start="0b1" description="Disables the LCD driver, charge pump, resistor bias network, and voltage regulator when MCU enters Wait mode." />
      </BitField>
      <BitField start="12" size="2" name="ALTDIV" description="LCD AlternateClock Divider">
        <Enum name="0" start="0b00" description="Divide factor = 1 (No divide)" />
        <Enum name="1" start="0b01" description="Divide factor = 8" />
        <Enum name="10" start="0b10" description="Divide factor = 64" />
        <Enum name="11" start="0b11" description="Divide factor = 512" />
      </BitField>
      <BitField start="14" size="1" name="FDCIEN" description="LCD Fault Detection Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="No interrupt request is generated by this event." />
        <Enum name="1" start="0b1" description="When a fault is detected and FDCF bit is set, this event causes an interrupt request." />
      </BitField>
      <BitField start="15" size="1" name="LCDIEN" description="LCD Frame Frequency Interrupt Enable">
        <Enum name="0" start="0b0" description="No interrupt request is generated by this event." />
        <Enum name="1" start="0b1" description="When LCDIF bit is set, this event causes an interrupt request." />
      </BitField>
      <BitField start="16" size="2" name="VSUPPLY" description="Voltage Supply Control">
        <Enum name="00" start="0b00" description="Drive V LL2 internally from V DD ." />
        <Enum name="01" start="0b01" description="Drive V LL3 internally from V DD ." />
        <Enum name="11" start="0b11" description="Drive V LL3 externally from V DD or drive V LL1 internally from V IREG ." />
      </BitField>
      <BitField start="20" size="2" name="LADJ" description="Load Adjust" />
      <BitField start="22" size="1" name="HREFSEL" description="High Reference Select">
        <Enum name="0" start="0b0" description="Divide input, V IREG = 1.0 V for 3 V glass." />
        <Enum name="1" start="0b1" description="Do not divide the input, V IREG = 1.67 V for 5 V glass." />
      </BitField>
      <BitField start="23" size="1" name="CPSEL" description="Charge Pump or Resistor Bias Select">
        <Enum name="0" start="0b0" description="LCD charge pump is disabled. Resistor network selected. (The internal 1/3-bias is forced.)" />
        <Enum name="1" start="0b1" description="LCD charge pump is selected. Resistor network disabled. (The internal 1/3-bias is forced.)" />
      </BitField>
      <BitField start="24" size="4" name="RVTRIM" description="Regulated Voltage Trim" />
      <BitField start="31" size="1" name="RVEN" description="Regulated Voltage Enable">
        <Enum name="0" start="0b0" description="Regulated voltage disabled." />
        <Enum name="1" start="0b1" description="Regulated voltage enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LCD_AR" access="Read/Write" description="LCD Auxiliary Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="BRATE" description="Blink-rate configuration" />
      <BitField start="3" size="1" name="BMODE" description="Blink mode">
        <Enum name="0" start="0b0" description="Display blank during the blink period." />
        <Enum name="1" start="0b1" description="Display alternate display during blink period (Ignored if duty is 5 or greater)." />
      </BitField>
      <BitField start="5" size="1" name="BLANK" description="Blank display mode">
        <Enum name="0" start="0b0" description="Normal or alternate display mode." />
        <Enum name="1" start="0b1" description="Blank display mode." />
      </BitField>
      <BitField start="6" size="1" name="ALT" description="Alternate display mode">
        <Enum name="0" start="0b0" description="Normal display mode." />
        <Enum name="1" start="0b1" description="Alternate display mode." />
      </BitField>
      <BitField start="7" size="1" name="BLINK" description="Blink command">
        <Enum name="0" start="0b0" description="Disables blinking." />
        <Enum name="1" start="0b1" description="Starts blinking at blinking frequency specified by LCD blink rate calculation." />
      </BitField>
      <BitField start="15" size="1" name="LCDIF" description="LCD Frame Frequency Interrupt flag">
        <Enum name="0" start="0b0" description="Frame frequency interrupt condition has not occurred." />
        <Enum name="1" start="0b1" description="Start of SLCD frame has occurred." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LCD_FDCR" access="Read/Write" description="LCD Fault Detect Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="FDPINID" description="Fault Detect Pin ID">
        <Enum name="0" start="0b0" description="Fault detection for LCD_P0 pin." />
        <Enum name="1" start="0b1" description="Fault detection for LCD_P1 pin." />
        <Enum name="111111" start="0b111111" description="Fault detection for LCD_P63 pin." />
      </BitField>
      <BitField start="6" size="1" name="FDBPEN" description="Fault Detect Back Plane Enable">
        <Enum name="0" start="0b0" description="Type of the selected pin under fault detect test is front plane." />
        <Enum name="1" start="0b1" description="Type of the selected pin under fault detect test is back plane." />
      </BitField>
      <BitField start="7" size="1" name="FDEN" description="Fault Detect Enable">
        <Enum name="0" start="0b0" description="Disable fault detection." />
        <Enum name="1" start="0b1" description="Enable fault detection." />
      </BitField>
      <BitField start="9" size="3" name="FDSWW" description="Fault Detect Sample Window Width">
        <Enum name="0" start="0b000" description="Sample window width is 4 sample clock cycles." />
        <Enum name="1" start="0b001" description="Sample window width is 8 sample clock cycles." />
        <Enum name="10" start="0b010" description="Sample window width is 16 sample clock cycles." />
        <Enum name="11" start="0b011" description="Sample window width is 32 sample clock cycles." />
        <Enum name="100" start="0b100" description="Sample window width is 64 sample clock cycles." />
        <Enum name="101" start="0b101" description="Sample window width is 128 sample clock cycles." />
        <Enum name="110" start="0b110" description="Sample window width is 256 sample clock cycles." />
        <Enum name="111" start="0b111" description="Sample window width is 512 sample clock cycles." />
      </BitField>
      <BitField start="12" size="3" name="FDPRS" description="Fault Detect Clock Prescaler">
        <Enum name="0" start="0b000" description="1/1 bus clock." />
        <Enum name="1" start="0b001" description="1/2 bus clock." />
        <Enum name="10" start="0b010" description="1/4 bus clock." />
        <Enum name="11" start="0b011" description="1/8 bus clock." />
        <Enum name="100" start="0b100" description="1/16 bus clock." />
        <Enum name="101" start="0b101" description="1/32 bus clock." />
        <Enum name="110" start="0b110" description="1/64 bus clock." />
        <Enum name="111" start="0b111" description="1/128 bus clock." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="LCD_FDSR" access="Read/Write" description="LCD Fault Detect Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FDCNT" description="Fault Detect Counter">
        <Enum name="0" start="0b0" description="No &quot;one&quot; samples." />
        <Enum name="1" start="0b1" description="1 &quot;one&quot; samples." />
        <Enum name="10" start="0b10" description="2 &quot;one&quot; samples." />
        <Enum name="11111110" start="0b11111110" description="254 &quot;one&quot; samples." />
        <Enum name="11111111" start="0b11111111" description="255 or more &quot;one&quot; samples. The FDCNT can overflow. Therefore, FDSWW and FDPRS must be reconfigured for proper sampling." />
      </BitField>
      <BitField start="15" size="1" name="FDCF" description="Fault Detection Complete Flag">
        <Enum name="0" start="0b0" description="Fault detection is not completed." />
        <Enum name="1" start="0b1" description="Fault detection is completed." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="LCD_PENL" access="Read/Write" description="LCD Pin Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PEN" description="LCD Pin Enable">
        <Enum name="0" start="0b0" description="LCD operation disabled on LCD_Pn." />
        <Enum name="1" start="0b1" description="LCD operation enabled on LCD_Pn." />
      </BitField>
    </Register>
    <Register start="+0x10+4" size="4" name="LCD_PENH" access="Read/Write" description="LCD Pin Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PEN" description="LCD Pin Enable">
        <Enum name="0" start="0b0" description="LCD operation disabled on LCD_Pn." />
        <Enum name="1" start="0b1" description="LCD operation enabled on LCD_Pn." />
      </BitField>
    </Register>
    <Register start="+0x18+0" size="4" name="LCD_BPENL" access="Read/Write" description="LCD Back Plane Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BPEN" description="Back Plane Enable">
        <Enum name="0" start="0b0" description="Front plane operation enabled on LCD_Pn." />
        <Enum name="1" start="0b1" description="Back plane operation enabled on LCD_Pn." />
      </BitField>
    </Register>
    <Register start="+0x18+4" size="4" name="LCD_BPENH" access="Read/Write" description="LCD Back Plane Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BPEN" description="Back Plane Enable">
        <Enum name="0" start="0b0" description="Front plane operation enabled on LCD_Pn." />
        <Enum name="1" start="0b1" description="Back plane operation enabled on LCD_Pn." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="LCD_WF3TO0" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF0" description="Controls segments or phases connected to LCD_P0 as described above for WF3." />
      <BitField start="8" size="8" name="WF1" description="Controls segments or phases connected to LCD_P1 as described above for WF3." />
      <BitField start="16" size="8" name="WF2" description="Controls segments or phases connected to LCD_P2 as described above for WF3." />
      <BitField start="24" size="8" name="WF3" description="Segment-on front plane operation - Each bit turns on or off the segments associated with LCD_P3 in the following pattern: HGFEDCBA (most significant bit controls segment H and least significant bit controls segment A)" />
    </Register>
    <Register start="+0x20" size="1" name="LCD_WF0" access="Read/Write" description="LCD Waveform Register 0." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD0" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD0" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD0" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD0" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD0" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD0" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD0" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD0" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x21" size="1" name="LCD_WF1" access="Read/Write" description="LCD Waveform Register 1." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD1" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD1" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD1" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD1" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD1" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD1" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD1" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD1" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x22" size="1" name="LCD_WF2" access="Read/Write" description="LCD Waveform Register 2." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD2" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD2" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD2" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD2" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD2" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD2" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD2" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD2" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x23" size="1" name="LCD_WF3" access="Read/Write" description="LCD Waveform Register 3." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD3" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD3" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD3" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD3" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD3" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD3" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD3" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD3" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="LCD_WF7TO4" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF4" description="Controls segments or phases connected to LCD_P4 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF5" description="Controls segments or phases connected to LCD_P5 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF6" description="Controls segments or phases connected to LCD_P6 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF7" description="Controls segments or phases connected to LCD_P7 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x24" size="1" name="LCD_WF4" access="Read/Write" description="LCD Waveform Register 4." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD4" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD4" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD4" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD4" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD4" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD4" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD4" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD4" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x25" size="1" name="LCD_WF5" access="Read/Write" description="LCD Waveform Register 5." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD5" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD5" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD5" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD5" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD5" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD5" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD5" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD5" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x26" size="1" name="LCD_WF6" access="Read/Write" description="LCD Waveform Register 6." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD6" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD6" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD6" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD6" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD6" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD6" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD6" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD6" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x27" size="1" name="LCD_WF7" access="Read/Write" description="LCD Waveform Register 7." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD7" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD7" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD7" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD7" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD7" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD7" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD7" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD7" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="LCD_WF11TO8" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF8" description="Controls segments or phases connected to LCD_P8 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF9" description="Controls segments or phases connected to LCD_P9 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF10" description="Controls segments or phases connected to LCD_P10 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF11" description="Controls segments or phases connected to LCD_P11 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x28" size="1" name="LCD_WF8" access="Read/Write" description="LCD Waveform Register 8." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD8" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD8" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD8" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD8" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD8" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD8" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD8" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD8" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x29" size="1" name="LCD_WF9" access="Read/Write" description="LCD Waveform Register 9." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD9" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD9" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD9" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD9" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD9" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD9" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD9" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD9" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x2A" size="1" name="LCD_WF10" access="Read/Write" description="LCD Waveform Register 10." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD10" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD10" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD10" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD10" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD10" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD10" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD10" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD10" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x2B" size="1" name="LCD_WF11" access="Read/Write" description="LCD Waveform Register 11." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD11" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD11" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD11" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD11" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD11" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD11" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD11" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD11" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="LCD_WF15TO12" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF12" description="Controls segments or phases connected to LCD_P12 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF13" description="Controls segments or phases connected to LCD_P13 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF14" description="Controls segments or phases connected to LCD_P14 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF15" description="Controls segments or phases connected to LCD_P15 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x2C" size="1" name="LCD_WF12" access="Read/Write" description="LCD Waveform Register 12." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD12" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD12" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD12" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD12" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD12" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD12" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD12" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD12" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x2D" size="1" name="LCD_WF13" access="Read/Write" description="LCD Waveform Register 13." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD13" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD13" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD13" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD13" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD13" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD13" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD13" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD13" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x2E" size="1" name="LCD_WF14" access="Read/Write" description="LCD Waveform Register 14." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD14" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD14" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD14" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD14" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD14" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD14" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD14" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD14" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x2F" size="1" name="LCD_WF15" access="Read/Write" description="LCD Waveform Register 15." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD15" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD15" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD15" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD15" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD15" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD15" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD15" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD15" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="LCD_WF19TO16" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF16" description="Controls segments or phases connected to LCD_P16 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF17" description="Controls segments or phases connected to LCD_P17 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF18" description="Controls segments or phases connected to LCD_P18 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF19" description="Controls segments or phases connected to LCD_P19 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x30" size="1" name="LCD_WF16" access="Read/Write" description="LCD Waveform Register 16." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD16" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD16" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD16" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD16" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD16" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD16" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD16" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD16" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x31" size="1" name="LCD_WF17" access="Read/Write" description="LCD Waveform Register 17." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD17" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD17" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD17" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD17" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD17" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD17" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD17" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD17" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x32" size="1" name="LCD_WF18" access="Read/Write" description="LCD Waveform Register 18." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD18" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD18" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD18" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD18" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD18" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD18" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD18" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD18" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x33" size="1" name="LCD_WF19" access="Read/Write" description="LCD Waveform Register 19." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD19" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD19" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD19" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD19" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD19" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD19" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD19" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD19" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="LCD_WF23TO20" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF20" description="Controls segments or phases connected to LCD_P20 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF21" description="Controls segments or phases connected to LCD_P21 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF22" description="Controls segments or phases connected to LCD_P22 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF23" description="Controls segments or phases connected to LCD_P23 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x34" size="1" name="LCD_WF20" access="Read/Write" description="LCD Waveform Register 20." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD20" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD20" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD20" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD20" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD20" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD20" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD20" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD20" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x35" size="1" name="LCD_WF21" access="Read/Write" description="LCD Waveform Register 21." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD21" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD21" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD21" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD21" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD21" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD21" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD21" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD21" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x36" size="1" name="LCD_WF22" access="Read/Write" description="LCD Waveform Register 22." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD22" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD22" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD22" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD22" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD22" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD22" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD22" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD22" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x37" size="1" name="LCD_WF23" access="Read/Write" description="LCD Waveform Register 23." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD23" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD23" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD23" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD23" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD23" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD23" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD23" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD23" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="LCD_WF27TO24" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF24" description="Controls segments or phases connected to LCD_P24 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF25" description="Controls segments or phases connected to LCD_P25 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF26" description="Controls segments or phases connected to LCD_P26 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF27" description="Controls segments or phases connected to LCD_P27 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x38" size="1" name="LCD_WF24" access="Read/Write" description="LCD Waveform Register 24." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD24" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD24" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD24" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD24" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD24" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD24" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD24" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD24" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x39" size="1" name="LCD_WF25" access="Read/Write" description="LCD Waveform Register 25." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD25" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD25" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD25" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD25" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD25" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD25" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD25" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD25" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x3A" size="1" name="LCD_WF26" access="Read/Write" description="LCD Waveform Register 26." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD26" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD26" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD26" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD26" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD26" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD26" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD26" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD26" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x3B" size="1" name="LCD_WF27" access="Read/Write" description="LCD Waveform Register 27." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD27" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD27" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD27" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD27" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD27" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD27" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD27" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD27" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="LCD_WF31TO28" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF28" description="Controls segments or phases connected to LCD_P28 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF29" description="Controls segments or phases connected to LCD_P29 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF30" description="Controls segments or phases connected to LCD_P30 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF31" description="Controls segments or phases connected to LCD_P31 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x3C" size="1" name="LCD_WF28" access="Read/Write" description="LCD Waveform Register 28." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD28" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD28" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD28" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD28" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD28" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD28" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD28" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD28" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x3D" size="1" name="LCD_WF29" access="Read/Write" description="LCD Waveform Register 29." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD29" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD29" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD29" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD29" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD29" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD29" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD29" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD29" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x3E" size="1" name="LCD_WF30" access="Read/Write" description="LCD Waveform Register 30." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD30" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD30" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD30" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD30" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD30" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD30" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD30" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD30" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x3F" size="1" name="LCD_WF31" access="Read/Write" description="LCD Waveform Register 31." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD31" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD31" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD31" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD31" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD31" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD31" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD31" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD31" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="LCD_WF35TO32" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF32" description="Controls segments or phases connected to LCD_P32 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF33" description="Controls segments or phases connected to LCD_P33 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF34" description="Controls segments or phases connected to LCD_P34 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF35" description="Controls segments or phases connected to LCD_P35 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x40" size="1" name="LCD_WF32" access="Read/Write" description="LCD Waveform Register 32." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD32" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD32" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD32" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD32" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD32" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD32" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD32" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD32" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x41" size="1" name="LCD_WF33" access="Read/Write" description="LCD Waveform Register 33." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD33" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD33" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD33" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD33" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD33" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD33" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD33" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD33" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x42" size="1" name="LCD_WF34" access="Read/Write" description="LCD Waveform Register 34." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD34" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD34" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD34" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD34" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD34" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD34" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD34" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD34" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x43" size="1" name="LCD_WF35" access="Read/Write" description="LCD Waveform Register 35." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD35" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD35" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD35" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD35" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD35" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD35" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD35" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD35" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="LCD_WF39TO36" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF36" description="Controls segments or phases connected to LCD_P36 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF37" description="Controls segments or phases connected to LCD_P37 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF38" description="Controls segments or phases connected to LCD_P38 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF39" description="Controls segments or phases connected to LCD_P39 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x44" size="1" name="LCD_WF36" access="Read/Write" description="LCD Waveform Register 36." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD36" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD36" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD36" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD36" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD36" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD36" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD36" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD36" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x45" size="1" name="LCD_WF37" access="Read/Write" description="LCD Waveform Register 37." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD37" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD37" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD37" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD37" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD37" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD37" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD37" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD37" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x46" size="1" name="LCD_WF38" access="Read/Write" description="LCD Waveform Register 38." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD38" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD38" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD38" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD38" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD38" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD38" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD38" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD38" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x47" size="1" name="LCD_WF39" access="Read/Write" description="LCD Waveform Register 39." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD39" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD39" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD39" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD39" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD39" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD39" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD39" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD39" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="LCD_WF43TO40" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF40" description="Controls segments or phases connected to LCD_P40 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF41" description="Controls segments or phases connected to LCD_P41 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF42" description="Controls segments or phases connected to LCD_P42 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF43" description="Controls segments or phases connected to LCD_P43 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x48" size="1" name="LCD_WF40" access="Read/Write" description="LCD Waveform Register 40." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD40" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD40" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD40" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD40" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD40" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD40" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD40" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD40" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x49" size="1" name="LCD_WF41" access="Read/Write" description="LCD Waveform Register 41." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD41" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD41" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD41" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD41" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD41" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD41" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD41" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD41" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x4A" size="1" name="LCD_WF42" access="Read/Write" description="LCD Waveform Register 42." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD42" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD42" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD42" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD42" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD42" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD42" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD42" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD42" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x4B" size="1" name="LCD_WF43" access="Read/Write" description="LCD Waveform Register 43." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD43" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD43" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD43" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD43" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD43" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD43" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD43" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD43" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="LCD_WF47TO44" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF44" description="Controls segments or phases connected to LCD_P44 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF45" description="Controls segments or phases connected to LCD_P45 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF46" description="Controls segments or phases connected to LCD_P46 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF47" description="Controls segments or phases connected to LCD_P47 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x4C" size="1" name="LCD_WF44" access="Read/Write" description="LCD Waveform Register 44." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD44" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD44" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD44" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD44" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD44" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD44" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD44" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD44" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x4D" size="1" name="LCD_WF45" access="Read/Write" description="LCD Waveform Register 45." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD45" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD45" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD45" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD45" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD45" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD45" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD45" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD45" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x4E" size="1" name="LCD_WF46" access="Read/Write" description="LCD Waveform Register 46." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD46" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD46" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD46" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD46" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD46" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD46" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD46" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD46" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x4F" size="1" name="LCD_WF47" access="Read/Write" description="LCD Waveform Register 47." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD47" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD47" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD47" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD47" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD47" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD47" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD47" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD47" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="LCD_WF51TO48" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF48" description="Controls segments or phases connected to LCD_P48 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF49" description="Controls segments or phases connected to LCD_P49 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF50" description="Controls segments or phases connected to LCD_P50 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF51" description="Controls segments or phases connected to LCD_P51 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x50" size="1" name="LCD_WF48" access="Read/Write" description="LCD Waveform Register 48." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD48" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD48" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD48" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD48" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD48" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD48" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD48" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD48" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x51" size="1" name="LCD_WF49" access="Read/Write" description="LCD Waveform Register 49." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD49" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD49" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD49" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD49" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD49" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD49" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD49" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD49" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x52" size="1" name="LCD_WF50" access="Read/Write" description="LCD Waveform Register 50." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD50" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD50" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD50" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD50" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD50" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD50" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD50" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD50" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x53" size="1" name="LCD_WF51" access="Read/Write" description="LCD Waveform Register 51." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD51" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD51" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD51" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD51" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD51" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD51" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD51" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD51" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="LCD_WF55TO52" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF52" description="Controls segments or phases connected to LCD_P52 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF53" description="Controls segments or phases connected to LCD_P53 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF54" description="Controls segments or phases connected to LCD_P54 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF55" description="Controls segments or phases connected to LCD_P55 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x54" size="1" name="LCD_WF52" access="Read/Write" description="LCD Waveform Register 52." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD52" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD52" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD52" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD52" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD52" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD52" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD52" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD52" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x55" size="1" name="LCD_WF53" access="Read/Write" description="LCD Waveform Register 53." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD53" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD53" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD53" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD53" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD53" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD53" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD53" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD53" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x56" size="1" name="LCD_WF54" access="Read/Write" description="LCD Waveform Register 54." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD54" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD54" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD54" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD54" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD54" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD54" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD54" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD54" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x57" size="1" name="LCD_WF55" access="Read/Write" description="LCD Waveform Register 55." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD55" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD55" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD55" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD55" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD55" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD55" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD55" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD55" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="LCD_WF59TO56" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF56" description="Controls segments or phases connected to LCD_P56 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF57" description="Controls segments or phases connected to LCD_P57 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF58" description="Controls segments or phases connected to LCD_P58 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF59" description="Controls segments or phases connected to LCD_P59 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x58" size="1" name="LCD_WF56" access="Read/Write" description="LCD Waveform Register 56." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD56" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD56" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD56" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD56" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD56" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD56" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD56" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD56" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x59" size="1" name="LCD_WF57" access="Read/Write" description="LCD Waveform Register 57." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD57" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD57" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD57" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD57" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD57" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD57" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD57" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD57" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x5A" size="1" name="LCD_WF58" access="Read/Write" description="LCD Waveform Register 58." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD58" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD58" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD58" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD58" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD58" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD58" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD58" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD58" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x5B" size="1" name="LCD_WF59" access="Read/Write" description="LCD Waveform Register 59." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD59" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD59" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD59" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD59" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD59" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD59" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD59" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD59" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="LCD_WF63TO60" access="Read/Write" description="LCD Waveform register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF60" description="Controls segments or phases connected to LCD_P60 as described above for WF3TO0[WF3]." />
      <BitField start="8" size="8" name="WF61" description="Controls segments or phases connected to LCD_P61 as described above for WF3TO0[WF3]." />
      <BitField start="16" size="8" name="WF62" description="Controls segments or phases connected to LCD_P62 as described above for WF3TO0[WF3]." />
      <BitField start="24" size="8" name="WF63" description="Controls segments or phases connected to LCD_P63 as described above for WF3TO0[WF3]." />
    </Register>
    <Register start="+0x5C" size="1" name="LCD_WF60" access="Read/Write" description="LCD Waveform Register 60." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD60" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD60" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD60" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD60" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD60" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD60" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD60" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD60" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x5D" size="1" name="LCD_WF61" access="Read/Write" description="LCD Waveform Register 61." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD61" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD61" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD61" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD61" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD61" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD61" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD61" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD61" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x5E" size="1" name="LCD_WF62" access="Read/Write" description="LCD Waveform Register 62." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD62" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD62" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD62" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD62" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD62" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD62" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD62" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD62" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
    <Register start="+0x5F" size="1" name="LCD_WF63" access="Read/Write" description="LCD Waveform Register 63." reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD63" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A" />
      </BitField>
      <BitField start="1" size="1" name="BPBLCD63" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B" />
      </BitField>
      <BitField start="2" size="1" name="BPCLCD63" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C" />
      </BitField>
      <BitField start="3" size="1" name="BPDLCD63" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D" />
      </BitField>
      <BitField start="4" size="1" name="BPELCD63" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E" />
      </BitField>
      <BitField start="5" size="1" name="BPFLCD63" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F" />
      </BitField>
      <BitField start="6" size="1" name="BPGLCD63" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G" />
      </BitField>
      <BitField start="7" size="1" name="BPHLCD63" description="no description available">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H" />
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DAC0" start="0x400CC000" description="12-Bit Digital-to-Analog Converter">
    <Register start="+0+0" size="1" name="DAC0_DAT0L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+2" size="1" name="DAC0_DAT1L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+4" size="1" name="DAC0_DAT2L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+6" size="1" name="DAC0_DAT3L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+8" size="1" name="DAC0_DAT4L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+10" size="1" name="DAC0_DAT5L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+12" size="1" name="DAC0_DAT6L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+14" size="1" name="DAC0_DAT7L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+16" size="1" name="DAC0_DAT8L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+18" size="1" name="DAC0_DAT9L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+20" size="1" name="DAC0_DAT10L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+22" size="1" name="DAC0_DAT11L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+24" size="1" name="DAC0_DAT12L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+26" size="1" name="DAC0_DAT13L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+28" size="1" name="DAC0_DAT14L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+30" size="1" name="DAC0_DAT15L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0x1+0" size="1" name="DAC0_DAT0H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+2" size="1" name="DAC0_DAT1H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+4" size="1" name="DAC0_DAT2H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+6" size="1" name="DAC0_DAT3H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+8" size="1" name="DAC0_DAT4H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+10" size="1" name="DAC0_DAT5H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+12" size="1" name="DAC0_DAT6H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+14" size="1" name="DAC0_DAT7H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+16" size="1" name="DAC0_DAT8H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+18" size="1" name="DAC0_DAT9H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+20" size="1" name="DAC0_DAT10H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+22" size="1" name="DAC0_DAT11H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+24" size="1" name="DAC0_DAT12H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+26" size="1" name="DAC0_DAT13H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+28" size="1" name="DAC0_DAT14H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+30" size="1" name="DAC0_DAT15H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x20" size="1" name="DAC0_SR" access="Read/Write" description="DAC Status Register" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFRPBF" description="DAC Buffer Read Pointer Bottom Position Flag">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer is not equal to C2[DACBFUP]." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer is equal to C2[DACBFUP]." />
      </BitField>
      <BitField start="1" size="1" name="DACBFRPTF" description="DAC Buffer Read Pointer Top Position Flag">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer is not zero." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer is zero." />
      </BitField>
      <BitField start="2" size="1" name="DACBFWMF" description="DAC Buffer Watermark Flag">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer has not reached the watermark level." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer has reached the watermark level." />
      </BitField>
    </Register>
    <Register start="+0x21" size="1" name="DAC0_C0" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBBIEN" description="DAC Buffer Read Pointer Bottom Flag Interrupt Enable">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer bottom flag interrupt is disabled." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer bottom flag interrupt is enabled." />
      </BitField>
      <BitField start="1" size="1" name="DACBTIEN" description="DAC Buffer Read Pointer Top Flag Interrupt Enable">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer top flag interrupt is disabled." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer top flag interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="DACBWIEN" description="DAC Buffer Watermark Interrupt Enable">
        <Enum name="0" start="0b0" description="The DAC buffer watermark interrupt is disabled." />
        <Enum name="1" start="0b1" description="The DAC buffer watermark interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="LPEN" description="DAC Low Power Control">
        <Enum name="0" start="0b0" description="High-Power mode" />
        <Enum name="1" start="0b1" description="Low-Power mode" />
      </BitField>
      <BitField start="4" size="1" name="DACSWTRG" description="DAC Software Trigger">
        <Enum name="0" start="0b0" description="The DAC soft trigger is not valid." />
        <Enum name="1" start="0b1" description="The DAC soft trigger is valid." />
      </BitField>
      <BitField start="5" size="1" name="DACTRGSEL" description="DAC Trigger Select">
        <Enum name="0" start="0b0" description="The DAC hardware trigger is selected." />
        <Enum name="1" start="0b1" description="The DAC software trigger is selected." />
      </BitField>
      <BitField start="6" size="1" name="DACRFS" description="DAC Reference Select">
        <Enum name="0" start="0b0" description="The DAC selects DACREF_1 as the reference voltage." />
        <Enum name="1" start="0b1" description="The DAC selects DACREF_2 as the reference voltage." />
      </BitField>
      <BitField start="7" size="1" name="DACEN" description="DAC Enable">
        <Enum name="0" start="0b0" description="The DAC system is disabled." />
        <Enum name="1" start="0b1" description="The DAC system is enabled." />
      </BitField>
    </Register>
    <Register start="+0x22" size="1" name="DAC0_C1" access="Read/Write" description="DAC Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFEN" description="DAC Buffer Enable">
        <Enum name="0" start="0b0" description="Buffer read pointer is disabled. The converted data is always the first word of the buffer." />
        <Enum name="1" start="0b1" description="Buffer read pointer is enabled. The converted data is the word that the read pointer points to. It means converted data can be from any word of the buffer." />
      </BitField>
      <BitField start="1" size="2" name="DACBFMD" description="DAC Buffer Work Mode Select">
        <Enum name="00" start="0b00" description="Normal mode" />
        <Enum name="01" start="0b01" description="Swing mode" />
        <Enum name="10" start="0b10" description="One-Time Scan mode" />
      </BitField>
      <BitField start="3" size="2" name="DACBFWM" description="DAC Buffer Watermark Select">
        <Enum name="00" start="0b00" description="1 word" />
        <Enum name="01" start="0b01" description="2 words" />
        <Enum name="10" start="0b10" description="3 words" />
        <Enum name="11" start="0b11" description="4 words" />
      </BitField>
      <BitField start="7" size="1" name="DMAEN" description="DMA Enable Select">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled. When DMA is enabled, the DMA request will be generated by original interrupts. The interrupts will not be presented on this module at the same time." />
      </BitField>
    </Register>
    <Register start="+0x23" size="1" name="DAC0_C2" access="Read/Write" description="DAC Control Register 2" reset_value="0xF" reset_mask="0xFF">
      <BitField start="0" size="4" name="DACBFUP" description="DAC Buffer Upper Limit" />
      <BitField start="4" size="4" name="DACBFRP" description="DAC Buffer Read Pointer" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DAC1" start="0x400CD000" description="12-Bit Digital-to-Analog Converter">
    <Register start="+0+0" size="1" name="DAC1_DAT0L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+2" size="1" name="DAC1_DAT1L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+4" size="1" name="DAC1_DAT2L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+6" size="1" name="DAC1_DAT3L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+8" size="1" name="DAC1_DAT4L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+10" size="1" name="DAC1_DAT5L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+12" size="1" name="DAC1_DAT6L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+14" size="1" name="DAC1_DAT7L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+16" size="1" name="DAC1_DAT8L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+18" size="1" name="DAC1_DAT9L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+20" size="1" name="DAC1_DAT10L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+22" size="1" name="DAC1_DAT11L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+24" size="1" name="DAC1_DAT12L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+26" size="1" name="DAC1_DAT13L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+28" size="1" name="DAC1_DAT14L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0+30" size="1" name="DAC1_DAT15L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer" />
    </Register>
    <Register start="+0x1+0" size="1" name="DAC1_DAT0H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+2" size="1" name="DAC1_DAT1H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+4" size="1" name="DAC1_DAT2H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+6" size="1" name="DAC1_DAT3H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+8" size="1" name="DAC1_DAT4H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+10" size="1" name="DAC1_DAT5H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+12" size="1" name="DAC1_DAT6H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+14" size="1" name="DAC1_DAT7H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+16" size="1" name="DAC1_DAT8H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+18" size="1" name="DAC1_DAT9H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+20" size="1" name="DAC1_DAT10H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+22" size="1" name="DAC1_DAT11H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+24" size="1" name="DAC1_DAT12H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+26" size="1" name="DAC1_DAT13H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+28" size="1" name="DAC1_DAT14H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x1+30" size="1" name="DAC1_DAT15H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula" />
    </Register>
    <Register start="+0x20" size="1" name="DAC1_SR" access="Read/Write" description="DAC Status Register" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFRPBF" description="DAC Buffer Read Pointer Bottom Position Flag">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer is not equal to C2[DACBFUP]." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer is equal to C2[DACBFUP]." />
      </BitField>
      <BitField start="1" size="1" name="DACBFRPTF" description="DAC Buffer Read Pointer Top Position Flag">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer is not zero." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer is zero." />
      </BitField>
      <BitField start="2" size="1" name="DACBFWMF" description="DAC Buffer Watermark Flag">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer has not reached the watermark level." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer has reached the watermark level." />
      </BitField>
    </Register>
    <Register start="+0x21" size="1" name="DAC1_C0" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBBIEN" description="DAC Buffer Read Pointer Bottom Flag Interrupt Enable">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer bottom flag interrupt is disabled." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer bottom flag interrupt is enabled." />
      </BitField>
      <BitField start="1" size="1" name="DACBTIEN" description="DAC Buffer Read Pointer Top Flag Interrupt Enable">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer top flag interrupt is disabled." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer top flag interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="DACBWIEN" description="DAC Buffer Watermark Interrupt Enable">
        <Enum name="0" start="0b0" description="The DAC buffer watermark interrupt is disabled." />
        <Enum name="1" start="0b1" description="The DAC buffer watermark interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="LPEN" description="DAC Low Power Control">
        <Enum name="0" start="0b0" description="High-Power mode" />
        <Enum name="1" start="0b1" description="Low-Power mode" />
      </BitField>
      <BitField start="4" size="1" name="DACSWTRG" description="DAC Software Trigger">
        <Enum name="0" start="0b0" description="The DAC soft trigger is not valid." />
        <Enum name="1" start="0b1" description="The DAC soft trigger is valid." />
      </BitField>
      <BitField start="5" size="1" name="DACTRGSEL" description="DAC Trigger Select">
        <Enum name="0" start="0b0" description="The DAC hardware trigger is selected." />
        <Enum name="1" start="0b1" description="The DAC software trigger is selected." />
      </BitField>
      <BitField start="6" size="1" name="DACRFS" description="DAC Reference Select">
        <Enum name="0" start="0b0" description="The DAC selects DACREF_1 as the reference voltage." />
        <Enum name="1" start="0b1" description="The DAC selects DACREF_2 as the reference voltage." />
      </BitField>
      <BitField start="7" size="1" name="DACEN" description="DAC Enable">
        <Enum name="0" start="0b0" description="The DAC system is disabled." />
        <Enum name="1" start="0b1" description="The DAC system is enabled." />
      </BitField>
    </Register>
    <Register start="+0x22" size="1" name="DAC1_C1" access="Read/Write" description="DAC Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFEN" description="DAC Buffer Enable">
        <Enum name="0" start="0b0" description="Buffer read pointer is disabled. The converted data is always the first word of the buffer." />
        <Enum name="1" start="0b1" description="Buffer read pointer is enabled. The converted data is the word that the read pointer points to. It means converted data can be from any word of the buffer." />
      </BitField>
      <BitField start="1" size="2" name="DACBFMD" description="DAC Buffer Work Mode Select">
        <Enum name="00" start="0b00" description="Normal mode" />
        <Enum name="01" start="0b01" description="Swing mode" />
        <Enum name="10" start="0b10" description="One-Time Scan mode" />
      </BitField>
      <BitField start="3" size="2" name="DACBFWM" description="DAC Buffer Watermark Select">
        <Enum name="00" start="0b00" description="1 word" />
        <Enum name="01" start="0b01" description="2 words" />
        <Enum name="10" start="0b10" description="3 words" />
        <Enum name="11" start="0b11" description="4 words" />
      </BitField>
      <BitField start="7" size="1" name="DMAEN" description="DMA Enable Select">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled. When DMA is enabled, the DMA request will be generated by original interrupts. The interrupts will not be presented on this module at the same time." />
      </BitField>
    </Register>
    <Register start="+0x23" size="1" name="DAC1_C2" access="Read/Write" description="DAC Control Register 2" reset_value="0xF" reset_mask="0xFF">
      <BitField start="0" size="4" name="DACBFUP" description="DAC Buffer Upper Limit" />
      <BitField start="4" size="4" name="DACBFRP" description="DAC Buffer Read Pointer" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOA" start="0x400FF000" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOA_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOA_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOA_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOA_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOA_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOA_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOB" start="0x400FF040" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOB_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOB_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOB_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOB_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOB_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOB_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOC" start="0x400FF080" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOC_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOC_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOC_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOC_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOC_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOC_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOD" start="0x400FF0C0" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOD_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOD_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOD_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOD_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOD_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOD_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOE" start="0x400FF100" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOE_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOE_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOE_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOE_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOE_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOE_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SystemControl" start="0xE000E000" description="System Control Block">
    <Register start="+0x8" size="4" name="SCB_ACTLR" access="Read/Write" description="Auxiliary Control Register," reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DISMCYCINT" description="Disables interruption of multi-cycle instructions." />
      <BitField start="1" size="1" name="DISDEFWBUF" description="Disables write buffer use during default memory map accesses." />
      <BitField start="2" size="1" name="DISFOLD" description="Disables folding of IT instructions." />
    </Register>
    <Register start="+0xD00" size="4" name="SCB_CPUID" access="ReadOnly" description="CPUID Base Register" reset_value="0x410FC240" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="REVISION" description="Indicates patch release: 0x0 = Patch 0" />
      <BitField start="4" size="12" name="PARTNO" description="Indicates part number" />
      <BitField start="20" size="4" name="VARIANT" description="Indicates processor revision: 0x2 = Revision 2" />
      <BitField start="24" size="8" name="IMPLEMENTER" description="Implementer code" />
    </Register>
    <Register start="+0xD04" size="4" name="SCB_ICSR" access="Read/Write" description="Interrupt Control and State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="VECTACTIVE" description="Active exception number" />
      <BitField start="11" size="1" name="RETTOBASE" description="no description available">
        <Enum name="0" start="0b0" description="there are preempted active exceptions to execute" />
        <Enum name="1" start="0b1" description="there are no active exceptions, or the currently-executing exception is the only active exception" />
      </BitField>
      <BitField start="12" size="6" name="VECTPENDING" description="Exception number of the highest priority pending enabled exception" />
      <BitField start="22" size="1" name="ISRPENDING" description="no description available" />
      <BitField start="23" size="1" name="ISRPREEMPT" description="no description available">
        <Enum name="0" start="0b0" description="Will not service" />
        <Enum name="1" start="0b1" description="Will service a pending exception" />
      </BitField>
      <BitField start="25" size="1" name="PENDSTCLR" description="no description available">
        <Enum name="0" start="0b0" description="no effect" />
        <Enum name="1" start="0b1" description="removes the pending state from the SysTick exception" />
      </BitField>
      <BitField start="26" size="1" name="PENDSTSET" description="no description available">
        <Enum name="0" start="0b0" description="write: no effect; read: SysTick exception is not pending" />
        <Enum name="1" start="0b1" description="write: changes SysTick exception state to pending; read: SysTick exception is pending" />
      </BitField>
      <BitField start="27" size="1" name="PENDSVCLR" description="no description available">
        <Enum name="0" start="0b0" description="no effect" />
        <Enum name="1" start="0b1" description="removes the pending state from the PendSV exception" />
      </BitField>
      <BitField start="28" size="1" name="PENDSVSET" description="no description available">
        <Enum name="0" start="0b0" description="write: no effect; read: PendSV exception is not pending" />
        <Enum name="1" start="0b1" description="write: changes PendSV exception state to pending; read: PendSV exception is pending" />
      </BitField>
      <BitField start="31" size="1" name="NMIPENDSET" description="no description available">
        <Enum name="0" start="0b0" description="write: no effect; read: NMI exception is not pending" />
        <Enum name="1" start="0b1" description="write: changes NMI exception state to pending; read: NMI exception is pending" />
      </BitField>
    </Register>
    <Register start="+0xD08" size="4" name="SCB_VTOR" access="Read/Write" description="Vector Table Offset Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="25" name="TBLOFF" description="Vector table base offset" />
    </Register>
    <Register start="+0xD0C" size="4" name="SCB_AIRCR" access="Read/Write" description="Application Interrupt and Reset Control Register" reset_value="0xFA050000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VECTRESET" description="no description available" />
      <BitField start="1" size="1" name="VECTCLRACTIVE" description="no description available" />
      <BitField start="2" size="1" name="SYSRESETREQ" description="no description available">
        <Enum name="0" start="0b0" description="no system reset request" />
        <Enum name="1" start="0b1" description="asserts a signal to the outer system that requests a reset" />
      </BitField>
      <BitField start="8" size="3" name="PRIGROUP" description="Interrupt priority grouping field. This field determines the split of group priority from subpriority." />
      <BitField start="15" size="1" name="ENDIANNESS" description="no description available">
        <Enum name="0" start="0b0" description="Little-endian" />
        <Enum name="1" start="0b1" description="Big-endian" />
      </BitField>
      <BitField start="16" size="16" name="VECTKEY" description="Register key" />
    </Register>
    <Register start="+0xD10" size="4" name="SCB_SCR" access="Read/Write" description="System Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SLEEPONEXIT" description="no description available">
        <Enum name="0" start="0b0" description="o not sleep when returning to Thread mode" />
        <Enum name="1" start="0b1" description="enter sleep, or deep sleep, on return from an ISR" />
      </BitField>
      <BitField start="2" size="1" name="SLEEPDEEP" description="no description available">
        <Enum name="0" start="0b0" description="sleep" />
        <Enum name="1" start="0b1" description="deep sleep" />
      </BitField>
      <BitField start="4" size="1" name="SEVONPEND" description="no description available">
        <Enum name="0" start="0b0" description="only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded" />
        <Enum name="1" start="0b1" description="enabled events and all interrupts, including disabled interrupts, can wakeup the processor" />
      </BitField>
    </Register>
    <Register start="+0xD14" size="4" name="SCB_CCR" access="Read/Write" description="Configuration and Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="NONBASETHRDENA" description="no description available">
        <Enum name="0" start="0b0" description="processor can enter Thread mode only when no exception is active" />
        <Enum name="1" start="0b1" description="processor can enter Thread mode from any level under the control of an EXC_RETURN value" />
      </BitField>
      <BitField start="1" size="1" name="USERSETMPEND" description="Enables unprivileged software access to the STIR">
        <Enum name="0" start="0b0" description="disable" />
        <Enum name="1" start="0b1" description="enable" />
      </BitField>
      <BitField start="3" size="1" name="UNALIGN_TRP" description="Enables unaligned access traps">
        <Enum name="0" start="0b0" description="do not trap unaligned halfword and word accesses" />
        <Enum name="1" start="0b1" description="trap unaligned halfword and word accesses" />
      </BitField>
      <BitField start="4" size="1" name="DIV_0_TRP" description="Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0">
        <Enum name="0" start="0b0" description="do not trap divide by 0" />
        <Enum name="1" start="0b1" description="trap divide by 0" />
      </BitField>
      <BitField start="8" size="1" name="BFHFNMIGN" description="Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions.">
        <Enum name="0" start="0b0" description="data bus faults caused by load and store instructions cause a lock-up" />
        <Enum name="1" start="0b1" description="handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions" />
      </BitField>
      <BitField start="9" size="1" name="STKALIGN" description="Indicates stack alignment on exception entry">
        <Enum name="0" start="0b0" description="4-byte aligned" />
        <Enum name="1" start="0b1" description="8-byte aligned" />
      </BitField>
    </Register>
    <Register start="+0xD18" size="4" name="SCB_SHPR1" access="Read/Write" description="System Handler Priority Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PRI_4" description="Priority of system handler 4, MemManage" />
      <BitField start="8" size="8" name="PRI_5" description="Priority of system handler 5, BusFault" />
      <BitField start="16" size="8" name="PRI_6" description="Priority of system handler 6, UsageFault" />
    </Register>
    <Register start="+0xD1C" size="4" name="SCB_SHPR2" access="Read/Write" description="System Handler Priority Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="PRI_11" description="Priority of system handler 11, SVCall" />
    </Register>
    <Register start="+0xD20" size="4" name="SCB_SHPR3" access="Read/Write" description="System Handler Priority Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="PRI_14" description="Priority of system handler 14, PendSV" />
      <BitField start="24" size="8" name="PRI_15" description="Priority of system handler 15, SysTick exception" />
    </Register>
    <Register start="+0xD24" size="4" name="SCB_SHCSR" access="Read/Write" description="System Handler Control and State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEMFAULTACT" description="no description available">
        <Enum name="0" start="0b0" description="exception is not active" />
        <Enum name="1" start="0b1" description="exception is active" />
      </BitField>
      <BitField start="1" size="1" name="BUSFAULTACT" description="no description available">
        <Enum name="0" start="0b0" description="exception is not active" />
        <Enum name="1" start="0b1" description="exception is active" />
      </BitField>
      <BitField start="3" size="1" name="USGFAULTACT" description="no description available">
        <Enum name="0" start="0b0" description="exception is not active" />
        <Enum name="1" start="0b1" description="exception is active" />
      </BitField>
      <BitField start="7" size="1" name="SVCALLACT" description="no description available">
        <Enum name="0" start="0b0" description="exception is not active" />
        <Enum name="1" start="0b1" description="exception is active" />
      </BitField>
      <BitField start="8" size="1" name="MONITORACT" description="no description available">
        <Enum name="0" start="0b0" description="exception is not active" />
        <Enum name="1" start="0b1" description="exception is active" />
      </BitField>
      <BitField start="10" size="1" name="PENDSVACT" description="no description available">
        <Enum name="0" start="0b0" description="exception is not active" />
        <Enum name="1" start="0b1" description="exception is active" />
      </BitField>
      <BitField start="11" size="1" name="SYSTICKACT" description="no description available">
        <Enum name="0" start="0b0" description="exception is not active" />
        <Enum name="1" start="0b1" description="exception is active" />
      </BitField>
      <BitField start="12" size="1" name="USGFAULTPENDED" description="no description available">
        <Enum name="0" start="0b0" description="exception is not pending" />
        <Enum name="1" start="0b1" description="exception is pending" />
      </BitField>
      <BitField start="13" size="1" name="MEMFAULTPENDED" description="no description available">
        <Enum name="0" start="0b0" description="exception is not pending" />
        <Enum name="1" start="0b1" description="exception is pending" />
      </BitField>
      <BitField start="14" size="1" name="BUSFAULTPENDED" description="no description available">
        <Enum name="0" start="0b0" description="exception is not pending" />
        <Enum name="1" start="0b1" description="exception is pending" />
      </BitField>
      <BitField start="15" size="1" name="SVCALLPENDED" description="no description available">
        <Enum name="0" start="0b0" description="exception is not pending" />
        <Enum name="1" start="0b1" description="exception is pending" />
      </BitField>
      <BitField start="16" size="1" name="MEMFAULTENA" description="no description available">
        <Enum name="0" start="0b0" description="disable the exception" />
        <Enum name="1" start="0b1" description="enable the exception" />
      </BitField>
      <BitField start="17" size="1" name="BUSFAULTENA" description="no description available">
        <Enum name="0" start="0b0" description="disable the exception" />
        <Enum name="1" start="0b1" description="enable the exception" />
      </BitField>
      <BitField start="18" size="1" name="USGFAULTENA" description="no description available">
        <Enum name="0" start="0b0" description="disable the exception" />
        <Enum name="1" start="0b1" description="enable the exception" />
      </BitField>
    </Register>
    <Register start="+0xD28" size="4" name="SCB_CFSR" access="Read/Write" description="Configurable Fault Status Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IACCVIOL" description="no description available">
        <Enum name="0" start="0b0" description="no instruction access violation fault" />
        <Enum name="1" start="0b1" description="the processor attempted an instruction fetch from a location that does not permit execution" />
      </BitField>
      <BitField start="1" size="1" name="DACCVIOL" description="no description available">
        <Enum name="0" start="0b0" description="no data access violation fault" />
        <Enum name="1" start="0b1" description="the processor attempted a load or store at a location that does not permit the operation" />
      </BitField>
      <BitField start="3" size="1" name="MUNSTKERR" description="no description available">
        <Enum name="0" start="0b0" description="no unstacking fault" />
        <Enum name="1" start="0b1" description="unstack for an exception return has caused one or more access violations" />
      </BitField>
      <BitField start="4" size="1" name="MSTKERR" description="no description available">
        <Enum name="0" start="0b0" description="no stacking fault" />
        <Enum name="1" start="0b1" description="stacking for an exception entry has caused one or more access violations" />
      </BitField>
      <BitField start="5" size="1" name="MLSPERR" description="no description available">
        <Enum name="0" start="0b0" description="No MemManage fault occurred during floating-point lazy state preservation" />
        <Enum name="1" start="0b1" description="A MemManage fault occurred during floating-point lazy state preservation" />
      </BitField>
      <BitField start="7" size="1" name="MMARVALID" description="no description available">
        <Enum name="0" start="0b0" description="value in MMAR is not a valid fault address" />
        <Enum name="1" start="0b1" description="MMAR holds a valid fault address" />
      </BitField>
      <BitField start="8" size="1" name="IBUSERR" description="no description available">
        <Enum name="0" start="0b0" description="no instruction bus error" />
        <Enum name="1" start="0b1" description="instruction bus error" />
      </BitField>
      <BitField start="9" size="1" name="PRECISERR" description="no description available">
        <Enum name="0" start="0b0" description="no precise data bus error" />
        <Enum name="1" start="0b1" description="a data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault" />
      </BitField>
      <BitField start="10" size="1" name="IMPRECISERR" description="no description available">
        <Enum name="0" start="0b0" description="no imprecise data bus error" />
        <Enum name="1" start="0b1" description="a data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error" />
      </BitField>
      <BitField start="11" size="1" name="UNSTKERR" description="no description available">
        <Enum name="0" start="0b0" description="no unstacking fault" />
        <Enum name="1" start="0b1" description="unstack for an exception return has caused one or more BusFaults" />
      </BitField>
      <BitField start="12" size="1" name="STKERR" description="no description available">
        <Enum name="0" start="0b0" description="no stacking fault" />
        <Enum name="1" start="0b1" description="stacking for an exception entry has caused one or more BusFaults" />
      </BitField>
      <BitField start="13" size="1" name="LSPERR" description="no description available">
        <Enum name="0" start="0b0" description="No bus fault occurred during floating-point lazy state preservation" />
        <Enum name="1" start="0b1" description="A bus fault occurred during floating-point lazy state preservation" />
      </BitField>
      <BitField start="15" size="1" name="BFARVALID" description="no description available">
        <Enum name="0" start="0b0" description="value in BFAR is not a valid fault address" />
        <Enum name="1" start="0b1" description="BFAR holds a valid fault address" />
      </BitField>
      <BitField start="16" size="1" name="UNDEFINSTR" description="no description available">
        <Enum name="0" start="0b0" description="no undefined instruction UsageFault" />
        <Enum name="1" start="0b1" description="the processor has attempted to execute an undefined instruction" />
      </BitField>
      <BitField start="17" size="1" name="INVSTATE" description="no description available">
        <Enum name="0" start="0b0" description="no invalid state UsageFault" />
        <Enum name="1" start="0b1" description="the processor has attempted to execute an instruction that makes illegal use of the EPSR" />
      </BitField>
      <BitField start="18" size="1" name="INVPC" description="no description available">
        <Enum name="0" start="0b0" description="no invalid PC load UsageFault" />
        <Enum name="1" start="0b1" description="the processor has attempted an illegal load of EXC_RETURN to the PC" />
      </BitField>
      <BitField start="19" size="1" name="NOCP" description="no description available">
        <Enum name="0" start="0b0" description="no UsageFault caused by attempting to access a coprocessor" />
        <Enum name="1" start="0b1" description="the processor has attempted to access a coprocessor" />
      </BitField>
      <BitField start="24" size="1" name="UNALIGNED" description="no description available">
        <Enum name="0" start="0b0" description="no unaligned access fault, or unaligned access trapping not enabled" />
        <Enum name="1" start="0b1" description="the processor has made an unaligned memory access" />
      </BitField>
      <BitField start="25" size="1" name="DIVBYZERO" description="no description available">
        <Enum name="0" start="0b0" description="no divide by zero fault, or divide by zero trapping not enabled" />
        <Enum name="1" start="0b1" description="the processor has executed an SDIV or UDIV instruction with a divisor of 0" />
      </BitField>
    </Register>
    <Register start="+0xD2C" size="4" name="SCB_HFSR" access="Read/Write" description="HardFault Status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="VECTTBL" description="no description available">
        <Enum name="0" start="0b0" description="no BusFault on vector table read" />
        <Enum name="1" start="0b1" description="BusFault on vector table read" />
      </BitField>
      <BitField start="30" size="1" name="FORCED" description="no description available">
        <Enum name="0" start="0b0" description="no forced HardFault" />
        <Enum name="1" start="0b1" description="forced HardFault" />
      </BitField>
      <BitField start="31" size="1" name="DEBUGEVT" description="no description available" />
    </Register>
    <Register start="+0xD30" size="4" name="SCB_DFSR" access="Read/Write" description="Debug Fault Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALTED" description="no description available">
        <Enum name="0" start="0b0" description="No active halt request debug event" />
        <Enum name="1" start="0b1" description="Halt request debug event active" />
      </BitField>
      <BitField start="1" size="1" name="BKPT" description="no description available">
        <Enum name="0" start="0b0" description="No current breakpoint debug event" />
        <Enum name="1" start="0b1" description="At least one current breakpoint debug event" />
      </BitField>
      <BitField start="2" size="1" name="DWTTRAP" description="no description available">
        <Enum name="0" start="0b0" description="No current debug events generated by the DWT" />
        <Enum name="1" start="0b1" description="At least one current debug event generated by the DWT" />
      </BitField>
      <BitField start="3" size="1" name="VCATCH" description="no description available">
        <Enum name="0" start="0b0" description="No Vector catch triggered" />
        <Enum name="1" start="0b1" description="Vector catch triggered" />
      </BitField>
      <BitField start="4" size="1" name="EXTERNAL" description="no description available">
        <Enum name="0" start="0b0" description="No EDBGRQ debug event" />
        <Enum name="1" start="0b1" description="EDBGRQ debug event" />
      </BitField>
    </Register>
    <Register start="+0xD34" size="4" name="SCB_MMFAR" access="Read/Write" description="MemManage Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDRESS" description="Address of MemManage fault location" />
    </Register>
    <Register start="+0xD38" size="4" name="SCB_BFAR" access="Read/Write" description="BusFault Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDRESS" description="Address of the BusFault location" />
    </Register>
    <Register start="+0xD3C" size="4" name="SCB_AFSR" access="Read/Write" description="Auxiliary Fault Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AUXFAULT" description="Latched version of the AUXFAULT inputs" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SysTick" start="0xE000E010" description="System timer">
    <Register start="+0" size="4" name="SYST_CSR" access="Read/Write" description="SysTick Control and Status Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="no description available">
        <Enum name="0" start="0b0" description="counter disabled" />
        <Enum name="1" start="0b1" description="counter enabled" />
      </BitField>
      <BitField start="1" size="1" name="TICKINT" description="no description available">
        <Enum name="0" start="0b0" description="counting down to 0 does not assert the SysTick exception request" />
        <Enum name="1" start="0b1" description="counting down to 0 asserts the SysTick exception request" />
      </BitField>
      <BitField start="2" size="1" name="CLKSOURCE" description="no description available">
        <Enum name="0" start="0b0" description="external clock" />
        <Enum name="1" start="0b1" description="processor clock" />
      </BitField>
      <BitField start="16" size="1" name="COUNTFLAG" description="no description available" />
    </Register>
    <Register start="+0x4" size="4" name="SYST_RVR" access="Read/Write" description="SysTick Reload Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RELOAD" description="Value to load into the SysTick Current Value Register when the counter reaches 0" />
    </Register>
    <Register start="+0x8" size="4" name="SYST_CVR" access="Read/Write" description="SysTick Current Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CURRENT" description="Current value at the time the register is accessed" />
    </Register>
    <Register start="+0xC" size="4" name="SYST_CALIB" access="ReadOnly" description="SysTick Calibration Value Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="TENMS" description="Reload value to use for 10ms timing" />
      <BitField start="30" size="1" name="SKEW" description="no description available">
        <Enum name="0" start="0b0" description="10ms calibration value is exact" />
        <Enum name="1" start="0b1" description="10ms calibration value is inexact, because of the clock frequency" />
      </BitField>
      <BitField start="31" size="1" name="NOREF" description="no description available">
        <Enum name="0" start="0b0" description="The reference clock is provided" />
        <Enum name="1" start="0b1" description="The reference clock is not provided" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCM" start="0xE0080000" description="Core Platform Miscellaneous Control Module">
    <Register start="+0x8" size="2" name="MCM_PLASC" access="ReadOnly" description="Crossbar Switch (AXBS) Slave Configuration" reset_value="0x1F" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="ASC" description="Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.">
        <Enum name="0" start="0b0" description="A bus slave connection to AXBS input port n is absent" />
        <Enum name="1" start="0b1" description="A bus slave connection to AXBS input port n is present" />
      </BitField>
    </Register>
    <Register start="+0xA" size="2" name="MCM_PLAMC" access="ReadOnly" description="Crossbar Switch (AXBS) Master Configuration" reset_value="0x3F" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="AMC" description="Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.">
        <Enum name="0" start="0b0" description="A bus master connection to AXBS input port n is absent" />
        <Enum name="1" start="0b1" description="A bus master connection to AXBS input port n is present" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="MCM_CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="SRAMUAP" description="SRAM_U arbitration priority">
        <Enum name="00" start="0b00" description="Round robin" />
        <Enum name="01" start="0b01" description="Special round robin (favors SRAM backoor accesses over the processor)" />
        <Enum name="10" start="0b10" description="Fixed priority. Processor has highest, backdoor has lowest" />
        <Enum name="11" start="0b11" description="Fixed priority. Backdoor has highest, processor has lowest" />
      </BitField>
      <BitField start="26" size="1" name="SRAMUWP" description="SRAM_U write protect" />
      <BitField start="28" size="2" name="SRAMLAP" description="SRAM_L arbitration priority">
        <Enum name="00" start="0b00" description="Round robin" />
        <Enum name="01" start="0b01" description="Special round robin (favors SRAM backoor accesses over the processor)" />
        <Enum name="10" start="0b10" description="Fixed priority. Processor has highest, backdoor has lowest" />
        <Enum name="11" start="0b11" description="Fixed priority. Backdoor has highest, processor has lowest" />
      </BitField>
      <BitField start="30" size="1" name="SRAMLWP" description="SRAM_L Write Protect" />
    </Register>
    <Register start="+0x10" size="4" name="MCM_ISR" access="Read/Write" description="Interrupt Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="IRQ" description="Normal Interrupt Pending">
        <Enum name="0" start="0b0" description="No pending interrupt" />
        <Enum name="1" start="0b1" description="Due to the ETB counter expiring, a normal interrupt is pending" />
      </BitField>
      <BitField start="2" size="1" name="NMI" description="Non-maskable Interrupt Pending">
        <Enum name="0" start="0b0" description="No pending NMI" />
        <Enum name="1" start="0b1" description="Due to the ETB counter expiring, an NMI is pending" />
      </BitField>
      <BitField start="3" size="1" name="DHREQ" description="Debug Halt Request Indicator">
        <Enum name="0" start="0b0" description="No debug halt request" />
        <Enum name="1" start="0b1" description="Debug halt request initiated" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="MCM_ETBCC" access="Read/Write" description="ETB Counter Control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CNTEN" description="Counter Enable">
        <Enum name="0" start="0b0" description="ETB counter disabled" />
        <Enum name="1" start="0b1" description="ETB counter enabled" />
      </BitField>
      <BitField start="1" size="2" name="RSPT" description="Response Type">
        <Enum name="00" start="0b00" description="No response when the ETB count expires" />
        <Enum name="01" start="0b01" description="Generate a normal interrupt when the ETB count expires" />
        <Enum name="10" start="0b10" description="Generate an NMI when the ETB count expires" />
        <Enum name="11" start="0b11" description="Generate a debug halt when the ETB count expires" />
      </BitField>
      <BitField start="3" size="1" name="RLRQ" description="Reload Request">
        <Enum name="0" start="0b0" description="No effect" />
        <Enum name="1" start="0b1" description="Clears pending debug halt, NMI, or IRQ interrupt requests" />
      </BitField>
      <BitField start="4" size="1" name="ETDIS" description="ETM-To-TPIU Disable">
        <Enum name="0" start="0b0" description="ETM-to-TPIU trace path enabled" />
        <Enum name="1" start="0b1" description="ETM-to-TPIU trace path disabled" />
      </BitField>
      <BitField start="5" size="1" name="ITDIS" description="ITM-To-TPIU Disable">
        <Enum name="0" start="0b0" description="ITM-to-TPIU trace path enabled" />
        <Enum name="1" start="0b1" description="ITM-to-TPIU trace path disabled" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="MCM_ETBRL" access="Read/Write" description="ETB Reload register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RELOAD" description="Byte Count Reload Value" />
    </Register>
    <Register start="+0x1C" size="4" name="MCM_ETBCNT" access="ReadOnly" description="ETB Counter Value register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="COUNTER" description="Byte Count Counter Value" />
    </Register>
    <Register start="+0x30" size="4" name="MCM_PID" access="Read/Write" description="Process ID register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PID" description="M0_PID And M1_PID For MPU" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100" description="Nested Vectored Interrupt Controller">
    <Register name="NVIC_ISER0" description="Interrupt Set-Enable Register 0" start="0xE000E100">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="DMA4" start="4" size="1" />
      <BitField name="DMA5" start="5" size="1" />
      <BitField name="DMA6" start="6" size="1" />
      <BitField name="DMA7" start="7" size="1" />
      <BitField name="DMA8" start="8" size="1" />
      <BitField name="DMA9" start="9" size="1" />
      <BitField name="DMA10" start="10" size="1" />
      <BitField name="DMA11" start="11" size="1" />
      <BitField name="DMA12" start="12" size="1" />
      <BitField name="DMA13" start="13" size="1" />
      <BitField name="DMA14" start="14" size="1" />
      <BitField name="DMA15" start="15" size="1" />
      <BitField name="DMA_Error" start="16" size="1" />
      <BitField name="MCM" start="17" size="1" />
      <BitField name="FTFL" start="18" size="1" />
      <BitField name="Read_Collision" start="19" size="1" />
      <BitField name="LVD_LVW" start="20" size="1" />
      <BitField name="LLWU" start="21" size="1" />
      <BitField name="WDOG_EWM" start="22" size="1" />
      <BitField name="I2C0" start="24" size="1" />
      <BitField name="I2C1" start="25" size="1" />
      <BitField name="SPI0" start="26" size="1" />
      <BitField name="SPI1" start="27" size="1" />
      <BitField name="SPI2" start="28" size="1" />
      <BitField name="CAN0_ORed_Message_buffer" start="29" size="1" />
      <BitField name="CAN0_Bus_Off" start="30" size="1" />
      <BitField name="CAN0_Error" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER1" description="Interrupt Set-Enable Register 1" start="0xE000E104">
      <BitField name="CAN0_Tx_Warning" start="0" size="1" />
      <BitField name="CAN0_Rx_Warning" start="1" size="1" />
      <BitField name="CAN0_Wake_Up" start="2" size="1" />
      <BitField name="I2S0_Tx" start="3" size="1" />
      <BitField name="I2S0_Rx" start="4" size="1" />
      <BitField name="CAN1_ORed_Message_buffer" start="5" size="1" />
      <BitField name="CAN1_Bus_Off" start="6" size="1" />
      <BitField name="CAN1_Error" start="7" size="1" />
      <BitField name="CAN1_Tx_Warning" start="8" size="1" />
      <BitField name="CAN1_Rx_Warning" start="9" size="1" />
      <BitField name="CAN1_Wake_Up" start="10" size="1" />
      <BitField name="UART0_LON" start="12" size="1" />
      <BitField name="UART0_RX_TX" start="13" size="1" />
      <BitField name="UART0_ERR" start="14" size="1" />
      <BitField name="UART1_RX_TX" start="15" size="1" />
      <BitField name="UART1_ERR" start="16" size="1" />
      <BitField name="UART2_RX_TX" start="17" size="1" />
      <BitField name="UART2_ERR" start="18" size="1" />
      <BitField name="UART3_RX_TX" start="19" size="1" />
      <BitField name="UART3_ERR" start="20" size="1" />
      <BitField name="UART4_RX_TX" start="21" size="1" />
      <BitField name="UART4_ERR" start="22" size="1" />
      <BitField name="UART5_RX_TX" start="23" size="1" />
      <BitField name="UART5_ERR" start="24" size="1" />
      <BitField name="ADC0" start="25" size="1" />
      <BitField name="ADC1" start="26" size="1" />
      <BitField name="CMP0" start="27" size="1" />
      <BitField name="CMP1" start="28" size="1" />
      <BitField name="CMP2" start="29" size="1" />
      <BitField name="FTM0" start="30" size="1" />
      <BitField name="FTM1" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER2" description="Interrupt Set-Enable Register 2" start="0xE000E108">
      <BitField name="FTM2" start="0" size="1" />
      <BitField name="CMT" start="1" size="1" />
      <BitField name="RTC" start="2" size="1" />
      <BitField name="RTC_Seconds" start="3" size="1" />
      <BitField name="PIT0" start="4" size="1" />
      <BitField name="PIT1" start="5" size="1" />
      <BitField name="PIT2" start="6" size="1" />
      <BitField name="PIT3" start="7" size="1" />
      <BitField name="PDB0" start="8" size="1" />
      <BitField name="SDHC" start="16" size="1" />
      <BitField name="DAC0" start="17" size="1" />
      <BitField name="DAC1" start="18" size="1" />
      <BitField name="TSI0" start="19" size="1" />
      <BitField name="MCG" start="20" size="1" />
      <BitField name="LPTMR0" start="21" size="1" />
      <BitField name="LCD" start="22" size="1" />
      <BitField name="PORTA" start="23" size="1" />
      <BitField name="PORTB" start="24" size="1" />
      <BitField name="PORTC" start="25" size="1" />
      <BitField name="PORTD" start="26" size="1" />
      <BitField name="PORTE" start="27" size="1" />
    </Register>
    <Register name="NVIC_ICER0" description="Interrupt Clear-Enable Register 0" start="0xE000E180">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="DMA4" start="4" size="1" />
      <BitField name="DMA5" start="5" size="1" />
      <BitField name="DMA6" start="6" size="1" />
      <BitField name="DMA7" start="7" size="1" />
      <BitField name="DMA8" start="8" size="1" />
      <BitField name="DMA9" start="9" size="1" />
      <BitField name="DMA10" start="10" size="1" />
      <BitField name="DMA11" start="11" size="1" />
      <BitField name="DMA12" start="12" size="1" />
      <BitField name="DMA13" start="13" size="1" />
      <BitField name="DMA14" start="14" size="1" />
      <BitField name="DMA15" start="15" size="1" />
      <BitField name="DMA_Error" start="16" size="1" />
      <BitField name="MCM" start="17" size="1" />
      <BitField name="FTFL" start="18" size="1" />
      <BitField name="Read_Collision" start="19" size="1" />
      <BitField name="LVD_LVW" start="20" size="1" />
      <BitField name="LLWU" start="21" size="1" />
      <BitField name="WDOG_EWM" start="22" size="1" />
      <BitField name="I2C0" start="24" size="1" />
      <BitField name="I2C1" start="25" size="1" />
      <BitField name="SPI0" start="26" size="1" />
      <BitField name="SPI1" start="27" size="1" />
      <BitField name="SPI2" start="28" size="1" />
      <BitField name="CAN0_ORed_Message_buffer" start="29" size="1" />
      <BitField name="CAN0_Bus_Off" start="30" size="1" />
      <BitField name="CAN0_Error" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER1" description="Interrupt Clear-Enable Register 1" start="0xE000E184">
      <BitField name="CAN0_Tx_Warning" start="0" size="1" />
      <BitField name="CAN0_Rx_Warning" start="1" size="1" />
      <BitField name="CAN0_Wake_Up" start="2" size="1" />
      <BitField name="I2S0_Tx" start="3" size="1" />
      <BitField name="I2S0_Rx" start="4" size="1" />
      <BitField name="CAN1_ORed_Message_buffer" start="5" size="1" />
      <BitField name="CAN1_Bus_Off" start="6" size="1" />
      <BitField name="CAN1_Error" start="7" size="1" />
      <BitField name="CAN1_Tx_Warning" start="8" size="1" />
      <BitField name="CAN1_Rx_Warning" start="9" size="1" />
      <BitField name="CAN1_Wake_Up" start="10" size="1" />
      <BitField name="UART0_LON" start="12" size="1" />
      <BitField name="UART0_RX_TX" start="13" size="1" />
      <BitField name="UART0_ERR" start="14" size="1" />
      <BitField name="UART1_RX_TX" start="15" size="1" />
      <BitField name="UART1_ERR" start="16" size="1" />
      <BitField name="UART2_RX_TX" start="17" size="1" />
      <BitField name="UART2_ERR" start="18" size="1" />
      <BitField name="UART3_RX_TX" start="19" size="1" />
      <BitField name="UART3_ERR" start="20" size="1" />
      <BitField name="UART4_RX_TX" start="21" size="1" />
      <BitField name="UART4_ERR" start="22" size="1" />
      <BitField name="UART5_RX_TX" start="23" size="1" />
      <BitField name="UART5_ERR" start="24" size="1" />
      <BitField name="ADC0" start="25" size="1" />
      <BitField name="ADC1" start="26" size="1" />
      <BitField name="CMP0" start="27" size="1" />
      <BitField name="CMP1" start="28" size="1" />
      <BitField name="CMP2" start="29" size="1" />
      <BitField name="FTM0" start="30" size="1" />
      <BitField name="FTM1" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER2" description="Interrupt Clear-Enable Register 2" start="0xE000E188">
      <BitField name="FTM2" start="0" size="1" />
      <BitField name="CMT" start="1" size="1" />
      <BitField name="RTC" start="2" size="1" />
      <BitField name="RTC_Seconds" start="3" size="1" />
      <BitField name="PIT0" start="4" size="1" />
      <BitField name="PIT1" start="5" size="1" />
      <BitField name="PIT2" start="6" size="1" />
      <BitField name="PIT3" start="7" size="1" />
      <BitField name="PDB0" start="8" size="1" />
      <BitField name="SDHC" start="16" size="1" />
      <BitField name="DAC0" start="17" size="1" />
      <BitField name="DAC1" start="18" size="1" />
      <BitField name="TSI0" start="19" size="1" />
      <BitField name="MCG" start="20" size="1" />
      <BitField name="LPTMR0" start="21" size="1" />
      <BitField name="LCD" start="22" size="1" />
      <BitField name="PORTA" start="23" size="1" />
      <BitField name="PORTB" start="24" size="1" />
      <BitField name="PORTC" start="25" size="1" />
      <BitField name="PORTD" start="26" size="1" />
      <BitField name="PORTE" start="27" size="1" />
    </Register>
    <Register name="NVIC_ISPR0" description="Interrupt Set-Pending Register 0" start="0xE000E200">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="DMA4" start="4" size="1" />
      <BitField name="DMA5" start="5" size="1" />
      <BitField name="DMA6" start="6" size="1" />
      <BitField name="DMA7" start="7" size="1" />
      <BitField name="DMA8" start="8" size="1" />
      <BitField name="DMA9" start="9" size="1" />
      <BitField name="DMA10" start="10" size="1" />
      <BitField name="DMA11" start="11" size="1" />
      <BitField name="DMA12" start="12" size="1" />
      <BitField name="DMA13" start="13" size="1" />
      <BitField name="DMA14" start="14" size="1" />
      <BitField name="DMA15" start="15" size="1" />
      <BitField name="DMA_Error" start="16" size="1" />
      <BitField name="MCM" start="17" size="1" />
      <BitField name="FTFL" start="18" size="1" />
      <BitField name="Read_Collision" start="19" size="1" />
      <BitField name="LVD_LVW" start="20" size="1" />
      <BitField name="LLWU" start="21" size="1" />
      <BitField name="WDOG_EWM" start="22" size="1" />
      <BitField name="I2C0" start="24" size="1" />
      <BitField name="I2C1" start="25" size="1" />
      <BitField name="SPI0" start="26" size="1" />
      <BitField name="SPI1" start="27" size="1" />
      <BitField name="SPI2" start="28" size="1" />
      <BitField name="CAN0_ORed_Message_buffer" start="29" size="1" />
      <BitField name="CAN0_Bus_Off" start="30" size="1" />
      <BitField name="CAN0_Error" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR1" description="Interrupt Set-Pending Register 1" start="0xE000E204">
      <BitField name="CAN0_Tx_Warning" start="0" size="1" />
      <BitField name="CAN0_Rx_Warning" start="1" size="1" />
      <BitField name="CAN0_Wake_Up" start="2" size="1" />
      <BitField name="I2S0_Tx" start="3" size="1" />
      <BitField name="I2S0_Rx" start="4" size="1" />
      <BitField name="CAN1_ORed_Message_buffer" start="5" size="1" />
      <BitField name="CAN1_Bus_Off" start="6" size="1" />
      <BitField name="CAN1_Error" start="7" size="1" />
      <BitField name="CAN1_Tx_Warning" start="8" size="1" />
      <BitField name="CAN1_Rx_Warning" start="9" size="1" />
      <BitField name="CAN1_Wake_Up" start="10" size="1" />
      <BitField name="UART0_LON" start="12" size="1" />
      <BitField name="UART0_RX_TX" start="13" size="1" />
      <BitField name="UART0_ERR" start="14" size="1" />
      <BitField name="UART1_RX_TX" start="15" size="1" />
      <BitField name="UART1_ERR" start="16" size="1" />
      <BitField name="UART2_RX_TX" start="17" size="1" />
      <BitField name="UART2_ERR" start="18" size="1" />
      <BitField name="UART3_RX_TX" start="19" size="1" />
      <BitField name="UART3_ERR" start="20" size="1" />
      <BitField name="UART4_RX_TX" start="21" size="1" />
      <BitField name="UART4_ERR" start="22" size="1" />
      <BitField name="UART5_RX_TX" start="23" size="1" />
      <BitField name="UART5_ERR" start="24" size="1" />
      <BitField name="ADC0" start="25" size="1" />
      <BitField name="ADC1" start="26" size="1" />
      <BitField name="CMP0" start="27" size="1" />
      <BitField name="CMP1" start="28" size="1" />
      <BitField name="CMP2" start="29" size="1" />
      <BitField name="FTM0" start="30" size="1" />
      <BitField name="FTM1" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR2" description="Interrupt Set-Pending Register 2" start="0xE000E208">
      <BitField name="FTM2" start="0" size="1" />
      <BitField name="CMT" start="1" size="1" />
      <BitField name="RTC" start="2" size="1" />
      <BitField name="RTC_Seconds" start="3" size="1" />
      <BitField name="PIT0" start="4" size="1" />
      <BitField name="PIT1" start="5" size="1" />
      <BitField name="PIT2" start="6" size="1" />
      <BitField name="PIT3" start="7" size="1" />
      <BitField name="PDB0" start="8" size="1" />
      <BitField name="SDHC" start="16" size="1" />
      <BitField name="DAC0" start="17" size="1" />
      <BitField name="DAC1" start="18" size="1" />
      <BitField name="TSI0" start="19" size="1" />
      <BitField name="MCG" start="20" size="1" />
      <BitField name="LPTMR0" start="21" size="1" />
      <BitField name="LCD" start="22" size="1" />
      <BitField name="PORTA" start="23" size="1" />
      <BitField name="PORTB" start="24" size="1" />
      <BitField name="PORTC" start="25" size="1" />
      <BitField name="PORTD" start="26" size="1" />
      <BitField name="PORTE" start="27" size="1" />
    </Register>
    <Register name="NVIC_ICPR0" description="Interrupt Clear-Pending Register 0" start="0xE000E280">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="DMA4" start="4" size="1" />
      <BitField name="DMA5" start="5" size="1" />
      <BitField name="DMA6" start="6" size="1" />
      <BitField name="DMA7" start="7" size="1" />
      <BitField name="DMA8" start="8" size="1" />
      <BitField name="DMA9" start="9" size="1" />
      <BitField name="DMA10" start="10" size="1" />
      <BitField name="DMA11" start="11" size="1" />
      <BitField name="DMA12" start="12" size="1" />
      <BitField name="DMA13" start="13" size="1" />
      <BitField name="DMA14" start="14" size="1" />
      <BitField name="DMA15" start="15" size="1" />
      <BitField name="DMA_Error" start="16" size="1" />
      <BitField name="MCM" start="17" size="1" />
      <BitField name="FTFL" start="18" size="1" />
      <BitField name="Read_Collision" start="19" size="1" />
      <BitField name="LVD_LVW" start="20" size="1" />
      <BitField name="LLWU" start="21" size="1" />
      <BitField name="WDOG_EWM" start="22" size="1" />
      <BitField name="I2C0" start="24" size="1" />
      <BitField name="I2C1" start="25" size="1" />
      <BitField name="SPI0" start="26" size="1" />
      <BitField name="SPI1" start="27" size="1" />
      <BitField name="SPI2" start="28" size="1" />
      <BitField name="CAN0_ORed_Message_buffer" start="29" size="1" />
      <BitField name="CAN0_Bus_Off" start="30" size="1" />
      <BitField name="CAN0_Error" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR1" description="Interrupt Clear-Pending Register 1" start="0xE000E284">
      <BitField name="CAN0_Tx_Warning" start="0" size="1" />
      <BitField name="CAN0_Rx_Warning" start="1" size="1" />
      <BitField name="CAN0_Wake_Up" start="2" size="1" />
      <BitField name="I2S0_Tx" start="3" size="1" />
      <BitField name="I2S0_Rx" start="4" size="1" />
      <BitField name="CAN1_ORed_Message_buffer" start="5" size="1" />
      <BitField name="CAN1_Bus_Off" start="6" size="1" />
      <BitField name="CAN1_Error" start="7" size="1" />
      <BitField name="CAN1_Tx_Warning" start="8" size="1" />
      <BitField name="CAN1_Rx_Warning" start="9" size="1" />
      <BitField name="CAN1_Wake_Up" start="10" size="1" />
      <BitField name="UART0_LON" start="12" size="1" />
      <BitField name="UART0_RX_TX" start="13" size="1" />
      <BitField name="UART0_ERR" start="14" size="1" />
      <BitField name="UART1_RX_TX" start="15" size="1" />
      <BitField name="UART1_ERR" start="16" size="1" />
      <BitField name="UART2_RX_TX" start="17" size="1" />
      <BitField name="UART2_ERR" start="18" size="1" />
      <BitField name="UART3_RX_TX" start="19" size="1" />
      <BitField name="UART3_ERR" start="20" size="1" />
      <BitField name="UART4_RX_TX" start="21" size="1" />
      <BitField name="UART4_ERR" start="22" size="1" />
      <BitField name="UART5_RX_TX" start="23" size="1" />
      <BitField name="UART5_ERR" start="24" size="1" />
      <BitField name="ADC0" start="25" size="1" />
      <BitField name="ADC1" start="26" size="1" />
      <BitField name="CMP0" start="27" size="1" />
      <BitField name="CMP1" start="28" size="1" />
      <BitField name="CMP2" start="29" size="1" />
      <BitField name="FTM0" start="30" size="1" />
      <BitField name="FTM1" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR2" description="Interrupt Clear-Pending Register 2" start="0xE000E288">
      <BitField name="FTM2" start="0" size="1" />
      <BitField name="CMT" start="1" size="1" />
      <BitField name="RTC" start="2" size="1" />
      <BitField name="RTC_Seconds" start="3" size="1" />
      <BitField name="PIT0" start="4" size="1" />
      <BitField name="PIT1" start="5" size="1" />
      <BitField name="PIT2" start="6" size="1" />
      <BitField name="PIT3" start="7" size="1" />
      <BitField name="PDB0" start="8" size="1" />
      <BitField name="SDHC" start="16" size="1" />
      <BitField name="DAC0" start="17" size="1" />
      <BitField name="DAC1" start="18" size="1" />
      <BitField name="TSI0" start="19" size="1" />
      <BitField name="MCG" start="20" size="1" />
      <BitField name="LPTMR0" start="21" size="1" />
      <BitField name="LCD" start="22" size="1" />
      <BitField name="PORTA" start="23" size="1" />
      <BitField name="PORTB" start="24" size="1" />
      <BitField name="PORTC" start="25" size="1" />
      <BitField name="PORTD" start="26" size="1" />
      <BitField name="PORTE" start="27" size="1" />
    </Register>
    <Register name="NVIC_IABR0" description="Interrupt Active Bit Register 0" start="0xE000E300" access="ReadOnly">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="DMA4" start="4" size="1" />
      <BitField name="DMA5" start="5" size="1" />
      <BitField name="DMA6" start="6" size="1" />
      <BitField name="DMA7" start="7" size="1" />
      <BitField name="DMA8" start="8" size="1" />
      <BitField name="DMA9" start="9" size="1" />
      <BitField name="DMA10" start="10" size="1" />
      <BitField name="DMA11" start="11" size="1" />
      <BitField name="DMA12" start="12" size="1" />
      <BitField name="DMA13" start="13" size="1" />
      <BitField name="DMA14" start="14" size="1" />
      <BitField name="DMA15" start="15" size="1" />
      <BitField name="DMA_Error" start="16" size="1" />
      <BitField name="MCM" start="17" size="1" />
      <BitField name="FTFL" start="18" size="1" />
      <BitField name="Read_Collision" start="19" size="1" />
      <BitField name="LVD_LVW" start="20" size="1" />
      <BitField name="LLWU" start="21" size="1" />
      <BitField name="WDOG_EWM" start="22" size="1" />
      <BitField name="I2C0" start="24" size="1" />
      <BitField name="I2C1" start="25" size="1" />
      <BitField name="SPI0" start="26" size="1" />
      <BitField name="SPI1" start="27" size="1" />
      <BitField name="SPI2" start="28" size="1" />
      <BitField name="CAN0_ORed_Message_buffer" start="29" size="1" />
      <BitField name="CAN0_Bus_Off" start="30" size="1" />
      <BitField name="CAN0_Error" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR1" description="Interrupt Active Bit Register 1" start="0xE000E304" access="ReadOnly">
      <BitField name="CAN0_Tx_Warning" start="0" size="1" />
      <BitField name="CAN0_Rx_Warning" start="1" size="1" />
      <BitField name="CAN0_Wake_Up" start="2" size="1" />
      <BitField name="I2S0_Tx" start="3" size="1" />
      <BitField name="I2S0_Rx" start="4" size="1" />
      <BitField name="CAN1_ORed_Message_buffer" start="5" size="1" />
      <BitField name="CAN1_Bus_Off" start="6" size="1" />
      <BitField name="CAN1_Error" start="7" size="1" />
      <BitField name="CAN1_Tx_Warning" start="8" size="1" />
      <BitField name="CAN1_Rx_Warning" start="9" size="1" />
      <BitField name="CAN1_Wake_Up" start="10" size="1" />
      <BitField name="UART0_LON" start="12" size="1" />
      <BitField name="UART0_RX_TX" start="13" size="1" />
      <BitField name="UART0_ERR" start="14" size="1" />
      <BitField name="UART1_RX_TX" start="15" size="1" />
      <BitField name="UART1_ERR" start="16" size="1" />
      <BitField name="UART2_RX_TX" start="17" size="1" />
      <BitField name="UART2_ERR" start="18" size="1" />
      <BitField name="UART3_RX_TX" start="19" size="1" />
      <BitField name="UART3_ERR" start="20" size="1" />
      <BitField name="UART4_RX_TX" start="21" size="1" />
      <BitField name="UART4_ERR" start="22" size="1" />
      <BitField name="UART5_RX_TX" start="23" size="1" />
      <BitField name="UART5_ERR" start="24" size="1" />
      <BitField name="ADC0" start="25" size="1" />
      <BitField name="ADC1" start="26" size="1" />
      <BitField name="CMP0" start="27" size="1" />
      <BitField name="CMP1" start="28" size="1" />
      <BitField name="CMP2" start="29" size="1" />
      <BitField name="FTM0" start="30" size="1" />
      <BitField name="FTM1" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR2" description="Interrupt Active Bit Register 2" start="0xE000E308" access="ReadOnly">
      <BitField name="FTM2" start="0" size="1" />
      <BitField name="CMT" start="1" size="1" />
      <BitField name="RTC" start="2" size="1" />
      <BitField name="RTC_Seconds" start="3" size="1" />
      <BitField name="PIT0" start="4" size="1" />
      <BitField name="PIT1" start="5" size="1" />
      <BitField name="PIT2" start="6" size="1" />
      <BitField name="PIT3" start="7" size="1" />
      <BitField name="PDB0" start="8" size="1" />
      <BitField name="SDHC" start="16" size="1" />
      <BitField name="DAC0" start="17" size="1" />
      <BitField name="DAC1" start="18" size="1" />
      <BitField name="TSI0" start="19" size="1" />
      <BitField name="MCG" start="20" size="1" />
      <BitField name="LPTMR0" start="21" size="1" />
      <BitField name="LCD" start="22" size="1" />
      <BitField name="PORTA" start="23" size="1" />
      <BitField name="PORTB" start="24" size="1" />
      <BitField name="PORTC" start="25" size="1" />
      <BitField name="PORTD" start="26" size="1" />
      <BitField name="PORTE" start="27" size="1" />
    </Register>
    <Register name="NVIC_IPR0" description="Interrupt Priority Register 0" start="0xE000E400">
      <BitField name="DMA0" start="4" size="4" />
      <BitField name="DMA1" start="12" size="4" />
      <BitField name="DMA2" start="20" size="4" />
      <BitField name="DMA3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR1" description="Interrupt Priority Register 1" start="0xE000E404">
      <BitField name="DMA4" start="4" size="4" />
      <BitField name="DMA5" start="12" size="4" />
      <BitField name="DMA6" start="20" size="4" />
      <BitField name="DMA7" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR2" description="Interrupt Priority Register 2" start="0xE000E408">
      <BitField name="DMA8" start="4" size="4" />
      <BitField name="DMA9" start="12" size="4" />
      <BitField name="DMA10" start="20" size="4" />
      <BitField name="DMA11" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR3" description="Interrupt Priority Register 3" start="0xE000E40C">
      <BitField name="DMA12" start="4" size="4" />
      <BitField name="DMA13" start="12" size="4" />
      <BitField name="DMA14" start="20" size="4" />
      <BitField name="DMA15" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR4" description="Interrupt Priority Register 4" start="0xE000E410">
      <BitField name="DMA_Error" start="4" size="4" />
      <BitField name="MCM" start="12" size="4" />
      <BitField name="FTFL" start="20" size="4" />
      <BitField name="Read_Collision" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR5" description="Interrupt Priority Register 5" start="0xE000E414">
      <BitField name="LVD_LVW" start="4" size="4" />
      <BitField name="LLWU" start="12" size="4" />
      <BitField name="WDOG_EWM" start="20" size="4" />
    </Register>
    <Register name="NVIC_IPR6" description="Interrupt Priority Register 6" start="0xE000E418">
      <BitField name="I2C0" start="4" size="4" />
      <BitField name="I2C1" start="12" size="4" />
      <BitField name="SPI0" start="20" size="4" />
      <BitField name="SPI1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR7" description="Interrupt Priority Register 7" start="0xE000E41C">
      <BitField name="SPI2" start="4" size="4" />
      <BitField name="CAN0_ORed_Message_buffer" start="12" size="4" />
      <BitField name="CAN0_Bus_Off" start="20" size="4" />
      <BitField name="CAN0_Error" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR8" description="Interrupt Priority Register 8" start="0xE000E420">
      <BitField name="CAN0_Tx_Warning" start="4" size="4" />
      <BitField name="CAN0_Rx_Warning" start="12" size="4" />
      <BitField name="CAN0_Wake_Up" start="20" size="4" />
      <BitField name="I2S0_Tx" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR9" description="Interrupt Priority Register 9" start="0xE000E424">
      <BitField name="I2S0_Rx" start="4" size="4" />
      <BitField name="CAN1_ORed_Message_buffer" start="12" size="4" />
      <BitField name="CAN1_Bus_Off" start="20" size="4" />
      <BitField name="CAN1_Error" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR10" description="Interrupt Priority Register 10" start="0xE000E428">
      <BitField name="CAN1_Tx_Warning" start="4" size="4" />
      <BitField name="CAN1_Rx_Warning" start="12" size="4" />
      <BitField name="CAN1_Wake_Up" start="20" size="4" />
    </Register>
    <Register name="NVIC_IPR11" description="Interrupt Priority Register 11" start="0xE000E42C">
      <BitField name="UART0_LON" start="4" size="4" />
      <BitField name="UART0_RX_TX" start="12" size="4" />
      <BitField name="UART0_ERR" start="20" size="4" />
      <BitField name="UART1_RX_TX" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR12" description="Interrupt Priority Register 12" start="0xE000E430">
      <BitField name="UART1_ERR" start="4" size="4" />
      <BitField name="UART2_RX_TX" start="12" size="4" />
      <BitField name="UART2_ERR" start="20" size="4" />
      <BitField name="UART3_RX_TX" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR13" description="Interrupt Priority Register 13" start="0xE000E434">
      <BitField name="UART3_ERR" start="4" size="4" />
      <BitField name="UART4_RX_TX" start="12" size="4" />
      <BitField name="UART4_ERR" start="20" size="4" />
      <BitField name="UART5_RX_TX" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR14" description="Interrupt Priority Register 14" start="0xE000E438">
      <BitField name="UART5_ERR" start="4" size="4" />
      <BitField name="ADC0" start="12" size="4" />
      <BitField name="ADC1" start="20" size="4" />
      <BitField name="CMP0" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR15" description="Interrupt Priority Register 15" start="0xE000E43C">
      <BitField name="CMP1" start="4" size="4" />
      <BitField name="CMP2" start="12" size="4" />
      <BitField name="FTM0" start="20" size="4" />
      <BitField name="FTM1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR16" description="Interrupt Priority Register 16" start="0xE000E440">
      <BitField name="FTM2" start="4" size="4" />
      <BitField name="CMT" start="12" size="4" />
      <BitField name="RTC" start="20" size="4" />
      <BitField name="RTC_Seconds" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR17" description="Interrupt Priority Register 17" start="0xE000E444">
      <BitField name="PIT0" start="4" size="4" />
      <BitField name="PIT1" start="12" size="4" />
      <BitField name="PIT2" start="20" size="4" />
      <BitField name="PIT3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR18" description="Interrupt Priority Register 18" start="0xE000E448">
      <BitField name="PDB0" start="4" size="4" />
    </Register>
    <Register name="NVIC_IPR19" description="Interrupt Priority Register 19" start="0xE000E44C" />
    <Register name="NVIC_IPR20" description="Interrupt Priority Register 20" start="0xE000E450">
      <BitField name="SDHC" start="4" size="4" />
      <BitField name="DAC0" start="12" size="4" />
      <BitField name="DAC1" start="20" size="4" />
      <BitField name="TSI0" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR21" description="Interrupt Priority Register 21" start="0xE000E454">
      <BitField name="MCG" start="4" size="4" />
      <BitField name="LPTMR0" start="12" size="4" />
      <BitField name="LCD" start="20" size="4" />
      <BitField name="PORTA" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR22" description="Interrupt Priority Register 22" start="0xE000E458">
      <BitField name="PORTB" start="4" size="4" />
      <BitField name="PORTC" start="12" size="4" />
      <BitField name="PORTD" start="20" size="4" />
      <BitField name="PORTE" start="28" size="4" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB" start="0xe000e000" description="System Control Block">
    <Register name="ICTR" start="0xe000e004" description="Interrupt Controller Type Register">
      <BitField name="INTLINESNUM" start="0" size="4" description="The total number of interrupt lines supported by an implementation, defined in groups of 32." />
    </Register>
    <Register name="ACTLR" start="0xe000e008" description="Auxiliary Control Register">
      <BitField name="DISOOFP" start="9" size="1" description="Disables floating pointinstructions completing outof order with respect to integer instructions" />
      <BitField name="DISFPCA" start="8" size="1" description="When set to 1, disables IT folding" />
      <BitField name="DISFOLD" start="2" size="1" description="When set to 1, disables write buffer use during default memory map accesses" />
      <BitField name="DISDEFWBUF" start="1" size="1" description="When set to 1, disables write buffer use during default memory map accesses" />
      <BitField name="DISMCYCINT" start="0" size="1" description="When set to 1, disables interruption of load multiple and store multiple instructions" />
    </Register>
    <Register name="CPUID" start="0xe000ed00" access="ReadOnly" description="CPUID Register">
      <BitField name="IMPLEMENTER" start="24" size="8" description="Implementer Code" />
      <BitField name="VARIANT" start="20" size="4" description="Variant Number" />
      <BitField name="PARTNO" start="4" size="12" description="Part Number" />
      <BitField name="REVISION" start="0" size="4" description="Revision Number" />
    </Register>
    <Register name="ICSR" start="0xe000ed04" description="Interrupt Control and State Register">
      <BitField name="NMIPENDSET" start="31" size="1" description="NMI set-pending bit" />
      <BitField name="PENDSVSET" start="28" size="1" description="PendSV set-pending bit" />
      <BitField name="PENDSVCLR" start="27" size="1" description="PendSV clear-pending bit" />
      <BitField name="PENDSTSET" start="26" size="1" description="SysTick exception set-pending bit" />
      <BitField name="PENDSTCLR" start="25" size="1" description="SysTick exception clear-pending bit" />
      <BitField name="ISRPREEMPT" start="23" size="1" description="" />
      <BitField name="ISRPENDING" start="22" size="1" description="Interrupt pending flag" />
      <BitField name="VECTPENDING" start="12" size="9" description="Indicates the exception number of the highest priority pending enabled exception" />
      <BitField name="RETTOBASE" start="11" size="1" description="Indicates whether there are preempted active exceptions" />
      <BitField name="VECTACTIVE" start="0" size="9" description="Contains the active exception number" />
    </Register>
    <Register name="VTOR" start="0xe000ed08" description="Vector Table Offset Register">
      <BitField name="TBLOFF" start="7" size="25" description="Vector table base offset field" />
    </Register>
    <Register name="AIRCR" start="0xe000ed0c" description="Application Interrupt and Reset Control Register">
      <BitField name="VECTKEY" start="16" size="16" description="Register key" />
      <BitField name="ENDIANESS" start="15" size="1" description="Data endianness bit" />
      <BitField name="PRIGROUP" start="8" size="3" description="Interrupt priority grouping field" />
      <BitField name="SYSRESETREQ" start="2" size="1" description="System reset request bit" />
      <BitField name="VECTCLRACTIVE" start="1" size="1" description="" />
      <BitField name="VECTRESET" start="0" size="1" description="" />
    </Register>
    <Register name="SCR" start="0xe000ed10" description="System Control Register">
      <BitField name="SEVONPEND" start="4" size="1" description="Send event on pending bit" />
      <BitField name="SLEEPDEEP" start="2" size="1" description="Controls whether the processor uses sleep or deep sleep as its low power mode" />
      <BitField name="SLEEPONEXIT" start="1" size="1" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" />
    </Register>
    <Register name="CCR" start="0xe000ed14" description="Configuration and Control Register">
      <BitField name="STKALIGN" start="9" size="1" description="Indicates stack alignment on exception entry" />
      <BitField name="BFHFNMIGN" start="8" size="1" description="Enables handlers with priority -1 or-2 to ignore data BusFaults caused by load and store instructions" />
      <BitField name="DIV_0_TRP" start="4" size="1" description="Enables faulting or halting when the processor executes an SDIVor UDIV instruction with a divisor of 0" />
      <BitField name="UNALIGN_TRP" start="3" size="1" description="Enables unaligned access traps" />
      <BitField name="USERSETMPEND" start="1" size="1" description="Enables unprivileged software access to the STIR" />
      <BitField name="NONBASETHRDENA" start="0" size="1" description="Indicates how the processor enters Thread mode" />
    </Register>
    <Register name="SHPR1" start="0xe000ed18" description="System Handler Priority Register 1">
      <BitField name="PRI_6(UsageFault)" start="20" size="4" description="Priority of system handler 6 (UsageFault)" />
      <BitField name="PRI_5(BusFault)" start="12" size="4" description="Priority of system handler 5 (BusFault)" />
      <BitField name="PRI_4(MemManage)" start="4" size="4" description="Priority of system handler 4 (MemManage)" />
    </Register>
    <Register name="SHPR2" start="0xe000ed1c" description="System Handler Priority Register 2">
      <BitField name="PRI_11(SVCall)" start="28" size="4" description="Priority of system handler 11 (SVCall)" />
    </Register>
    <Register name="SHPR3" start="0xe000ed20" description="System Handler Priority Register 3">
      <BitField name="PRI_15(SysTick)" start="28" size="4" description="Priority of system handler 15 (SysTick)" />
      <BitField name="PRI_14(PendSV)" start="20" size="4" description="Priority of system handler 14 (PendSV)" />
    </Register>
    <Register name="SHCSR" start="0xe000ed24" description="System Handler Control and State Register">
      <BitField name="USGFAULTENA" start="18" size="1" description="UsageFault enable Bit" />
      <BitField name="BUSFAULTENA" start="17" size="1" description="BusFault Enable Bit" />
      <BitField name="MEMFAULTENA" start="16" size="1" description="MemManage Enable Bit" />
      <BitField name="SVCALLPENDED" start="15" size="1" description="SVCall Pending Bit" />
      <BitField name="BUSFAULTPENDED" start="14" size="1" description="BusFault Exception Pending Bit" />
      <BitField name="MEMFAULTPENDED" start="13" size="1" description="MemManage Exception Pending Bit" />
      <BitField name="USGFAULTPENDED" start="12" size="1" description="UsageFault Exception Pending Bit" />
      <BitField name="SYSTICKACT" start="11" size="1" description="SysTick Exception Active Bit" />
      <BitField name="PENDSVACT" start="10" size="1" description="PendSV Exception Active Bit" />
      <BitField name="MONITORACT" start="8" size="1" description="Debug Monitor Active Bit" />
      <BitField name="SVCALLACT" start="7" size="1" description="SVCall Active Bit" />
      <BitField name="USGFAULTACT" start="3" size="1" description="UsageFault Exception Active Bit" />
      <BitField name="BUSFAULTACT" start="1" size="1" description="BusFault Exception Active Bit" />
      <BitField name="MEMFAULTACT" start="0" size="1" description="MemManage Exception Active Bit" />
    </Register>
    <Register name="MMFSR" start="0xe000ed28" size="1" description="MemManage Fault Status Register">
      <BitField name="MMARVALID" start="7" size="1" description="MemManage Fault Address Register(MMFAR) valid flag" />
      <BitField name="MLSPERR" start="5" size="1" description="Indicates a MemManage fault occurred during floating-point lazy state preservation" />
      <BitField name="MSTKERR" start="4" size="1" description="MemManage fault on stacking for exception entry" />
      <BitField name="MUNSTKERR" start="3" size="1" description="MemManage fault on unstacking for a return from exception" />
      <BitField name="DACCVIOL" start="1" size="1" description="Data access violation flag" />
      <BitField name="IACCVIOL" start="0" size="1" description="Instruction access violation flag" />
    </Register>
    <Register name="BFSR" start="0xe000ed29" size="1" description="BusFault Status Register">
      <BitField name="BFARVALID" start="7" size="1" description="BusFault Address Register(BFAR) valid flag" />
      <BitField name="LSPERR" start="5" size="1" description="Indicates a bus fault occurred during floating-point lazy state preservation" />
      <BitField name="STKERR" start="4" size="1" description="BusFault on stacking for exception entry" />
      <BitField name="UNSTKERR" start="3" size="1" description="BusFault on unstacking for a return from exception" />
      <BitField name="IMPRECISERR" start="2" size="1" description="Imprecise data bus error" />
      <BitField name="PRECISERR" start="1" size="1" description="Precise data bus error" />
      <BitField name="IBUSERR" start="0" size="1" description="Instruction bus error" />
    </Register>
    <Register name="UFSR" start="0xe000ed2a" size="2" description="UsageFault Status Register">
      <BitField name="DIVBYZERO" start="9" size="1" description="Divide by zero UsageFault" />
      <BitField name="UNALIGNED" start="8" size="1" description="Unaligned access UsageFault" />
      <BitField name="NOCP" start="3" size="1" description="No coprocessor UsageFault" />
      <BitField name="INVPC" start="2" size="1" description="Invalid PC load UsageFault, causedby an invalid PC load by EXC_RETURN" />
      <BitField name="INVSTATE" start="1" size="1" description="Invalid state UsageFault" />
      <BitField name="UNDEFINSTR" start="0" size="1" description="Undefined instruction UsageFault" />
    </Register>
    <Register name="HFSR" start="0xe000ed2c" description="HardFault Status Register">
      <BitField name="DEBUGEVT" start="31" size="1" description="" />
      <BitField name="FORCED" start="30" size="1" description="Indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handled, either because of priority or because it is disabled" />
      <BitField name="VECTTBL" start="1" size="1" description="Indicates a BusFault on a vectortable read during exception processing" />
    </Register>
    <Register name="DFSR" start="0xe000ed30" description="Debug Fault Status Register">
      <BitField name="EXTERNAL" start="4" size="1" description="" />
      <BitField name="VCATCH" start="3" size="1" description="" />
      <BitField name="DWTTRAP" start="2" size="1" description="" />
      <BitField name="BKPT" start="1" size="1" description="" />
      <BitField name="HALTED" start="0" size="1" description="" />
    </Register>
    <Register name="MMFAR" start="0xe000ed34" description="MemManage Fault Address Register">
      <BitField name="ADDRESS" start="0" size="32" description="When the MMARVALID bit of the MMFSR is set to 1, this field holds the address of the location that generated the MemManage fault" />
    </Register>
    <Register name="BFAR" start="0xe000ed38" description="BusFault Address Register">
      <BitField name="ADDRESS" start="0" size="32" description="When the BFARVALID bit of the BFSR is set to1, this field holds the address of the location that generated the BusFault" />
    </Register>
    <Register name="AFSR" start="0xe000ed3c" description="Auxiliary Fault Status Register">
      <BitField name="IMPDEF" start="0" size="32" description="Implementation defined, the bits map to the AUXFAULT input signals" />
    </Register>
    <Register name="ID_PFR0" start="0xe000ed40" access="ReadOnly" description="Processor Feature Register 0" />
    <Register name="ID_PFR1" start="0xe000ed44" access="ReadOnly" description="Processor Feature Register 1" />
    <Register name="ID_DFR0" start="0xe000ed48" access="ReadOnly" description="Debug Feature Register 0" />
    <Register name="ID_AFR0" start="0xe000ed4c" access="ReadOnly" description="Auxilliary Feature Register 0" />
    <Register name="ID_MMFR0" start="0xe000ed50" access="ReadOnly" description="Memory Model Feature Register 0" />
    <Register name="ID_MMFR1" start="0xe000ed54" access="ReadOnly" description="Memory Model Feature Register 1" />
    <Register name="ID_MMFR2" start="0xe000ed58" access="ReadOnly" description="Memory Model Feature Register 2" />
    <Register name="ID_MMFR3" start="0xe000ed5c" access="ReadOnly" description="Memory Model Feature Register 3" />
    <Register name="ID_ISAR0" start="0xe000ed60" access="ReadOnly" description="Instruction Set Attribute Register 0" />
    <Register name="ID_ISAR1" start="0xe000ed64" access="ReadOnly" description="Instruction Set Attribute Register 1" />
    <Register name="ID_ISAR2" start="0xe000ed68" access="ReadOnly" description="Instruction Set Attribute Register 2" />
    <Register name="ID_ISAR3" start="0xe000ed6c" access="ReadOnly" description="Instruction Set Attribute Register 3" />
    <Register name="ID_ISAR4" start="0xe000ed70" access="ReadOnly" description="Instruction Set Attribute Register 4" />
    <Register name="ID_ISAR5" start="0xe000ed74" access="ReadOnly" description="Instruction Set Attribute Register 5" />
    <Register name="CPACR" start="0xe000ed88" description="Coprocessor Access Control Register">
      <BitField name="CP11" start="22" size="2" description="Access privileges for coprocessor 11" />
      <BitField name="CP10" start="20" size="2" description="Access privileges for coprocessor 10" />
    </Register>
  </RegisterGroup>
</Processor>
