Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 395c664dffea4885906cb80ad46cc47e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_rti_core3_behav xil_defaultlib.testbench_rti_core3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'rd_data' might have multiple concurrent drivers [C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sim_1/new/testbench_rti_core3.sv:93]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/rti_core.sv:65]
WARNING: [VRFC 10-3823] variable 'binary_out' might have multiple concurrent drivers [C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/gray_counter.sv:30]
WARNING: [VRFC 10-3823] variable 'counter_diff_binary' might have multiple concurrent drivers [C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/diff_counter_transfer.sv:21]
WARNING: [VRFC 10-3823] variable 'counter_diff_binary' might have multiple concurrent drivers [C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/diff_counter_transfer.sv:24]
WARNING: [VRFC 10-3823] variable 'counter_diff' might have multiple concurrent drivers [C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/diff_counter_transfer.sv:36]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/fifo_dualclk.sv" Line 1. Module fifo_dualclk_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/gray_counter.sv" Line 1. Module gray_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/gray_counter.sv" Line 1. Module gray_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/diff_counter_transfer.sv" Line 1. Module diff_counter_transfer_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.gray_counter
Compiling module xil_defaultlib.fifo_dualclk_default
Compiling module xil_defaultlib.diff_counter_transfer_default
Compiling module xil_defaultlib.rising_edge_detector_default
Compiling module xil_defaultlib.rti_core
Compiling module xil_defaultlib.testbench_rti_core3
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_rti_core3_behav
