// Seed: 741650420
module module_0 (
    input tri0 id_0
    , id_11,
    output tri1 id_1,
    input tri0 id_2,
    input uwire id_3,
    input uwire id_4,
    input tri1 id_5,
    input wire id_6,
    input tri1 id_7,
    input supply0 id_8,
    input tri id_9
);
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output supply1 id_2,
    input tri id_3,
    input wire id_4,
    input uwire id_5,
    input wor id_6,
    input tri id_7,
    output tri id_8
);
  id_10(
      .id_0(1), .id_1(1), .id_2(id_1 != id_0 * 1 - 1)
  );
  wire id_11;
  module_0(
      id_0, id_2, id_1, id_6, id_6, id_1, id_7, id_7, id_0, id_5
  );
endmodule
