
DATN_DRONE_STM32F407VGT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a8f8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  0800aa88  0800aa88  0000ba88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab48  0800ab48  0000c084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ab48  0800ab48  0000bb48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab50  0800ab50  0000c084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab50  0800ab50  0000bb50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ab54  0800ab54  0000bb54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  0800ab58  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c084  2**0
                  CONTENTS
 10 .bss          000081d0  20000084  20000084  0000c084  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20008254  20008254  0000c084  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c084  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002a17f  00000000  00000000  0000c0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005f4f  00000000  00000000  00036233  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c78  00000000  00000000  0003c188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001602  00000000  00000000  0003de00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000096f5  00000000  00000000  0003f402  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00027760  00000000  00000000  00048af7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e4a9b  00000000  00000000  00070257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00154cf2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007a50  00000000  00000000  00154d38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000003d  00000000  00000000  0015c788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000084 	.word	0x20000084
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800aa70 	.word	0x0800aa70

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000088 	.word	0x20000088
 80001cc:	0800aa70 	.word	0x0800aa70

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <__tcf_0>:
{
	// create semaphore and queue
	initQueuesAndSemaphores();

	// protocol
	static I2CSTM32 i2c1(&hi2c1);
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
 8000500:	4801      	ldr	r0, [pc, #4]	@ (8000508 <__tcf_0+0xc>)
 8000502:	f009 fce9 	bl	8009ed8 <_ZN8I2CSTM32D1Ev>
 8000506:	bd80      	pop	{r7, pc}
 8000508:	200000a8 	.word	0x200000a8

0800050c <__tcf_1>:
	static I2CSTM32 i2c2(&hi2c2);
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
 8000510:	4801      	ldr	r0, [pc, #4]	@ (8000518 <__tcf_1+0xc>)
 8000512:	f009 fce1 	bl	8009ed8 <_ZN8I2CSTM32D1Ev>
 8000516:	bd80      	pop	{r7, pc}
 8000518:	200000b4 	.word	0x200000b4

0800051c <__tcf_2>:

	// device
	static MPU6050 imu(&i2c1);
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
 8000520:	4801      	ldr	r0, [pc, #4]	@ (8000528 <__tcf_2+0xc>)
 8000522:	f009 fe0b 	bl	800a13c <_ZN7MPU6050D1Ev>
 8000526:	bd80      	pop	{r7, pc}
 8000528:	200000c0 	.word	0x200000c0

0800052c <__tcf_3>:
	static qmc5883l mag(&i2c2);
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
 8000530:	4801      	ldr	r0, [pc, #4]	@ (8000538 <__tcf_3+0xc>)
 8000532:	f00a f802 	bl	800a53a <_ZN8qmc5883lD1Ev>
 8000536:	bd80      	pop	{r7, pc}
 8000538:	200000d8 	.word	0x200000d8

0800053c <__tcf_4>:

	// task
	static readIMUTask IMUTask(&imu);
 800053c:	b580      	push	{r7, lr}
 800053e:	af00      	add	r7, sp, #0
 8000540:	4801      	ldr	r0, [pc, #4]	@ (8000548 <__tcf_4+0xc>)
 8000542:	f009 f8ea 	bl	800971a <_ZN11readIMUTaskD1Ev>
 8000546:	bd80      	pop	{r7, pc}
 8000548:	200000e0 	.word	0x200000e0

0800054c <__tcf_5>:
	static readMagTask magTask(&mag);
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
 8000550:	4801      	ldr	r0, [pc, #4]	@ (8000558 <__tcf_5+0xc>)
 8000552:	f009 f96c 	bl	800982e <_ZN11readMagTaskD1Ev>
 8000556:	bd80      	pop	{r7, pc}
 8000558:	20000104 	.word	0x20000104

0800055c <createTasks>:
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b082      	sub	sp, #8
 8000560:	af02      	add	r7, sp, #8
	initQueuesAndSemaphores();
 8000562:	f008 ff07 	bl	8009374 <_Z23initQueuesAndSemaphoresv>
	static I2CSTM32 i2c1(&hi2c1);
 8000566:	4b7d      	ldr	r3, [pc, #500]	@ (800075c <createTasks+0x200>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	f3bf 8f5b 	dmb	ish
 800056e:	f003 0301 	and.w	r3, r3, #1
 8000572:	2b00      	cmp	r3, #0
 8000574:	bf0c      	ite	eq
 8000576:	2301      	moveq	r3, #1
 8000578:	2300      	movne	r3, #0
 800057a:	b2db      	uxtb	r3, r3
 800057c:	2b00      	cmp	r3, #0
 800057e:	d014      	beq.n	80005aa <createTasks+0x4e>
 8000580:	4876      	ldr	r0, [pc, #472]	@ (800075c <createTasks+0x200>)
 8000582:	f00a f885 	bl	800a690 <__cxa_guard_acquire>
 8000586:	4603      	mov	r3, r0
 8000588:	2b00      	cmp	r3, #0
 800058a:	bf14      	ite	ne
 800058c:	2301      	movne	r3, #1
 800058e:	2300      	moveq	r3, #0
 8000590:	b2db      	uxtb	r3, r3
 8000592:	2b00      	cmp	r3, #0
 8000594:	d009      	beq.n	80005aa <createTasks+0x4e>
 8000596:	4972      	ldr	r1, [pc, #456]	@ (8000760 <createTasks+0x204>)
 8000598:	4872      	ldr	r0, [pc, #456]	@ (8000764 <createTasks+0x208>)
 800059a:	f009 fc87 	bl	8009eac <_ZN8I2CSTM32C1EP17I2C_HandleTypeDef>
 800059e:	4872      	ldr	r0, [pc, #456]	@ (8000768 <createTasks+0x20c>)
 80005a0:	f00a f8a9 	bl	800a6f6 <atexit>
 80005a4:	486d      	ldr	r0, [pc, #436]	@ (800075c <createTasks+0x200>)
 80005a6:	f00a f87f 	bl	800a6a8 <__cxa_guard_release>
	static I2CSTM32 i2c2(&hi2c2);
 80005aa:	4b70      	ldr	r3, [pc, #448]	@ (800076c <createTasks+0x210>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	f3bf 8f5b 	dmb	ish
 80005b2:	f003 0301 	and.w	r3, r3, #1
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	bf0c      	ite	eq
 80005ba:	2301      	moveq	r3, #1
 80005bc:	2300      	movne	r3, #0
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d014      	beq.n	80005ee <createTasks+0x92>
 80005c4:	4869      	ldr	r0, [pc, #420]	@ (800076c <createTasks+0x210>)
 80005c6:	f00a f863 	bl	800a690 <__cxa_guard_acquire>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	bf14      	ite	ne
 80005d0:	2301      	movne	r3, #1
 80005d2:	2300      	moveq	r3, #0
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d009      	beq.n	80005ee <createTasks+0x92>
 80005da:	4965      	ldr	r1, [pc, #404]	@ (8000770 <createTasks+0x214>)
 80005dc:	4865      	ldr	r0, [pc, #404]	@ (8000774 <createTasks+0x218>)
 80005de:	f009 fc65 	bl	8009eac <_ZN8I2CSTM32C1EP17I2C_HandleTypeDef>
 80005e2:	4865      	ldr	r0, [pc, #404]	@ (8000778 <createTasks+0x21c>)
 80005e4:	f00a f887 	bl	800a6f6 <atexit>
 80005e8:	4860      	ldr	r0, [pc, #384]	@ (800076c <createTasks+0x210>)
 80005ea:	f00a f85d 	bl	800a6a8 <__cxa_guard_release>
	static MPU6050 imu(&i2c1);
 80005ee:	4b63      	ldr	r3, [pc, #396]	@ (800077c <createTasks+0x220>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	f3bf 8f5b 	dmb	ish
 80005f6:	f003 0301 	and.w	r3, r3, #1
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	bf0c      	ite	eq
 80005fe:	2301      	moveq	r3, #1
 8000600:	2300      	movne	r3, #0
 8000602:	b2db      	uxtb	r3, r3
 8000604:	2b00      	cmp	r3, #0
 8000606:	d014      	beq.n	8000632 <createTasks+0xd6>
 8000608:	485c      	ldr	r0, [pc, #368]	@ (800077c <createTasks+0x220>)
 800060a:	f00a f841 	bl	800a690 <__cxa_guard_acquire>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	bf14      	ite	ne
 8000614:	2301      	movne	r3, #1
 8000616:	2300      	moveq	r3, #0
 8000618:	b2db      	uxtb	r3, r3
 800061a:	2b00      	cmp	r3, #0
 800061c:	d009      	beq.n	8000632 <createTasks+0xd6>
 800061e:	4951      	ldr	r1, [pc, #324]	@ (8000764 <createTasks+0x208>)
 8000620:	4857      	ldr	r0, [pc, #348]	@ (8000780 <createTasks+0x224>)
 8000622:	f009 fd6d 	bl	800a100 <_ZN7MPU6050C1EP11I2CAbstract>
 8000626:	4857      	ldr	r0, [pc, #348]	@ (8000784 <createTasks+0x228>)
 8000628:	f00a f865 	bl	800a6f6 <atexit>
 800062c:	4853      	ldr	r0, [pc, #332]	@ (800077c <createTasks+0x220>)
 800062e:	f00a f83b 	bl	800a6a8 <__cxa_guard_release>
	static qmc5883l mag(&i2c2);
 8000632:	4b55      	ldr	r3, [pc, #340]	@ (8000788 <createTasks+0x22c>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	f3bf 8f5b 	dmb	ish
 800063a:	f003 0301 	and.w	r3, r3, #1
 800063e:	2b00      	cmp	r3, #0
 8000640:	bf0c      	ite	eq
 8000642:	2301      	moveq	r3, #1
 8000644:	2300      	movne	r3, #0
 8000646:	b2db      	uxtb	r3, r3
 8000648:	2b00      	cmp	r3, #0
 800064a:	d014      	beq.n	8000676 <createTasks+0x11a>
 800064c:	484e      	ldr	r0, [pc, #312]	@ (8000788 <createTasks+0x22c>)
 800064e:	f00a f81f 	bl	800a690 <__cxa_guard_acquire>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	bf14      	ite	ne
 8000658:	2301      	movne	r3, #1
 800065a:	2300      	moveq	r3, #0
 800065c:	b2db      	uxtb	r3, r3
 800065e:	2b00      	cmp	r3, #0
 8000660:	d009      	beq.n	8000676 <createTasks+0x11a>
 8000662:	4944      	ldr	r1, [pc, #272]	@ (8000774 <createTasks+0x218>)
 8000664:	4849      	ldr	r0, [pc, #292]	@ (800078c <createTasks+0x230>)
 8000666:	f009 ff59 	bl	800a51c <_ZN8qmc5883lC1EP11I2CAbstract>
 800066a:	4849      	ldr	r0, [pc, #292]	@ (8000790 <createTasks+0x234>)
 800066c:	f00a f843 	bl	800a6f6 <atexit>
 8000670:	4845      	ldr	r0, [pc, #276]	@ (8000788 <createTasks+0x22c>)
 8000672:	f00a f819 	bl	800a6a8 <__cxa_guard_release>
	static readIMUTask IMUTask(&imu);
 8000676:	4b47      	ldr	r3, [pc, #284]	@ (8000794 <createTasks+0x238>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	f3bf 8f5b 	dmb	ish
 800067e:	f003 0301 	and.w	r3, r3, #1
 8000682:	2b00      	cmp	r3, #0
 8000684:	bf0c      	ite	eq
 8000686:	2301      	moveq	r3, #1
 8000688:	2300      	movne	r3, #0
 800068a:	b2db      	uxtb	r3, r3
 800068c:	2b00      	cmp	r3, #0
 800068e:	d014      	beq.n	80006ba <createTasks+0x15e>
 8000690:	4840      	ldr	r0, [pc, #256]	@ (8000794 <createTasks+0x238>)
 8000692:	f009 fffd 	bl	800a690 <__cxa_guard_acquire>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	bf14      	ite	ne
 800069c:	2301      	movne	r3, #1
 800069e:	2300      	moveq	r3, #0
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d009      	beq.n	80006ba <createTasks+0x15e>
 80006a6:	4936      	ldr	r1, [pc, #216]	@ (8000780 <createTasks+0x224>)
 80006a8:	483b      	ldr	r0, [pc, #236]	@ (8000798 <createTasks+0x23c>)
 80006aa:	f009 f827 	bl	80096fc <_ZN11readIMUTaskC1EP7MPU6050>
 80006ae:	483b      	ldr	r0, [pc, #236]	@ (800079c <createTasks+0x240>)
 80006b0:	f00a f821 	bl	800a6f6 <atexit>
 80006b4:	4837      	ldr	r0, [pc, #220]	@ (8000794 <createTasks+0x238>)
 80006b6:	f009 fff7 	bl	800a6a8 <__cxa_guard_release>
	static readMagTask magTask(&mag);
 80006ba:	4b39      	ldr	r3, [pc, #228]	@ (80007a0 <createTasks+0x244>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	f3bf 8f5b 	dmb	ish
 80006c2:	f003 0301 	and.w	r3, r3, #1
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	bf0c      	ite	eq
 80006ca:	2301      	moveq	r3, #1
 80006cc:	2300      	movne	r3, #0
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d014      	beq.n	80006fe <createTasks+0x1a2>
 80006d4:	4832      	ldr	r0, [pc, #200]	@ (80007a0 <createTasks+0x244>)
 80006d6:	f009 ffdb 	bl	800a690 <__cxa_guard_acquire>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	bf14      	ite	ne
 80006e0:	2301      	movne	r3, #1
 80006e2:	2300      	moveq	r3, #0
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d009      	beq.n	80006fe <createTasks+0x1a2>
 80006ea:	4928      	ldr	r1, [pc, #160]	@ (800078c <createTasks+0x230>)
 80006ec:	482d      	ldr	r0, [pc, #180]	@ (80007a4 <createTasks+0x248>)
 80006ee:	f009 f88f 	bl	8009810 <_ZN11readMagTaskC1EP8qmc5883l>
 80006f2:	482d      	ldr	r0, [pc, #180]	@ (80007a8 <createTasks+0x24c>)
 80006f4:	f009 ffff 	bl	800a6f6 <atexit>
 80006f8:	4829      	ldr	r0, [pc, #164]	@ (80007a0 <createTasks+0x244>)
 80006fa:	f009 ffd5 	bl	800a6a8 <__cxa_guard_release>

	if(xTaskCreate(startIMUTask, "IMU-Task", 256, NULL, 1, NULL) == pdFALSE) return false;
 80006fe:	2300      	movs	r3, #0
 8000700:	9301      	str	r3, [sp, #4]
 8000702:	2301      	movs	r3, #1
 8000704:	9300      	str	r3, [sp, #0]
 8000706:	2300      	movs	r3, #0
 8000708:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800070c:	4927      	ldr	r1, [pc, #156]	@ (80007ac <createTasks+0x250>)
 800070e:	4828      	ldr	r0, [pc, #160]	@ (80007b0 <createTasks+0x254>)
 8000710:	f007 fa94 	bl	8007c3c <xTaskCreate>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	bf0c      	ite	eq
 800071a:	2301      	moveq	r3, #1
 800071c:	2300      	movne	r3, #0
 800071e:	b2db      	uxtb	r3, r3
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <createTasks+0x1cc>
 8000724:	2300      	movs	r3, #0
 8000726:	e015      	b.n	8000754 <createTasks+0x1f8>
	if(xTaskCreate(startMagTask, "Mag-Task", 256, NULL, 1, NULL) == pdFALSE) return false;
 8000728:	2300      	movs	r3, #0
 800072a:	9301      	str	r3, [sp, #4]
 800072c:	2301      	movs	r3, #1
 800072e:	9300      	str	r3, [sp, #0]
 8000730:	2300      	movs	r3, #0
 8000732:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000736:	491f      	ldr	r1, [pc, #124]	@ (80007b4 <createTasks+0x258>)
 8000738:	481f      	ldr	r0, [pc, #124]	@ (80007b8 <createTasks+0x25c>)
 800073a:	f007 fa7f 	bl	8007c3c <xTaskCreate>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	bf0c      	ite	eq
 8000744:	2301      	moveq	r3, #1
 8000746:	2300      	movne	r3, #0
 8000748:	b2db      	uxtb	r3, r3
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <createTasks+0x1f6>
 800074e:	2300      	movs	r3, #0
 8000750:	e000      	b.n	8000754 <createTasks+0x1f8>

	return true;
 8000752:	2301      	movs	r3, #1
}
 8000754:	4618      	mov	r0, r3
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	200000b0 	.word	0x200000b0
 8000760:	20000380 	.word	0x20000380
 8000764:	200000a8 	.word	0x200000a8
 8000768:	080004fd 	.word	0x080004fd
 800076c:	200000bc 	.word	0x200000bc
 8000770:	200003d4 	.word	0x200003d4
 8000774:	200000b4 	.word	0x200000b4
 8000778:	0800050d 	.word	0x0800050d
 800077c:	200000d4 	.word	0x200000d4
 8000780:	200000c0 	.word	0x200000c0
 8000784:	0800051d 	.word	0x0800051d
 8000788:	200000dc 	.word	0x200000dc
 800078c:	200000d8 	.word	0x200000d8
 8000790:	0800052d 	.word	0x0800052d
 8000794:	20000100 	.word	0x20000100
 8000798:	200000e0 	.word	0x200000e0
 800079c:	0800053d 	.word	0x0800053d
 80007a0:	20000124 	.word	0x20000124
 80007a4:	20000104 	.word	0x20000104
 80007a8:	0800054d 	.word	0x0800054d
 80007ac:	0800aa88 	.word	0x0800aa88
 80007b0:	08000805 	.word	0x08000805
 80007b4:	0800aa94 	.word	0x0800aa94
 80007b8:	08000825 	.word	0x08000825

080007bc <initTasks>:

bool initTasks()
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
	if(!IMUTask->init()) return false;
 80007c0:	4b0e      	ldr	r3, [pc, #56]	@ (80007fc <initTasks+0x40>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4618      	mov	r0, r3
 80007c6:	f008 ffb3 	bl	8009730 <_ZN11readIMUTask4initEv>
 80007ca:	4603      	mov	r3, r0
 80007cc:	f083 0301 	eor.w	r3, r3, #1
 80007d0:	b2db      	uxtb	r3, r3
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <initTasks+0x1e>
 80007d6:	2300      	movs	r3, #0
 80007d8:	e00d      	b.n	80007f6 <initTasks+0x3a>
	if(!magTask->init()) return false;
 80007da:	4b09      	ldr	r3, [pc, #36]	@ (8000800 <initTasks+0x44>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	4618      	mov	r0, r3
 80007e0:	f009 f830 	bl	8009844 <_ZN11readMagTask4initEv>
 80007e4:	4603      	mov	r3, r0
 80007e6:	f083 0301 	eor.w	r3, r3, #1
 80007ea:	b2db      	uxtb	r3, r3
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <initTasks+0x38>
 80007f0:	2300      	movs	r3, #0
 80007f2:	e000      	b.n	80007f6 <initTasks+0x3a>

	return true;
 80007f4:	2301      	movs	r3, #1
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	200000a4 	.word	0x200000a4
 8000800:	200000a0 	.word	0x200000a0

08000804 <_ZL12startIMUTaskPv>:
	}
}

/* FUNCTION START TASK CODE BEGIN */
static void startIMUTask(void* parameter)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
	IMUTask->startTask();
 800080c:	4b04      	ldr	r3, [pc, #16]	@ (8000820 <_ZL12startIMUTaskPv+0x1c>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4618      	mov	r0, r3
 8000812:	f008 ffaa 	bl	800976a <_ZN11readIMUTask9startTaskEv>
}
 8000816:	bf00      	nop
 8000818:	3708      	adds	r7, #8
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	200000a4 	.word	0x200000a4

08000824 <_ZL12startMagTaskPv>:

static void startMagTask(void* parameter)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
	magTask->startTask();
 800082c:	4b04      	ldr	r3, [pc, #16]	@ (8000840 <_ZL12startMagTaskPv+0x1c>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4618      	mov	r0, r3
 8000832:	f009 f829 	bl	8009888 <_ZN11readMagTask9startTaskEv>
}
 8000836:	bf00      	nop
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	200000a0 	.word	0x200000a0

08000844 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000844:	b480      	push	{r7}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	60f8      	str	r0, [r7, #12]
 800084c:	60b9      	str	r1, [r7, #8]
 800084e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	4a07      	ldr	r2, [pc, #28]	@ (8000870 <vApplicationGetIdleTaskMemory+0x2c>)
 8000854:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000856:	68bb      	ldr	r3, [r7, #8]
 8000858:	4a06      	ldr	r2, [pc, #24]	@ (8000874 <vApplicationGetIdleTaskMemory+0x30>)
 800085a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	2280      	movs	r2, #128	@ 0x80
 8000860:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000862:	bf00      	nop
 8000864:	3714      	adds	r7, #20
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	2000012c 	.word	0x2000012c
 8000874:	20000180 	.word	0x20000180

08000878 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000878:	b5b0      	push	{r4, r5, r7, lr}
 800087a:	b088      	sub	sp, #32
 800087c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800087e:	4b0a      	ldr	r3, [pc, #40]	@ (80008a8 <MX_FREERTOS_Init+0x30>)
 8000880:	1d3c      	adds	r4, r7, #4
 8000882:	461d      	mov	r5, r3
 8000884:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000886:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000888:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800088c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000890:	1d3b      	adds	r3, r7, #4
 8000892:	2100      	movs	r1, #0
 8000894:	4618      	mov	r0, r3
 8000896:	f006 fbcd 	bl	8007034 <osThreadCreate>
 800089a:	4603      	mov	r3, r0
 800089c:	4a03      	ldr	r2, [pc, #12]	@ (80008ac <MX_FREERTOS_Init+0x34>)
 800089e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80008a0:	bf00      	nop
 80008a2:	3720      	adds	r7, #32
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bdb0      	pop	{r4, r5, r7, pc}
 80008a8:	0800aaac 	.word	0x0800aaac
 80008ac:	20000128 	.word	0x20000128

080008b0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80008b8:	2001      	movs	r0, #1
 80008ba:	f006 fc07 	bl	80070cc <osDelay>
 80008be:	e7fb      	b.n	80008b8 <StartDefaultTask+0x8>

080008c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b087      	sub	sp, #28
 80008c4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008c6:	2300      	movs	r3, #0
 80008c8:	617b      	str	r3, [r7, #20]
 80008ca:	4b2c      	ldr	r3, [pc, #176]	@ (800097c <MX_GPIO_Init+0xbc>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	4a2b      	ldr	r2, [pc, #172]	@ (800097c <MX_GPIO_Init+0xbc>)
 80008d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008d6:	4b29      	ldr	r3, [pc, #164]	@ (800097c <MX_GPIO_Init+0xbc>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008de:	617b      	str	r3, [r7, #20]
 80008e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e2:	2300      	movs	r3, #0
 80008e4:	613b      	str	r3, [r7, #16]
 80008e6:	4b25      	ldr	r3, [pc, #148]	@ (800097c <MX_GPIO_Init+0xbc>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	4a24      	ldr	r2, [pc, #144]	@ (800097c <MX_GPIO_Init+0xbc>)
 80008ec:	f043 0301 	orr.w	r3, r3, #1
 80008f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008f2:	4b22      	ldr	r3, [pc, #136]	@ (800097c <MX_GPIO_Init+0xbc>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f6:	f003 0301 	and.w	r3, r3, #1
 80008fa:	613b      	str	r3, [r7, #16]
 80008fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008fe:	2300      	movs	r3, #0
 8000900:	60fb      	str	r3, [r7, #12]
 8000902:	4b1e      	ldr	r3, [pc, #120]	@ (800097c <MX_GPIO_Init+0xbc>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000906:	4a1d      	ldr	r2, [pc, #116]	@ (800097c <MX_GPIO_Init+0xbc>)
 8000908:	f043 0310 	orr.w	r3, r3, #16
 800090c:	6313      	str	r3, [r2, #48]	@ 0x30
 800090e:	4b1b      	ldr	r3, [pc, #108]	@ (800097c <MX_GPIO_Init+0xbc>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000912:	f003 0310 	and.w	r3, r3, #16
 8000916:	60fb      	str	r3, [r7, #12]
 8000918:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	60bb      	str	r3, [r7, #8]
 800091e:	4b17      	ldr	r3, [pc, #92]	@ (800097c <MX_GPIO_Init+0xbc>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000922:	4a16      	ldr	r2, [pc, #88]	@ (800097c <MX_GPIO_Init+0xbc>)
 8000924:	f043 0302 	orr.w	r3, r3, #2
 8000928:	6313      	str	r3, [r2, #48]	@ 0x30
 800092a:	4b14      	ldr	r3, [pc, #80]	@ (800097c <MX_GPIO_Init+0xbc>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092e:	f003 0302 	and.w	r3, r3, #2
 8000932:	60bb      	str	r3, [r7, #8]
 8000934:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	607b      	str	r3, [r7, #4]
 800093a:	4b10      	ldr	r3, [pc, #64]	@ (800097c <MX_GPIO_Init+0xbc>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093e:	4a0f      	ldr	r2, [pc, #60]	@ (800097c <MX_GPIO_Init+0xbc>)
 8000940:	f043 0308 	orr.w	r3, r3, #8
 8000944:	6313      	str	r3, [r2, #48]	@ 0x30
 8000946:	4b0d      	ldr	r3, [pc, #52]	@ (800097c <MX_GPIO_Init+0xbc>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094a:	f003 0308 	and.w	r3, r3, #8
 800094e:	607b      	str	r3, [r7, #4]
 8000950:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	603b      	str	r3, [r7, #0]
 8000956:	4b09      	ldr	r3, [pc, #36]	@ (800097c <MX_GPIO_Init+0xbc>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095a:	4a08      	ldr	r2, [pc, #32]	@ (800097c <MX_GPIO_Init+0xbc>)
 800095c:	f043 0304 	orr.w	r3, r3, #4
 8000960:	6313      	str	r3, [r2, #48]	@ 0x30
 8000962:	4b06      	ldr	r3, [pc, #24]	@ (800097c <MX_GPIO_Init+0xbc>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000966:	f003 0304 	and.w	r3, r3, #4
 800096a:	603b      	str	r3, [r7, #0]
 800096c:	683b      	ldr	r3, [r7, #0]

}
 800096e:	bf00      	nop
 8000970:	371c      	adds	r7, #28
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	40023800 	.word	0x40023800

08000980 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000984:	4b12      	ldr	r3, [pc, #72]	@ (80009d0 <MX_I2C1_Init+0x50>)
 8000986:	4a13      	ldr	r2, [pc, #76]	@ (80009d4 <MX_I2C1_Init+0x54>)
 8000988:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800098a:	4b11      	ldr	r3, [pc, #68]	@ (80009d0 <MX_I2C1_Init+0x50>)
 800098c:	4a12      	ldr	r2, [pc, #72]	@ (80009d8 <MX_I2C1_Init+0x58>)
 800098e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000990:	4b0f      	ldr	r3, [pc, #60]	@ (80009d0 <MX_I2C1_Init+0x50>)
 8000992:	2200      	movs	r2, #0
 8000994:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000996:	4b0e      	ldr	r3, [pc, #56]	@ (80009d0 <MX_I2C1_Init+0x50>)
 8000998:	2200      	movs	r2, #0
 800099a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800099c:	4b0c      	ldr	r3, [pc, #48]	@ (80009d0 <MX_I2C1_Init+0x50>)
 800099e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80009a2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009a4:	4b0a      	ldr	r3, [pc, #40]	@ (80009d0 <MX_I2C1_Init+0x50>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009aa:	4b09      	ldr	r3, [pc, #36]	@ (80009d0 <MX_I2C1_Init+0x50>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009b0:	4b07      	ldr	r3, [pc, #28]	@ (80009d0 <MX_I2C1_Init+0x50>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009b6:	4b06      	ldr	r3, [pc, #24]	@ (80009d0 <MX_I2C1_Init+0x50>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009bc:	4804      	ldr	r0, [pc, #16]	@ (80009d0 <MX_I2C1_Init+0x50>)
 80009be:	f001 fda9 	bl	8002514 <HAL_I2C_Init>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80009c8:	f000 f95a 	bl	8000c80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009cc:	bf00      	nop
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	20000380 	.word	0x20000380
 80009d4:	40005400 	.word	0x40005400
 80009d8:	000186a0 	.word	0x000186a0

080009dc <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80009e0:	4b12      	ldr	r3, [pc, #72]	@ (8000a2c <MX_I2C2_Init+0x50>)
 80009e2:	4a13      	ldr	r2, [pc, #76]	@ (8000a30 <MX_I2C2_Init+0x54>)
 80009e4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80009e6:	4b11      	ldr	r3, [pc, #68]	@ (8000a2c <MX_I2C2_Init+0x50>)
 80009e8:	4a12      	ldr	r2, [pc, #72]	@ (8000a34 <MX_I2C2_Init+0x58>)
 80009ea:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009ec:	4b0f      	ldr	r3, [pc, #60]	@ (8000a2c <MX_I2C2_Init+0x50>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80009f2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a2c <MX_I2C2_Init+0x50>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009f8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a2c <MX_I2C2_Init+0x50>)
 80009fa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80009fe:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a00:	4b0a      	ldr	r3, [pc, #40]	@ (8000a2c <MX_I2C2_Init+0x50>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000a06:	4b09      	ldr	r3, [pc, #36]	@ (8000a2c <MX_I2C2_Init+0x50>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a0c:	4b07      	ldr	r3, [pc, #28]	@ (8000a2c <MX_I2C2_Init+0x50>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a12:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <MX_I2C2_Init+0x50>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000a18:	4804      	ldr	r0, [pc, #16]	@ (8000a2c <MX_I2C2_Init+0x50>)
 8000a1a:	f001 fd7b 	bl	8002514 <HAL_I2C_Init>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000a24:	f000 f92c 	bl	8000c80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000a28:	bf00      	nop
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	200003d4 	.word	0x200003d4
 8000a30:	40005800 	.word	0x40005800
 8000a34:	000186a0 	.word	0x000186a0

08000a38 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b08c      	sub	sp, #48	@ 0x30
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a40:	f107 031c 	add.w	r3, r7, #28
 8000a44:	2200      	movs	r2, #0
 8000a46:	601a      	str	r2, [r3, #0]
 8000a48:	605a      	str	r2, [r3, #4]
 8000a4a:	609a      	str	r2, [r3, #8]
 8000a4c:	60da      	str	r2, [r3, #12]
 8000a4e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a32      	ldr	r2, [pc, #200]	@ (8000b20 <HAL_I2C_MspInit+0xe8>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d12c      	bne.n	8000ab4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	61bb      	str	r3, [r7, #24]
 8000a5e:	4b31      	ldr	r3, [pc, #196]	@ (8000b24 <HAL_I2C_MspInit+0xec>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a62:	4a30      	ldr	r2, [pc, #192]	@ (8000b24 <HAL_I2C_MspInit+0xec>)
 8000a64:	f043 0302 	orr.w	r3, r3, #2
 8000a68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a6a:	4b2e      	ldr	r3, [pc, #184]	@ (8000b24 <HAL_I2C_MspInit+0xec>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6e:	f003 0302 	and.w	r3, r3, #2
 8000a72:	61bb      	str	r3, [r7, #24]
 8000a74:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000a76:	23c0      	movs	r3, #192	@ 0xc0
 8000a78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a7a:	2312      	movs	r3, #18
 8000a7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a82:	2303      	movs	r3, #3
 8000a84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a86:	2304      	movs	r3, #4
 8000a88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a8a:	f107 031c 	add.w	r3, r7, #28
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4825      	ldr	r0, [pc, #148]	@ (8000b28 <HAL_I2C_MspInit+0xf0>)
 8000a92:	f001 fba3 	bl	80021dc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	617b      	str	r3, [r7, #20]
 8000a9a:	4b22      	ldr	r3, [pc, #136]	@ (8000b24 <HAL_I2C_MspInit+0xec>)
 8000a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9e:	4a21      	ldr	r2, [pc, #132]	@ (8000b24 <HAL_I2C_MspInit+0xec>)
 8000aa0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000aa4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aa6:	4b1f      	ldr	r3, [pc, #124]	@ (8000b24 <HAL_I2C_MspInit+0xec>)
 8000aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aaa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000aae:	617b      	str	r3, [r7, #20]
 8000ab0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000ab2:	e031      	b.n	8000b18 <HAL_I2C_MspInit+0xe0>
  else if(i2cHandle->Instance==I2C2)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a1c      	ldr	r2, [pc, #112]	@ (8000b2c <HAL_I2C_MspInit+0xf4>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d12c      	bne.n	8000b18 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000abe:	2300      	movs	r3, #0
 8000ac0:	613b      	str	r3, [r7, #16]
 8000ac2:	4b18      	ldr	r3, [pc, #96]	@ (8000b24 <HAL_I2C_MspInit+0xec>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac6:	4a17      	ldr	r2, [pc, #92]	@ (8000b24 <HAL_I2C_MspInit+0xec>)
 8000ac8:	f043 0302 	orr.w	r3, r3, #2
 8000acc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ace:	4b15      	ldr	r3, [pc, #84]	@ (8000b24 <HAL_I2C_MspInit+0xec>)
 8000ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad2:	f003 0302 	and.w	r3, r3, #2
 8000ad6:	613b      	str	r3, [r7, #16]
 8000ad8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000ada:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000ade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ae0:	2312      	movs	r3, #18
 8000ae2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae8:	2303      	movs	r3, #3
 8000aea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000aec:	2304      	movs	r3, #4
 8000aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000af0:	f107 031c 	add.w	r3, r7, #28
 8000af4:	4619      	mov	r1, r3
 8000af6:	480c      	ldr	r0, [pc, #48]	@ (8000b28 <HAL_I2C_MspInit+0xf0>)
 8000af8:	f001 fb70 	bl	80021dc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000afc:	2300      	movs	r3, #0
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	4b08      	ldr	r3, [pc, #32]	@ (8000b24 <HAL_I2C_MspInit+0xec>)
 8000b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b04:	4a07      	ldr	r2, [pc, #28]	@ (8000b24 <HAL_I2C_MspInit+0xec>)
 8000b06:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b0a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b0c:	4b05      	ldr	r3, [pc, #20]	@ (8000b24 <HAL_I2C_MspInit+0xec>)
 8000b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b10:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b14:	60fb      	str	r3, [r7, #12]
 8000b16:	68fb      	ldr	r3, [r7, #12]
}
 8000b18:	bf00      	nop
 8000b1a:	3730      	adds	r7, #48	@ 0x30
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	40005400 	.word	0x40005400
 8000b24:	40023800 	.word	0x40023800
 8000b28:	40020400 	.word	0x40020400
 8000b2c:	40005800 	.word	0x40005800

08000b30 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000b34:	f000 fea4 	bl	8001880 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000b38:	f000 f826 	bl	8000b88 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000b3c:	f7ff fec0 	bl	80008c0 <MX_GPIO_Init>
	MX_I2C1_Init();
 8000b40:	f7ff ff1e 	bl	8000980 <MX_I2C1_Init>
	MX_I2C2_Init();
 8000b44:	f7ff ff4a 	bl	80009dc <MX_I2C2_Init>
	MX_SDIO_SD_Init();
 8000b48:	f000 f8a0 	bl	8000c8c <MX_SDIO_SD_Init>
	MX_TIM1_Init();
 8000b4c:	f000 fa4c 	bl	8000fe8 <MX_TIM1_Init>
	MX_TIM2_Init();
 8000b50:	f000 fb18 	bl	8001184 <MX_TIM2_Init>
	MX_TIM4_Init();
 8000b54:	f000 fbac 	bl	80012b0 <MX_TIM4_Init>
	MX_UART4_Init();
 8000b58:	f000 fd38 	bl	80015cc <MX_UART4_Init>
	MX_USART1_UART_Init();
 8000b5c:	f000 fd60 	bl	8001620 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8000b60:	f000 fd88 	bl	8001674 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	if( createTasks() && initTasks())
 8000b64:	f7ff fcfa 	bl	800055c <createTasks>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d005      	beq.n	8000b7a <main+0x4a>
 8000b6e:	f7ff fe25 	bl	80007bc <initTasks>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d000      	beq.n	8000b7a <main+0x4a>
 8000b78:	e000      	b.n	8000b7c <main+0x4c>
		// turn led
	}
	else
	{
		// khong cho chay chuong trinh
		while(1);
 8000b7a:	e7fe      	b.n	8000b7a <main+0x4a>
	}
	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8000b7c:	f7ff fe7c 	bl	8000878 <MX_FREERTOS_Init>

	/* Start scheduler */
	//osKernelStart();
	vTaskStartScheduler();
 8000b80:	f007 f9ca 	bl	8007f18 <vTaskStartScheduler>
	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000b84:	bf00      	nop
 8000b86:	e7fd      	b.n	8000b84 <main+0x54>

08000b88 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b094      	sub	sp, #80	@ 0x50
 8000b8c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b8e:	f107 0320 	add.w	r3, r7, #32
 8000b92:	2230      	movs	r2, #48	@ 0x30
 8000b94:	2100      	movs	r1, #0
 8000b96:	4618      	mov	r0, r3
 8000b98:	f009 fe72 	bl	800a880 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b9c:	f107 030c 	add.w	r3, r7, #12
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
 8000baa:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000bac:	2300      	movs	r3, #0
 8000bae:	60bb      	str	r3, [r7, #8]
 8000bb0:	4b28      	ldr	r3, [pc, #160]	@ (8000c54 <SystemClock_Config+0xcc>)
 8000bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb4:	4a27      	ldr	r2, [pc, #156]	@ (8000c54 <SystemClock_Config+0xcc>)
 8000bb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bba:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bbc:	4b25      	ldr	r3, [pc, #148]	@ (8000c54 <SystemClock_Config+0xcc>)
 8000bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bc4:	60bb      	str	r3, [r7, #8]
 8000bc6:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bc8:	2300      	movs	r3, #0
 8000bca:	607b      	str	r3, [r7, #4]
 8000bcc:	4b22      	ldr	r3, [pc, #136]	@ (8000c58 <SystemClock_Config+0xd0>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a21      	ldr	r2, [pc, #132]	@ (8000c58 <SystemClock_Config+0xd0>)
 8000bd2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bd6:	6013      	str	r3, [r2, #0]
 8000bd8:	4b1f      	ldr	r3, [pc, #124]	@ (8000c58 <SystemClock_Config+0xd0>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000be0:	607b      	str	r3, [r7, #4]
 8000be2:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000be4:	2302      	movs	r3, #2
 8000be6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000be8:	2301      	movs	r3, #1
 8000bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bec:	2310      	movs	r3, #16
 8000bee:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8000bf8:	2308      	movs	r3, #8
 8000bfa:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8000bfc:	23a8      	movs	r3, #168	@ 0xa8
 8000bfe:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c00:	2302      	movs	r3, #2
 8000c02:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8000c04:	2307      	movs	r3, #7
 8000c06:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c08:	f107 0320 	add.w	r3, r7, #32
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f003 f821 	bl	8003c54 <HAL_RCC_OscConfig>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <SystemClock_Config+0x94>
	{
		Error_Handler();
 8000c18:	f000 f832 	bl	8000c80 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c1c:	230f      	movs	r3, #15
 8000c1e:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c20:	2302      	movs	r3, #2
 8000c22:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c24:	2300      	movs	r3, #0
 8000c26:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000c28:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000c2c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000c2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c32:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000c34:	f107 030c 	add.w	r3, r7, #12
 8000c38:	2105      	movs	r1, #5
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f003 fa82 	bl	8004144 <HAL_RCC_ClockConfig>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <SystemClock_Config+0xc2>
	{
		Error_Handler();
 8000c46:	f000 f81b 	bl	8000c80 <Error_Handler>
	}
}
 8000c4a:	bf00      	nop
 8000c4c:	3750      	adds	r7, #80	@ 0x50
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	40023800 	.word	0x40023800
 8000c58:	40007000 	.word	0x40007000

08000c5c <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM14)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a04      	ldr	r2, [pc, #16]	@ (8000c7c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d101      	bne.n	8000c72 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8000c6e:	f000 fe29 	bl	80018c4 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000c72:	bf00      	nop
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	40002000 	.word	0x40002000

08000c80 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c84:	b672      	cpsid	i
}
 8000c86:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000c88:	bf00      	nop
 8000c8a:	e7fd      	b.n	8000c88 <Error_Handler+0x8>

08000c8c <MX_SDIO_SD_Init>:
SD_HandleTypeDef hsd;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000c90:	4b14      	ldr	r3, [pc, #80]	@ (8000ce4 <MX_SDIO_SD_Init+0x58>)
 8000c92:	4a15      	ldr	r2, [pc, #84]	@ (8000ce8 <MX_SDIO_SD_Init+0x5c>)
 8000c94:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000c96:	4b13      	ldr	r3, [pc, #76]	@ (8000ce4 <MX_SDIO_SD_Init+0x58>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000c9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ce4 <MX_SDIO_SD_Init+0x58>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000ca2:	4b10      	ldr	r3, [pc, #64]	@ (8000ce4 <MX_SDIO_SD_Init+0x58>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce4 <MX_SDIO_SD_Init+0x58>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000cae:	4b0d      	ldr	r3, [pc, #52]	@ (8000ce4 <MX_SDIO_SD_Init+0x58>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8000cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce4 <MX_SDIO_SD_Init+0x58>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd) != HAL_OK)
 8000cba:	480a      	ldr	r0, [pc, #40]	@ (8000ce4 <MX_SDIO_SD_Init+0x58>)
 8000cbc:	f003 fc54 	bl	8004568 <HAL_SD_Init>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d001      	beq.n	8000cca <MX_SDIO_SD_Init+0x3e>
  {
    Error_Handler();
 8000cc6:	f7ff ffdb 	bl	8000c80 <Error_Handler>
  }
  if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8000cca:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000cce:	4805      	ldr	r0, [pc, #20]	@ (8000ce4 <MX_SDIO_SD_Init+0x58>)
 8000cd0:	f003 fe96 	bl	8004a00 <HAL_SD_ConfigWideBusOperation>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_SDIO_SD_Init+0x52>
  {
    Error_Handler();
 8000cda:	f7ff ffd1 	bl	8000c80 <Error_Handler>
  }
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000cde:	bf00      	nop
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	20000428 	.word	0x20000428
 8000ce8:	40012c00 	.word	0x40012c00

08000cec <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b08a      	sub	sp, #40	@ 0x28
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf4:	f107 0314 	add.w	r3, r7, #20
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
 8000cfe:	609a      	str	r2, [r3, #8]
 8000d00:	60da      	str	r2, [r3, #12]
 8000d02:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a28      	ldr	r2, [pc, #160]	@ (8000dac <HAL_SD_MspInit+0xc0>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d14a      	bne.n	8000da4 <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8000d0e:	2300      	movs	r3, #0
 8000d10:	613b      	str	r3, [r7, #16]
 8000d12:	4b27      	ldr	r3, [pc, #156]	@ (8000db0 <HAL_SD_MspInit+0xc4>)
 8000d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d16:	4a26      	ldr	r2, [pc, #152]	@ (8000db0 <HAL_SD_MspInit+0xc4>)
 8000d18:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000d1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d1e:	4b24      	ldr	r3, [pc, #144]	@ (8000db0 <HAL_SD_MspInit+0xc4>)
 8000d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000d26:	613b      	str	r3, [r7, #16]
 8000d28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	60fb      	str	r3, [r7, #12]
 8000d2e:	4b20      	ldr	r3, [pc, #128]	@ (8000db0 <HAL_SD_MspInit+0xc4>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d32:	4a1f      	ldr	r2, [pc, #124]	@ (8000db0 <HAL_SD_MspInit+0xc4>)
 8000d34:	f043 0304 	orr.w	r3, r3, #4
 8000d38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d3a:	4b1d      	ldr	r3, [pc, #116]	@ (8000db0 <HAL_SD_MspInit+0xc4>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3e:	f003 0304 	and.w	r3, r3, #4
 8000d42:	60fb      	str	r3, [r7, #12]
 8000d44:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	60bb      	str	r3, [r7, #8]
 8000d4a:	4b19      	ldr	r3, [pc, #100]	@ (8000db0 <HAL_SD_MspInit+0xc4>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d4e:	4a18      	ldr	r2, [pc, #96]	@ (8000db0 <HAL_SD_MspInit+0xc4>)
 8000d50:	f043 0308 	orr.w	r3, r3, #8
 8000d54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d56:	4b16      	ldr	r3, [pc, #88]	@ (8000db0 <HAL_SD_MspInit+0xc4>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5a:	f003 0308 	and.w	r3, r3, #8
 8000d5e:	60bb      	str	r3, [r7, #8]
 8000d60:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000d62:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000d66:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d68:	2302      	movs	r3, #2
 8000d6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d70:	2303      	movs	r3, #3
 8000d72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000d74:	230c      	movs	r3, #12
 8000d76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d78:	f107 0314 	add.w	r3, r7, #20
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	480d      	ldr	r0, [pc, #52]	@ (8000db4 <HAL_SD_MspInit+0xc8>)
 8000d80:	f001 fa2c 	bl	80021dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d84:	2304      	movs	r3, #4
 8000d86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d88:	2302      	movs	r3, #2
 8000d8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d90:	2303      	movs	r3, #3
 8000d92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000d94:	230c      	movs	r3, #12
 8000d96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d98:	f107 0314 	add.w	r3, r7, #20
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	4806      	ldr	r0, [pc, #24]	@ (8000db8 <HAL_SD_MspInit+0xcc>)
 8000da0:	f001 fa1c 	bl	80021dc <HAL_GPIO_Init>

  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8000da4:	bf00      	nop
 8000da6:	3728      	adds	r7, #40	@ 0x28
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	40012c00 	.word	0x40012c00
 8000db0:	40023800 	.word	0x40023800
 8000db4:	40020800 	.word	0x40020800
 8000db8:	40020c00 	.word	0x40020c00

08000dbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	607b      	str	r3, [r7, #4]
 8000dc6:	4b12      	ldr	r3, [pc, #72]	@ (8000e10 <HAL_MspInit+0x54>)
 8000dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dca:	4a11      	ldr	r2, [pc, #68]	@ (8000e10 <HAL_MspInit+0x54>)
 8000dcc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e10 <HAL_MspInit+0x54>)
 8000dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dda:	607b      	str	r3, [r7, #4]
 8000ddc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dde:	2300      	movs	r3, #0
 8000de0:	603b      	str	r3, [r7, #0]
 8000de2:	4b0b      	ldr	r3, [pc, #44]	@ (8000e10 <HAL_MspInit+0x54>)
 8000de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de6:	4a0a      	ldr	r2, [pc, #40]	@ (8000e10 <HAL_MspInit+0x54>)
 8000de8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dec:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dee:	4b08      	ldr	r3, [pc, #32]	@ (8000e10 <HAL_MspInit+0x54>)
 8000df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000df2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000df6:	603b      	str	r3, [r7, #0]
 8000df8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	210f      	movs	r1, #15
 8000dfe:	f06f 0001 	mvn.w	r0, #1
 8000e02:	f000 fe5b 	bl	8001abc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e06:	bf00      	nop
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40023800 	.word	0x40023800

08000e14 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b08e      	sub	sp, #56	@ 0x38
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000e20:	2300      	movs	r3, #0
 8000e22:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8000e24:	2300      	movs	r3, #0
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	4b33      	ldr	r3, [pc, #204]	@ (8000ef8 <HAL_InitTick+0xe4>)
 8000e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e2c:	4a32      	ldr	r2, [pc, #200]	@ (8000ef8 <HAL_InitTick+0xe4>)
 8000e2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e32:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e34:	4b30      	ldr	r3, [pc, #192]	@ (8000ef8 <HAL_InitTick+0xe4>)
 8000e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e3c:	60fb      	str	r3, [r7, #12]
 8000e3e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e40:	f107 0210 	add.w	r2, r7, #16
 8000e44:	f107 0314 	add.w	r3, r7, #20
 8000e48:	4611      	mov	r1, r2
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f003 fb5a 	bl	8004504 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000e50:	6a3b      	ldr	r3, [r7, #32]
 8000e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d103      	bne.n	8000e62 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000e5a:	f003 fb2b 	bl	80044b4 <HAL_RCC_GetPCLK1Freq>
 8000e5e:	6378      	str	r0, [r7, #52]	@ 0x34
 8000e60:	e004      	b.n	8000e6c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000e62:	f003 fb27 	bl	80044b4 <HAL_RCC_GetPCLK1Freq>
 8000e66:	4603      	mov	r3, r0
 8000e68:	005b      	lsls	r3, r3, #1
 8000e6a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e6e:	4a23      	ldr	r2, [pc, #140]	@ (8000efc <HAL_InitTick+0xe8>)
 8000e70:	fba2 2303 	umull	r2, r3, r2, r3
 8000e74:	0c9b      	lsrs	r3, r3, #18
 8000e76:	3b01      	subs	r3, #1
 8000e78:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8000e7a:	4b21      	ldr	r3, [pc, #132]	@ (8000f00 <HAL_InitTick+0xec>)
 8000e7c:	4a21      	ldr	r2, [pc, #132]	@ (8000f04 <HAL_InitTick+0xf0>)
 8000e7e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8000e80:	4b1f      	ldr	r3, [pc, #124]	@ (8000f00 <HAL_InitTick+0xec>)
 8000e82:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e86:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8000e88:	4a1d      	ldr	r2, [pc, #116]	@ (8000f00 <HAL_InitTick+0xec>)
 8000e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e8c:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8000e8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f00 <HAL_InitTick+0xec>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e94:	4b1a      	ldr	r3, [pc, #104]	@ (8000f00 <HAL_InitTick+0xec>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e9a:	4b19      	ldr	r3, [pc, #100]	@ (8000f00 <HAL_InitTick+0xec>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 8000ea0:	4817      	ldr	r0, [pc, #92]	@ (8000f00 <HAL_InitTick+0xec>)
 8000ea2:	f004 f913 	bl	80050cc <HAL_TIM_Base_Init>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000eac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d11b      	bne.n	8000eec <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8000eb4:	4812      	ldr	r0, [pc, #72]	@ (8000f00 <HAL_InitTick+0xec>)
 8000eb6:	f004 f959 	bl	800516c <HAL_TIM_Base_Start_IT>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000ec0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d111      	bne.n	8000eec <HAL_InitTick+0xd8>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8000ec8:	202d      	movs	r0, #45	@ 0x2d
 8000eca:	f000 fe13 	bl	8001af4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	2b0f      	cmp	r3, #15
 8000ed2:	d808      	bhi.n	8000ee6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	6879      	ldr	r1, [r7, #4]
 8000ed8:	202d      	movs	r0, #45	@ 0x2d
 8000eda:	f000 fdef 	bl	8001abc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ede:	4a0a      	ldr	r2, [pc, #40]	@ (8000f08 <HAL_InitTick+0xf4>)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	6013      	str	r3, [r2, #0]
 8000ee4:	e002      	b.n	8000eec <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000eec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3738      	adds	r7, #56	@ 0x38
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	40023800 	.word	0x40023800
 8000efc:	431bde83 	.word	0x431bde83
 8000f00:	200004ac 	.word	0x200004ac
 8000f04:	40002000 	.word	0x40002000
 8000f08:	20000004 	.word	0x20000004

08000f0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f10:	bf00      	nop
 8000f12:	e7fd      	b.n	8000f10 <NMI_Handler+0x4>

08000f14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f18:	bf00      	nop
 8000f1a:	e7fd      	b.n	8000f18 <HardFault_Handler+0x4>

08000f1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f20:	bf00      	nop
 8000f22:	e7fd      	b.n	8000f20 <MemManage_Handler+0x4>

08000f24 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f28:	bf00      	nop
 8000f2a:	e7fd      	b.n	8000f28 <BusFault_Handler+0x4>

08000f2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f30:	bf00      	nop
 8000f32:	e7fd      	b.n	8000f30 <UsageFault_Handler+0x4>

08000f34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f38:	bf00      	nop
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
	...

08000f44 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000f48:	4802      	ldr	r0, [pc, #8]	@ (8000f54 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8000f4a:	f004 fa31 	bl	80053b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8000f4e:	bf00      	nop
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	200004ac 	.word	0x200004ac

08000f58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f60:	4a14      	ldr	r2, [pc, #80]	@ (8000fb4 <_sbrk+0x5c>)
 8000f62:	4b15      	ldr	r3, [pc, #84]	@ (8000fb8 <_sbrk+0x60>)
 8000f64:	1ad3      	subs	r3, r2, r3
 8000f66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f6c:	4b13      	ldr	r3, [pc, #76]	@ (8000fbc <_sbrk+0x64>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d102      	bne.n	8000f7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f74:	4b11      	ldr	r3, [pc, #68]	@ (8000fbc <_sbrk+0x64>)
 8000f76:	4a12      	ldr	r2, [pc, #72]	@ (8000fc0 <_sbrk+0x68>)
 8000f78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f7a:	4b10      	ldr	r3, [pc, #64]	@ (8000fbc <_sbrk+0x64>)
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4413      	add	r3, r2
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	d207      	bcs.n	8000f98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f88:	f009 fc92 	bl	800a8b0 <__errno>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	220c      	movs	r2, #12
 8000f90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f92:	f04f 33ff 	mov.w	r3, #4294967295
 8000f96:	e009      	b.n	8000fac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f98:	4b08      	ldr	r3, [pc, #32]	@ (8000fbc <_sbrk+0x64>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f9e:	4b07      	ldr	r3, [pc, #28]	@ (8000fbc <_sbrk+0x64>)
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	4a05      	ldr	r2, [pc, #20]	@ (8000fbc <_sbrk+0x64>)
 8000fa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000faa:	68fb      	ldr	r3, [r7, #12]
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3718      	adds	r7, #24
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	20020000 	.word	0x20020000
 8000fb8:	00000400 	.word	0x00000400
 8000fbc:	200004f4 	.word	0x200004f4
 8000fc0:	20008258 	.word	0x20008258

08000fc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fc8:	4b06      	ldr	r3, [pc, #24]	@ (8000fe4 <SystemInit+0x20>)
 8000fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fce:	4a05      	ldr	r2, [pc, #20]	@ (8000fe4 <SystemInit+0x20>)
 8000fd0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fd4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fd8:	bf00      	nop
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	e000ed00 	.word	0xe000ed00

08000fe8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b096      	sub	sp, #88	@ 0x58
 8000fec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fee:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	605a      	str	r2, [r3, #4]
 8000ff8:	609a      	str	r2, [r3, #8]
 8000ffa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ffc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001006:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
 8001010:	609a      	str	r2, [r3, #8]
 8001012:	60da      	str	r2, [r3, #12]
 8001014:	611a      	str	r2, [r3, #16]
 8001016:	615a      	str	r2, [r3, #20]
 8001018:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800101a:	1d3b      	adds	r3, r7, #4
 800101c:	2220      	movs	r2, #32
 800101e:	2100      	movs	r1, #0
 8001020:	4618      	mov	r0, r3
 8001022:	f009 fc2d 	bl	800a880 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001026:	4b55      	ldr	r3, [pc, #340]	@ (800117c <MX_TIM1_Init+0x194>)
 8001028:	4a55      	ldr	r2, [pc, #340]	@ (8001180 <MX_TIM1_Init+0x198>)
 800102a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800102c:	4b53      	ldr	r3, [pc, #332]	@ (800117c <MX_TIM1_Init+0x194>)
 800102e:	2200      	movs	r2, #0
 8001030:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001032:	4b52      	ldr	r3, [pc, #328]	@ (800117c <MX_TIM1_Init+0x194>)
 8001034:	2200      	movs	r2, #0
 8001036:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001038:	4b50      	ldr	r3, [pc, #320]	@ (800117c <MX_TIM1_Init+0x194>)
 800103a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800103e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001040:	4b4e      	ldr	r3, [pc, #312]	@ (800117c <MX_TIM1_Init+0x194>)
 8001042:	2200      	movs	r2, #0
 8001044:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001046:	4b4d      	ldr	r3, [pc, #308]	@ (800117c <MX_TIM1_Init+0x194>)
 8001048:	2200      	movs	r2, #0
 800104a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800104c:	4b4b      	ldr	r3, [pc, #300]	@ (800117c <MX_TIM1_Init+0x194>)
 800104e:	2200      	movs	r2, #0
 8001050:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001052:	484a      	ldr	r0, [pc, #296]	@ (800117c <MX_TIM1_Init+0x194>)
 8001054:	f004 f83a 	bl	80050cc <HAL_TIM_Base_Init>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800105e:	f7ff fe0f 	bl	8000c80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001062:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001066:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001068:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800106c:	4619      	mov	r1, r3
 800106e:	4843      	ldr	r0, [pc, #268]	@ (800117c <MX_TIM1_Init+0x194>)
 8001070:	f004 fbac 	bl	80057cc <HAL_TIM_ConfigClockSource>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800107a:	f7ff fe01 	bl	8000c80 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 800107e:	483f      	ldr	r0, [pc, #252]	@ (800117c <MX_TIM1_Init+0x194>)
 8001080:	f004 f8e4 	bl	800524c <HAL_TIM_OC_Init>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800108a:	f7ff fdf9 	bl	8000c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800108e:	483b      	ldr	r0, [pc, #236]	@ (800117c <MX_TIM1_Init+0x194>)
 8001090:	f004 f935 	bl	80052fe <HAL_TIM_PWM_Init>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 800109a:	f7ff fdf1 	bl	8000c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800109e:	2300      	movs	r3, #0
 80010a0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010a2:	2300      	movs	r3, #0
 80010a4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010a6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80010aa:	4619      	mov	r1, r3
 80010ac:	4833      	ldr	r0, [pc, #204]	@ (800117c <MX_TIM1_Init+0x194>)
 80010ae:	f004 ff6d 	bl	8005f8c <HAL_TIMEx_MasterConfigSynchronization>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 80010b8:	f7ff fde2 	bl	8000c80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80010bc:	2300      	movs	r3, #0
 80010be:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80010c0:	2300      	movs	r3, #0
 80010c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010c4:	2300      	movs	r3, #0
 80010c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010c8:	2300      	movs	r3, #0
 80010ca:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010cc:	2300      	movs	r3, #0
 80010ce:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010d0:	2300      	movs	r3, #0
 80010d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010d4:	2300      	movs	r3, #0
 80010d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010dc:	2200      	movs	r2, #0
 80010de:	4619      	mov	r1, r3
 80010e0:	4826      	ldr	r0, [pc, #152]	@ (800117c <MX_TIM1_Init+0x194>)
 80010e2:	f004 fa55 	bl	8005590 <HAL_TIM_OC_ConfigChannel>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 80010ec:	f7ff fdc8 	bl	8000c80 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010f4:	2204      	movs	r2, #4
 80010f6:	4619      	mov	r1, r3
 80010f8:	4820      	ldr	r0, [pc, #128]	@ (800117c <MX_TIM1_Init+0x194>)
 80010fa:	f004 fa49 	bl	8005590 <HAL_TIM_OC_ConfigChannel>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 8001104:	f7ff fdbc 	bl	8000c80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001108:	2360      	movs	r3, #96	@ 0x60
 800110a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800110c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001110:	2208      	movs	r2, #8
 8001112:	4619      	mov	r1, r3
 8001114:	4819      	ldr	r0, [pc, #100]	@ (800117c <MX_TIM1_Init+0x194>)
 8001116:	f004 fa97 	bl	8005648 <HAL_TIM_PWM_ConfigChannel>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_TIM1_Init+0x13c>
  {
    Error_Handler();
 8001120:	f7ff fdae 	bl	8000c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001124:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001128:	220c      	movs	r2, #12
 800112a:	4619      	mov	r1, r3
 800112c:	4813      	ldr	r0, [pc, #76]	@ (800117c <MX_TIM1_Init+0x194>)
 800112e:	f004 fa8b 	bl	8005648 <HAL_TIM_PWM_ConfigChannel>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_TIM1_Init+0x154>
  {
    Error_Handler();
 8001138:	f7ff fda2 	bl	8000c80 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800113c:	2300      	movs	r3, #0
 800113e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001140:	2300      	movs	r3, #0
 8001142:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001144:	2300      	movs	r3, #0
 8001146:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001148:	2300      	movs	r3, #0
 800114a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800114c:	2300      	movs	r3, #0
 800114e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001150:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001154:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001156:	2300      	movs	r3, #0
 8001158:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800115a:	1d3b      	adds	r3, r7, #4
 800115c:	4619      	mov	r1, r3
 800115e:	4807      	ldr	r0, [pc, #28]	@ (800117c <MX_TIM1_Init+0x194>)
 8001160:	f004 ff90 	bl	8006084 <HAL_TIMEx_ConfigBreakDeadTime>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <MX_TIM1_Init+0x186>
  {
    Error_Handler();
 800116a:	f7ff fd89 	bl	8000c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800116e:	4803      	ldr	r0, [pc, #12]	@ (800117c <MX_TIM1_Init+0x194>)
 8001170:	f000 f982 	bl	8001478 <HAL_TIM_MspPostInit>

}
 8001174:	bf00      	nop
 8001176:	3758      	adds	r7, #88	@ 0x58
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	200004f8 	.word	0x200004f8
 8001180:	40010000 	.word	0x40010000

08001184 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b08e      	sub	sp, #56	@ 0x38
 8001188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800118a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	605a      	str	r2, [r3, #4]
 8001194:	609a      	str	r2, [r3, #8]
 8001196:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001198:	f107 0320 	add.w	r3, r7, #32
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011a2:	1d3b      	adds	r3, r7, #4
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	605a      	str	r2, [r3, #4]
 80011aa:	609a      	str	r2, [r3, #8]
 80011ac:	60da      	str	r2, [r3, #12]
 80011ae:	611a      	str	r2, [r3, #16]
 80011b0:	615a      	str	r2, [r3, #20]
 80011b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011b4:	4b3d      	ldr	r3, [pc, #244]	@ (80012ac <MX_TIM2_Init+0x128>)
 80011b6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80011bc:	4b3b      	ldr	r3, [pc, #236]	@ (80012ac <MX_TIM2_Init+0x128>)
 80011be:	2200      	movs	r2, #0
 80011c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011c2:	4b3a      	ldr	r3, [pc, #232]	@ (80012ac <MX_TIM2_Init+0x128>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80011c8:	4b38      	ldr	r3, [pc, #224]	@ (80012ac <MX_TIM2_Init+0x128>)
 80011ca:	f04f 32ff 	mov.w	r2, #4294967295
 80011ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011d0:	4b36      	ldr	r3, [pc, #216]	@ (80012ac <MX_TIM2_Init+0x128>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011d6:	4b35      	ldr	r3, [pc, #212]	@ (80012ac <MX_TIM2_Init+0x128>)
 80011d8:	2200      	movs	r2, #0
 80011da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011dc:	4833      	ldr	r0, [pc, #204]	@ (80012ac <MX_TIM2_Init+0x128>)
 80011de:	f003 ff75 	bl	80050cc <HAL_TIM_Base_Init>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80011e8:	f7ff fd4a 	bl	8000c80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011f6:	4619      	mov	r1, r3
 80011f8:	482c      	ldr	r0, [pc, #176]	@ (80012ac <MX_TIM2_Init+0x128>)
 80011fa:	f004 fae7 	bl	80057cc <HAL_TIM_ConfigClockSource>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001204:	f7ff fd3c 	bl	8000c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001208:	4828      	ldr	r0, [pc, #160]	@ (80012ac <MX_TIM2_Init+0x128>)
 800120a:	f004 f878 	bl	80052fe <HAL_TIM_PWM_Init>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001214:	f7ff fd34 	bl	8000c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001218:	2300      	movs	r3, #0
 800121a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800121c:	2300      	movs	r3, #0
 800121e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001220:	f107 0320 	add.w	r3, r7, #32
 8001224:	4619      	mov	r1, r3
 8001226:	4821      	ldr	r0, [pc, #132]	@ (80012ac <MX_TIM2_Init+0x128>)
 8001228:	f004 feb0 	bl	8005f8c <HAL_TIMEx_MasterConfigSynchronization>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001232:	f7ff fd25 	bl	8000c80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001236:	2360      	movs	r3, #96	@ 0x60
 8001238:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800123a:	2300      	movs	r3, #0
 800123c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800123e:	2300      	movs	r3, #0
 8001240:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001242:	2300      	movs	r3, #0
 8001244:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001246:	1d3b      	adds	r3, r7, #4
 8001248:	2200      	movs	r2, #0
 800124a:	4619      	mov	r1, r3
 800124c:	4817      	ldr	r0, [pc, #92]	@ (80012ac <MX_TIM2_Init+0x128>)
 800124e:	f004 f9fb 	bl	8005648 <HAL_TIM_PWM_ConfigChannel>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001258:	f7ff fd12 	bl	8000c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800125c:	1d3b      	adds	r3, r7, #4
 800125e:	2204      	movs	r2, #4
 8001260:	4619      	mov	r1, r3
 8001262:	4812      	ldr	r0, [pc, #72]	@ (80012ac <MX_TIM2_Init+0x128>)
 8001264:	f004 f9f0 	bl	8005648 <HAL_TIM_PWM_ConfigChannel>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800126e:	f7ff fd07 	bl	8000c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001272:	1d3b      	adds	r3, r7, #4
 8001274:	2208      	movs	r2, #8
 8001276:	4619      	mov	r1, r3
 8001278:	480c      	ldr	r0, [pc, #48]	@ (80012ac <MX_TIM2_Init+0x128>)
 800127a:	f004 f9e5 	bl	8005648 <HAL_TIM_PWM_ConfigChannel>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8001284:	f7ff fcfc 	bl	8000c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001288:	1d3b      	adds	r3, r7, #4
 800128a:	220c      	movs	r2, #12
 800128c:	4619      	mov	r1, r3
 800128e:	4807      	ldr	r0, [pc, #28]	@ (80012ac <MX_TIM2_Init+0x128>)
 8001290:	f004 f9da 	bl	8005648 <HAL_TIM_PWM_ConfigChannel>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 800129a:	f7ff fcf1 	bl	8000c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800129e:	4803      	ldr	r0, [pc, #12]	@ (80012ac <MX_TIM2_Init+0x128>)
 80012a0:	f000 f8ea 	bl	8001478 <HAL_TIM_MspPostInit>

}
 80012a4:	bf00      	nop
 80012a6:	3738      	adds	r7, #56	@ 0x38
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	20000540 	.word	0x20000540

080012b0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08e      	sub	sp, #56	@ 0x38
 80012b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
 80012c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012c4:	f107 0320 	add.w	r3, r7, #32
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012ce:	1d3b      	adds	r3, r7, #4
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	605a      	str	r2, [r3, #4]
 80012d6:	609a      	str	r2, [r3, #8]
 80012d8:	60da      	str	r2, [r3, #12]
 80012da:	611a      	str	r2, [r3, #16]
 80012dc:	615a      	str	r2, [r3, #20]
 80012de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80012e0:	4b3d      	ldr	r3, [pc, #244]	@ (80013d8 <MX_TIM4_Init+0x128>)
 80012e2:	4a3e      	ldr	r2, [pc, #248]	@ (80013dc <MX_TIM4_Init+0x12c>)
 80012e4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80012e6:	4b3c      	ldr	r3, [pc, #240]	@ (80013d8 <MX_TIM4_Init+0x128>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ec:	4b3a      	ldr	r3, [pc, #232]	@ (80013d8 <MX_TIM4_Init+0x128>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80012f2:	4b39      	ldr	r3, [pc, #228]	@ (80013d8 <MX_TIM4_Init+0x128>)
 80012f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012f8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012fa:	4b37      	ldr	r3, [pc, #220]	@ (80013d8 <MX_TIM4_Init+0x128>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001300:	4b35      	ldr	r3, [pc, #212]	@ (80013d8 <MX_TIM4_Init+0x128>)
 8001302:	2200      	movs	r2, #0
 8001304:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001306:	4834      	ldr	r0, [pc, #208]	@ (80013d8 <MX_TIM4_Init+0x128>)
 8001308:	f003 fee0 	bl	80050cc <HAL_TIM_Base_Init>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001312:	f7ff fcb5 	bl	8000c80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001316:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800131a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800131c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001320:	4619      	mov	r1, r3
 8001322:	482d      	ldr	r0, [pc, #180]	@ (80013d8 <MX_TIM4_Init+0x128>)
 8001324:	f004 fa52 	bl	80057cc <HAL_TIM_ConfigClockSource>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800132e:	f7ff fca7 	bl	8000c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001332:	4829      	ldr	r0, [pc, #164]	@ (80013d8 <MX_TIM4_Init+0x128>)
 8001334:	f003 ffe3 	bl	80052fe <HAL_TIM_PWM_Init>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800133e:	f7ff fc9f 	bl	8000c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001342:	2300      	movs	r3, #0
 8001344:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001346:	2300      	movs	r3, #0
 8001348:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800134a:	f107 0320 	add.w	r3, r7, #32
 800134e:	4619      	mov	r1, r3
 8001350:	4821      	ldr	r0, [pc, #132]	@ (80013d8 <MX_TIM4_Init+0x128>)
 8001352:	f004 fe1b 	bl	8005f8c <HAL_TIMEx_MasterConfigSynchronization>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 800135c:	f7ff fc90 	bl	8000c80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001360:	2360      	movs	r3, #96	@ 0x60
 8001362:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001364:	2300      	movs	r3, #0
 8001366:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001368:	2300      	movs	r3, #0
 800136a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001370:	1d3b      	adds	r3, r7, #4
 8001372:	2200      	movs	r2, #0
 8001374:	4619      	mov	r1, r3
 8001376:	4818      	ldr	r0, [pc, #96]	@ (80013d8 <MX_TIM4_Init+0x128>)
 8001378:	f004 f966 	bl	8005648 <HAL_TIM_PWM_ConfigChannel>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001382:	f7ff fc7d 	bl	8000c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001386:	1d3b      	adds	r3, r7, #4
 8001388:	2204      	movs	r2, #4
 800138a:	4619      	mov	r1, r3
 800138c:	4812      	ldr	r0, [pc, #72]	@ (80013d8 <MX_TIM4_Init+0x128>)
 800138e:	f004 f95b 	bl	8005648 <HAL_TIM_PWM_ConfigChannel>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001398:	f7ff fc72 	bl	8000c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800139c:	1d3b      	adds	r3, r7, #4
 800139e:	2208      	movs	r2, #8
 80013a0:	4619      	mov	r1, r3
 80013a2:	480d      	ldr	r0, [pc, #52]	@ (80013d8 <MX_TIM4_Init+0x128>)
 80013a4:	f004 f950 	bl	8005648 <HAL_TIM_PWM_ConfigChannel>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 80013ae:	f7ff fc67 	bl	8000c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	220c      	movs	r2, #12
 80013b6:	4619      	mov	r1, r3
 80013b8:	4807      	ldr	r0, [pc, #28]	@ (80013d8 <MX_TIM4_Init+0x128>)
 80013ba:	f004 f945 	bl	8005648 <HAL_TIM_PWM_ConfigChannel>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 80013c4:	f7ff fc5c 	bl	8000c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80013c8:	4803      	ldr	r0, [pc, #12]	@ (80013d8 <MX_TIM4_Init+0x128>)
 80013ca:	f000 f855 	bl	8001478 <HAL_TIM_MspPostInit>

}
 80013ce:	bf00      	nop
 80013d0:	3738      	adds	r7, #56	@ 0x38
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	20000588 	.word	0x20000588
 80013dc:	40000800 	.word	0x40000800

080013e0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b087      	sub	sp, #28
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a1f      	ldr	r2, [pc, #124]	@ (800146c <HAL_TIM_Base_MspInit+0x8c>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d10e      	bne.n	8001410 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	617b      	str	r3, [r7, #20]
 80013f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001470 <HAL_TIM_Base_MspInit+0x90>)
 80013f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013fa:	4a1d      	ldr	r2, [pc, #116]	@ (8001470 <HAL_TIM_Base_MspInit+0x90>)
 80013fc:	f043 0301 	orr.w	r3, r3, #1
 8001400:	6453      	str	r3, [r2, #68]	@ 0x44
 8001402:	4b1b      	ldr	r3, [pc, #108]	@ (8001470 <HAL_TIM_Base_MspInit+0x90>)
 8001404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	617b      	str	r3, [r7, #20]
 800140c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800140e:	e026      	b.n	800145e <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM2)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001418:	d10e      	bne.n	8001438 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	613b      	str	r3, [r7, #16]
 800141e:	4b14      	ldr	r3, [pc, #80]	@ (8001470 <HAL_TIM_Base_MspInit+0x90>)
 8001420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001422:	4a13      	ldr	r2, [pc, #76]	@ (8001470 <HAL_TIM_Base_MspInit+0x90>)
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	6413      	str	r3, [r2, #64]	@ 0x40
 800142a:	4b11      	ldr	r3, [pc, #68]	@ (8001470 <HAL_TIM_Base_MspInit+0x90>)
 800142c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	613b      	str	r3, [r7, #16]
 8001434:	693b      	ldr	r3, [r7, #16]
}
 8001436:	e012      	b.n	800145e <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM4)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a0d      	ldr	r2, [pc, #52]	@ (8001474 <HAL_TIM_Base_MspInit+0x94>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d10d      	bne.n	800145e <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	60fb      	str	r3, [r7, #12]
 8001446:	4b0a      	ldr	r3, [pc, #40]	@ (8001470 <HAL_TIM_Base_MspInit+0x90>)
 8001448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800144a:	4a09      	ldr	r2, [pc, #36]	@ (8001470 <HAL_TIM_Base_MspInit+0x90>)
 800144c:	f043 0304 	orr.w	r3, r3, #4
 8001450:	6413      	str	r3, [r2, #64]	@ 0x40
 8001452:	4b07      	ldr	r3, [pc, #28]	@ (8001470 <HAL_TIM_Base_MspInit+0x90>)
 8001454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001456:	f003 0304 	and.w	r3, r3, #4
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]
}
 800145e:	bf00      	nop
 8001460:	371c      	adds	r7, #28
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	40010000 	.word	0x40010000
 8001470:	40023800 	.word	0x40023800
 8001474:	40000800 	.word	0x40000800

08001478 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b08c      	sub	sp, #48	@ 0x30
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001480:	f107 031c 	add.w	r3, r7, #28
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]
 800148e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a46      	ldr	r2, [pc, #280]	@ (80015b0 <HAL_TIM_MspPostInit+0x138>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d11f      	bne.n	80014da <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	61bb      	str	r3, [r7, #24]
 800149e:	4b45      	ldr	r3, [pc, #276]	@ (80015b4 <HAL_TIM_MspPostInit+0x13c>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a2:	4a44      	ldr	r2, [pc, #272]	@ (80015b4 <HAL_TIM_MspPostInit+0x13c>)
 80014a4:	f043 0310 	orr.w	r3, r3, #16
 80014a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014aa:	4b42      	ldr	r3, [pc, #264]	@ (80015b4 <HAL_TIM_MspPostInit+0x13c>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ae:	f003 0310 	and.w	r3, r3, #16
 80014b2:	61bb      	str	r3, [r7, #24]
 80014b4:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 80014b6:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 80014ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014bc:	2302      	movs	r3, #2
 80014be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c0:	2300      	movs	r3, #0
 80014c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c4:	2300      	movs	r3, #0
 80014c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80014c8:	2301      	movs	r3, #1
 80014ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014cc:	f107 031c 	add.w	r3, r7, #28
 80014d0:	4619      	mov	r1, r3
 80014d2:	4839      	ldr	r0, [pc, #228]	@ (80015b8 <HAL_TIM_MspPostInit+0x140>)
 80014d4:	f000 fe82 	bl	80021dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80014d8:	e065      	b.n	80015a6 <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM2)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80014e2:	d13c      	bne.n	800155e <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e4:	2300      	movs	r3, #0
 80014e6:	617b      	str	r3, [r7, #20]
 80014e8:	4b32      	ldr	r3, [pc, #200]	@ (80015b4 <HAL_TIM_MspPostInit+0x13c>)
 80014ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ec:	4a31      	ldr	r2, [pc, #196]	@ (80015b4 <HAL_TIM_MspPostInit+0x13c>)
 80014ee:	f043 0301 	orr.w	r3, r3, #1
 80014f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80014f4:	4b2f      	ldr	r3, [pc, #188]	@ (80015b4 <HAL_TIM_MspPostInit+0x13c>)
 80014f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f8:	f003 0301 	and.w	r3, r3, #1
 80014fc:	617b      	str	r3, [r7, #20]
 80014fe:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001500:	2300      	movs	r3, #0
 8001502:	613b      	str	r3, [r7, #16]
 8001504:	4b2b      	ldr	r3, [pc, #172]	@ (80015b4 <HAL_TIM_MspPostInit+0x13c>)
 8001506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001508:	4a2a      	ldr	r2, [pc, #168]	@ (80015b4 <HAL_TIM_MspPostInit+0x13c>)
 800150a:	f043 0302 	orr.w	r3, r3, #2
 800150e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001510:	4b28      	ldr	r3, [pc, #160]	@ (80015b4 <HAL_TIM_MspPostInit+0x13c>)
 8001512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001514:	f003 0302 	and.w	r3, r3, #2
 8001518:	613b      	str	r3, [r7, #16]
 800151a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5;
 800151c:	232c      	movs	r3, #44	@ 0x2c
 800151e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001520:	2302      	movs	r3, #2
 8001522:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001524:	2300      	movs	r3, #0
 8001526:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001528:	2300      	movs	r3, #0
 800152a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800152c:	2301      	movs	r3, #1
 800152e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001530:	f107 031c 	add.w	r3, r7, #28
 8001534:	4619      	mov	r1, r3
 8001536:	4821      	ldr	r0, [pc, #132]	@ (80015bc <HAL_TIM_MspPostInit+0x144>)
 8001538:	f000 fe50 	bl	80021dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800153c:	2308      	movs	r3, #8
 800153e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001540:	2302      	movs	r3, #2
 8001542:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001544:	2300      	movs	r3, #0
 8001546:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001548:	2300      	movs	r3, #0
 800154a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800154c:	2301      	movs	r3, #1
 800154e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001550:	f107 031c 	add.w	r3, r7, #28
 8001554:	4619      	mov	r1, r3
 8001556:	481a      	ldr	r0, [pc, #104]	@ (80015c0 <HAL_TIM_MspPostInit+0x148>)
 8001558:	f000 fe40 	bl	80021dc <HAL_GPIO_Init>
}
 800155c:	e023      	b.n	80015a6 <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM4)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a18      	ldr	r2, [pc, #96]	@ (80015c4 <HAL_TIM_MspPostInit+0x14c>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d11e      	bne.n	80015a6 <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001568:	2300      	movs	r3, #0
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	4b11      	ldr	r3, [pc, #68]	@ (80015b4 <HAL_TIM_MspPostInit+0x13c>)
 800156e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001570:	4a10      	ldr	r2, [pc, #64]	@ (80015b4 <HAL_TIM_MspPostInit+0x13c>)
 8001572:	f043 0308 	orr.w	r3, r3, #8
 8001576:	6313      	str	r3, [r2, #48]	@ 0x30
 8001578:	4b0e      	ldr	r3, [pc, #56]	@ (80015b4 <HAL_TIM_MspPostInit+0x13c>)
 800157a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157c:	f003 0308 	and.w	r3, r3, #8
 8001580:	60fb      	str	r3, [r7, #12]
 8001582:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001584:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001588:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800158a:	2302      	movs	r3, #2
 800158c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158e:	2300      	movs	r3, #0
 8001590:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001592:	2300      	movs	r3, #0
 8001594:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001596:	2302      	movs	r3, #2
 8001598:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800159a:	f107 031c 	add.w	r3, r7, #28
 800159e:	4619      	mov	r1, r3
 80015a0:	4809      	ldr	r0, [pc, #36]	@ (80015c8 <HAL_TIM_MspPostInit+0x150>)
 80015a2:	f000 fe1b 	bl	80021dc <HAL_GPIO_Init>
}
 80015a6:	bf00      	nop
 80015a8:	3730      	adds	r7, #48	@ 0x30
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	40010000 	.word	0x40010000
 80015b4:	40023800 	.word	0x40023800
 80015b8:	40021000 	.word	0x40021000
 80015bc:	40020000 	.word	0x40020000
 80015c0:	40020400 	.word	0x40020400
 80015c4:	40000800 	.word	0x40000800
 80015c8:	40020c00 	.word	0x40020c00

080015cc <MX_UART4_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart2;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80015d0:	4b11      	ldr	r3, [pc, #68]	@ (8001618 <MX_UART4_Init+0x4c>)
 80015d2:	4a12      	ldr	r2, [pc, #72]	@ (800161c <MX_UART4_Init+0x50>)
 80015d4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80015d6:	4b10      	ldr	r3, [pc, #64]	@ (8001618 <MX_UART4_Init+0x4c>)
 80015d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015dc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80015de:	4b0e      	ldr	r3, [pc, #56]	@ (8001618 <MX_UART4_Init+0x4c>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80015e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001618 <MX_UART4_Init+0x4c>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80015ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001618 <MX_UART4_Init+0x4c>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80015f0:	4b09      	ldr	r3, [pc, #36]	@ (8001618 <MX_UART4_Init+0x4c>)
 80015f2:	220c      	movs	r2, #12
 80015f4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015f6:	4b08      	ldr	r3, [pc, #32]	@ (8001618 <MX_UART4_Init+0x4c>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80015fc:	4b06      	ldr	r3, [pc, #24]	@ (8001618 <MX_UART4_Init+0x4c>)
 80015fe:	2200      	movs	r2, #0
 8001600:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001602:	4805      	ldr	r0, [pc, #20]	@ (8001618 <MX_UART4_Init+0x4c>)
 8001604:	f004 fda4 	bl	8006150 <HAL_UART_Init>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800160e:	f7ff fb37 	bl	8000c80 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	200005d0 	.word	0x200005d0
 800161c:	40004c00 	.word	0x40004c00

08001620 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001624:	4b11      	ldr	r3, [pc, #68]	@ (800166c <MX_USART1_UART_Init+0x4c>)
 8001626:	4a12      	ldr	r2, [pc, #72]	@ (8001670 <MX_USART1_UART_Init+0x50>)
 8001628:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800162a:	4b10      	ldr	r3, [pc, #64]	@ (800166c <MX_USART1_UART_Init+0x4c>)
 800162c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001630:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001632:	4b0e      	ldr	r3, [pc, #56]	@ (800166c <MX_USART1_UART_Init+0x4c>)
 8001634:	2200      	movs	r2, #0
 8001636:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001638:	4b0c      	ldr	r3, [pc, #48]	@ (800166c <MX_USART1_UART_Init+0x4c>)
 800163a:	2200      	movs	r2, #0
 800163c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800163e:	4b0b      	ldr	r3, [pc, #44]	@ (800166c <MX_USART1_UART_Init+0x4c>)
 8001640:	2200      	movs	r2, #0
 8001642:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001644:	4b09      	ldr	r3, [pc, #36]	@ (800166c <MX_USART1_UART_Init+0x4c>)
 8001646:	220c      	movs	r2, #12
 8001648:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800164a:	4b08      	ldr	r3, [pc, #32]	@ (800166c <MX_USART1_UART_Init+0x4c>)
 800164c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001650:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001652:	4b06      	ldr	r3, [pc, #24]	@ (800166c <MX_USART1_UART_Init+0x4c>)
 8001654:	2200      	movs	r2, #0
 8001656:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001658:	4804      	ldr	r0, [pc, #16]	@ (800166c <MX_USART1_UART_Init+0x4c>)
 800165a:	f004 fd79 	bl	8006150 <HAL_UART_Init>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
 8001664:	f7ff fb0c 	bl	8000c80 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001668:	bf00      	nop
 800166a:	bd80      	pop	{r7, pc}
 800166c:	20000618 	.word	0x20000618
 8001670:	40011000 	.word	0x40011000

08001674 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001678:	4b11      	ldr	r3, [pc, #68]	@ (80016c0 <MX_USART2_UART_Init+0x4c>)
 800167a:	4a12      	ldr	r2, [pc, #72]	@ (80016c4 <MX_USART2_UART_Init+0x50>)
 800167c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800167e:	4b10      	ldr	r3, [pc, #64]	@ (80016c0 <MX_USART2_UART_Init+0x4c>)
 8001680:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001684:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001686:	4b0e      	ldr	r3, [pc, #56]	@ (80016c0 <MX_USART2_UART_Init+0x4c>)
 8001688:	2200      	movs	r2, #0
 800168a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800168c:	4b0c      	ldr	r3, [pc, #48]	@ (80016c0 <MX_USART2_UART_Init+0x4c>)
 800168e:	2200      	movs	r2, #0
 8001690:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001692:	4b0b      	ldr	r3, [pc, #44]	@ (80016c0 <MX_USART2_UART_Init+0x4c>)
 8001694:	2200      	movs	r2, #0
 8001696:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001698:	4b09      	ldr	r3, [pc, #36]	@ (80016c0 <MX_USART2_UART_Init+0x4c>)
 800169a:	220c      	movs	r2, #12
 800169c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800169e:	4b08      	ldr	r3, [pc, #32]	@ (80016c0 <MX_USART2_UART_Init+0x4c>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016a4:	4b06      	ldr	r3, [pc, #24]	@ (80016c0 <MX_USART2_UART_Init+0x4c>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016aa:	4805      	ldr	r0, [pc, #20]	@ (80016c0 <MX_USART2_UART_Init+0x4c>)
 80016ac:	f004 fd50 	bl	8006150 <HAL_UART_Init>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016b6:	f7ff fae3 	bl	8000c80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	20000660 	.word	0x20000660
 80016c4:	40004400 	.word	0x40004400

080016c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08e      	sub	sp, #56	@ 0x38
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]
 80016d8:	605a      	str	r2, [r3, #4]
 80016da:	609a      	str	r2, [r3, #8]
 80016dc:	60da      	str	r2, [r3, #12]
 80016de:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a4b      	ldr	r2, [pc, #300]	@ (8001814 <HAL_UART_MspInit+0x14c>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d12c      	bne.n	8001744 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	623b      	str	r3, [r7, #32]
 80016ee:	4b4a      	ldr	r3, [pc, #296]	@ (8001818 <HAL_UART_MspInit+0x150>)
 80016f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f2:	4a49      	ldr	r2, [pc, #292]	@ (8001818 <HAL_UART_MspInit+0x150>)
 80016f4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80016f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80016fa:	4b47      	ldr	r3, [pc, #284]	@ (8001818 <HAL_UART_MspInit+0x150>)
 80016fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001702:	623b      	str	r3, [r7, #32]
 8001704:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001706:	2300      	movs	r3, #0
 8001708:	61fb      	str	r3, [r7, #28]
 800170a:	4b43      	ldr	r3, [pc, #268]	@ (8001818 <HAL_UART_MspInit+0x150>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170e:	4a42      	ldr	r2, [pc, #264]	@ (8001818 <HAL_UART_MspInit+0x150>)
 8001710:	f043 0301 	orr.w	r3, r3, #1
 8001714:	6313      	str	r3, [r2, #48]	@ 0x30
 8001716:	4b40      	ldr	r3, [pc, #256]	@ (8001818 <HAL_UART_MspInit+0x150>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171a:	f003 0301 	and.w	r3, r3, #1
 800171e:	61fb      	str	r3, [r7, #28]
 8001720:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001722:	2303      	movs	r3, #3
 8001724:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001726:	2302      	movs	r3, #2
 8001728:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172a:	2300      	movs	r3, #0
 800172c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800172e:	2303      	movs	r3, #3
 8001730:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001732:	2308      	movs	r3, #8
 8001734:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001736:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800173a:	4619      	mov	r1, r3
 800173c:	4837      	ldr	r0, [pc, #220]	@ (800181c <HAL_UART_MspInit+0x154>)
 800173e:	f000 fd4d 	bl	80021dc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001742:	e063      	b.n	800180c <HAL_UART_MspInit+0x144>
  else if(uartHandle->Instance==USART1)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a35      	ldr	r2, [pc, #212]	@ (8001820 <HAL_UART_MspInit+0x158>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d12d      	bne.n	80017aa <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART1_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	61bb      	str	r3, [r7, #24]
 8001752:	4b31      	ldr	r3, [pc, #196]	@ (8001818 <HAL_UART_MspInit+0x150>)
 8001754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001756:	4a30      	ldr	r2, [pc, #192]	@ (8001818 <HAL_UART_MspInit+0x150>)
 8001758:	f043 0310 	orr.w	r3, r3, #16
 800175c:	6453      	str	r3, [r2, #68]	@ 0x44
 800175e:	4b2e      	ldr	r3, [pc, #184]	@ (8001818 <HAL_UART_MspInit+0x150>)
 8001760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001762:	f003 0310 	and.w	r3, r3, #16
 8001766:	61bb      	str	r3, [r7, #24]
 8001768:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	617b      	str	r3, [r7, #20]
 800176e:	4b2a      	ldr	r3, [pc, #168]	@ (8001818 <HAL_UART_MspInit+0x150>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	4a29      	ldr	r2, [pc, #164]	@ (8001818 <HAL_UART_MspInit+0x150>)
 8001774:	f043 0301 	orr.w	r3, r3, #1
 8001778:	6313      	str	r3, [r2, #48]	@ 0x30
 800177a:	4b27      	ldr	r3, [pc, #156]	@ (8001818 <HAL_UART_MspInit+0x150>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	617b      	str	r3, [r7, #20]
 8001784:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001786:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 800178a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178c:	2302      	movs	r3, #2
 800178e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001794:	2303      	movs	r3, #3
 8001796:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001798:	2307      	movs	r3, #7
 800179a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800179c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017a0:	4619      	mov	r1, r3
 80017a2:	481e      	ldr	r0, [pc, #120]	@ (800181c <HAL_UART_MspInit+0x154>)
 80017a4:	f000 fd1a 	bl	80021dc <HAL_GPIO_Init>
}
 80017a8:	e030      	b.n	800180c <HAL_UART_MspInit+0x144>
  else if(uartHandle->Instance==USART2)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a1d      	ldr	r2, [pc, #116]	@ (8001824 <HAL_UART_MspInit+0x15c>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d12b      	bne.n	800180c <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART2_CLK_ENABLE();
 80017b4:	2300      	movs	r3, #0
 80017b6:	613b      	str	r3, [r7, #16]
 80017b8:	4b17      	ldr	r3, [pc, #92]	@ (8001818 <HAL_UART_MspInit+0x150>)
 80017ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017bc:	4a16      	ldr	r2, [pc, #88]	@ (8001818 <HAL_UART_MspInit+0x150>)
 80017be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80017c4:	4b14      	ldr	r3, [pc, #80]	@ (8001818 <HAL_UART_MspInit+0x150>)
 80017c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017cc:	613b      	str	r3, [r7, #16]
 80017ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017d0:	2300      	movs	r3, #0
 80017d2:	60fb      	str	r3, [r7, #12]
 80017d4:	4b10      	ldr	r3, [pc, #64]	@ (8001818 <HAL_UART_MspInit+0x150>)
 80017d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d8:	4a0f      	ldr	r2, [pc, #60]	@ (8001818 <HAL_UART_MspInit+0x150>)
 80017da:	f043 0308 	orr.w	r3, r3, #8
 80017de:	6313      	str	r3, [r2, #48]	@ 0x30
 80017e0:	4b0d      	ldr	r3, [pc, #52]	@ (8001818 <HAL_UART_MspInit+0x150>)
 80017e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e4:	f003 0308 	and.w	r3, r3, #8
 80017e8:	60fb      	str	r3, [r7, #12]
 80017ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80017ec:	2360      	movs	r3, #96	@ 0x60
 80017ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f0:	2302      	movs	r3, #2
 80017f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017f8:	2303      	movs	r3, #3
 80017fa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017fc:	2307      	movs	r3, #7
 80017fe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001800:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001804:	4619      	mov	r1, r3
 8001806:	4808      	ldr	r0, [pc, #32]	@ (8001828 <HAL_UART_MspInit+0x160>)
 8001808:	f000 fce8 	bl	80021dc <HAL_GPIO_Init>
}
 800180c:	bf00      	nop
 800180e:	3738      	adds	r7, #56	@ 0x38
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40004c00 	.word	0x40004c00
 8001818:	40023800 	.word	0x40023800
 800181c:	40020000 	.word	0x40020000
 8001820:	40011000 	.word	0x40011000
 8001824:	40004400 	.word	0x40004400
 8001828:	40020c00 	.word	0x40020c00

0800182c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800182c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001864 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001830:	f7ff fbc8 	bl	8000fc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001834:	480c      	ldr	r0, [pc, #48]	@ (8001868 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001836:	490d      	ldr	r1, [pc, #52]	@ (800186c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001838:	4a0d      	ldr	r2, [pc, #52]	@ (8001870 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800183a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800183c:	e002      	b.n	8001844 <LoopCopyDataInit>

0800183e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800183e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001840:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001842:	3304      	adds	r3, #4

08001844 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001844:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001846:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001848:	d3f9      	bcc.n	800183e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800184a:	4a0a      	ldr	r2, [pc, #40]	@ (8001874 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800184c:	4c0a      	ldr	r4, [pc, #40]	@ (8001878 <LoopFillZerobss+0x22>)
  movs r3, #0
 800184e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001850:	e001      	b.n	8001856 <LoopFillZerobss>

08001852 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001852:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001854:	3204      	adds	r2, #4

08001856 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001856:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001858:	d3fb      	bcc.n	8001852 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800185a:	f009 f82f 	bl	800a8bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800185e:	f7ff f967 	bl	8000b30 <main>
  bx  lr    
 8001862:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001864:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001868:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800186c:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001870:	0800ab58 	.word	0x0800ab58
  ldr r2, =_sbss
 8001874:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8001878:	20008254 	.word	0x20008254

0800187c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800187c:	e7fe      	b.n	800187c <ADC_IRQHandler>
	...

08001880 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001884:	4b0e      	ldr	r3, [pc, #56]	@ (80018c0 <HAL_Init+0x40>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a0d      	ldr	r2, [pc, #52]	@ (80018c0 <HAL_Init+0x40>)
 800188a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800188e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001890:	4b0b      	ldr	r3, [pc, #44]	@ (80018c0 <HAL_Init+0x40>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a0a      	ldr	r2, [pc, #40]	@ (80018c0 <HAL_Init+0x40>)
 8001896:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800189a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800189c:	4b08      	ldr	r3, [pc, #32]	@ (80018c0 <HAL_Init+0x40>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a07      	ldr	r2, [pc, #28]	@ (80018c0 <HAL_Init+0x40>)
 80018a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018a8:	2003      	movs	r0, #3
 80018aa:	f000 f8fc 	bl	8001aa6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018ae:	200f      	movs	r0, #15
 80018b0:	f7ff fab0 	bl	8000e14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018b4:	f7ff fa82 	bl	8000dbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018b8:	2300      	movs	r3, #0
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	40023c00 	.word	0x40023c00

080018c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018c8:	4b06      	ldr	r3, [pc, #24]	@ (80018e4 <HAL_IncTick+0x20>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	461a      	mov	r2, r3
 80018ce:	4b06      	ldr	r3, [pc, #24]	@ (80018e8 <HAL_IncTick+0x24>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4413      	add	r3, r2
 80018d4:	4a04      	ldr	r2, [pc, #16]	@ (80018e8 <HAL_IncTick+0x24>)
 80018d6:	6013      	str	r3, [r2, #0]
}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop
 80018e4:	20000008 	.word	0x20000008
 80018e8:	200006a8 	.word	0x200006a8

080018ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  return uwTick;
 80018f0:	4b03      	ldr	r3, [pc, #12]	@ (8001900 <HAL_GetTick+0x14>)
 80018f2:	681b      	ldr	r3, [r3, #0]
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	200006a8 	.word	0x200006a8

08001904 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800190c:	f7ff ffee 	bl	80018ec <HAL_GetTick>
 8001910:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800191c:	d005      	beq.n	800192a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800191e:	4b0a      	ldr	r3, [pc, #40]	@ (8001948 <HAL_Delay+0x44>)
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	461a      	mov	r2, r3
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	4413      	add	r3, r2
 8001928:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800192a:	bf00      	nop
 800192c:	f7ff ffde 	bl	80018ec <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	68fa      	ldr	r2, [r7, #12]
 8001938:	429a      	cmp	r2, r3
 800193a:	d8f7      	bhi.n	800192c <HAL_Delay+0x28>
  {
  }
}
 800193c:	bf00      	nop
 800193e:	bf00      	nop
 8001940:	3710      	adds	r7, #16
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	20000008 	.word	0x20000008

0800194c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	f003 0307 	and.w	r3, r3, #7
 800195a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800195c:	4b0c      	ldr	r3, [pc, #48]	@ (8001990 <__NVIC_SetPriorityGrouping+0x44>)
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001962:	68ba      	ldr	r2, [r7, #8]
 8001964:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001968:	4013      	ands	r3, r2
 800196a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001974:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001978:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800197c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800197e:	4a04      	ldr	r2, [pc, #16]	@ (8001990 <__NVIC_SetPriorityGrouping+0x44>)
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	60d3      	str	r3, [r2, #12]
}
 8001984:	bf00      	nop
 8001986:	3714      	adds	r7, #20
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr
 8001990:	e000ed00 	.word	0xe000ed00

08001994 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001998:	4b04      	ldr	r3, [pc, #16]	@ (80019ac <__NVIC_GetPriorityGrouping+0x18>)
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	0a1b      	lsrs	r3, r3, #8
 800199e:	f003 0307 	and.w	r3, r3, #7
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	e000ed00 	.word	0xe000ed00

080019b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	4603      	mov	r3, r0
 80019b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	db0b      	blt.n	80019da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	f003 021f 	and.w	r2, r3, #31
 80019c8:	4907      	ldr	r1, [pc, #28]	@ (80019e8 <__NVIC_EnableIRQ+0x38>)
 80019ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ce:	095b      	lsrs	r3, r3, #5
 80019d0:	2001      	movs	r0, #1
 80019d2:	fa00 f202 	lsl.w	r2, r0, r2
 80019d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019da:	bf00      	nop
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	e000e100 	.word	0xe000e100

080019ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	4603      	mov	r3, r0
 80019f4:	6039      	str	r1, [r7, #0]
 80019f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	db0a      	blt.n	8001a16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	b2da      	uxtb	r2, r3
 8001a04:	490c      	ldr	r1, [pc, #48]	@ (8001a38 <__NVIC_SetPriority+0x4c>)
 8001a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a0a:	0112      	lsls	r2, r2, #4
 8001a0c:	b2d2      	uxtb	r2, r2
 8001a0e:	440b      	add	r3, r1
 8001a10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a14:	e00a      	b.n	8001a2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	b2da      	uxtb	r2, r3
 8001a1a:	4908      	ldr	r1, [pc, #32]	@ (8001a3c <__NVIC_SetPriority+0x50>)
 8001a1c:	79fb      	ldrb	r3, [r7, #7]
 8001a1e:	f003 030f 	and.w	r3, r3, #15
 8001a22:	3b04      	subs	r3, #4
 8001a24:	0112      	lsls	r2, r2, #4
 8001a26:	b2d2      	uxtb	r2, r2
 8001a28:	440b      	add	r3, r1
 8001a2a:	761a      	strb	r2, [r3, #24]
}
 8001a2c:	bf00      	nop
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr
 8001a38:	e000e100 	.word	0xe000e100
 8001a3c:	e000ed00 	.word	0xe000ed00

08001a40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b089      	sub	sp, #36	@ 0x24
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	f003 0307 	and.w	r3, r3, #7
 8001a52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a54:	69fb      	ldr	r3, [r7, #28]
 8001a56:	f1c3 0307 	rsb	r3, r3, #7
 8001a5a:	2b04      	cmp	r3, #4
 8001a5c:	bf28      	it	cs
 8001a5e:	2304      	movcs	r3, #4
 8001a60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	3304      	adds	r3, #4
 8001a66:	2b06      	cmp	r3, #6
 8001a68:	d902      	bls.n	8001a70 <NVIC_EncodePriority+0x30>
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	3b03      	subs	r3, #3
 8001a6e:	e000      	b.n	8001a72 <NVIC_EncodePriority+0x32>
 8001a70:	2300      	movs	r3, #0
 8001a72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a74:	f04f 32ff 	mov.w	r2, #4294967295
 8001a78:	69bb      	ldr	r3, [r7, #24]
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7e:	43da      	mvns	r2, r3
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	401a      	ands	r2, r3
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a88:	f04f 31ff 	mov.w	r1, #4294967295
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a92:	43d9      	mvns	r1, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a98:	4313      	orrs	r3, r2
         );
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3724      	adds	r7, #36	@ 0x24
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b082      	sub	sp, #8
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f7ff ff4c 	bl	800194c <__NVIC_SetPriorityGrouping>
}
 8001ab4:	bf00      	nop
 8001ab6:	3708      	adds	r7, #8
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}

08001abc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
 8001ac8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001aca:	2300      	movs	r3, #0
 8001acc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ace:	f7ff ff61 	bl	8001994 <__NVIC_GetPriorityGrouping>
 8001ad2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ad4:	687a      	ldr	r2, [r7, #4]
 8001ad6:	68b9      	ldr	r1, [r7, #8]
 8001ad8:	6978      	ldr	r0, [r7, #20]
 8001ada:	f7ff ffb1 	bl	8001a40 <NVIC_EncodePriority>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ae4:	4611      	mov	r1, r2
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff ff80 	bl	80019ec <__NVIC_SetPriority>
}
 8001aec:	bf00      	nop
 8001aee:	3718      	adds	r7, #24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4603      	mov	r3, r0
 8001afc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7ff ff54 	bl	80019b0 <__NVIC_EnableIRQ>
}
 8001b08:	bf00      	nop
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
 8001b1c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b26:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d101      	bne.n	8001b36 <HAL_DMA_Start_IT+0x26>
 8001b32:	2302      	movs	r3, #2
 8001b34:	e040      	b.n	8001bb8 <HAL_DMA_Start_IT+0xa8>
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	2201      	movs	r2, #1
 8001b3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d12f      	bne.n	8001baa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2202      	movs	r2, #2
 8001b4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2200      	movs	r2, #0
 8001b56:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	687a      	ldr	r2, [r7, #4]
 8001b5c:	68b9      	ldr	r1, [r7, #8]
 8001b5e:	68f8      	ldr	r0, [r7, #12]
 8001b60:	f000 f83a 	bl	8001bd8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b68:	223f      	movs	r2, #63	@ 0x3f
 8001b6a:	409a      	lsls	r2, r3
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f042 0216 	orr.w	r2, r2, #22
 8001b7e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d007      	beq.n	8001b98 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f042 0208 	orr.w	r2, r2, #8
 8001b96:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f042 0201 	orr.w	r2, r2, #1
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	e005      	b.n	8001bb6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	2200      	movs	r2, #0
 8001bae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001bb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3718      	adds	r7, #24
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b085      	sub	sp, #20
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	60b9      	str	r1, [r7, #8]
 8001be2:	607a      	str	r2, [r7, #4]
 8001be4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001bf4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	683a      	ldr	r2, [r7, #0]
 8001bfc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	2b40      	cmp	r3, #64	@ 0x40
 8001c04:	d108      	bne.n	8001c18 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	687a      	ldr	r2, [r7, #4]
 8001c0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	68ba      	ldr	r2, [r7, #8]
 8001c14:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001c16:	e007      	b.n	8001c28 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	68ba      	ldr	r2, [r7, #8]
 8001c1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	60da      	str	r2, [r3, #12]
}
 8001c28:	bf00      	nop
 8001c2a:	3714      	adds	r7, #20
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b086      	sub	sp, #24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	60b9      	str	r1, [r7, #8]
 8001c3e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001c42:	4b23      	ldr	r3, [pc, #140]	@ (8001cd0 <HAL_FLASH_Program+0x9c>)
 8001c44:	7e1b      	ldrb	r3, [r3, #24]
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d101      	bne.n	8001c4e <HAL_FLASH_Program+0x1a>
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	e03b      	b.n	8001cc6 <HAL_FLASH_Program+0x92>
 8001c4e:	4b20      	ldr	r3, [pc, #128]	@ (8001cd0 <HAL_FLASH_Program+0x9c>)
 8001c50:	2201      	movs	r2, #1
 8001c52:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c54:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001c58:	f000 f870 	bl	8001d3c <FLASH_WaitForLastOperation>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8001c60:	7dfb      	ldrb	r3, [r7, #23]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d12b      	bne.n	8001cbe <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d105      	bne.n	8001c78 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001c6c:	783b      	ldrb	r3, [r7, #0]
 8001c6e:	4619      	mov	r1, r3
 8001c70:	68b8      	ldr	r0, [r7, #8]
 8001c72:	f000 f91b 	bl	8001eac <FLASH_Program_Byte>
 8001c76:	e016      	b.n	8001ca6 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2b01      	cmp	r3, #1
 8001c7c:	d105      	bne.n	8001c8a <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001c7e:	883b      	ldrh	r3, [r7, #0]
 8001c80:	4619      	mov	r1, r3
 8001c82:	68b8      	ldr	r0, [r7, #8]
 8001c84:	f000 f8ee 	bl	8001e64 <FLASH_Program_HalfWord>
 8001c88:	e00d      	b.n	8001ca6 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d105      	bne.n	8001c9c <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	4619      	mov	r1, r3
 8001c94:	68b8      	ldr	r0, [r7, #8]
 8001c96:	f000 f8c3 	bl	8001e20 <FLASH_Program_Word>
 8001c9a:	e004      	b.n	8001ca6 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001c9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ca0:	68b8      	ldr	r0, [r7, #8]
 8001ca2:	f000 f88b 	bl	8001dbc <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001ca6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001caa:	f000 f847 	bl	8001d3c <FLASH_WaitForLastOperation>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8001cb2:	4b08      	ldr	r3, [pc, #32]	@ (8001cd4 <HAL_FLASH_Program+0xa0>)
 8001cb4:	691b      	ldr	r3, [r3, #16]
 8001cb6:	4a07      	ldr	r2, [pc, #28]	@ (8001cd4 <HAL_FLASH_Program+0xa0>)
 8001cb8:	f023 0301 	bic.w	r3, r3, #1
 8001cbc:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001cbe:	4b04      	ldr	r3, [pc, #16]	@ (8001cd0 <HAL_FLASH_Program+0x9c>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	761a      	strb	r2, [r3, #24]

  return status;
 8001cc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3718      	adds	r7, #24
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	2000000c 	.word	0x2000000c
 8001cd4:	40023c00 	.word	0x40023c00

08001cd8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001ce2:	4b0b      	ldr	r3, [pc, #44]	@ (8001d10 <HAL_FLASH_Unlock+0x38>)
 8001ce4:	691b      	ldr	r3, [r3, #16]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	da0b      	bge.n	8001d02 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001cea:	4b09      	ldr	r3, [pc, #36]	@ (8001d10 <HAL_FLASH_Unlock+0x38>)
 8001cec:	4a09      	ldr	r2, [pc, #36]	@ (8001d14 <HAL_FLASH_Unlock+0x3c>)
 8001cee:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001cf0:	4b07      	ldr	r3, [pc, #28]	@ (8001d10 <HAL_FLASH_Unlock+0x38>)
 8001cf2:	4a09      	ldr	r2, [pc, #36]	@ (8001d18 <HAL_FLASH_Unlock+0x40>)
 8001cf4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001cf6:	4b06      	ldr	r3, [pc, #24]	@ (8001d10 <HAL_FLASH_Unlock+0x38>)
 8001cf8:	691b      	ldr	r3, [r3, #16]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	da01      	bge.n	8001d02 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001d02:	79fb      	ldrb	r3, [r7, #7]
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	40023c00 	.word	0x40023c00
 8001d14:	45670123 	.word	0x45670123
 8001d18:	cdef89ab 	.word	0xcdef89ab

08001d1c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001d20:	4b05      	ldr	r3, [pc, #20]	@ (8001d38 <HAL_FLASH_Lock+0x1c>)
 8001d22:	691b      	ldr	r3, [r3, #16]
 8001d24:	4a04      	ldr	r2, [pc, #16]	@ (8001d38 <HAL_FLASH_Lock+0x1c>)
 8001d26:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001d2a:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8001d2c:	2300      	movs	r3, #0
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr
 8001d38:	40023c00 	.word	0x40023c00

08001d3c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d44:	2300      	movs	r3, #0
 8001d46:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001d48:	4b1a      	ldr	r3, [pc, #104]	@ (8001db4 <FLASH_WaitForLastOperation+0x78>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001d4e:	f7ff fdcd 	bl	80018ec <HAL_GetTick>
 8001d52:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001d54:	e010      	b.n	8001d78 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d5c:	d00c      	beq.n	8001d78 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d007      	beq.n	8001d74 <FLASH_WaitForLastOperation+0x38>
 8001d64:	f7ff fdc2 	bl	80018ec <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	687a      	ldr	r2, [r7, #4]
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d201      	bcs.n	8001d78 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001d74:	2303      	movs	r3, #3
 8001d76:	e019      	b.n	8001dac <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001d78:	4b0f      	ldr	r3, [pc, #60]	@ (8001db8 <FLASH_WaitForLastOperation+0x7c>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d1e8      	bne.n	8001d56 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001d84:	4b0c      	ldr	r3, [pc, #48]	@ (8001db8 <FLASH_WaitForLastOperation+0x7c>)
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	f003 0301 	and.w	r3, r3, #1
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d002      	beq.n	8001d96 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001d90:	4b09      	ldr	r3, [pc, #36]	@ (8001db8 <FLASH_WaitForLastOperation+0x7c>)
 8001d92:	2201      	movs	r2, #1
 8001d94:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001d96:	4b08      	ldr	r3, [pc, #32]	@ (8001db8 <FLASH_WaitForLastOperation+0x7c>)
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001da2:	f000 f8a5 	bl	8001ef0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e000      	b.n	8001dac <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001daa:	2300      	movs	r3, #0

}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3710      	adds	r7, #16
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	2000000c 	.word	0x2000000c
 8001db8:	40023c00 	.word	0x40023c00

08001dbc <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b085      	sub	sp, #20
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	60f8      	str	r0, [r7, #12]
 8001dc4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001dc8:	4b14      	ldr	r3, [pc, #80]	@ (8001e1c <FLASH_Program_DoubleWord+0x60>)
 8001dca:	691b      	ldr	r3, [r3, #16]
 8001dcc:	4a13      	ldr	r2, [pc, #76]	@ (8001e1c <FLASH_Program_DoubleWord+0x60>)
 8001dce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001dd2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001dd4:	4b11      	ldr	r3, [pc, #68]	@ (8001e1c <FLASH_Program_DoubleWord+0x60>)
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	4a10      	ldr	r2, [pc, #64]	@ (8001e1c <FLASH_Program_DoubleWord+0x60>)
 8001dda:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001dde:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001de0:	4b0e      	ldr	r3, [pc, #56]	@ (8001e1c <FLASH_Program_DoubleWord+0x60>)
 8001de2:	691b      	ldr	r3, [r3, #16]
 8001de4:	4a0d      	ldr	r2, [pc, #52]	@ (8001e1c <FLASH_Program_DoubleWord+0x60>)
 8001de6:	f043 0301 	orr.w	r3, r3, #1
 8001dea:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	683a      	ldr	r2, [r7, #0]
 8001df0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8001df2:	f3bf 8f6f 	isb	sy
}
 8001df6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8001df8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001dfc:	f04f 0200 	mov.w	r2, #0
 8001e00:	f04f 0300 	mov.w	r3, #0
 8001e04:	000a      	movs	r2, r1
 8001e06:	2300      	movs	r3, #0
 8001e08:	68f9      	ldr	r1, [r7, #12]
 8001e0a:	3104      	adds	r1, #4
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	600b      	str	r3, [r1, #0]
}
 8001e10:	bf00      	nop
 8001e12:	3714      	adds	r7, #20
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr
 8001e1c:	40023c00 	.word	0x40023c00

08001e20 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8001e60 <FLASH_Program_Word+0x40>)
 8001e2c:	691b      	ldr	r3, [r3, #16]
 8001e2e:	4a0c      	ldr	r2, [pc, #48]	@ (8001e60 <FLASH_Program_Word+0x40>)
 8001e30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e34:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001e36:	4b0a      	ldr	r3, [pc, #40]	@ (8001e60 <FLASH_Program_Word+0x40>)
 8001e38:	691b      	ldr	r3, [r3, #16]
 8001e3a:	4a09      	ldr	r2, [pc, #36]	@ (8001e60 <FLASH_Program_Word+0x40>)
 8001e3c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e40:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001e42:	4b07      	ldr	r3, [pc, #28]	@ (8001e60 <FLASH_Program_Word+0x40>)
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	4a06      	ldr	r2, [pc, #24]	@ (8001e60 <FLASH_Program_Word+0x40>)
 8001e48:	f043 0301 	orr.w	r3, r3, #1
 8001e4c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	683a      	ldr	r2, [r7, #0]
 8001e52:	601a      	str	r2, [r3, #0]
}
 8001e54:	bf00      	nop
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr
 8001e60:	40023c00 	.word	0x40023c00

08001e64 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	460b      	mov	r3, r1
 8001e6e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001e70:	4b0d      	ldr	r3, [pc, #52]	@ (8001ea8 <FLASH_Program_HalfWord+0x44>)
 8001e72:	691b      	ldr	r3, [r3, #16]
 8001e74:	4a0c      	ldr	r2, [pc, #48]	@ (8001ea8 <FLASH_Program_HalfWord+0x44>)
 8001e76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e7a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea8 <FLASH_Program_HalfWord+0x44>)
 8001e7e:	691b      	ldr	r3, [r3, #16]
 8001e80:	4a09      	ldr	r2, [pc, #36]	@ (8001ea8 <FLASH_Program_HalfWord+0x44>)
 8001e82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e86:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001e88:	4b07      	ldr	r3, [pc, #28]	@ (8001ea8 <FLASH_Program_HalfWord+0x44>)
 8001e8a:	691b      	ldr	r3, [r3, #16]
 8001e8c:	4a06      	ldr	r2, [pc, #24]	@ (8001ea8 <FLASH_Program_HalfWord+0x44>)
 8001e8e:	f043 0301 	orr.w	r3, r3, #1
 8001e92:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	887a      	ldrh	r2, [r7, #2]
 8001e98:	801a      	strh	r2, [r3, #0]
}
 8001e9a:	bf00      	nop
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	40023c00 	.word	0x40023c00

08001eac <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001eb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001eec <FLASH_Program_Byte+0x40>)
 8001eba:	691b      	ldr	r3, [r3, #16]
 8001ebc:	4a0b      	ldr	r2, [pc, #44]	@ (8001eec <FLASH_Program_Byte+0x40>)
 8001ebe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001ec2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001ec4:	4b09      	ldr	r3, [pc, #36]	@ (8001eec <FLASH_Program_Byte+0x40>)
 8001ec6:	4a09      	ldr	r2, [pc, #36]	@ (8001eec <FLASH_Program_Byte+0x40>)
 8001ec8:	691b      	ldr	r3, [r3, #16]
 8001eca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001ecc:	4b07      	ldr	r3, [pc, #28]	@ (8001eec <FLASH_Program_Byte+0x40>)
 8001ece:	691b      	ldr	r3, [r3, #16]
 8001ed0:	4a06      	ldr	r2, [pc, #24]	@ (8001eec <FLASH_Program_Byte+0x40>)
 8001ed2:	f043 0301 	orr.w	r3, r3, #1
 8001ed6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	78fa      	ldrb	r2, [r7, #3]
 8001edc:	701a      	strb	r2, [r3, #0]
}
 8001ede:	bf00      	nop
 8001ee0:	370c      	adds	r7, #12
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	40023c00 	.word	0x40023c00

08001ef0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001ef4:	4b27      	ldr	r3, [pc, #156]	@ (8001f94 <FLASH_SetErrorCode+0xa4>)
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	f003 0310 	and.w	r3, r3, #16
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d008      	beq.n	8001f12 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001f00:	4b25      	ldr	r3, [pc, #148]	@ (8001f98 <FLASH_SetErrorCode+0xa8>)
 8001f02:	69db      	ldr	r3, [r3, #28]
 8001f04:	f043 0310 	orr.w	r3, r3, #16
 8001f08:	4a23      	ldr	r2, [pc, #140]	@ (8001f98 <FLASH_SetErrorCode+0xa8>)
 8001f0a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001f0c:	4b21      	ldr	r3, [pc, #132]	@ (8001f94 <FLASH_SetErrorCode+0xa4>)
 8001f0e:	2210      	movs	r2, #16
 8001f10:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001f12:	4b20      	ldr	r3, [pc, #128]	@ (8001f94 <FLASH_SetErrorCode+0xa4>)
 8001f14:	68db      	ldr	r3, [r3, #12]
 8001f16:	f003 0320 	and.w	r3, r3, #32
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d008      	beq.n	8001f30 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001f1e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f98 <FLASH_SetErrorCode+0xa8>)
 8001f20:	69db      	ldr	r3, [r3, #28]
 8001f22:	f043 0308 	orr.w	r3, r3, #8
 8001f26:	4a1c      	ldr	r2, [pc, #112]	@ (8001f98 <FLASH_SetErrorCode+0xa8>)
 8001f28:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001f2a:	4b1a      	ldr	r3, [pc, #104]	@ (8001f94 <FLASH_SetErrorCode+0xa4>)
 8001f2c:	2220      	movs	r2, #32
 8001f2e:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001f30:	4b18      	ldr	r3, [pc, #96]	@ (8001f94 <FLASH_SetErrorCode+0xa4>)
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d008      	beq.n	8001f4e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001f3c:	4b16      	ldr	r3, [pc, #88]	@ (8001f98 <FLASH_SetErrorCode+0xa8>)
 8001f3e:	69db      	ldr	r3, [r3, #28]
 8001f40:	f043 0304 	orr.w	r3, r3, #4
 8001f44:	4a14      	ldr	r2, [pc, #80]	@ (8001f98 <FLASH_SetErrorCode+0xa8>)
 8001f46:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001f48:	4b12      	ldr	r3, [pc, #72]	@ (8001f94 <FLASH_SetErrorCode+0xa4>)
 8001f4a:	2240      	movs	r2, #64	@ 0x40
 8001f4c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001f4e:	4b11      	ldr	r3, [pc, #68]	@ (8001f94 <FLASH_SetErrorCode+0xa4>)
 8001f50:	68db      	ldr	r3, [r3, #12]
 8001f52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d008      	beq.n	8001f6c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001f5a:	4b0f      	ldr	r3, [pc, #60]	@ (8001f98 <FLASH_SetErrorCode+0xa8>)
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	f043 0302 	orr.w	r3, r3, #2
 8001f62:	4a0d      	ldr	r2, [pc, #52]	@ (8001f98 <FLASH_SetErrorCode+0xa8>)
 8001f64:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001f66:	4b0b      	ldr	r3, [pc, #44]	@ (8001f94 <FLASH_SetErrorCode+0xa4>)
 8001f68:	2280      	movs	r2, #128	@ 0x80
 8001f6a:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001f6c:	4b09      	ldr	r3, [pc, #36]	@ (8001f94 <FLASH_SetErrorCode+0xa4>)
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	f003 0302 	and.w	r3, r3, #2
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d008      	beq.n	8001f8a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001f78:	4b07      	ldr	r3, [pc, #28]	@ (8001f98 <FLASH_SetErrorCode+0xa8>)
 8001f7a:	69db      	ldr	r3, [r3, #28]
 8001f7c:	f043 0320 	orr.w	r3, r3, #32
 8001f80:	4a05      	ldr	r2, [pc, #20]	@ (8001f98 <FLASH_SetErrorCode+0xa8>)
 8001f82:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001f84:	4b03      	ldr	r3, [pc, #12]	@ (8001f94 <FLASH_SetErrorCode+0xa4>)
 8001f86:	2202      	movs	r2, #2
 8001f88:	60da      	str	r2, [r3, #12]
  }
}
 8001f8a:	bf00      	nop
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	40023c00 	.word	0x40023c00
 8001f98:	2000000c 	.word	0x2000000c

08001f9c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b084      	sub	sp, #16
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001faa:	4b31      	ldr	r3, [pc, #196]	@ (8002070 <HAL_FLASHEx_Erase+0xd4>)
 8001fac:	7e1b      	ldrb	r3, [r3, #24]
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d101      	bne.n	8001fb6 <HAL_FLASHEx_Erase+0x1a>
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	e058      	b.n	8002068 <HAL_FLASHEx_Erase+0xcc>
 8001fb6:	4b2e      	ldr	r3, [pc, #184]	@ (8002070 <HAL_FLASHEx_Erase+0xd4>)
 8001fb8:	2201      	movs	r2, #1
 8001fba:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001fbc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001fc0:	f7ff febc 	bl	8001d3c <FLASH_WaitForLastOperation>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001fc8:	7bfb      	ldrb	r3, [r7, #15]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d148      	bne.n	8002060 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8001fd4:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d115      	bne.n	800200a <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	b2da      	uxtb	r2, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	4619      	mov	r1, r3
 8001fea:	4610      	mov	r0, r2
 8001fec:	f000 f844 	bl	8002078 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001ff0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001ff4:	f7ff fea2 	bl	8001d3c <FLASH_WaitForLastOperation>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001ffc:	4b1d      	ldr	r3, [pc, #116]	@ (8002074 <HAL_FLASHEx_Erase+0xd8>)
 8001ffe:	691b      	ldr	r3, [r3, #16]
 8002000:	4a1c      	ldr	r2, [pc, #112]	@ (8002074 <HAL_FLASHEx_Erase+0xd8>)
 8002002:	f023 0304 	bic.w	r3, r3, #4
 8002006:	6113      	str	r3, [r2, #16]
 8002008:	e028      	b.n	800205c <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	60bb      	str	r3, [r7, #8]
 8002010:	e01c      	b.n	800204c <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	691b      	ldr	r3, [r3, #16]
 8002016:	b2db      	uxtb	r3, r3
 8002018:	4619      	mov	r1, r3
 800201a:	68b8      	ldr	r0, [r7, #8]
 800201c:	f000 f850 	bl	80020c0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002020:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002024:	f7ff fe8a 	bl	8001d3c <FLASH_WaitForLastOperation>
 8002028:	4603      	mov	r3, r0
 800202a:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800202c:	4b11      	ldr	r3, [pc, #68]	@ (8002074 <HAL_FLASHEx_Erase+0xd8>)
 800202e:	691b      	ldr	r3, [r3, #16]
 8002030:	4a10      	ldr	r2, [pc, #64]	@ (8002074 <HAL_FLASHEx_Erase+0xd8>)
 8002032:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 8002036:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8002038:	7bfb      	ldrb	r3, [r7, #15]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d003      	beq.n	8002046 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	68ba      	ldr	r2, [r7, #8]
 8002042:	601a      	str	r2, [r3, #0]
          break;
 8002044:	e00a      	b.n	800205c <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	3301      	adds	r3, #1
 800204a:	60bb      	str	r3, [r7, #8]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	68da      	ldr	r2, [r3, #12]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	4413      	add	r3, r2
 8002056:	68ba      	ldr	r2, [r7, #8]
 8002058:	429a      	cmp	r2, r3
 800205a:	d3da      	bcc.n	8002012 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800205c:	f000 f878 	bl	8002150 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002060:	4b03      	ldr	r3, [pc, #12]	@ (8002070 <HAL_FLASHEx_Erase+0xd4>)
 8002062:	2200      	movs	r2, #0
 8002064:	761a      	strb	r2, [r3, #24]

  return status;
 8002066:	7bfb      	ldrb	r3, [r7, #15]
}
 8002068:	4618      	mov	r0, r3
 800206a:	3710      	adds	r7, #16
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	2000000c 	.word	0x2000000c
 8002074:	40023c00 	.word	0x40023c00

08002078 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	6039      	str	r1, [r7, #0]
 8002082:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002084:	4b0d      	ldr	r3, [pc, #52]	@ (80020bc <FLASH_MassErase+0x44>)
 8002086:	691b      	ldr	r3, [r3, #16]
 8002088:	4a0c      	ldr	r2, [pc, #48]	@ (80020bc <FLASH_MassErase+0x44>)
 800208a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800208e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002090:	4b0a      	ldr	r3, [pc, #40]	@ (80020bc <FLASH_MassErase+0x44>)
 8002092:	691b      	ldr	r3, [r3, #16]
 8002094:	4a09      	ldr	r2, [pc, #36]	@ (80020bc <FLASH_MassErase+0x44>)
 8002096:	f043 0304 	orr.w	r3, r3, #4
 800209a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 800209c:	4b07      	ldr	r3, [pc, #28]	@ (80020bc <FLASH_MassErase+0x44>)
 800209e:	691a      	ldr	r2, [r3, #16]
 80020a0:	79fb      	ldrb	r3, [r7, #7]
 80020a2:	021b      	lsls	r3, r3, #8
 80020a4:	4313      	orrs	r3, r2
 80020a6:	4a05      	ldr	r2, [pc, #20]	@ (80020bc <FLASH_MassErase+0x44>)
 80020a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020ac:	6113      	str	r3, [r2, #16]
}
 80020ae:	bf00      	nop
 80020b0:	370c      	adds	r7, #12
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	40023c00 	.word	0x40023c00

080020c0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b085      	sub	sp, #20
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	460b      	mov	r3, r1
 80020ca:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80020cc:	2300      	movs	r3, #0
 80020ce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80020d0:	78fb      	ldrb	r3, [r7, #3]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d102      	bne.n	80020dc <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80020d6:	2300      	movs	r3, #0
 80020d8:	60fb      	str	r3, [r7, #12]
 80020da:	e010      	b.n	80020fe <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80020dc:	78fb      	ldrb	r3, [r7, #3]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d103      	bne.n	80020ea <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80020e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	e009      	b.n	80020fe <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80020ea:	78fb      	ldrb	r3, [r7, #3]
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d103      	bne.n	80020f8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80020f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020f4:	60fb      	str	r3, [r7, #12]
 80020f6:	e002      	b.n	80020fe <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80020f8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80020fc:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80020fe:	4b13      	ldr	r3, [pc, #76]	@ (800214c <FLASH_Erase_Sector+0x8c>)
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	4a12      	ldr	r2, [pc, #72]	@ (800214c <FLASH_Erase_Sector+0x8c>)
 8002104:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002108:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800210a:	4b10      	ldr	r3, [pc, #64]	@ (800214c <FLASH_Erase_Sector+0x8c>)
 800210c:	691a      	ldr	r2, [r3, #16]
 800210e:	490f      	ldr	r1, [pc, #60]	@ (800214c <FLASH_Erase_Sector+0x8c>)
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	4313      	orrs	r3, r2
 8002114:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8002116:	4b0d      	ldr	r3, [pc, #52]	@ (800214c <FLASH_Erase_Sector+0x8c>)
 8002118:	691b      	ldr	r3, [r3, #16]
 800211a:	4a0c      	ldr	r2, [pc, #48]	@ (800214c <FLASH_Erase_Sector+0x8c>)
 800211c:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 8002120:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002122:	4b0a      	ldr	r3, [pc, #40]	@ (800214c <FLASH_Erase_Sector+0x8c>)
 8002124:	691a      	ldr	r2, [r3, #16]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	00db      	lsls	r3, r3, #3
 800212a:	4313      	orrs	r3, r2
 800212c:	4a07      	ldr	r2, [pc, #28]	@ (800214c <FLASH_Erase_Sector+0x8c>)
 800212e:	f043 0302 	orr.w	r3, r3, #2
 8002132:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002134:	4b05      	ldr	r3, [pc, #20]	@ (800214c <FLASH_Erase_Sector+0x8c>)
 8002136:	691b      	ldr	r3, [r3, #16]
 8002138:	4a04      	ldr	r2, [pc, #16]	@ (800214c <FLASH_Erase_Sector+0x8c>)
 800213a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800213e:	6113      	str	r3, [r2, #16]
}
 8002140:	bf00      	nop
 8002142:	3714      	adds	r7, #20
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr
 800214c:	40023c00 	.word	0x40023c00

08002150 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8002154:	4b20      	ldr	r3, [pc, #128]	@ (80021d8 <FLASH_FlushCaches+0x88>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800215c:	2b00      	cmp	r3, #0
 800215e:	d017      	beq.n	8002190 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002160:	4b1d      	ldr	r3, [pc, #116]	@ (80021d8 <FLASH_FlushCaches+0x88>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a1c      	ldr	r2, [pc, #112]	@ (80021d8 <FLASH_FlushCaches+0x88>)
 8002166:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800216a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800216c:	4b1a      	ldr	r3, [pc, #104]	@ (80021d8 <FLASH_FlushCaches+0x88>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a19      	ldr	r2, [pc, #100]	@ (80021d8 <FLASH_FlushCaches+0x88>)
 8002172:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002176:	6013      	str	r3, [r2, #0]
 8002178:	4b17      	ldr	r3, [pc, #92]	@ (80021d8 <FLASH_FlushCaches+0x88>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a16      	ldr	r2, [pc, #88]	@ (80021d8 <FLASH_FlushCaches+0x88>)
 800217e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002182:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002184:	4b14      	ldr	r3, [pc, #80]	@ (80021d8 <FLASH_FlushCaches+0x88>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a13      	ldr	r2, [pc, #76]	@ (80021d8 <FLASH_FlushCaches+0x88>)
 800218a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800218e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8002190:	4b11      	ldr	r3, [pc, #68]	@ (80021d8 <FLASH_FlushCaches+0x88>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002198:	2b00      	cmp	r3, #0
 800219a:	d017      	beq.n	80021cc <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800219c:	4b0e      	ldr	r3, [pc, #56]	@ (80021d8 <FLASH_FlushCaches+0x88>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a0d      	ldr	r2, [pc, #52]	@ (80021d8 <FLASH_FlushCaches+0x88>)
 80021a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80021a6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80021a8:	4b0b      	ldr	r3, [pc, #44]	@ (80021d8 <FLASH_FlushCaches+0x88>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a0a      	ldr	r2, [pc, #40]	@ (80021d8 <FLASH_FlushCaches+0x88>)
 80021ae:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80021b2:	6013      	str	r3, [r2, #0]
 80021b4:	4b08      	ldr	r3, [pc, #32]	@ (80021d8 <FLASH_FlushCaches+0x88>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a07      	ldr	r2, [pc, #28]	@ (80021d8 <FLASH_FlushCaches+0x88>)
 80021ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80021be:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80021c0:	4b05      	ldr	r3, [pc, #20]	@ (80021d8 <FLASH_FlushCaches+0x88>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a04      	ldr	r2, [pc, #16]	@ (80021d8 <FLASH_FlushCaches+0x88>)
 80021c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021ca:	6013      	str	r3, [r2, #0]
  }
}
 80021cc:	bf00      	nop
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	40023c00 	.word	0x40023c00

080021dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021dc:	b480      	push	{r7}
 80021de:	b089      	sub	sp, #36	@ 0x24
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021e6:	2300      	movs	r3, #0
 80021e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80021ea:	2300      	movs	r3, #0
 80021ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80021ee:	2300      	movs	r3, #0
 80021f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021f2:	2300      	movs	r3, #0
 80021f4:	61fb      	str	r3, [r7, #28]
 80021f6:	e16b      	b.n	80024d0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80021f8:	2201      	movs	r2, #1
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	697a      	ldr	r2, [r7, #20]
 8002208:	4013      	ands	r3, r2
 800220a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800220c:	693a      	ldr	r2, [r7, #16]
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	429a      	cmp	r2, r3
 8002212:	f040 815a 	bne.w	80024ca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f003 0303 	and.w	r3, r3, #3
 800221e:	2b01      	cmp	r3, #1
 8002220:	d005      	beq.n	800222e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800222a:	2b02      	cmp	r3, #2
 800222c:	d130      	bne.n	8002290 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	005b      	lsls	r3, r3, #1
 8002238:	2203      	movs	r2, #3
 800223a:	fa02 f303 	lsl.w	r3, r2, r3
 800223e:	43db      	mvns	r3, r3
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	4013      	ands	r3, r2
 8002244:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	68da      	ldr	r2, [r3, #12]
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	fa02 f303 	lsl.w	r3, r2, r3
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	4313      	orrs	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	69ba      	ldr	r2, [r7, #24]
 800225c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002264:	2201      	movs	r2, #1
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	fa02 f303 	lsl.w	r3, r2, r3
 800226c:	43db      	mvns	r3, r3
 800226e:	69ba      	ldr	r2, [r7, #24]
 8002270:	4013      	ands	r3, r2
 8002272:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	091b      	lsrs	r3, r3, #4
 800227a:	f003 0201 	and.w	r2, r3, #1
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	fa02 f303 	lsl.w	r3, r2, r3
 8002284:	69ba      	ldr	r2, [r7, #24]
 8002286:	4313      	orrs	r3, r2
 8002288:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	69ba      	ldr	r2, [r7, #24]
 800228e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f003 0303 	and.w	r3, r3, #3
 8002298:	2b03      	cmp	r3, #3
 800229a:	d017      	beq.n	80022cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	2203      	movs	r2, #3
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	43db      	mvns	r3, r3
 80022ae:	69ba      	ldr	r2, [r7, #24]
 80022b0:	4013      	ands	r3, r2
 80022b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	689a      	ldr	r2, [r3, #8]
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	005b      	lsls	r3, r3, #1
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f003 0303 	and.w	r3, r3, #3
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d123      	bne.n	8002320 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	08da      	lsrs	r2, r3, #3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	3208      	adds	r2, #8
 80022e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	f003 0307 	and.w	r3, r3, #7
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	220f      	movs	r2, #15
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	43db      	mvns	r3, r3
 80022f6:	69ba      	ldr	r2, [r7, #24]
 80022f8:	4013      	ands	r3, r2
 80022fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	691a      	ldr	r2, [r3, #16]
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	f003 0307 	and.w	r3, r3, #7
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	69ba      	ldr	r2, [r7, #24]
 800230e:	4313      	orrs	r3, r2
 8002310:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	08da      	lsrs	r2, r3, #3
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	3208      	adds	r2, #8
 800231a:	69b9      	ldr	r1, [r7, #24]
 800231c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	2203      	movs	r2, #3
 800232c:	fa02 f303 	lsl.w	r3, r2, r3
 8002330:	43db      	mvns	r3, r3
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	4013      	ands	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f003 0203 	and.w	r2, r3, #3
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	fa02 f303 	lsl.w	r3, r2, r3
 8002348:	69ba      	ldr	r2, [r7, #24]
 800234a:	4313      	orrs	r3, r2
 800234c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800235c:	2b00      	cmp	r3, #0
 800235e:	f000 80b4 	beq.w	80024ca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002362:	2300      	movs	r3, #0
 8002364:	60fb      	str	r3, [r7, #12]
 8002366:	4b60      	ldr	r3, [pc, #384]	@ (80024e8 <HAL_GPIO_Init+0x30c>)
 8002368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800236a:	4a5f      	ldr	r2, [pc, #380]	@ (80024e8 <HAL_GPIO_Init+0x30c>)
 800236c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002370:	6453      	str	r3, [r2, #68]	@ 0x44
 8002372:	4b5d      	ldr	r3, [pc, #372]	@ (80024e8 <HAL_GPIO_Init+0x30c>)
 8002374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002376:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800237e:	4a5b      	ldr	r2, [pc, #364]	@ (80024ec <HAL_GPIO_Init+0x310>)
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	089b      	lsrs	r3, r3, #2
 8002384:	3302      	adds	r3, #2
 8002386:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800238a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	f003 0303 	and.w	r3, r3, #3
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	220f      	movs	r2, #15
 8002396:	fa02 f303 	lsl.w	r3, r2, r3
 800239a:	43db      	mvns	r3, r3
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	4013      	ands	r3, r2
 80023a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a52      	ldr	r2, [pc, #328]	@ (80024f0 <HAL_GPIO_Init+0x314>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d02b      	beq.n	8002402 <HAL_GPIO_Init+0x226>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a51      	ldr	r2, [pc, #324]	@ (80024f4 <HAL_GPIO_Init+0x318>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d025      	beq.n	80023fe <HAL_GPIO_Init+0x222>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a50      	ldr	r2, [pc, #320]	@ (80024f8 <HAL_GPIO_Init+0x31c>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d01f      	beq.n	80023fa <HAL_GPIO_Init+0x21e>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a4f      	ldr	r2, [pc, #316]	@ (80024fc <HAL_GPIO_Init+0x320>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d019      	beq.n	80023f6 <HAL_GPIO_Init+0x21a>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a4e      	ldr	r2, [pc, #312]	@ (8002500 <HAL_GPIO_Init+0x324>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d013      	beq.n	80023f2 <HAL_GPIO_Init+0x216>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a4d      	ldr	r2, [pc, #308]	@ (8002504 <HAL_GPIO_Init+0x328>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d00d      	beq.n	80023ee <HAL_GPIO_Init+0x212>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a4c      	ldr	r2, [pc, #304]	@ (8002508 <HAL_GPIO_Init+0x32c>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d007      	beq.n	80023ea <HAL_GPIO_Init+0x20e>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a4b      	ldr	r2, [pc, #300]	@ (800250c <HAL_GPIO_Init+0x330>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d101      	bne.n	80023e6 <HAL_GPIO_Init+0x20a>
 80023e2:	2307      	movs	r3, #7
 80023e4:	e00e      	b.n	8002404 <HAL_GPIO_Init+0x228>
 80023e6:	2308      	movs	r3, #8
 80023e8:	e00c      	b.n	8002404 <HAL_GPIO_Init+0x228>
 80023ea:	2306      	movs	r3, #6
 80023ec:	e00a      	b.n	8002404 <HAL_GPIO_Init+0x228>
 80023ee:	2305      	movs	r3, #5
 80023f0:	e008      	b.n	8002404 <HAL_GPIO_Init+0x228>
 80023f2:	2304      	movs	r3, #4
 80023f4:	e006      	b.n	8002404 <HAL_GPIO_Init+0x228>
 80023f6:	2303      	movs	r3, #3
 80023f8:	e004      	b.n	8002404 <HAL_GPIO_Init+0x228>
 80023fa:	2302      	movs	r3, #2
 80023fc:	e002      	b.n	8002404 <HAL_GPIO_Init+0x228>
 80023fe:	2301      	movs	r3, #1
 8002400:	e000      	b.n	8002404 <HAL_GPIO_Init+0x228>
 8002402:	2300      	movs	r3, #0
 8002404:	69fa      	ldr	r2, [r7, #28]
 8002406:	f002 0203 	and.w	r2, r2, #3
 800240a:	0092      	lsls	r2, r2, #2
 800240c:	4093      	lsls	r3, r2
 800240e:	69ba      	ldr	r2, [r7, #24]
 8002410:	4313      	orrs	r3, r2
 8002412:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002414:	4935      	ldr	r1, [pc, #212]	@ (80024ec <HAL_GPIO_Init+0x310>)
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	089b      	lsrs	r3, r3, #2
 800241a:	3302      	adds	r3, #2
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002422:	4b3b      	ldr	r3, [pc, #236]	@ (8002510 <HAL_GPIO_Init+0x334>)
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	43db      	mvns	r3, r3
 800242c:	69ba      	ldr	r2, [r7, #24]
 800242e:	4013      	ands	r3, r2
 8002430:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800243e:	69ba      	ldr	r2, [r7, #24]
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	4313      	orrs	r3, r2
 8002444:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002446:	4a32      	ldr	r2, [pc, #200]	@ (8002510 <HAL_GPIO_Init+0x334>)
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800244c:	4b30      	ldr	r3, [pc, #192]	@ (8002510 <HAL_GPIO_Init+0x334>)
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	43db      	mvns	r3, r3
 8002456:	69ba      	ldr	r2, [r7, #24]
 8002458:	4013      	ands	r3, r2
 800245a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002464:	2b00      	cmp	r3, #0
 8002466:	d003      	beq.n	8002470 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	4313      	orrs	r3, r2
 800246e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002470:	4a27      	ldr	r2, [pc, #156]	@ (8002510 <HAL_GPIO_Init+0x334>)
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002476:	4b26      	ldr	r3, [pc, #152]	@ (8002510 <HAL_GPIO_Init+0x334>)
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	43db      	mvns	r3, r3
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	4013      	ands	r3, r2
 8002484:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d003      	beq.n	800249a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	4313      	orrs	r3, r2
 8002498:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800249a:	4a1d      	ldr	r2, [pc, #116]	@ (8002510 <HAL_GPIO_Init+0x334>)
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002510 <HAL_GPIO_Init+0x334>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	43db      	mvns	r3, r3
 80024aa:	69ba      	ldr	r2, [r7, #24]
 80024ac:	4013      	ands	r3, r2
 80024ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d003      	beq.n	80024c4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80024bc:	69ba      	ldr	r2, [r7, #24]
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024c4:	4a12      	ldr	r2, [pc, #72]	@ (8002510 <HAL_GPIO_Init+0x334>)
 80024c6:	69bb      	ldr	r3, [r7, #24]
 80024c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	3301      	adds	r3, #1
 80024ce:	61fb      	str	r3, [r7, #28]
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	2b0f      	cmp	r3, #15
 80024d4:	f67f ae90 	bls.w	80021f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024d8:	bf00      	nop
 80024da:	bf00      	nop
 80024dc:	3724      	adds	r7, #36	@ 0x24
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	40023800 	.word	0x40023800
 80024ec:	40013800 	.word	0x40013800
 80024f0:	40020000 	.word	0x40020000
 80024f4:	40020400 	.word	0x40020400
 80024f8:	40020800 	.word	0x40020800
 80024fc:	40020c00 	.word	0x40020c00
 8002500:	40021000 	.word	0x40021000
 8002504:	40021400 	.word	0x40021400
 8002508:	40021800 	.word	0x40021800
 800250c:	40021c00 	.word	0x40021c00
 8002510:	40013c00 	.word	0x40013c00

08002514 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d101      	bne.n	8002526 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e12b      	b.n	800277e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800252c:	b2db      	uxtb	r3, r3
 800252e:	2b00      	cmp	r3, #0
 8002530:	d106      	bne.n	8002540 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2200      	movs	r2, #0
 8002536:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f7fe fa7c 	bl	8000a38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2224      	movs	r2, #36	@ 0x24
 8002544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f022 0201 	bic.w	r2, r2, #1
 8002556:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002566:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002576:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002578:	f001 ff9c 	bl	80044b4 <HAL_RCC_GetPCLK1Freq>
 800257c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	4a81      	ldr	r2, [pc, #516]	@ (8002788 <HAL_I2C_Init+0x274>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d807      	bhi.n	8002598 <HAL_I2C_Init+0x84>
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	4a80      	ldr	r2, [pc, #512]	@ (800278c <HAL_I2C_Init+0x278>)
 800258c:	4293      	cmp	r3, r2
 800258e:	bf94      	ite	ls
 8002590:	2301      	movls	r3, #1
 8002592:	2300      	movhi	r3, #0
 8002594:	b2db      	uxtb	r3, r3
 8002596:	e006      	b.n	80025a6 <HAL_I2C_Init+0x92>
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	4a7d      	ldr	r2, [pc, #500]	@ (8002790 <HAL_I2C_Init+0x27c>)
 800259c:	4293      	cmp	r3, r2
 800259e:	bf94      	ite	ls
 80025a0:	2301      	movls	r3, #1
 80025a2:	2300      	movhi	r3, #0
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d001      	beq.n	80025ae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e0e7      	b.n	800277e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	4a78      	ldr	r2, [pc, #480]	@ (8002794 <HAL_I2C_Init+0x280>)
 80025b2:	fba2 2303 	umull	r2, r3, r2, r3
 80025b6:	0c9b      	lsrs	r3, r3, #18
 80025b8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	68ba      	ldr	r2, [r7, #8]
 80025ca:	430a      	orrs	r2, r1
 80025cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	6a1b      	ldr	r3, [r3, #32]
 80025d4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	4a6a      	ldr	r2, [pc, #424]	@ (8002788 <HAL_I2C_Init+0x274>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d802      	bhi.n	80025e8 <HAL_I2C_Init+0xd4>
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	3301      	adds	r3, #1
 80025e6:	e009      	b.n	80025fc <HAL_I2C_Init+0xe8>
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80025ee:	fb02 f303 	mul.w	r3, r2, r3
 80025f2:	4a69      	ldr	r2, [pc, #420]	@ (8002798 <HAL_I2C_Init+0x284>)
 80025f4:	fba2 2303 	umull	r2, r3, r2, r3
 80025f8:	099b      	lsrs	r3, r3, #6
 80025fa:	3301      	adds	r3, #1
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	6812      	ldr	r2, [r2, #0]
 8002600:	430b      	orrs	r3, r1
 8002602:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	69db      	ldr	r3, [r3, #28]
 800260a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800260e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	495c      	ldr	r1, [pc, #368]	@ (8002788 <HAL_I2C_Init+0x274>)
 8002618:	428b      	cmp	r3, r1
 800261a:	d819      	bhi.n	8002650 <HAL_I2C_Init+0x13c>
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	1e59      	subs	r1, r3, #1
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	fbb1 f3f3 	udiv	r3, r1, r3
 800262a:	1c59      	adds	r1, r3, #1
 800262c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002630:	400b      	ands	r3, r1
 8002632:	2b00      	cmp	r3, #0
 8002634:	d00a      	beq.n	800264c <HAL_I2C_Init+0x138>
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	1e59      	subs	r1, r3, #1
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	fbb1 f3f3 	udiv	r3, r1, r3
 8002644:	3301      	adds	r3, #1
 8002646:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800264a:	e051      	b.n	80026f0 <HAL_I2C_Init+0x1dc>
 800264c:	2304      	movs	r3, #4
 800264e:	e04f      	b.n	80026f0 <HAL_I2C_Init+0x1dc>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d111      	bne.n	800267c <HAL_I2C_Init+0x168>
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	1e58      	subs	r0, r3, #1
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6859      	ldr	r1, [r3, #4]
 8002660:	460b      	mov	r3, r1
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	440b      	add	r3, r1
 8002666:	fbb0 f3f3 	udiv	r3, r0, r3
 800266a:	3301      	adds	r3, #1
 800266c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002670:	2b00      	cmp	r3, #0
 8002672:	bf0c      	ite	eq
 8002674:	2301      	moveq	r3, #1
 8002676:	2300      	movne	r3, #0
 8002678:	b2db      	uxtb	r3, r3
 800267a:	e012      	b.n	80026a2 <HAL_I2C_Init+0x18e>
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	1e58      	subs	r0, r3, #1
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6859      	ldr	r1, [r3, #4]
 8002684:	460b      	mov	r3, r1
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	440b      	add	r3, r1
 800268a:	0099      	lsls	r1, r3, #2
 800268c:	440b      	add	r3, r1
 800268e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002692:	3301      	adds	r3, #1
 8002694:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002698:	2b00      	cmp	r3, #0
 800269a:	bf0c      	ite	eq
 800269c:	2301      	moveq	r3, #1
 800269e:	2300      	movne	r3, #0
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d001      	beq.n	80026aa <HAL_I2C_Init+0x196>
 80026a6:	2301      	movs	r3, #1
 80026a8:	e022      	b.n	80026f0 <HAL_I2C_Init+0x1dc>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d10e      	bne.n	80026d0 <HAL_I2C_Init+0x1bc>
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	1e58      	subs	r0, r3, #1
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6859      	ldr	r1, [r3, #4]
 80026ba:	460b      	mov	r3, r1
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	440b      	add	r3, r1
 80026c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80026c4:	3301      	adds	r3, #1
 80026c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026ce:	e00f      	b.n	80026f0 <HAL_I2C_Init+0x1dc>
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	1e58      	subs	r0, r3, #1
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6859      	ldr	r1, [r3, #4]
 80026d8:	460b      	mov	r3, r1
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	440b      	add	r3, r1
 80026de:	0099      	lsls	r1, r3, #2
 80026e0:	440b      	add	r3, r1
 80026e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80026e6:	3301      	adds	r3, #1
 80026e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026ec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80026f0:	6879      	ldr	r1, [r7, #4]
 80026f2:	6809      	ldr	r1, [r1, #0]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	69da      	ldr	r2, [r3, #28]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6a1b      	ldr	r3, [r3, #32]
 800270a:	431a      	orrs	r2, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	430a      	orrs	r2, r1
 8002712:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800271e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	6911      	ldr	r1, [r2, #16]
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	68d2      	ldr	r2, [r2, #12]
 800272a:	4311      	orrs	r1, r2
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	6812      	ldr	r2, [r2, #0]
 8002730:	430b      	orrs	r3, r1
 8002732:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	68db      	ldr	r3, [r3, #12]
 800273a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	695a      	ldr	r2, [r3, #20]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	699b      	ldr	r3, [r3, #24]
 8002746:	431a      	orrs	r2, r3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	430a      	orrs	r2, r1
 800274e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f042 0201 	orr.w	r2, r2, #1
 800275e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2220      	movs	r2, #32
 800276a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2200      	movs	r2, #0
 8002772:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	3710      	adds	r7, #16
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	000186a0 	.word	0x000186a0
 800278c:	001e847f 	.word	0x001e847f
 8002790:	003d08ff 	.word	0x003d08ff
 8002794:	431bde83 	.word	0x431bde83
 8002798:	10624dd3 	.word	0x10624dd3

0800279c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b088      	sub	sp, #32
 80027a0:	af02      	add	r7, sp, #8
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	607a      	str	r2, [r7, #4]
 80027a6:	461a      	mov	r2, r3
 80027a8:	460b      	mov	r3, r1
 80027aa:	817b      	strh	r3, [r7, #10]
 80027ac:	4613      	mov	r3, r2
 80027ae:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80027b0:	f7ff f89c 	bl	80018ec <HAL_GetTick>
 80027b4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b20      	cmp	r3, #32
 80027c0:	f040 80e0 	bne.w	8002984 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	9300      	str	r3, [sp, #0]
 80027c8:	2319      	movs	r3, #25
 80027ca:	2201      	movs	r2, #1
 80027cc:	4970      	ldr	r1, [pc, #448]	@ (8002990 <HAL_I2C_Master_Transmit+0x1f4>)
 80027ce:	68f8      	ldr	r0, [r7, #12]
 80027d0:	f001 f80a 	bl	80037e8 <I2C_WaitOnFlagUntilTimeout>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80027da:	2302      	movs	r3, #2
 80027dc:	e0d3      	b.n	8002986 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d101      	bne.n	80027ec <HAL_I2C_Master_Transmit+0x50>
 80027e8:	2302      	movs	r3, #2
 80027ea:	e0cc      	b.n	8002986 <HAL_I2C_Master_Transmit+0x1ea>
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2201      	movs	r2, #1
 80027f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 0301 	and.w	r3, r3, #1
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d007      	beq.n	8002812 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f042 0201 	orr.w	r2, r2, #1
 8002810:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002820:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2221      	movs	r2, #33	@ 0x21
 8002826:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2210      	movs	r2, #16
 800282e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2200      	movs	r2, #0
 8002836:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	893a      	ldrh	r2, [r7, #8]
 8002842:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002848:	b29a      	uxth	r2, r3
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	4a50      	ldr	r2, [pc, #320]	@ (8002994 <HAL_I2C_Master_Transmit+0x1f8>)
 8002852:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002854:	8979      	ldrh	r1, [r7, #10]
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	6a3a      	ldr	r2, [r7, #32]
 800285a:	68f8      	ldr	r0, [r7, #12]
 800285c:	f000 fd58 	bl	8003310 <I2C_MasterRequestWrite>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d001      	beq.n	800286a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e08d      	b.n	8002986 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800286a:	2300      	movs	r3, #0
 800286c:	613b      	str	r3, [r7, #16]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	695b      	ldr	r3, [r3, #20]
 8002874:	613b      	str	r3, [r7, #16]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	699b      	ldr	r3, [r3, #24]
 800287c:	613b      	str	r3, [r7, #16]
 800287e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002880:	e066      	b.n	8002950 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002882:	697a      	ldr	r2, [r7, #20]
 8002884:	6a39      	ldr	r1, [r7, #32]
 8002886:	68f8      	ldr	r0, [r7, #12]
 8002888:	f001 f8c8 	bl	8003a1c <I2C_WaitOnTXEFlagUntilTimeout>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d00d      	beq.n	80028ae <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002896:	2b04      	cmp	r3, #4
 8002898:	d107      	bne.n	80028aa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028a8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e06b      	b.n	8002986 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b2:	781a      	ldrb	r2, [r3, #0]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028be:	1c5a      	adds	r2, r3, #1
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	3b01      	subs	r3, #1
 80028cc:	b29a      	uxth	r2, r3
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028d6:	3b01      	subs	r3, #1
 80028d8:	b29a      	uxth	r2, r3
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	695b      	ldr	r3, [r3, #20]
 80028e4:	f003 0304 	and.w	r3, r3, #4
 80028e8:	2b04      	cmp	r3, #4
 80028ea:	d11b      	bne.n	8002924 <HAL_I2C_Master_Transmit+0x188>
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d017      	beq.n	8002924 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f8:	781a      	ldrb	r2, [r3, #0]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002904:	1c5a      	adds	r2, r3, #1
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800290e:	b29b      	uxth	r3, r3
 8002910:	3b01      	subs	r3, #1
 8002912:	b29a      	uxth	r2, r3
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800291c:	3b01      	subs	r3, #1
 800291e:	b29a      	uxth	r2, r3
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002924:	697a      	ldr	r2, [r7, #20]
 8002926:	6a39      	ldr	r1, [r7, #32]
 8002928:	68f8      	ldr	r0, [r7, #12]
 800292a:	f001 f8bf 	bl	8003aac <I2C_WaitOnBTFFlagUntilTimeout>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d00d      	beq.n	8002950 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002938:	2b04      	cmp	r3, #4
 800293a:	d107      	bne.n	800294c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800294a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e01a      	b.n	8002986 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002954:	2b00      	cmp	r3, #0
 8002956:	d194      	bne.n	8002882 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002966:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2220      	movs	r2, #32
 800296c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2200      	movs	r2, #0
 8002974:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2200      	movs	r2, #0
 800297c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002980:	2300      	movs	r3, #0
 8002982:	e000      	b.n	8002986 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002984:	2302      	movs	r3, #2
  }
}
 8002986:	4618      	mov	r0, r3
 8002988:	3718      	adds	r7, #24
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	00100002 	.word	0x00100002
 8002994:	ffff0000 	.word	0xffff0000

08002998 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b08c      	sub	sp, #48	@ 0x30
 800299c:	af02      	add	r7, sp, #8
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	607a      	str	r2, [r7, #4]
 80029a2:	461a      	mov	r2, r3
 80029a4:	460b      	mov	r3, r1
 80029a6:	817b      	strh	r3, [r7, #10]
 80029a8:	4613      	mov	r3, r2
 80029aa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80029ac:	f7fe ff9e 	bl	80018ec <HAL_GetTick>
 80029b0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b20      	cmp	r3, #32
 80029bc:	f040 8217 	bne.w	8002dee <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c2:	9300      	str	r3, [sp, #0]
 80029c4:	2319      	movs	r3, #25
 80029c6:	2201      	movs	r2, #1
 80029c8:	497c      	ldr	r1, [pc, #496]	@ (8002bbc <HAL_I2C_Master_Receive+0x224>)
 80029ca:	68f8      	ldr	r0, [r7, #12]
 80029cc:	f000 ff0c 	bl	80037e8 <I2C_WaitOnFlagUntilTimeout>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80029d6:	2302      	movs	r3, #2
 80029d8:	e20a      	b.n	8002df0 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d101      	bne.n	80029e8 <HAL_I2C_Master_Receive+0x50>
 80029e4:	2302      	movs	r3, #2
 80029e6:	e203      	b.n	8002df0 <HAL_I2C_Master_Receive+0x458>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2201      	movs	r2, #1
 80029ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d007      	beq.n	8002a0e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f042 0201 	orr.w	r2, r2, #1
 8002a0c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a1c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2222      	movs	r2, #34	@ 0x22
 8002a22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2210      	movs	r2, #16
 8002a2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2200      	movs	r2, #0
 8002a32:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	893a      	ldrh	r2, [r7, #8]
 8002a3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a44:	b29a      	uxth	r2, r3
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	4a5c      	ldr	r2, [pc, #368]	@ (8002bc0 <HAL_I2C_Master_Receive+0x228>)
 8002a4e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a50:	8979      	ldrh	r1, [r7, #10]
 8002a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a56:	68f8      	ldr	r0, [r7, #12]
 8002a58:	f000 fcdc 	bl	8003414 <I2C_MasterRequestRead>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e1c4      	b.n	8002df0 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d113      	bne.n	8002a96 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a6e:	2300      	movs	r3, #0
 8002a70:	623b      	str	r3, [r7, #32]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	695b      	ldr	r3, [r3, #20]
 8002a78:	623b      	str	r3, [r7, #32]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	699b      	ldr	r3, [r3, #24]
 8002a80:	623b      	str	r3, [r7, #32]
 8002a82:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a92:	601a      	str	r2, [r3, #0]
 8002a94:	e198      	b.n	8002dc8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d11b      	bne.n	8002ad6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002aac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002aae:	2300      	movs	r3, #0
 8002ab0:	61fb      	str	r3, [r7, #28]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	695b      	ldr	r3, [r3, #20]
 8002ab8:	61fb      	str	r3, [r7, #28]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	699b      	ldr	r3, [r3, #24]
 8002ac0:	61fb      	str	r3, [r7, #28]
 8002ac2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ad2:	601a      	str	r2, [r3, #0]
 8002ad4:	e178      	b.n	8002dc8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d11b      	bne.n	8002b16 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002aec:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002afc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002afe:	2300      	movs	r3, #0
 8002b00:	61bb      	str	r3, [r7, #24]
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	695b      	ldr	r3, [r3, #20]
 8002b08:	61bb      	str	r3, [r7, #24]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	699b      	ldr	r3, [r3, #24]
 8002b10:	61bb      	str	r3, [r7, #24]
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	e158      	b.n	8002dc8 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002b24:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b26:	2300      	movs	r3, #0
 8002b28:	617b      	str	r3, [r7, #20]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	695b      	ldr	r3, [r3, #20]
 8002b30:	617b      	str	r3, [r7, #20]
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	699b      	ldr	r3, [r3, #24]
 8002b38:	617b      	str	r3, [r7, #20]
 8002b3a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002b3c:	e144      	b.n	8002dc8 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b42:	2b03      	cmp	r3, #3
 8002b44:	f200 80f1 	bhi.w	8002d2a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d123      	bne.n	8002b98 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b52:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002b54:	68f8      	ldr	r0, [r7, #12]
 8002b56:	f000 fff1 	bl	8003b3c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e145      	b.n	8002df0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	691a      	ldr	r2, [r3, #16]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b6e:	b2d2      	uxtb	r2, r2
 8002b70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b76:	1c5a      	adds	r2, r3, #1
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b80:	3b01      	subs	r3, #1
 8002b82:	b29a      	uxth	r2, r3
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	3b01      	subs	r3, #1
 8002b90:	b29a      	uxth	r2, r3
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002b96:	e117      	b.n	8002dc8 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d14e      	bne.n	8002c3e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba2:	9300      	str	r3, [sp, #0]
 8002ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	4906      	ldr	r1, [pc, #24]	@ (8002bc4 <HAL_I2C_Master_Receive+0x22c>)
 8002baa:	68f8      	ldr	r0, [r7, #12]
 8002bac:	f000 fe1c 	bl	80037e8 <I2C_WaitOnFlagUntilTimeout>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d008      	beq.n	8002bc8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e11a      	b.n	8002df0 <HAL_I2C_Master_Receive+0x458>
 8002bba:	bf00      	nop
 8002bbc:	00100002 	.word	0x00100002
 8002bc0:	ffff0000 	.word	0xffff0000
 8002bc4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bd6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	691a      	ldr	r2, [r3, #16]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be2:	b2d2      	uxtb	r2, r2
 8002be4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bea:	1c5a      	adds	r2, r3, #1
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bf4:	3b01      	subs	r3, #1
 8002bf6:	b29a      	uxth	r2, r3
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	3b01      	subs	r3, #1
 8002c04:	b29a      	uxth	r2, r3
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	691a      	ldr	r2, [r3, #16]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c14:	b2d2      	uxtb	r2, r2
 8002c16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c1c:	1c5a      	adds	r2, r3, #1
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c26:	3b01      	subs	r3, #1
 8002c28:	b29a      	uxth	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	3b01      	subs	r3, #1
 8002c36:	b29a      	uxth	r2, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002c3c:	e0c4      	b.n	8002dc8 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c40:	9300      	str	r3, [sp, #0]
 8002c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c44:	2200      	movs	r2, #0
 8002c46:	496c      	ldr	r1, [pc, #432]	@ (8002df8 <HAL_I2C_Master_Receive+0x460>)
 8002c48:	68f8      	ldr	r0, [r7, #12]
 8002c4a:	f000 fdcd 	bl	80037e8 <I2C_WaitOnFlagUntilTimeout>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d001      	beq.n	8002c58 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e0cb      	b.n	8002df0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	691a      	ldr	r2, [r3, #16]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c72:	b2d2      	uxtb	r2, r2
 8002c74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7a:	1c5a      	adds	r2, r3, #1
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c84:	3b01      	subs	r3, #1
 8002c86:	b29a      	uxth	r2, r3
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	3b01      	subs	r3, #1
 8002c94:	b29a      	uxth	r2, r3
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9c:	9300      	str	r3, [sp, #0]
 8002c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	4955      	ldr	r1, [pc, #340]	@ (8002df8 <HAL_I2C_Master_Receive+0x460>)
 8002ca4:	68f8      	ldr	r0, [r7, #12]
 8002ca6:	f000 fd9f 	bl	80037e8 <I2C_WaitOnFlagUntilTimeout>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d001      	beq.n	8002cb4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e09d      	b.n	8002df0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cc2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	691a      	ldr	r2, [r3, #16]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cce:	b2d2      	uxtb	r2, r2
 8002cd0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd6:	1c5a      	adds	r2, r3, #1
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ce0:	3b01      	subs	r3, #1
 8002ce2:	b29a      	uxth	r2, r3
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	b29a      	uxth	r2, r3
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	691a      	ldr	r2, [r3, #16]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d00:	b2d2      	uxtb	r2, r2
 8002d02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d08:	1c5a      	adds	r2, r3, #1
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d12:	3b01      	subs	r3, #1
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	3b01      	subs	r3, #1
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002d28:	e04e      	b.n	8002dc8 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d2c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f000 ff04 	bl	8003b3c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e058      	b.n	8002df0 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	691a      	ldr	r2, [r3, #16]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d48:	b2d2      	uxtb	r2, r2
 8002d4a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d50:	1c5a      	adds	r2, r3, #1
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	b29a      	uxth	r2, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	695b      	ldr	r3, [r3, #20]
 8002d76:	f003 0304 	and.w	r3, r3, #4
 8002d7a:	2b04      	cmp	r3, #4
 8002d7c:	d124      	bne.n	8002dc8 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d82:	2b03      	cmp	r3, #3
 8002d84:	d107      	bne.n	8002d96 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d94:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	691a      	ldr	r2, [r3, #16]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da0:	b2d2      	uxtb	r2, r2
 8002da2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da8:	1c5a      	adds	r2, r3, #1
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002db2:	3b01      	subs	r3, #1
 8002db4:	b29a      	uxth	r2, r3
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	b29a      	uxth	r2, r3
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	f47f aeb6 	bne.w	8002b3e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2220      	movs	r2, #32
 8002dd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002dea:	2300      	movs	r3, #0
 8002dec:	e000      	b.n	8002df0 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002dee:	2302      	movs	r3, #2
  }
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3728      	adds	r7, #40	@ 0x28
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	00010004 	.word	0x00010004

08002dfc <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b086      	sub	sp, #24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	607a      	str	r2, [r7, #4]
 8002e06:	461a      	mov	r2, r3
 8002e08:	460b      	mov	r3, r1
 8002e0a:	817b      	strh	r3, [r7, #10]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002e10:	2300      	movs	r3, #0
 8002e12:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	2b20      	cmp	r3, #32
 8002e1e:	f040 8109 	bne.w	8003034 <HAL_I2C_Master_Transmit_DMA+0x238>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8002e22:	4b87      	ldr	r3, [pc, #540]	@ (8003040 <HAL_I2C_Master_Transmit_DMA+0x244>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	08db      	lsrs	r3, r3, #3
 8002e28:	4a86      	ldr	r2, [pc, #536]	@ (8003044 <HAL_I2C_Master_Transmit_DMA+0x248>)
 8002e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2e:	0a1a      	lsrs	r2, r3, #8
 8002e30:	4613      	mov	r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	4413      	add	r3, r2
 8002e36:	009a      	lsls	r2, r3, #2
 8002e38:	4413      	add	r3, r2
 8002e3a:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d112      	bne.n	8002e6e <HAL_I2C_Master_Transmit_DMA+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2220      	movs	r2, #32
 8002e52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e62:	f043 0220 	orr.w	r2, r3, #32
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	e0e3      	b.n	8003036 <HAL_I2C_Master_Transmit_DMA+0x23a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	f003 0302 	and.w	r3, r3, #2
 8002e78:	2b02      	cmp	r3, #2
 8002e7a:	d0df      	beq.n	8002e3c <HAL_I2C_Master_Transmit_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d101      	bne.n	8002e8a <HAL_I2C_Master_Transmit_DMA+0x8e>
 8002e86:	2302      	movs	r3, #2
 8002e88:	e0d5      	b.n	8003036 <HAL_I2C_Master_Transmit_DMA+0x23a>
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f003 0301 	and.w	r3, r3, #1
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d007      	beq.n	8002eb0 <HAL_I2C_Master_Transmit_DMA+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f042 0201 	orr.w	r2, r2, #1
 8002eae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ebe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2221      	movs	r2, #33	@ 0x21
 8002ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2210      	movs	r2, #16
 8002ecc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	893a      	ldrh	r2, [r7, #8]
 8002ee0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ee6:	b29a      	uxth	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	4a56      	ldr	r2, [pc, #344]	@ (8003048 <HAL_I2C_Master_Transmit_DMA+0x24c>)
 8002ef0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8002ef2:	897a      	ldrh	r2, [r7, #10]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	645a      	str	r2, [r3, #68]	@ 0x44

    if (hi2c->XferSize > 0U)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d07b      	beq.n	8002ff8 <HAL_I2C_Master_Transmit_DMA+0x1fc>
    {
      if (hi2c->hdmatx != NULL)
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d02a      	beq.n	8002f5e <HAL_I2C_Master_Transmit_DMA+0x162>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f0c:	4a4f      	ldr	r2, [pc, #316]	@ (800304c <HAL_I2C_Master_Transmit_DMA+0x250>)
 8002f0e:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f14:	4a4e      	ldr	r2, [pc, #312]	@ (8003050 <HAL_I2C_Master_Transmit_DMA+0x254>)
 8002f16:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f24:	2200      	movs	r2, #0
 8002f26:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f34:	2200      	movs	r2, #0
 8002f36:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f40:	4619      	mov	r1, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	3310      	adds	r3, #16
 8002f48:	461a      	mov	r2, r3
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f4e:	f7fe fddf 	bl	8001b10 <HAL_DMA_Start_IT>
 8002f52:	4603      	mov	r3, r0
 8002f54:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002f56:	7dfb      	ldrb	r3, [r7, #23]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d139      	bne.n	8002fd0 <HAL_I2C_Master_Transmit_DMA+0x1d4>
 8002f5c:	e013      	b.n	8002f86 <HAL_I2C_Master_Transmit_DMA+0x18a>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2220      	movs	r2, #32
 8002f62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f72:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e057      	b.n	8003036 <HAL_I2C_Master_Transmit_DMA+0x23a>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	685a      	ldr	r2, [r3, #4]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002f9c:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	685a      	ldr	r2, [r3, #4]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002fac:	605a      	str	r2, [r3, #4]

        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002fbc:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fcc:	601a      	str	r2, [r3, #0]
 8002fce:	e02f      	b.n	8003030 <HAL_I2C_Master_Transmit_DMA+0x234>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2220      	movs	r2, #32
 8002fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe4:	f043 0210 	orr.w	r2, r3, #16
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e01e      	b.n	8003036 <HAL_I2C_Master_Transmit_DMA+0x23a>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003006:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003016:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	685a      	ldr	r2, [r3, #4]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 800302e:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 8003030:	2300      	movs	r3, #0
 8003032:	e000      	b.n	8003036 <HAL_I2C_Master_Transmit_DMA+0x23a>
  }
  else
  {
    return HAL_BUSY;
 8003034:	2302      	movs	r3, #2
  }
}
 8003036:	4618      	mov	r0, r3
 8003038:	3718      	adds	r7, #24
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	20000000 	.word	0x20000000
 8003044:	14f8b589 	.word	0x14f8b589
 8003048:	ffff0000 	.word	0xffff0000
 800304c:	080035b1 	.word	0x080035b1
 8003050:	0800376f 	.word	0x0800376f

08003054 <HAL_I2C_Master_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b086      	sub	sp, #24
 8003058:	af00      	add	r7, sp, #0
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	607a      	str	r2, [r7, #4]
 800305e:	461a      	mov	r2, r3
 8003060:	460b      	mov	r3, r1
 8003062:	817b      	strh	r3, [r7, #10]
 8003064:	4613      	mov	r3, r2
 8003066:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003068:	2300      	movs	r3, #0
 800306a:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003072:	b2db      	uxtb	r3, r3
 8003074:	2b20      	cmp	r3, #32
 8003076:	f040 8109 	bne.w	800328c <HAL_I2C_Master_Receive_DMA+0x238>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800307a:	4b87      	ldr	r3, [pc, #540]	@ (8003298 <HAL_I2C_Master_Receive_DMA+0x244>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	08db      	lsrs	r3, r3, #3
 8003080:	4a86      	ldr	r2, [pc, #536]	@ (800329c <HAL_I2C_Master_Receive_DMA+0x248>)
 8003082:	fba2 2303 	umull	r2, r3, r2, r3
 8003086:	0a1a      	lsrs	r2, r3, #8
 8003088:	4613      	mov	r3, r2
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	4413      	add	r3, r2
 800308e:	009a      	lsls	r2, r3, #2
 8003090:	4413      	add	r3, r2
 8003092:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	3b01      	subs	r3, #1
 8003098:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d112      	bne.n	80030c6 <HAL_I2C_Master_Receive_DMA+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2200      	movs	r2, #0
 80030a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2220      	movs	r2, #32
 80030aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ba:	f043 0220 	orr.w	r2, r3, #32
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80030c2:	2302      	movs	r3, #2
 80030c4:	e0e3      	b.n	800328e <HAL_I2C_Master_Receive_DMA+0x23a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	699b      	ldr	r3, [r3, #24]
 80030cc:	f003 0302 	and.w	r3, r3, #2
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	d0df      	beq.n	8003094 <HAL_I2C_Master_Receive_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d101      	bne.n	80030e2 <HAL_I2C_Master_Receive_DMA+0x8e>
 80030de:	2302      	movs	r3, #2
 80030e0:	e0d5      	b.n	800328e <HAL_I2C_Master_Receive_DMA+0x23a>
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f003 0301 	and.w	r3, r3, #1
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d007      	beq.n	8003108 <HAL_I2C_Master_Receive_DMA+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f042 0201 	orr.w	r2, r2, #1
 8003106:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003116:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2222      	movs	r2, #34	@ 0x22
 800311c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2210      	movs	r2, #16
 8003124:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2200      	movs	r2, #0
 800312c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	893a      	ldrh	r2, [r7, #8]
 8003138:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800313e:	b29a      	uxth	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	4a56      	ldr	r2, [pc, #344]	@ (80032a0 <HAL_I2C_Master_Receive_DMA+0x24c>)
 8003148:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800314a:	897a      	ldrh	r2, [r7, #10]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	645a      	str	r2, [r3, #68]	@ 0x44

    if (hi2c->XferSize > 0U)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003154:	2b00      	cmp	r3, #0
 8003156:	d07b      	beq.n	8003250 <HAL_I2C_Master_Receive_DMA+0x1fc>
    {
      if (hi2c->hdmarx != NULL)
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800315c:	2b00      	cmp	r3, #0
 800315e:	d02a      	beq.n	80031b6 <HAL_I2C_Master_Receive_DMA+0x162>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003164:	4a4f      	ldr	r2, [pc, #316]	@ (80032a4 <HAL_I2C_Master_Receive_DMA+0x250>)
 8003166:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800316c:	4a4e      	ldr	r2, [pc, #312]	@ (80032a8 <HAL_I2C_Master_Receive_DMA+0x254>)
 800316e:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003174:	2200      	movs	r2, #0
 8003176:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800317c:	2200      	movs	r2, #0
 800317e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003184:	2200      	movs	r2, #0
 8003186:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800318c:	2200      	movs	r2, #0
 800318e:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	3310      	adds	r3, #16
 800319a:	4619      	mov	r1, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a0:	461a      	mov	r2, r3
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031a6:	f7fe fcb3 	bl	8001b10 <HAL_DMA_Start_IT>
 80031aa:	4603      	mov	r3, r0
 80031ac:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80031ae:	7dfb      	ldrb	r3, [r7, #23]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d139      	bne.n	8003228 <HAL_I2C_Master_Receive_DMA+0x1d4>
 80031b4:	e013      	b.n	80031de <HAL_I2C_Master_Receive_DMA+0x18a>
        hi2c->State     = HAL_I2C_STATE_READY;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2220      	movs	r2, #32
 80031ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ca:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e057      	b.n	800328e <HAL_I2C_Master_Receive_DMA+0x23a>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80031ec:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031fc:	601a      	str	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	685a      	ldr	r2, [r3, #4]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003214:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	685a      	ldr	r2, [r3, #4]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003224:	605a      	str	r2, [r3, #4]
 8003226:	e02f      	b.n	8003288 <HAL_I2C_Master_Receive_DMA+0x234>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2220      	movs	r2, #32
 800322c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323c:	f043 0210 	orr.w	r2, r3, #16
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e01e      	b.n	800328e <HAL_I2C_Master_Receive_DMA+0x23a>
      }
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	685a      	ldr	r2, [r3, #4]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8003266:	605a      	str	r2, [r3, #4]

      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003276:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003286:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 8003288:	2300      	movs	r3, #0
 800328a:	e000      	b.n	800328e <HAL_I2C_Master_Receive_DMA+0x23a>
  }
  else
  {
    return HAL_BUSY;
 800328c:	2302      	movs	r3, #2
  }
}
 800328e:	4618      	mov	r0, r3
 8003290:	3718      	adds	r7, #24
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
 8003296:	bf00      	nop
 8003298:	20000000 	.word	0x20000000
 800329c:	14f8b589 	.word	0x14f8b589
 80032a0:	ffff0000 	.word	0xffff0000
 80032a4:	080035b1 	.word	0x080035b1
 80032a8:	0800376f 	.word	0x0800376f

080032ac <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80032b4:	bf00      	nop
 80032b6:	370c      	adds	r7, #12
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr

080032c0 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80032c8:	bf00      	nop
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr

080032d4 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80032dc:	bf00      	nop
 80032de:	370c      	adds	r7, #12
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr

080032e8 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80032f0:	bf00      	nop
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr

080032fc <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003304:	bf00      	nop
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b088      	sub	sp, #32
 8003314:	af02      	add	r7, sp, #8
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	607a      	str	r2, [r7, #4]
 800331a:	603b      	str	r3, [r7, #0]
 800331c:	460b      	mov	r3, r1
 800331e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003324:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	2b08      	cmp	r3, #8
 800332a:	d006      	beq.n	800333a <I2C_MasterRequestWrite+0x2a>
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	2b01      	cmp	r3, #1
 8003330:	d003      	beq.n	800333a <I2C_MasterRequestWrite+0x2a>
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003338:	d108      	bne.n	800334c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003348:	601a      	str	r2, [r3, #0]
 800334a:	e00b      	b.n	8003364 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003350:	2b12      	cmp	r3, #18
 8003352:	d107      	bne.n	8003364 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003362:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	9300      	str	r3, [sp, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003370:	68f8      	ldr	r0, [r7, #12]
 8003372:	f000 fa39 	bl	80037e8 <I2C_WaitOnFlagUntilTimeout>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d00d      	beq.n	8003398 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003386:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800338a:	d103      	bne.n	8003394 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003392:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003394:	2303      	movs	r3, #3
 8003396:	e035      	b.n	8003404 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80033a0:	d108      	bne.n	80033b4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033a2:	897b      	ldrh	r3, [r7, #10]
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	461a      	mov	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80033b0:	611a      	str	r2, [r3, #16]
 80033b2:	e01b      	b.n	80033ec <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80033b4:	897b      	ldrh	r3, [r7, #10]
 80033b6:	11db      	asrs	r3, r3, #7
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	f003 0306 	and.w	r3, r3, #6
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	f063 030f 	orn	r3, r3, #15
 80033c4:	b2da      	uxtb	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	490e      	ldr	r1, [pc, #56]	@ (800340c <I2C_MasterRequestWrite+0xfc>)
 80033d2:	68f8      	ldr	r0, [r7, #12]
 80033d4:	f000 fa82 	bl	80038dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d001      	beq.n	80033e2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e010      	b.n	8003404 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80033e2:	897b      	ldrh	r3, [r7, #10]
 80033e4:	b2da      	uxtb	r2, r3
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	4907      	ldr	r1, [pc, #28]	@ (8003410 <I2C_MasterRequestWrite+0x100>)
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f000 fa72 	bl	80038dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d001      	beq.n	8003402 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e000      	b.n	8003404 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003402:	2300      	movs	r3, #0
}
 8003404:	4618      	mov	r0, r3
 8003406:	3718      	adds	r7, #24
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}
 800340c:	00010008 	.word	0x00010008
 8003410:	00010002 	.word	0x00010002

08003414 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b088      	sub	sp, #32
 8003418:	af02      	add	r7, sp, #8
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	607a      	str	r2, [r7, #4]
 800341e:	603b      	str	r3, [r7, #0]
 8003420:	460b      	mov	r3, r1
 8003422:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003428:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003438:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	2b08      	cmp	r3, #8
 800343e:	d006      	beq.n	800344e <I2C_MasterRequestRead+0x3a>
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	2b01      	cmp	r3, #1
 8003444:	d003      	beq.n	800344e <I2C_MasterRequestRead+0x3a>
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800344c:	d108      	bne.n	8003460 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800345c:	601a      	str	r2, [r3, #0]
 800345e:	e00b      	b.n	8003478 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003464:	2b11      	cmp	r3, #17
 8003466:	d107      	bne.n	8003478 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003476:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	9300      	str	r3, [sp, #0]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003484:	68f8      	ldr	r0, [r7, #12]
 8003486:	f000 f9af 	bl	80037e8 <I2C_WaitOnFlagUntilTimeout>
 800348a:	4603      	mov	r3, r0
 800348c:	2b00      	cmp	r3, #0
 800348e:	d00d      	beq.n	80034ac <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800349a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800349e:	d103      	bne.n	80034a8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034a6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	e079      	b.n	80035a0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	691b      	ldr	r3, [r3, #16]
 80034b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034b4:	d108      	bne.n	80034c8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80034b6:	897b      	ldrh	r3, [r7, #10]
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	f043 0301 	orr.w	r3, r3, #1
 80034be:	b2da      	uxtb	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	611a      	str	r2, [r3, #16]
 80034c6:	e05f      	b.n	8003588 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80034c8:	897b      	ldrh	r3, [r7, #10]
 80034ca:	11db      	asrs	r3, r3, #7
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	f003 0306 	and.w	r3, r3, #6
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	f063 030f 	orn	r3, r3, #15
 80034d8:	b2da      	uxtb	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	4930      	ldr	r1, [pc, #192]	@ (80035a8 <I2C_MasterRequestRead+0x194>)
 80034e6:	68f8      	ldr	r0, [r7, #12]
 80034e8:	f000 f9f8 	bl	80038dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d001      	beq.n	80034f6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e054      	b.n	80035a0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80034f6:	897b      	ldrh	r3, [r7, #10]
 80034f8:	b2da      	uxtb	r2, r3
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	4929      	ldr	r1, [pc, #164]	@ (80035ac <I2C_MasterRequestRead+0x198>)
 8003506:	68f8      	ldr	r0, [r7, #12]
 8003508:	f000 f9e8 	bl	80038dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d001      	beq.n	8003516 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e044      	b.n	80035a0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003516:	2300      	movs	r3, #0
 8003518:	613b      	str	r3, [r7, #16]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	695b      	ldr	r3, [r3, #20]
 8003520:	613b      	str	r3, [r7, #16]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	699b      	ldr	r3, [r3, #24]
 8003528:	613b      	str	r3, [r7, #16]
 800352a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800353a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	9300      	str	r3, [sp, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003548:	68f8      	ldr	r0, [r7, #12]
 800354a:	f000 f94d 	bl	80037e8 <I2C_WaitOnFlagUntilTimeout>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d00d      	beq.n	8003570 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800355e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003562:	d103      	bne.n	800356c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800356a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800356c:	2303      	movs	r3, #3
 800356e:	e017      	b.n	80035a0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003570:	897b      	ldrh	r3, [r7, #10]
 8003572:	11db      	asrs	r3, r3, #7
 8003574:	b2db      	uxtb	r3, r3
 8003576:	f003 0306 	and.w	r3, r3, #6
 800357a:	b2db      	uxtb	r3, r3
 800357c:	f063 030e 	orn	r3, r3, #14
 8003580:	b2da      	uxtb	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	4907      	ldr	r1, [pc, #28]	@ (80035ac <I2C_MasterRequestRead+0x198>)
 800358e:	68f8      	ldr	r0, [r7, #12]
 8003590:	f000 f9a4 	bl	80038dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e000      	b.n	80035a0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800359e:	2300      	movs	r3, #0
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3718      	adds	r7, #24
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	00010008 	.word	0x00010008
 80035ac:	00010002 	.word	0x00010002

080035b0 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b086      	sub	sp, #24
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035bc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035c4:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80035cc:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035d2:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	685a      	ldr	r2, [r3, #4]
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80035e2:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d003      	beq.n	80035f4 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035f0:	2200      	movs	r2, #0
 80035f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d003      	beq.n	8003604 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003600:	2200      	movs	r2, #0
 8003602:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8003604:	7cfb      	ldrb	r3, [r7, #19]
 8003606:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800360a:	2b21      	cmp	r3, #33	@ 0x21
 800360c:	d007      	beq.n	800361e <I2C_DMAXferCplt+0x6e>
 800360e:	7cfb      	ldrb	r3, [r7, #19]
 8003610:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8003614:	2b22      	cmp	r3, #34	@ 0x22
 8003616:	d131      	bne.n	800367c <I2C_DMAXferCplt+0xcc>
 8003618:	7cbb      	ldrb	r3, [r7, #18]
 800361a:	2b20      	cmp	r3, #32
 800361c:	d12e      	bne.n	800367c <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800362c:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	2200      	movs	r2, #0
 8003632:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003634:	7cfb      	ldrb	r3, [r7, #19]
 8003636:	2b29      	cmp	r3, #41	@ 0x29
 8003638:	d10a      	bne.n	8003650 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	2221      	movs	r2, #33	@ 0x21
 800363e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	2228      	movs	r2, #40	@ 0x28
 8003644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003648:	6978      	ldr	r0, [r7, #20]
 800364a:	f7ff fe39 	bl	80032c0 <HAL_I2C_SlaveTxCpltCallback>
 800364e:	e00c      	b.n	800366a <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003650:	7cfb      	ldrb	r3, [r7, #19]
 8003652:	2b2a      	cmp	r3, #42	@ 0x2a
 8003654:	d109      	bne.n	800366a <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	2222      	movs	r2, #34	@ 0x22
 800365a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	2228      	movs	r2, #40	@ 0x28
 8003660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003664:	6978      	ldr	r0, [r7, #20]
 8003666:	f7ff fe35 	bl	80032d4 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	685a      	ldr	r2, [r3, #4]
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003678:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800367a:	e074      	b.n	8003766 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003682:	b2db      	uxtb	r3, r3
 8003684:	2b00      	cmp	r3, #0
 8003686:	d06e      	beq.n	8003766 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800368c:	b29b      	uxth	r3, r3
 800368e:	2b01      	cmp	r3, #1
 8003690:	d107      	bne.n	80036a2 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036a0:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	685a      	ldr	r2, [r3, #4]
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80036b0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80036b8:	d009      	beq.n	80036ce <I2C_DMAXferCplt+0x11e>
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2b08      	cmp	r3, #8
 80036be:	d006      	beq.n	80036ce <I2C_DMAXferCplt+0x11e>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80036c6:	d002      	beq.n	80036ce <I2C_DMAXferCplt+0x11e>
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2b20      	cmp	r3, #32
 80036cc:	d107      	bne.n	80036de <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036dc:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	685a      	ldr	r2, [r3, #4]
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80036ec:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	685a      	ldr	r2, [r3, #4]
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036fc:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	2200      	movs	r2, #0
 8003702:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003708:	2b00      	cmp	r3, #0
 800370a:	d003      	beq.n	8003714 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 800370c:	6978      	ldr	r0, [r7, #20]
 800370e:	f7ff fdf5 	bl	80032fc <HAL_I2C_ErrorCallback>
}
 8003712:	e028      	b.n	8003766 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	2220      	movs	r2, #32
 8003718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003722:	b2db      	uxtb	r3, r3
 8003724:	2b40      	cmp	r3, #64	@ 0x40
 8003726:	d10a      	bne.n	800373e <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	2200      	movs	r2, #0
 800372c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	2200      	movs	r2, #0
 8003734:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8003736:	6978      	ldr	r0, [r7, #20]
 8003738:	f7ff fdd6 	bl	80032e8 <HAL_I2C_MemRxCpltCallback>
}
 800373c:	e013      	b.n	8003766 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2b08      	cmp	r3, #8
 800374a:	d002      	beq.n	8003752 <I2C_DMAXferCplt+0x1a2>
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2b20      	cmp	r3, #32
 8003750:	d103      	bne.n	800375a <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	2200      	movs	r2, #0
 8003756:	631a      	str	r2, [r3, #48]	@ 0x30
 8003758:	e002      	b.n	8003760 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	2212      	movs	r2, #18
 800375e:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8003760:	6978      	ldr	r0, [r7, #20]
 8003762:	f7ff fda3 	bl	80032ac <HAL_I2C_MasterRxCpltCallback>
}
 8003766:	bf00      	nop
 8003768:	3718      	adds	r7, #24
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}

0800376e <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800376e:	b580      	push	{r7, lr}
 8003770:	b084      	sub	sp, #16
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800377a:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003780:	2b00      	cmp	r3, #0
 8003782:	d003      	beq.n	800378c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003788:	2200      	movs	r2, #0
 800378a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003790:	2b00      	cmp	r3, #0
 8003792:	d003      	beq.n	800379c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003798:	2200      	movs	r2, #0
 800379a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f7fe fa0f 	bl	8001bc0 <HAL_DMA_GetError>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d01b      	beq.n	80037e0 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037b6:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2200      	movs	r2, #0
 80037bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2220      	movs	r2, #32
 80037c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2200      	movs	r2, #0
 80037ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d2:	f043 0210 	orr.w	r2, r3, #16
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80037da:	68f8      	ldr	r0, [r7, #12]
 80037dc:	f7ff fd8e 	bl	80032fc <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80037e0:	bf00      	nop
 80037e2:	3710      	adds	r7, #16
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	60b9      	str	r1, [r7, #8]
 80037f2:	603b      	str	r3, [r7, #0]
 80037f4:	4613      	mov	r3, r2
 80037f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037f8:	e048      	b.n	800388c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003800:	d044      	beq.n	800388c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003802:	f7fe f873 	bl	80018ec <HAL_GetTick>
 8003806:	4602      	mov	r2, r0
 8003808:	69bb      	ldr	r3, [r7, #24]
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	683a      	ldr	r2, [r7, #0]
 800380e:	429a      	cmp	r2, r3
 8003810:	d302      	bcc.n	8003818 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d139      	bne.n	800388c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	0c1b      	lsrs	r3, r3, #16
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b01      	cmp	r3, #1
 8003820:	d10d      	bne.n	800383e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	695b      	ldr	r3, [r3, #20]
 8003828:	43da      	mvns	r2, r3
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	4013      	ands	r3, r2
 800382e:	b29b      	uxth	r3, r3
 8003830:	2b00      	cmp	r3, #0
 8003832:	bf0c      	ite	eq
 8003834:	2301      	moveq	r3, #1
 8003836:	2300      	movne	r3, #0
 8003838:	b2db      	uxtb	r3, r3
 800383a:	461a      	mov	r2, r3
 800383c:	e00c      	b.n	8003858 <I2C_WaitOnFlagUntilTimeout+0x70>
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	699b      	ldr	r3, [r3, #24]
 8003844:	43da      	mvns	r2, r3
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	4013      	ands	r3, r2
 800384a:	b29b      	uxth	r3, r3
 800384c:	2b00      	cmp	r3, #0
 800384e:	bf0c      	ite	eq
 8003850:	2301      	moveq	r3, #1
 8003852:	2300      	movne	r3, #0
 8003854:	b2db      	uxtb	r3, r3
 8003856:	461a      	mov	r2, r3
 8003858:	79fb      	ldrb	r3, [r7, #7]
 800385a:	429a      	cmp	r2, r3
 800385c:	d116      	bne.n	800388c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2220      	movs	r2, #32
 8003868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003878:	f043 0220 	orr.w	r2, r3, #32
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2200      	movs	r2, #0
 8003884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e023      	b.n	80038d4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	0c1b      	lsrs	r3, r3, #16
 8003890:	b2db      	uxtb	r3, r3
 8003892:	2b01      	cmp	r3, #1
 8003894:	d10d      	bne.n	80038b2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	695b      	ldr	r3, [r3, #20]
 800389c:	43da      	mvns	r2, r3
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	4013      	ands	r3, r2
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	bf0c      	ite	eq
 80038a8:	2301      	moveq	r3, #1
 80038aa:	2300      	movne	r3, #0
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	461a      	mov	r2, r3
 80038b0:	e00c      	b.n	80038cc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	699b      	ldr	r3, [r3, #24]
 80038b8:	43da      	mvns	r2, r3
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	4013      	ands	r3, r2
 80038be:	b29b      	uxth	r3, r3
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	bf0c      	ite	eq
 80038c4:	2301      	moveq	r3, #1
 80038c6:	2300      	movne	r3, #0
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	461a      	mov	r2, r3
 80038cc:	79fb      	ldrb	r3, [r7, #7]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d093      	beq.n	80037fa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038d2:	2300      	movs	r3, #0
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3710      	adds	r7, #16
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}

080038dc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	607a      	str	r2, [r7, #4]
 80038e8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038ea:	e071      	b.n	80039d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	695b      	ldr	r3, [r3, #20]
 80038f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038fa:	d123      	bne.n	8003944 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800390a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003914:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2200      	movs	r2, #0
 800391a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2220      	movs	r2, #32
 8003920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003930:	f043 0204 	orr.w	r2, r3, #4
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2200      	movs	r2, #0
 800393c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e067      	b.n	8003a14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800394a:	d041      	beq.n	80039d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800394c:	f7fd ffce 	bl	80018ec <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	429a      	cmp	r2, r3
 800395a:	d302      	bcc.n	8003962 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d136      	bne.n	80039d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	0c1b      	lsrs	r3, r3, #16
 8003966:	b2db      	uxtb	r3, r3
 8003968:	2b01      	cmp	r3, #1
 800396a:	d10c      	bne.n	8003986 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	43da      	mvns	r2, r3
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	4013      	ands	r3, r2
 8003978:	b29b      	uxth	r3, r3
 800397a:	2b00      	cmp	r3, #0
 800397c:	bf14      	ite	ne
 800397e:	2301      	movne	r3, #1
 8003980:	2300      	moveq	r3, #0
 8003982:	b2db      	uxtb	r3, r3
 8003984:	e00b      	b.n	800399e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	699b      	ldr	r3, [r3, #24]
 800398c:	43da      	mvns	r2, r3
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	4013      	ands	r3, r2
 8003992:	b29b      	uxth	r3, r3
 8003994:	2b00      	cmp	r3, #0
 8003996:	bf14      	ite	ne
 8003998:	2301      	movne	r3, #1
 800399a:	2300      	moveq	r3, #0
 800399c:	b2db      	uxtb	r3, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d016      	beq.n	80039d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2200      	movs	r2, #0
 80039a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2220      	movs	r2, #32
 80039ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039bc:	f043 0220 	orr.w	r2, r3, #32
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e021      	b.n	8003a14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	0c1b      	lsrs	r3, r3, #16
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d10c      	bne.n	80039f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	695b      	ldr	r3, [r3, #20]
 80039e0:	43da      	mvns	r2, r3
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	4013      	ands	r3, r2
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	bf14      	ite	ne
 80039ec:	2301      	movne	r3, #1
 80039ee:	2300      	moveq	r3, #0
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	e00b      	b.n	8003a0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	699b      	ldr	r3, [r3, #24]
 80039fa:	43da      	mvns	r2, r3
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	4013      	ands	r3, r2
 8003a00:	b29b      	uxth	r3, r3
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	bf14      	ite	ne
 8003a06:	2301      	movne	r3, #1
 8003a08:	2300      	moveq	r3, #0
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	f47f af6d 	bne.w	80038ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003a12:	2300      	movs	r3, #0
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3710      	adds	r7, #16
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a28:	e034      	b.n	8003a94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f000 f8e3 	bl	8003bf6 <I2C_IsAcknowledgeFailed>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d001      	beq.n	8003a3a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e034      	b.n	8003aa4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a40:	d028      	beq.n	8003a94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a42:	f7fd ff53 	bl	80018ec <HAL_GetTick>
 8003a46:	4602      	mov	r2, r0
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	1ad3      	subs	r3, r2, r3
 8003a4c:	68ba      	ldr	r2, [r7, #8]
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d302      	bcc.n	8003a58 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d11d      	bne.n	8003a94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	695b      	ldr	r3, [r3, #20]
 8003a5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a62:	2b80      	cmp	r3, #128	@ 0x80
 8003a64:	d016      	beq.n	8003a94 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2220      	movs	r2, #32
 8003a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2200      	movs	r2, #0
 8003a78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a80:	f043 0220 	orr.w	r2, r3, #32
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e007      	b.n	8003aa4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	695b      	ldr	r3, [r3, #20]
 8003a9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a9e:	2b80      	cmp	r3, #128	@ 0x80
 8003aa0:	d1c3      	bne.n	8003a2a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003aa2:	2300      	movs	r3, #0
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3710      	adds	r7, #16
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}

08003aac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b084      	sub	sp, #16
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	60f8      	str	r0, [r7, #12]
 8003ab4:	60b9      	str	r1, [r7, #8]
 8003ab6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ab8:	e034      	b.n	8003b24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003aba:	68f8      	ldr	r0, [r7, #12]
 8003abc:	f000 f89b 	bl	8003bf6 <I2C_IsAcknowledgeFailed>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d001      	beq.n	8003aca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e034      	b.n	8003b34 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ad0:	d028      	beq.n	8003b24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ad2:	f7fd ff0b 	bl	80018ec <HAL_GetTick>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	68ba      	ldr	r2, [r7, #8]
 8003ade:	429a      	cmp	r2, r3
 8003ae0:	d302      	bcc.n	8003ae8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d11d      	bne.n	8003b24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	695b      	ldr	r3, [r3, #20]
 8003aee:	f003 0304 	and.w	r3, r3, #4
 8003af2:	2b04      	cmp	r3, #4
 8003af4:	d016      	beq.n	8003b24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2200      	movs	r2, #0
 8003afa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2220      	movs	r2, #32
 8003b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b10:	f043 0220 	orr.w	r2, r3, #32
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e007      	b.n	8003b34 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	f003 0304 	and.w	r3, r3, #4
 8003b2e:	2b04      	cmp	r3, #4
 8003b30:	d1c3      	bne.n	8003aba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3710      	adds	r7, #16
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b084      	sub	sp, #16
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b48:	e049      	b.n	8003bde <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	695b      	ldr	r3, [r3, #20]
 8003b50:	f003 0310 	and.w	r3, r3, #16
 8003b54:	2b10      	cmp	r3, #16
 8003b56:	d119      	bne.n	8003b8c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f06f 0210 	mvn.w	r2, #16
 8003b60:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2220      	movs	r2, #32
 8003b6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e030      	b.n	8003bee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b8c:	f7fd feae 	bl	80018ec <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	68ba      	ldr	r2, [r7, #8]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d302      	bcc.n	8003ba2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d11d      	bne.n	8003bde <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	695b      	ldr	r3, [r3, #20]
 8003ba8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bac:	2b40      	cmp	r3, #64	@ 0x40
 8003bae:	d016      	beq.n	8003bde <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2220      	movs	r2, #32
 8003bba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bca:	f043 0220 	orr.w	r2, r3, #32
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e007      	b.n	8003bee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	695b      	ldr	r3, [r3, #20]
 8003be4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003be8:	2b40      	cmp	r3, #64	@ 0x40
 8003bea:	d1ae      	bne.n	8003b4a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3710      	adds	r7, #16
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}

08003bf6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003bf6:	b480      	push	{r7}
 8003bf8:	b083      	sub	sp, #12
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	695b      	ldr	r3, [r3, #20]
 8003c04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c0c:	d11b      	bne.n	8003c46 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c16:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2220      	movs	r2, #32
 8003c22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c32:	f043 0204 	orr.w	r2, r3, #4
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e000      	b.n	8003c48 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	370c      	adds	r7, #12
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c52:	4770      	bx	lr

08003c54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b086      	sub	sp, #24
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d101      	bne.n	8003c66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e267      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d075      	beq.n	8003d5e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003c72:	4b88      	ldr	r3, [pc, #544]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	f003 030c 	and.w	r3, r3, #12
 8003c7a:	2b04      	cmp	r3, #4
 8003c7c:	d00c      	beq.n	8003c98 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c7e:	4b85      	ldr	r3, [pc, #532]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003c86:	2b08      	cmp	r3, #8
 8003c88:	d112      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c8a:	4b82      	ldr	r3, [pc, #520]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c92:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c96:	d10b      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c98:	4b7e      	ldr	r3, [pc, #504]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d05b      	beq.n	8003d5c <HAL_RCC_OscConfig+0x108>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d157      	bne.n	8003d5c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	e242      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cb8:	d106      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x74>
 8003cba:	4b76      	ldr	r3, [pc, #472]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a75      	ldr	r2, [pc, #468]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003cc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cc4:	6013      	str	r3, [r2, #0]
 8003cc6:	e01d      	b.n	8003d04 <HAL_RCC_OscConfig+0xb0>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cd0:	d10c      	bne.n	8003cec <HAL_RCC_OscConfig+0x98>
 8003cd2:	4b70      	ldr	r3, [pc, #448]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a6f      	ldr	r2, [pc, #444]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003cd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cdc:	6013      	str	r3, [r2, #0]
 8003cde:	4b6d      	ldr	r3, [pc, #436]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a6c      	ldr	r2, [pc, #432]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003ce4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ce8:	6013      	str	r3, [r2, #0]
 8003cea:	e00b      	b.n	8003d04 <HAL_RCC_OscConfig+0xb0>
 8003cec:	4b69      	ldr	r3, [pc, #420]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a68      	ldr	r2, [pc, #416]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003cf2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cf6:	6013      	str	r3, [r2, #0]
 8003cf8:	4b66      	ldr	r3, [pc, #408]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a65      	ldr	r2, [pc, #404]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003cfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d013      	beq.n	8003d34 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d0c:	f7fd fdee 	bl	80018ec <HAL_GetTick>
 8003d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d12:	e008      	b.n	8003d26 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d14:	f7fd fdea 	bl	80018ec <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	2b64      	cmp	r3, #100	@ 0x64
 8003d20:	d901      	bls.n	8003d26 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e207      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d26:	4b5b      	ldr	r3, [pc, #364]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d0f0      	beq.n	8003d14 <HAL_RCC_OscConfig+0xc0>
 8003d32:	e014      	b.n	8003d5e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d34:	f7fd fdda 	bl	80018ec <HAL_GetTick>
 8003d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d3a:	e008      	b.n	8003d4e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d3c:	f7fd fdd6 	bl	80018ec <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	2b64      	cmp	r3, #100	@ 0x64
 8003d48:	d901      	bls.n	8003d4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e1f3      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d4e:	4b51      	ldr	r3, [pc, #324]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d1f0      	bne.n	8003d3c <HAL_RCC_OscConfig+0xe8>
 8003d5a:	e000      	b.n	8003d5e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d063      	beq.n	8003e32 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003d6a:	4b4a      	ldr	r3, [pc, #296]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f003 030c 	and.w	r3, r3, #12
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00b      	beq.n	8003d8e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d76:	4b47      	ldr	r3, [pc, #284]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003d7e:	2b08      	cmp	r3, #8
 8003d80:	d11c      	bne.n	8003dbc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d82:	4b44      	ldr	r3, [pc, #272]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d116      	bne.n	8003dbc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d8e:	4b41      	ldr	r3, [pc, #260]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0302 	and.w	r3, r3, #2
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d005      	beq.n	8003da6 <HAL_RCC_OscConfig+0x152>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	68db      	ldr	r3, [r3, #12]
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d001      	beq.n	8003da6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e1c7      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003da6:	4b3b      	ldr	r3, [pc, #236]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	00db      	lsls	r3, r3, #3
 8003db4:	4937      	ldr	r1, [pc, #220]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dba:	e03a      	b.n	8003e32 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d020      	beq.n	8003e06 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003dc4:	4b34      	ldr	r3, [pc, #208]	@ (8003e98 <HAL_RCC_OscConfig+0x244>)
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dca:	f7fd fd8f 	bl	80018ec <HAL_GetTick>
 8003dce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dd0:	e008      	b.n	8003de4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dd2:	f7fd fd8b 	bl	80018ec <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d901      	bls.n	8003de4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e1a8      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003de4:	4b2b      	ldr	r3, [pc, #172]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 0302 	and.w	r3, r3, #2
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d0f0      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003df0:	4b28      	ldr	r3, [pc, #160]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	691b      	ldr	r3, [r3, #16]
 8003dfc:	00db      	lsls	r3, r3, #3
 8003dfe:	4925      	ldr	r1, [pc, #148]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003e00:	4313      	orrs	r3, r2
 8003e02:	600b      	str	r3, [r1, #0]
 8003e04:	e015      	b.n	8003e32 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e06:	4b24      	ldr	r3, [pc, #144]	@ (8003e98 <HAL_RCC_OscConfig+0x244>)
 8003e08:	2200      	movs	r2, #0
 8003e0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e0c:	f7fd fd6e 	bl	80018ec <HAL_GetTick>
 8003e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e12:	e008      	b.n	8003e26 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e14:	f7fd fd6a 	bl	80018ec <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	2b02      	cmp	r3, #2
 8003e20:	d901      	bls.n	8003e26 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e187      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e26:	4b1b      	ldr	r3, [pc, #108]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1f0      	bne.n	8003e14 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0308 	and.w	r3, r3, #8
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d036      	beq.n	8003eac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	695b      	ldr	r3, [r3, #20]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d016      	beq.n	8003e74 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e46:	4b15      	ldr	r3, [pc, #84]	@ (8003e9c <HAL_RCC_OscConfig+0x248>)
 8003e48:	2201      	movs	r2, #1
 8003e4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e4c:	f7fd fd4e 	bl	80018ec <HAL_GetTick>
 8003e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e52:	e008      	b.n	8003e66 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e54:	f7fd fd4a 	bl	80018ec <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e167      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e66:	4b0b      	ldr	r3, [pc, #44]	@ (8003e94 <HAL_RCC_OscConfig+0x240>)
 8003e68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e6a:	f003 0302 	and.w	r3, r3, #2
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d0f0      	beq.n	8003e54 <HAL_RCC_OscConfig+0x200>
 8003e72:	e01b      	b.n	8003eac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e74:	4b09      	ldr	r3, [pc, #36]	@ (8003e9c <HAL_RCC_OscConfig+0x248>)
 8003e76:	2200      	movs	r2, #0
 8003e78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e7a:	f7fd fd37 	bl	80018ec <HAL_GetTick>
 8003e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e80:	e00e      	b.n	8003ea0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e82:	f7fd fd33 	bl	80018ec <HAL_GetTick>
 8003e86:	4602      	mov	r2, r0
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	2b02      	cmp	r3, #2
 8003e8e:	d907      	bls.n	8003ea0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003e90:	2303      	movs	r3, #3
 8003e92:	e150      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
 8003e94:	40023800 	.word	0x40023800
 8003e98:	42470000 	.word	0x42470000
 8003e9c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ea0:	4b88      	ldr	r3, [pc, #544]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003ea2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ea4:	f003 0302 	and.w	r3, r3, #2
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d1ea      	bne.n	8003e82 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0304 	and.w	r3, r3, #4
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	f000 8097 	beq.w	8003fe8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ebe:	4b81      	ldr	r3, [pc, #516]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d10f      	bne.n	8003eea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003eca:	2300      	movs	r3, #0
 8003ecc:	60bb      	str	r3, [r7, #8]
 8003ece:	4b7d      	ldr	r3, [pc, #500]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed2:	4a7c      	ldr	r2, [pc, #496]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003ed4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ed8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003eda:	4b7a      	ldr	r3, [pc, #488]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ede:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ee2:	60bb      	str	r3, [r7, #8]
 8003ee4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eea:	4b77      	ldr	r3, [pc, #476]	@ (80040c8 <HAL_RCC_OscConfig+0x474>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d118      	bne.n	8003f28 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ef6:	4b74      	ldr	r3, [pc, #464]	@ (80040c8 <HAL_RCC_OscConfig+0x474>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a73      	ldr	r2, [pc, #460]	@ (80040c8 <HAL_RCC_OscConfig+0x474>)
 8003efc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f02:	f7fd fcf3 	bl	80018ec <HAL_GetTick>
 8003f06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f08:	e008      	b.n	8003f1c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f0a:	f7fd fcef 	bl	80018ec <HAL_GetTick>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	1ad3      	subs	r3, r2, r3
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	d901      	bls.n	8003f1c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f18:	2303      	movs	r3, #3
 8003f1a:	e10c      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f1c:	4b6a      	ldr	r3, [pc, #424]	@ (80040c8 <HAL_RCC_OscConfig+0x474>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d0f0      	beq.n	8003f0a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d106      	bne.n	8003f3e <HAL_RCC_OscConfig+0x2ea>
 8003f30:	4b64      	ldr	r3, [pc, #400]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f34:	4a63      	ldr	r2, [pc, #396]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f36:	f043 0301 	orr.w	r3, r3, #1
 8003f3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f3c:	e01c      	b.n	8003f78 <HAL_RCC_OscConfig+0x324>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	2b05      	cmp	r3, #5
 8003f44:	d10c      	bne.n	8003f60 <HAL_RCC_OscConfig+0x30c>
 8003f46:	4b5f      	ldr	r3, [pc, #380]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f4a:	4a5e      	ldr	r2, [pc, #376]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f4c:	f043 0304 	orr.w	r3, r3, #4
 8003f50:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f52:	4b5c      	ldr	r3, [pc, #368]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f56:	4a5b      	ldr	r2, [pc, #364]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f58:	f043 0301 	orr.w	r3, r3, #1
 8003f5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f5e:	e00b      	b.n	8003f78 <HAL_RCC_OscConfig+0x324>
 8003f60:	4b58      	ldr	r3, [pc, #352]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f64:	4a57      	ldr	r2, [pc, #348]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f66:	f023 0301 	bic.w	r3, r3, #1
 8003f6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f6c:	4b55      	ldr	r3, [pc, #340]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f70:	4a54      	ldr	r2, [pc, #336]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003f72:	f023 0304 	bic.w	r3, r3, #4
 8003f76:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d015      	beq.n	8003fac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f80:	f7fd fcb4 	bl	80018ec <HAL_GetTick>
 8003f84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f86:	e00a      	b.n	8003f9e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f88:	f7fd fcb0 	bl	80018ec <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d901      	bls.n	8003f9e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e0cb      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f9e:	4b49      	ldr	r3, [pc, #292]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003fa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fa2:	f003 0302 	and.w	r3, r3, #2
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d0ee      	beq.n	8003f88 <HAL_RCC_OscConfig+0x334>
 8003faa:	e014      	b.n	8003fd6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fac:	f7fd fc9e 	bl	80018ec <HAL_GetTick>
 8003fb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fb2:	e00a      	b.n	8003fca <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fb4:	f7fd fc9a 	bl	80018ec <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d901      	bls.n	8003fca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e0b5      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fca:	4b3e      	ldr	r3, [pc, #248]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003fcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fce:	f003 0302 	and.w	r3, r3, #2
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d1ee      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003fd6:	7dfb      	ldrb	r3, [r7, #23]
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d105      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fdc:	4b39      	ldr	r3, [pc, #228]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe0:	4a38      	ldr	r2, [pc, #224]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003fe2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fe6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	699b      	ldr	r3, [r3, #24]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	f000 80a1 	beq.w	8004134 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ff2:	4b34      	ldr	r3, [pc, #208]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f003 030c 	and.w	r3, r3, #12
 8003ffa:	2b08      	cmp	r3, #8
 8003ffc:	d05c      	beq.n	80040b8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	699b      	ldr	r3, [r3, #24]
 8004002:	2b02      	cmp	r3, #2
 8004004:	d141      	bne.n	800408a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004006:	4b31      	ldr	r3, [pc, #196]	@ (80040cc <HAL_RCC_OscConfig+0x478>)
 8004008:	2200      	movs	r2, #0
 800400a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800400c:	f7fd fc6e 	bl	80018ec <HAL_GetTick>
 8004010:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004012:	e008      	b.n	8004026 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004014:	f7fd fc6a 	bl	80018ec <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	2b02      	cmp	r3, #2
 8004020:	d901      	bls.n	8004026 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	e087      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004026:	4b27      	ldr	r3, [pc, #156]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800402e:	2b00      	cmp	r3, #0
 8004030:	d1f0      	bne.n	8004014 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	69da      	ldr	r2, [r3, #28]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6a1b      	ldr	r3, [r3, #32]
 800403a:	431a      	orrs	r2, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004040:	019b      	lsls	r3, r3, #6
 8004042:	431a      	orrs	r2, r3
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004048:	085b      	lsrs	r3, r3, #1
 800404a:	3b01      	subs	r3, #1
 800404c:	041b      	lsls	r3, r3, #16
 800404e:	431a      	orrs	r2, r3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004054:	061b      	lsls	r3, r3, #24
 8004056:	491b      	ldr	r1, [pc, #108]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 8004058:	4313      	orrs	r3, r2
 800405a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800405c:	4b1b      	ldr	r3, [pc, #108]	@ (80040cc <HAL_RCC_OscConfig+0x478>)
 800405e:	2201      	movs	r2, #1
 8004060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004062:	f7fd fc43 	bl	80018ec <HAL_GetTick>
 8004066:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004068:	e008      	b.n	800407c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800406a:	f7fd fc3f 	bl	80018ec <HAL_GetTick>
 800406e:	4602      	mov	r2, r0
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	2b02      	cmp	r3, #2
 8004076:	d901      	bls.n	800407c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004078:	2303      	movs	r3, #3
 800407a:	e05c      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800407c:	4b11      	ldr	r3, [pc, #68]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004084:	2b00      	cmp	r3, #0
 8004086:	d0f0      	beq.n	800406a <HAL_RCC_OscConfig+0x416>
 8004088:	e054      	b.n	8004134 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800408a:	4b10      	ldr	r3, [pc, #64]	@ (80040cc <HAL_RCC_OscConfig+0x478>)
 800408c:	2200      	movs	r2, #0
 800408e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004090:	f7fd fc2c 	bl	80018ec <HAL_GetTick>
 8004094:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004096:	e008      	b.n	80040aa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004098:	f7fd fc28 	bl	80018ec <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d901      	bls.n	80040aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e045      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040aa:	4b06      	ldr	r3, [pc, #24]	@ (80040c4 <HAL_RCC_OscConfig+0x470>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d1f0      	bne.n	8004098 <HAL_RCC_OscConfig+0x444>
 80040b6:	e03d      	b.n	8004134 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d107      	bne.n	80040d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e038      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
 80040c4:	40023800 	.word	0x40023800
 80040c8:	40007000 	.word	0x40007000
 80040cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80040d0:	4b1b      	ldr	r3, [pc, #108]	@ (8004140 <HAL_RCC_OscConfig+0x4ec>)
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	699b      	ldr	r3, [r3, #24]
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d028      	beq.n	8004130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d121      	bne.n	8004130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d11a      	bne.n	8004130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004100:	4013      	ands	r3, r2
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004106:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004108:	4293      	cmp	r3, r2
 800410a:	d111      	bne.n	8004130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004116:	085b      	lsrs	r3, r3, #1
 8004118:	3b01      	subs	r3, #1
 800411a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800411c:	429a      	cmp	r2, r3
 800411e:	d107      	bne.n	8004130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800412a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800412c:	429a      	cmp	r2, r3
 800412e:	d001      	beq.n	8004134 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e000      	b.n	8004136 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3718      	adds	r7, #24
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	40023800 	.word	0x40023800

08004144 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d101      	bne.n	8004158 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e0cc      	b.n	80042f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004158:	4b68      	ldr	r3, [pc, #416]	@ (80042fc <HAL_RCC_ClockConfig+0x1b8>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0307 	and.w	r3, r3, #7
 8004160:	683a      	ldr	r2, [r7, #0]
 8004162:	429a      	cmp	r2, r3
 8004164:	d90c      	bls.n	8004180 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004166:	4b65      	ldr	r3, [pc, #404]	@ (80042fc <HAL_RCC_ClockConfig+0x1b8>)
 8004168:	683a      	ldr	r2, [r7, #0]
 800416a:	b2d2      	uxtb	r2, r2
 800416c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800416e:	4b63      	ldr	r3, [pc, #396]	@ (80042fc <HAL_RCC_ClockConfig+0x1b8>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0307 	and.w	r3, r3, #7
 8004176:	683a      	ldr	r2, [r7, #0]
 8004178:	429a      	cmp	r2, r3
 800417a:	d001      	beq.n	8004180 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e0b8      	b.n	80042f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0302 	and.w	r3, r3, #2
 8004188:	2b00      	cmp	r3, #0
 800418a:	d020      	beq.n	80041ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 0304 	and.w	r3, r3, #4
 8004194:	2b00      	cmp	r3, #0
 8004196:	d005      	beq.n	80041a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004198:	4b59      	ldr	r3, [pc, #356]	@ (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	4a58      	ldr	r2, [pc, #352]	@ (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 800419e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80041a2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 0308 	and.w	r3, r3, #8
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d005      	beq.n	80041bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041b0:	4b53      	ldr	r3, [pc, #332]	@ (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	4a52      	ldr	r2, [pc, #328]	@ (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 80041b6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80041ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041bc:	4b50      	ldr	r3, [pc, #320]	@ (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	494d      	ldr	r1, [pc, #308]	@ (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 80041ca:	4313      	orrs	r3, r2
 80041cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0301 	and.w	r3, r3, #1
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d044      	beq.n	8004264 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d107      	bne.n	80041f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041e2:	4b47      	ldr	r3, [pc, #284]	@ (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d119      	bne.n	8004222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e07f      	b.n	80042f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	2b02      	cmp	r3, #2
 80041f8:	d003      	beq.n	8004202 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041fe:	2b03      	cmp	r3, #3
 8004200:	d107      	bne.n	8004212 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004202:	4b3f      	ldr	r3, [pc, #252]	@ (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d109      	bne.n	8004222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e06f      	b.n	80042f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004212:	4b3b      	ldr	r3, [pc, #236]	@ (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0302 	and.w	r3, r3, #2
 800421a:	2b00      	cmp	r3, #0
 800421c:	d101      	bne.n	8004222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e067      	b.n	80042f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004222:	4b37      	ldr	r3, [pc, #220]	@ (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	f023 0203 	bic.w	r2, r3, #3
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	4934      	ldr	r1, [pc, #208]	@ (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 8004230:	4313      	orrs	r3, r2
 8004232:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004234:	f7fd fb5a 	bl	80018ec <HAL_GetTick>
 8004238:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800423a:	e00a      	b.n	8004252 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800423c:	f7fd fb56 	bl	80018ec <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	f241 3288 	movw	r2, #5000	@ 0x1388
 800424a:	4293      	cmp	r3, r2
 800424c:	d901      	bls.n	8004252 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	e04f      	b.n	80042f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004252:	4b2b      	ldr	r3, [pc, #172]	@ (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	f003 020c 	and.w	r2, r3, #12
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	429a      	cmp	r2, r3
 8004262:	d1eb      	bne.n	800423c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004264:	4b25      	ldr	r3, [pc, #148]	@ (80042fc <HAL_RCC_ClockConfig+0x1b8>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 0307 	and.w	r3, r3, #7
 800426c:	683a      	ldr	r2, [r7, #0]
 800426e:	429a      	cmp	r2, r3
 8004270:	d20c      	bcs.n	800428c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004272:	4b22      	ldr	r3, [pc, #136]	@ (80042fc <HAL_RCC_ClockConfig+0x1b8>)
 8004274:	683a      	ldr	r2, [r7, #0]
 8004276:	b2d2      	uxtb	r2, r2
 8004278:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800427a:	4b20      	ldr	r3, [pc, #128]	@ (80042fc <HAL_RCC_ClockConfig+0x1b8>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0307 	and.w	r3, r3, #7
 8004282:	683a      	ldr	r2, [r7, #0]
 8004284:	429a      	cmp	r2, r3
 8004286:	d001      	beq.n	800428c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e032      	b.n	80042f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0304 	and.w	r3, r3, #4
 8004294:	2b00      	cmp	r3, #0
 8004296:	d008      	beq.n	80042aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004298:	4b19      	ldr	r3, [pc, #100]	@ (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	4916      	ldr	r1, [pc, #88]	@ (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 80042a6:	4313      	orrs	r3, r2
 80042a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0308 	and.w	r3, r3, #8
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d009      	beq.n	80042ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042b6:	4b12      	ldr	r3, [pc, #72]	@ (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	691b      	ldr	r3, [r3, #16]
 80042c2:	00db      	lsls	r3, r3, #3
 80042c4:	490e      	ldr	r1, [pc, #56]	@ (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 80042c6:	4313      	orrs	r3, r2
 80042c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80042ca:	f000 f821 	bl	8004310 <HAL_RCC_GetSysClockFreq>
 80042ce:	4602      	mov	r2, r0
 80042d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004300 <HAL_RCC_ClockConfig+0x1bc>)
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	091b      	lsrs	r3, r3, #4
 80042d6:	f003 030f 	and.w	r3, r3, #15
 80042da:	490a      	ldr	r1, [pc, #40]	@ (8004304 <HAL_RCC_ClockConfig+0x1c0>)
 80042dc:	5ccb      	ldrb	r3, [r1, r3]
 80042de:	fa22 f303 	lsr.w	r3, r2, r3
 80042e2:	4a09      	ldr	r2, [pc, #36]	@ (8004308 <HAL_RCC_ClockConfig+0x1c4>)
 80042e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80042e6:	4b09      	ldr	r3, [pc, #36]	@ (800430c <HAL_RCC_ClockConfig+0x1c8>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4618      	mov	r0, r3
 80042ec:	f7fc fd92 	bl	8000e14 <HAL_InitTick>

  return HAL_OK;
 80042f0:	2300      	movs	r3, #0
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3710      	adds	r7, #16
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	40023c00 	.word	0x40023c00
 8004300:	40023800 	.word	0x40023800
 8004304:	0800aae0 	.word	0x0800aae0
 8004308:	20000000 	.word	0x20000000
 800430c:	20000004 	.word	0x20000004

08004310 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004310:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004314:	b090      	sub	sp, #64	@ 0x40
 8004316:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004318:	2300      	movs	r3, #0
 800431a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800431c:	2300      	movs	r3, #0
 800431e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004320:	2300      	movs	r3, #0
 8004322:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004324:	2300      	movs	r3, #0
 8004326:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004328:	4b59      	ldr	r3, [pc, #356]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x180>)
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	f003 030c 	and.w	r3, r3, #12
 8004330:	2b08      	cmp	r3, #8
 8004332:	d00d      	beq.n	8004350 <HAL_RCC_GetSysClockFreq+0x40>
 8004334:	2b08      	cmp	r3, #8
 8004336:	f200 80a1 	bhi.w	800447c <HAL_RCC_GetSysClockFreq+0x16c>
 800433a:	2b00      	cmp	r3, #0
 800433c:	d002      	beq.n	8004344 <HAL_RCC_GetSysClockFreq+0x34>
 800433e:	2b04      	cmp	r3, #4
 8004340:	d003      	beq.n	800434a <HAL_RCC_GetSysClockFreq+0x3a>
 8004342:	e09b      	b.n	800447c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004344:	4b53      	ldr	r3, [pc, #332]	@ (8004494 <HAL_RCC_GetSysClockFreq+0x184>)
 8004346:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004348:	e09b      	b.n	8004482 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800434a:	4b53      	ldr	r3, [pc, #332]	@ (8004498 <HAL_RCC_GetSysClockFreq+0x188>)
 800434c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800434e:	e098      	b.n	8004482 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004350:	4b4f      	ldr	r3, [pc, #316]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x180>)
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004358:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800435a:	4b4d      	ldr	r3, [pc, #308]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x180>)
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d028      	beq.n	80043b8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004366:	4b4a      	ldr	r3, [pc, #296]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x180>)
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	099b      	lsrs	r3, r3, #6
 800436c:	2200      	movs	r2, #0
 800436e:	623b      	str	r3, [r7, #32]
 8004370:	627a      	str	r2, [r7, #36]	@ 0x24
 8004372:	6a3b      	ldr	r3, [r7, #32]
 8004374:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004378:	2100      	movs	r1, #0
 800437a:	4b47      	ldr	r3, [pc, #284]	@ (8004498 <HAL_RCC_GetSysClockFreq+0x188>)
 800437c:	fb03 f201 	mul.w	r2, r3, r1
 8004380:	2300      	movs	r3, #0
 8004382:	fb00 f303 	mul.w	r3, r0, r3
 8004386:	4413      	add	r3, r2
 8004388:	4a43      	ldr	r2, [pc, #268]	@ (8004498 <HAL_RCC_GetSysClockFreq+0x188>)
 800438a:	fba0 1202 	umull	r1, r2, r0, r2
 800438e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004390:	460a      	mov	r2, r1
 8004392:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004394:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004396:	4413      	add	r3, r2
 8004398:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800439a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800439c:	2200      	movs	r2, #0
 800439e:	61bb      	str	r3, [r7, #24]
 80043a0:	61fa      	str	r2, [r7, #28]
 80043a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80043aa:	f7fb ff11 	bl	80001d0 <__aeabi_uldivmod>
 80043ae:	4602      	mov	r2, r0
 80043b0:	460b      	mov	r3, r1
 80043b2:	4613      	mov	r3, r2
 80043b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043b6:	e053      	b.n	8004460 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043b8:	4b35      	ldr	r3, [pc, #212]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x180>)
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	099b      	lsrs	r3, r3, #6
 80043be:	2200      	movs	r2, #0
 80043c0:	613b      	str	r3, [r7, #16]
 80043c2:	617a      	str	r2, [r7, #20]
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80043ca:	f04f 0b00 	mov.w	fp, #0
 80043ce:	4652      	mov	r2, sl
 80043d0:	465b      	mov	r3, fp
 80043d2:	f04f 0000 	mov.w	r0, #0
 80043d6:	f04f 0100 	mov.w	r1, #0
 80043da:	0159      	lsls	r1, r3, #5
 80043dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043e0:	0150      	lsls	r0, r2, #5
 80043e2:	4602      	mov	r2, r0
 80043e4:	460b      	mov	r3, r1
 80043e6:	ebb2 080a 	subs.w	r8, r2, sl
 80043ea:	eb63 090b 	sbc.w	r9, r3, fp
 80043ee:	f04f 0200 	mov.w	r2, #0
 80043f2:	f04f 0300 	mov.w	r3, #0
 80043f6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80043fa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80043fe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004402:	ebb2 0408 	subs.w	r4, r2, r8
 8004406:	eb63 0509 	sbc.w	r5, r3, r9
 800440a:	f04f 0200 	mov.w	r2, #0
 800440e:	f04f 0300 	mov.w	r3, #0
 8004412:	00eb      	lsls	r3, r5, #3
 8004414:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004418:	00e2      	lsls	r2, r4, #3
 800441a:	4614      	mov	r4, r2
 800441c:	461d      	mov	r5, r3
 800441e:	eb14 030a 	adds.w	r3, r4, sl
 8004422:	603b      	str	r3, [r7, #0]
 8004424:	eb45 030b 	adc.w	r3, r5, fp
 8004428:	607b      	str	r3, [r7, #4]
 800442a:	f04f 0200 	mov.w	r2, #0
 800442e:	f04f 0300 	mov.w	r3, #0
 8004432:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004436:	4629      	mov	r1, r5
 8004438:	028b      	lsls	r3, r1, #10
 800443a:	4621      	mov	r1, r4
 800443c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004440:	4621      	mov	r1, r4
 8004442:	028a      	lsls	r2, r1, #10
 8004444:	4610      	mov	r0, r2
 8004446:	4619      	mov	r1, r3
 8004448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800444a:	2200      	movs	r2, #0
 800444c:	60bb      	str	r3, [r7, #8]
 800444e:	60fa      	str	r2, [r7, #12]
 8004450:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004454:	f7fb febc 	bl	80001d0 <__aeabi_uldivmod>
 8004458:	4602      	mov	r2, r0
 800445a:	460b      	mov	r3, r1
 800445c:	4613      	mov	r3, r2
 800445e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004460:	4b0b      	ldr	r3, [pc, #44]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x180>)
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	0c1b      	lsrs	r3, r3, #16
 8004466:	f003 0303 	and.w	r3, r3, #3
 800446a:	3301      	adds	r3, #1
 800446c:	005b      	lsls	r3, r3, #1
 800446e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004470:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004474:	fbb2 f3f3 	udiv	r3, r2, r3
 8004478:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800447a:	e002      	b.n	8004482 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800447c:	4b05      	ldr	r3, [pc, #20]	@ (8004494 <HAL_RCC_GetSysClockFreq+0x184>)
 800447e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004480:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004484:	4618      	mov	r0, r3
 8004486:	3740      	adds	r7, #64	@ 0x40
 8004488:	46bd      	mov	sp, r7
 800448a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800448e:	bf00      	nop
 8004490:	40023800 	.word	0x40023800
 8004494:	00f42400 	.word	0x00f42400
 8004498:	017d7840 	.word	0x017d7840

0800449c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800449c:	b480      	push	{r7}
 800449e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044a0:	4b03      	ldr	r3, [pc, #12]	@ (80044b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80044a2:	681b      	ldr	r3, [r3, #0]
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop
 80044b0:	20000000 	.word	0x20000000

080044b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80044b8:	f7ff fff0 	bl	800449c <HAL_RCC_GetHCLKFreq>
 80044bc:	4602      	mov	r2, r0
 80044be:	4b05      	ldr	r3, [pc, #20]	@ (80044d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	0a9b      	lsrs	r3, r3, #10
 80044c4:	f003 0307 	and.w	r3, r3, #7
 80044c8:	4903      	ldr	r1, [pc, #12]	@ (80044d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044ca:	5ccb      	ldrb	r3, [r1, r3]
 80044cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	40023800 	.word	0x40023800
 80044d8:	0800aaf0 	.word	0x0800aaf0

080044dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80044e0:	f7ff ffdc 	bl	800449c <HAL_RCC_GetHCLKFreq>
 80044e4:	4602      	mov	r2, r0
 80044e6:	4b05      	ldr	r3, [pc, #20]	@ (80044fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	0b5b      	lsrs	r3, r3, #13
 80044ec:	f003 0307 	and.w	r3, r3, #7
 80044f0:	4903      	ldr	r1, [pc, #12]	@ (8004500 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044f2:	5ccb      	ldrb	r3, [r1, r3]
 80044f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	40023800 	.word	0x40023800
 8004500:	0800aaf0 	.word	0x0800aaf0

08004504 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004504:	b480      	push	{r7}
 8004506:	b083      	sub	sp, #12
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	220f      	movs	r2, #15
 8004512:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004514:	4b12      	ldr	r3, [pc, #72]	@ (8004560 <HAL_RCC_GetClockConfig+0x5c>)
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	f003 0203 	and.w	r2, r3, #3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004520:	4b0f      	ldr	r3, [pc, #60]	@ (8004560 <HAL_RCC_GetClockConfig+0x5c>)
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800452c:	4b0c      	ldr	r3, [pc, #48]	@ (8004560 <HAL_RCC_GetClockConfig+0x5c>)
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004538:	4b09      	ldr	r3, [pc, #36]	@ (8004560 <HAL_RCC_GetClockConfig+0x5c>)
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	08db      	lsrs	r3, r3, #3
 800453e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004546:	4b07      	ldr	r3, [pc, #28]	@ (8004564 <HAL_RCC_GetClockConfig+0x60>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0207 	and.w	r2, r3, #7
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	601a      	str	r2, [r3, #0]
}
 8004552:	bf00      	nop
 8004554:	370c      	adds	r7, #12
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	40023800 	.word	0x40023800
 8004564:	40023c00 	.word	0x40023c00

08004568 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b082      	sub	sp, #8
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d101      	bne.n	800457a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e022      	b.n	80045c0 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	d105      	bne.n	8004592 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f7fc fbad 	bl	8000cec <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2203      	movs	r2, #3
 8004596:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 f814 	bl	80045c8 <HAL_SD_InitCard>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d001      	beq.n	80045aa <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e00a      	b.n	80045c0 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2201      	movs	r2, #1
 80045ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80045be:	2300      	movs	r3, #0
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3708      	adds	r7, #8
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80045c8:	b5b0      	push	{r4, r5, r7, lr}
 80045ca:	b08e      	sub	sp, #56	@ 0x38
 80045cc:	af04      	add	r7, sp, #16
 80045ce:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80045d0:	2300      	movs	r3, #0
 80045d2:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80045d4:	2300      	movs	r3, #0
 80045d6:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80045d8:	2300      	movs	r3, #0
 80045da:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80045dc:	2300      	movs	r3, #0
 80045de:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80045e0:	2300      	movs	r3, #0
 80045e2:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80045e4:	2376      	movs	r3, #118	@ 0x76
 80045e6:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681d      	ldr	r5, [r3, #0]
 80045ec:	466c      	mov	r4, sp
 80045ee:	f107 0318 	add.w	r3, r7, #24
 80045f2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80045f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80045fa:	f107 030c 	add.w	r3, r7, #12
 80045fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004600:	4628      	mov	r0, r5
 8004602:	f002 f869 	bl	80066d8 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8004606:	4b2a      	ldr	r3, [pc, #168]	@ (80046b0 <HAL_SD_InitCard+0xe8>)
 8004608:	2200      	movs	r2, #0
 800460a:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4618      	mov	r0, r3
 8004612:	f002 f899 	bl	8006748 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8004616:	4b26      	ldr	r3, [pc, #152]	@ (80046b0 <HAL_SD_InitCard+0xe8>)
 8004618:	2201      	movs	r2, #1
 800461a:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800461c:	2002      	movs	r0, #2
 800461e:	f7fd f971 	bl	8001904 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 fb54 	bl	8004cd0 <SD_PowerON>
 8004628:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800462a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462c:	2b00      	cmp	r3, #0
 800462e:	d00b      	beq.n	8004648 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2201      	movs	r2, #1
 8004634:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800463c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800463e:	431a      	orrs	r2, r3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e02e      	b.n	80046a6 <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 fa73 	bl	8004b34 <SD_InitCard>
 800464e:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8004650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004652:	2b00      	cmp	r3, #0
 8004654:	d00b      	beq.n	800466e <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2201      	movs	r2, #1
 800465a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004664:	431a      	orrs	r2, r3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e01b      	b.n	80046a6 <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004676:	4618      	mov	r0, r3
 8004678:	f002 f8f8 	bl	800686c <SDMMC_CmdBlockLength>
 800467c:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800467e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00f      	beq.n	80046a4 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a0a      	ldr	r2, [pc, #40]	@ (80046b4 <HAL_SD_InitCard+0xec>)
 800468a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004692:	431a      	orrs	r2, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e000      	b.n	80046a6 <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3728      	adds	r7, #40	@ 0x28
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bdb0      	pop	{r4, r5, r7, pc}
 80046ae:	bf00      	nop
 80046b0:	422580a0 	.word	0x422580a0
 80046b4:	004005ff 	.word	0x004005ff

080046b8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046c6:	0f9b      	lsrs	r3, r3, #30
 80046c8:	b2da      	uxtb	r2, r3
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046d2:	0e9b      	lsrs	r3, r3, #26
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	f003 030f 	and.w	r3, r3, #15
 80046da:	b2da      	uxtb	r2, r3
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046e4:	0e1b      	lsrs	r3, r3, #24
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	f003 0303 	and.w	r3, r3, #3
 80046ec:	b2da      	uxtb	r2, r3
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046f6:	0c1b      	lsrs	r3, r3, #16
 80046f8:	b2da      	uxtb	r2, r3
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004702:	0a1b      	lsrs	r3, r3, #8
 8004704:	b2da      	uxtb	r2, r3
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800470e:	b2da      	uxtb	r2, r3
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004718:	0d1b      	lsrs	r3, r3, #20
 800471a:	b29a      	uxth	r2, r3
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004724:	0c1b      	lsrs	r3, r3, #16
 8004726:	b2db      	uxtb	r3, r3
 8004728:	f003 030f 	and.w	r3, r3, #15
 800472c:	b2da      	uxtb	r2, r3
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004736:	0bdb      	lsrs	r3, r3, #15
 8004738:	b2db      	uxtb	r3, r3
 800473a:	f003 0301 	and.w	r3, r3, #1
 800473e:	b2da      	uxtb	r2, r3
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004748:	0b9b      	lsrs	r3, r3, #14
 800474a:	b2db      	uxtb	r3, r3
 800474c:	f003 0301 	and.w	r3, r3, #1
 8004750:	b2da      	uxtb	r2, r3
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800475a:	0b5b      	lsrs	r3, r3, #13
 800475c:	b2db      	uxtb	r3, r3
 800475e:	f003 0301 	and.w	r3, r3, #1
 8004762:	b2da      	uxtb	r2, r3
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800476c:	0b1b      	lsrs	r3, r3, #12
 800476e:	b2db      	uxtb	r3, r3
 8004770:	f003 0301 	and.w	r3, r3, #1
 8004774:	b2da      	uxtb	r2, r3
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	2200      	movs	r2, #0
 800477e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004784:	2b00      	cmp	r3, #0
 8004786:	d163      	bne.n	8004850 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800478c:	009a      	lsls	r2, r3, #2
 800478e:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004792:	4013      	ands	r3, r2
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8004798:	0f92      	lsrs	r2, r2, #30
 800479a:	431a      	orrs	r2, r3
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047a4:	0edb      	lsrs	r3, r3, #27
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	f003 0307 	and.w	r3, r3, #7
 80047ac:	b2da      	uxtb	r2, r3
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047b6:	0e1b      	lsrs	r3, r3, #24
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	f003 0307 	and.w	r3, r3, #7
 80047be:	b2da      	uxtb	r2, r3
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047c8:	0d5b      	lsrs	r3, r3, #21
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	f003 0307 	and.w	r3, r3, #7
 80047d0:	b2da      	uxtb	r2, r3
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047da:	0c9b      	lsrs	r3, r3, #18
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	f003 0307 	and.w	r3, r3, #7
 80047e2:	b2da      	uxtb	r2, r3
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047ec:	0bdb      	lsrs	r3, r3, #15
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	f003 0307 	and.w	r3, r3, #7
 80047f4:	b2da      	uxtb	r2, r3
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	691b      	ldr	r3, [r3, #16]
 80047fe:	1c5a      	adds	r2, r3, #1
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	7e1b      	ldrb	r3, [r3, #24]
 8004808:	b2db      	uxtb	r3, r3
 800480a:	f003 0307 	and.w	r3, r3, #7
 800480e:	3302      	adds	r3, #2
 8004810:	2201      	movs	r2, #1
 8004812:	fa02 f303 	lsl.w	r3, r2, r3
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800481a:	fb03 f202 	mul.w	r2, r3, r2
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	7a1b      	ldrb	r3, [r3, #8]
 8004826:	b2db      	uxtb	r3, r3
 8004828:	f003 030f 	and.w	r3, r3, #15
 800482c:	2201      	movs	r2, #1
 800482e:	409a      	lsls	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800483c:	0a52      	lsrs	r2, r2, #9
 800483e:	fb03 f202 	mul.w	r2, r3, r2
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800484c:	661a      	str	r2, [r3, #96]	@ 0x60
 800484e:	e031      	b.n	80048b4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004854:	2b01      	cmp	r3, #1
 8004856:	d11d      	bne.n	8004894 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800485c:	041b      	lsls	r3, r3, #16
 800485e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004866:	0c1b      	lsrs	r3, r3, #16
 8004868:	431a      	orrs	r2, r3
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	691b      	ldr	r3, [r3, #16]
 8004872:	3301      	adds	r3, #1
 8004874:	029a      	lsls	r2, r3, #10
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004888:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	661a      	str	r2, [r3, #96]	@ 0x60
 8004892:	e00f      	b.n	80048b4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a58      	ldr	r2, [pc, #352]	@ (80049fc <HAL_SD_GetCardCSD+0x344>)
 800489a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e09d      	b.n	80049f0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048b8:	0b9b      	lsrs	r3, r3, #14
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	f003 0301 	and.w	r3, r3, #1
 80048c0:	b2da      	uxtb	r2, r3
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048ca:	09db      	lsrs	r3, r3, #7
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048d2:	b2da      	uxtb	r2, r3
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048e2:	b2da      	uxtb	r2, r3
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048ec:	0fdb      	lsrs	r3, r3, #31
 80048ee:	b2da      	uxtb	r2, r3
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048f8:	0f5b      	lsrs	r3, r3, #29
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	f003 0303 	and.w	r3, r3, #3
 8004900:	b2da      	uxtb	r2, r3
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800490a:	0e9b      	lsrs	r3, r3, #26
 800490c:	b2db      	uxtb	r3, r3
 800490e:	f003 0307 	and.w	r3, r3, #7
 8004912:	b2da      	uxtb	r2, r3
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800491c:	0d9b      	lsrs	r3, r3, #22
 800491e:	b2db      	uxtb	r3, r3
 8004920:	f003 030f 	and.w	r3, r3, #15
 8004924:	b2da      	uxtb	r2, r3
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800492e:	0d5b      	lsrs	r3, r3, #21
 8004930:	b2db      	uxtb	r3, r3
 8004932:	f003 0301 	and.w	r3, r3, #1
 8004936:	b2da      	uxtb	r2, r3
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	2200      	movs	r2, #0
 8004942:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800494a:	0c1b      	lsrs	r3, r3, #16
 800494c:	b2db      	uxtb	r3, r3
 800494e:	f003 0301 	and.w	r3, r3, #1
 8004952:	b2da      	uxtb	r2, r3
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800495e:	0bdb      	lsrs	r3, r3, #15
 8004960:	b2db      	uxtb	r3, r3
 8004962:	f003 0301 	and.w	r3, r3, #1
 8004966:	b2da      	uxtb	r2, r3
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004972:	0b9b      	lsrs	r3, r3, #14
 8004974:	b2db      	uxtb	r3, r3
 8004976:	f003 0301 	and.w	r3, r3, #1
 800497a:	b2da      	uxtb	r2, r3
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004986:	0b5b      	lsrs	r3, r3, #13
 8004988:	b2db      	uxtb	r3, r3
 800498a:	f003 0301 	and.w	r3, r3, #1
 800498e:	b2da      	uxtb	r2, r3
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800499a:	0b1b      	lsrs	r3, r3, #12
 800499c:	b2db      	uxtb	r3, r3
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	b2da      	uxtb	r2, r3
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049ae:	0a9b      	lsrs	r3, r3, #10
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	f003 0303 	and.w	r3, r3, #3
 80049b6:	b2da      	uxtb	r2, r3
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049c2:	0a1b      	lsrs	r3, r3, #8
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	f003 0303 	and.w	r3, r3, #3
 80049ca:	b2da      	uxtb	r2, r3
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049d6:	085b      	lsrs	r3, r3, #1
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049de:	b2da      	uxtb	r2, r3
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	2201      	movs	r2, #1
 80049ea:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr
 80049fc:	004005ff 	.word	0x004005ff

08004a00 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8004a00:	b5b0      	push	{r4, r5, r7, lr}
 8004a02:	b08e      	sub	sp, #56	@ 0x38
 8004a04:	af04      	add	r7, sp, #16
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2203      	movs	r2, #3
 8004a14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a1c:	2b03      	cmp	r3, #3
 8004a1e:	d02e      	beq.n	8004a7e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a26:	d106      	bne.n	8004a36 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a2c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	639a      	str	r2, [r3, #56]	@ 0x38
 8004a34:	e029      	b.n	8004a8a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a3c:	d10a      	bne.n	8004a54 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f000 f9d4 	bl	8004dec <SD_WideBus_Enable>
 8004a44:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a4a:	6a3b      	ldr	r3, [r7, #32]
 8004a4c:	431a      	orrs	r2, r3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	639a      	str	r2, [r3, #56]	@ 0x38
 8004a52:	e01a      	b.n	8004a8a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d10a      	bne.n	8004a70 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f000 fa11 	bl	8004e82 <SD_WideBus_Disable>
 8004a60:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a66:	6a3b      	ldr	r3, [r7, #32]
 8004a68:	431a      	orrs	r2, r3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	639a      	str	r2, [r3, #56]	@ 0x38
 8004a6e:	e00c      	b.n	8004a8a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a74:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	639a      	str	r2, [r3, #56]	@ 0x38
 8004a7c:	e005      	b.n	8004a8a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a82:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d00b      	beq.n	8004aaa <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a26      	ldr	r2, [pc, #152]	@ (8004b30 <HAL_SD_ConfigWideBusOperation+0x130>)
 8004a98:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004aa8:	e01f      	b.n	8004aea <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	695b      	ldr	r3, [r3, #20]
 8004ac4:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	699b      	ldr	r3, [r3, #24]
 8004aca:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681d      	ldr	r5, [r3, #0]
 8004ad0:	466c      	mov	r4, sp
 8004ad2:	f107 0314 	add.w	r3, r7, #20
 8004ad6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004ada:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004ade:	f107 0308 	add.w	r3, r7, #8
 8004ae2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ae4:	4628      	mov	r0, r5
 8004ae6:	f001 fdf7 	bl	80066d8 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004af2:	4618      	mov	r0, r3
 8004af4:	f001 feba 	bl	800686c <SDMMC_CmdBlockLength>
 8004af8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004afa:	6a3b      	ldr	r3, [r7, #32]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d00c      	beq.n	8004b1a <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a0a      	ldr	r2, [pc, #40]	@ (8004b30 <HAL_SD_ConfigWideBusOperation+0x130>)
 8004b06:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b0c:	6a3b      	ldr	r3, [r7, #32]
 8004b0e:	431a      	orrs	r2, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8004b22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3728      	adds	r7, #40	@ 0x28
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bdb0      	pop	{r4, r5, r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	004005ff 	.word	0x004005ff

08004b34 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004b34:	b5b0      	push	{r4, r5, r7, lr}
 8004b36:	b094      	sub	sp, #80	@ 0x50
 8004b38:	af04      	add	r7, sp, #16
 8004b3a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4618      	mov	r0, r3
 8004b46:	f001 fe0d 	bl	8006764 <SDIO_GetPowerState>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d102      	bne.n	8004b56 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004b50:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004b54:	e0b8      	b.n	8004cc8 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b5a:	2b03      	cmp	r3, #3
 8004b5c:	d02f      	beq.n	8004bbe <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4618      	mov	r0, r3
 8004b64:	f001 ff8c 	bl	8006a80 <SDMMC_CmdSendCID>
 8004b68:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004b6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d001      	beq.n	8004b74 <SD_InitCard+0x40>
    {
      return errorstate;
 8004b70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b72:	e0a9      	b.n	8004cc8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2100      	movs	r1, #0
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f001 fe37 	bl	80067ee <SDIO_GetResponse>
 8004b80:	4602      	mov	r2, r0
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2104      	movs	r1, #4
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	f001 fe2e 	bl	80067ee <SDIO_GetResponse>
 8004b92:	4602      	mov	r2, r0
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2108      	movs	r1, #8
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f001 fe25 	bl	80067ee <SDIO_GetResponse>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	210c      	movs	r1, #12
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	f001 fe1c 	bl	80067ee <SDIO_GetResponse>
 8004bb6:	4602      	mov	r2, r0
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bc2:	2b03      	cmp	r3, #3
 8004bc4:	d00d      	beq.n	8004be2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f107 020e 	add.w	r2, r7, #14
 8004bce:	4611      	mov	r1, r2
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	f001 ff92 	bl	8006afa <SDMMC_CmdSetRelAdd>
 8004bd6:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004bd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d001      	beq.n	8004be2 <SD_InitCard+0xae>
    {
      return errorstate;
 8004bde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004be0:	e072      	b.n	8004cc8 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004be6:	2b03      	cmp	r3, #3
 8004be8:	d036      	beq.n	8004c58 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004bea:	89fb      	ldrh	r3, [r7, #14]
 8004bec:	461a      	mov	r2, r3
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bfa:	041b      	lsls	r3, r3, #16
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	4610      	mov	r0, r2
 8004c00:	f001 ff5c 	bl	8006abc <SDMMC_CmdSendCSD>
 8004c04:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d001      	beq.n	8004c10 <SD_InitCard+0xdc>
    {
      return errorstate;
 8004c0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c0e:	e05b      	b.n	8004cc8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2100      	movs	r1, #0
 8004c16:	4618      	mov	r0, r3
 8004c18:	f001 fde9 	bl	80067ee <SDIO_GetResponse>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	2104      	movs	r1, #4
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f001 fde0 	bl	80067ee <SDIO_GetResponse>
 8004c2e:	4602      	mov	r2, r0
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	2108      	movs	r1, #8
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f001 fdd7 	bl	80067ee <SDIO_GetResponse>
 8004c40:	4602      	mov	r2, r0
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	210c      	movs	r1, #12
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f001 fdce 	bl	80067ee <SDIO_GetResponse>
 8004c52:	4602      	mov	r2, r0
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	2104      	movs	r1, #4
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f001 fdc5 	bl	80067ee <SDIO_GetResponse>
 8004c64:	4603      	mov	r3, r0
 8004c66:	0d1a      	lsrs	r2, r3, #20
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004c6c:	f107 0310 	add.w	r3, r7, #16
 8004c70:	4619      	mov	r1, r3
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f7ff fd20 	bl	80046b8 <HAL_SD_GetCardCSD>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d002      	beq.n	8004c84 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004c7e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004c82:	e021      	b.n	8004cc8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6819      	ldr	r1, [r3, #0]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c8c:	041b      	lsls	r3, r3, #16
 8004c8e:	2200      	movs	r2, #0
 8004c90:	461c      	mov	r4, r3
 8004c92:	4615      	mov	r5, r2
 8004c94:	4622      	mov	r2, r4
 8004c96:	462b      	mov	r3, r5
 8004c98:	4608      	mov	r0, r1
 8004c9a:	f001 fe09 	bl	80068b0 <SDMMC_CmdSelDesel>
 8004c9e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004ca0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d001      	beq.n	8004caa <SD_InitCard+0x176>
  {
    return errorstate;
 8004ca6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ca8:	e00e      	b.n	8004cc8 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681d      	ldr	r5, [r3, #0]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	466c      	mov	r4, sp
 8004cb2:	f103 0210 	add.w	r2, r3, #16
 8004cb6:	ca07      	ldmia	r2, {r0, r1, r2}
 8004cb8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004cbc:	3304      	adds	r3, #4
 8004cbe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004cc0:	4628      	mov	r0, r5
 8004cc2:	f001 fd09 	bl	80066d8 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004cc6:	2300      	movs	r3, #0
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3740      	adds	r7, #64	@ 0x40
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bdb0      	pop	{r4, r5, r7, pc}

08004cd0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b086      	sub	sp, #24
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	617b      	str	r3, [r7, #20]
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f001 fe04 	bl	80068f6 <SDMMC_CmdGoIdleState>
 8004cee:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d001      	beq.n	8004cfa <SD_PowerON+0x2a>
  {
    return errorstate;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	e072      	b.n	8004de0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f001 fe17 	bl	8006932 <SDMMC_CmdOperCond>
 8004d04:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d00d      	beq.n	8004d28 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4618      	mov	r0, r3
 8004d18:	f001 fded 	bl	80068f6 <SDMMC_CmdGoIdleState>
 8004d1c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d004      	beq.n	8004d2e <SD_PowerON+0x5e>
    {
      return errorstate;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	e05b      	b.n	8004de0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d137      	bne.n	8004da6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	2100      	movs	r1, #0
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f001 fe17 	bl	8006970 <SDMMC_CmdAppCommand>
 8004d42:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d02d      	beq.n	8004da6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004d4a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004d4e:	e047      	b.n	8004de0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2100      	movs	r1, #0
 8004d56:	4618      	mov	r0, r3
 8004d58:	f001 fe0a 	bl	8006970 <SDMMC_CmdAppCommand>
 8004d5c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d001      	beq.n	8004d68 <SD_PowerON+0x98>
    {
      return errorstate;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	e03b      	b.n	8004de0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	491e      	ldr	r1, [pc, #120]	@ (8004de8 <SD_PowerON+0x118>)
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f001 fe20 	bl	80069b4 <SDMMC_CmdAppOperCommand>
 8004d74:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d002      	beq.n	8004d82 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004d7c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004d80:	e02e      	b.n	8004de0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2100      	movs	r1, #0
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f001 fd30 	bl	80067ee <SDIO_GetResponse>
 8004d8e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	0fdb      	lsrs	r3, r3, #31
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d101      	bne.n	8004d9c <SD_PowerON+0xcc>
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e000      	b.n	8004d9e <SD_PowerON+0xce>
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	613b      	str	r3, [r7, #16]

    count++;
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	3301      	adds	r3, #1
 8004da4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d802      	bhi.n	8004db6 <SD_PowerON+0xe6>
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d0cc      	beq.n	8004d50 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d902      	bls.n	8004dc6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004dc0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004dc4:	e00c      	b.n	8004de0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d003      	beq.n	8004dd8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	645a      	str	r2, [r3, #68]	@ 0x44
 8004dd6:	e002      	b.n	8004dde <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8004dde:	2300      	movs	r3, #0
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3718      	adds	r7, #24
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}
 8004de8:	c1100000 	.word	0xc1100000

08004dec <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b086      	sub	sp, #24
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004df4:	2300      	movs	r3, #0
 8004df6:	60fb      	str	r3, [r7, #12]
 8004df8:	2300      	movs	r3, #0
 8004dfa:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2100      	movs	r1, #0
 8004e02:	4618      	mov	r0, r3
 8004e04:	f001 fcf3 	bl	80067ee <SDIO_GetResponse>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e0e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004e12:	d102      	bne.n	8004e1a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004e14:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004e18:	e02f      	b.n	8004e7a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004e1a:	f107 030c 	add.w	r3, r7, #12
 8004e1e:	4619      	mov	r1, r3
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f000 f879 	bl	8004f18 <SD_FindSCR>
 8004e26:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d001      	beq.n	8004e32 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	e023      	b.n	8004e7a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d01c      	beq.n	8004e76 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e44:	041b      	lsls	r3, r3, #16
 8004e46:	4619      	mov	r1, r3
 8004e48:	4610      	mov	r0, r2
 8004e4a:	f001 fd91 	bl	8006970 <SDMMC_CmdAppCommand>
 8004e4e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d001      	beq.n	8004e5a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	e00f      	b.n	8004e7a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	2102      	movs	r1, #2
 8004e60:	4618      	mov	r0, r3
 8004e62:	f001 fdca 	bl	80069fa <SDMMC_CmdBusWidth>
 8004e66:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d001      	beq.n	8004e72 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	e003      	b.n	8004e7a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8004e72:	2300      	movs	r3, #0
 8004e74:	e001      	b.n	8004e7a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004e76:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3718      	adds	r7, #24
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}

08004e82 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8004e82:	b580      	push	{r7, lr}
 8004e84:	b086      	sub	sp, #24
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	60fb      	str	r3, [r7, #12]
 8004e8e:	2300      	movs	r3, #0
 8004e90:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	2100      	movs	r1, #0
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f001 fca8 	bl	80067ee <SDIO_GetResponse>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ea4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ea8:	d102      	bne.n	8004eb0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004eaa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004eae:	e02f      	b.n	8004f10 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004eb0:	f107 030c 	add.w	r3, r7, #12
 8004eb4:	4619      	mov	r1, r3
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 f82e 	bl	8004f18 <SD_FindSCR>
 8004ebc:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d001      	beq.n	8004ec8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	e023      	b.n	8004f10 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d01c      	beq.n	8004f0c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eda:	041b      	lsls	r3, r3, #16
 8004edc:	4619      	mov	r1, r3
 8004ede:	4610      	mov	r0, r2
 8004ee0:	f001 fd46 	bl	8006970 <SDMMC_CmdAppCommand>
 8004ee4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d001      	beq.n	8004ef0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	e00f      	b.n	8004f10 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2100      	movs	r1, #0
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f001 fd7f 	bl	80069fa <SDMMC_CmdBusWidth>
 8004efc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d001      	beq.n	8004f08 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	e003      	b.n	8004f10 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	e001      	b.n	8004f10 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004f0c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	3718      	adds	r7, #24
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}

08004f18 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8004f18:	b590      	push	{r4, r7, lr}
 8004f1a:	b08f      	sub	sp, #60	@ 0x3c
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004f22:	f7fc fce3 	bl	80018ec <HAL_GetTick>
 8004f26:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	60bb      	str	r3, [r7, #8]
 8004f30:	2300      	movs	r3, #0
 8004f32:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2108      	movs	r1, #8
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f001 fc94 	bl	800686c <SDMMC_CmdBlockLength>
 8004f44:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d001      	beq.n	8004f50 <SD_FindSCR+0x38>
  {
    return errorstate;
 8004f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f4e:	e0b9      	b.n	80050c4 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f58:	041b      	lsls	r3, r3, #16
 8004f5a:	4619      	mov	r1, r3
 8004f5c:	4610      	mov	r0, r2
 8004f5e:	f001 fd07 	bl	8006970 <SDMMC_CmdAppCommand>
 8004f62:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d001      	beq.n	8004f6e <SD_FindSCR+0x56>
  {
    return errorstate;
 8004f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f6c:	e0aa      	b.n	80050c4 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8004f72:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8004f74:	2308      	movs	r3, #8
 8004f76:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8004f78:	2330      	movs	r3, #48	@ 0x30
 8004f7a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004f7c:	2302      	movs	r3, #2
 8004f7e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004f80:	2300      	movs	r3, #0
 8004f82:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8004f84:	2301      	movs	r3, #1
 8004f86:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f107 0210 	add.w	r2, r7, #16
 8004f90:	4611      	mov	r1, r2
 8004f92:	4618      	mov	r0, r3
 8004f94:	f001 fc3e 	bl	8006814 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f001 fd4e 	bl	8006a3e <SDMMC_CmdSendSCR>
 8004fa2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d02a      	beq.n	8005000 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8004faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fac:	e08a      	b.n	80050c4 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d00f      	beq.n	8004fdc <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6819      	ldr	r1, [r3, #0]
 8004fc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fc2:	009b      	lsls	r3, r3, #2
 8004fc4:	f107 0208 	add.w	r2, r7, #8
 8004fc8:	18d4      	adds	r4, r2, r3
 8004fca:	4608      	mov	r0, r1
 8004fcc:	f001 fbaf 	bl	800672e <SDIO_ReadFIFO>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	6023      	str	r3, [r4, #0]
      index++;
 8004fd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fda:	e006      	b.n	8004fea <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fe2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d012      	beq.n	8005010 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8004fea:	f7fc fc7f 	bl	80018ec <HAL_GetTick>
 8004fee:	4602      	mov	r2, r0
 8004ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ff2:	1ad3      	subs	r3, r2, r3
 8004ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ff8:	d102      	bne.n	8005000 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8004ffa:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004ffe:	e061      	b.n	80050c4 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005006:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800500a:	2b00      	cmp	r3, #0
 800500c:	d0cf      	beq.n	8004fae <SD_FindSCR+0x96>
 800500e:	e000      	b.n	8005012 <SD_FindSCR+0xfa>
      break;
 8005010:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005018:	f003 0308 	and.w	r3, r3, #8
 800501c:	2b00      	cmp	r3, #0
 800501e:	d106      	bne.n	800502e <SD_FindSCR+0x116>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005026:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800502a:	2b00      	cmp	r3, #0
 800502c:	d005      	beq.n	800503a <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	2208      	movs	r2, #8
 8005034:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8005036:	2308      	movs	r3, #8
 8005038:	e044      	b.n	80050c4 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005040:	f003 0302 	and.w	r3, r3, #2
 8005044:	2b00      	cmp	r3, #0
 8005046:	d005      	beq.n	8005054 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	2202      	movs	r2, #2
 800504e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8005050:	2302      	movs	r3, #2
 8005052:	e037      	b.n	80050c4 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800505a:	f003 0320 	and.w	r3, r3, #32
 800505e:	2b00      	cmp	r3, #0
 8005060:	d005      	beq.n	800506e <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	2220      	movs	r2, #32
 8005068:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800506a:	2320      	movs	r3, #32
 800506c:	e02a      	b.n	80050c4 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f240 523a 	movw	r2, #1338	@ 0x53a
 8005076:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	061a      	lsls	r2, r3, #24
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	021b      	lsls	r3, r3, #8
 8005080:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005084:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	0a1b      	lsrs	r3, r3, #8
 800508a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800508e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	0e1b      	lsrs	r3, r3, #24
 8005094:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005098:	601a      	str	r2, [r3, #0]
    scr++;
 800509a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800509c:	3304      	adds	r3, #4
 800509e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	061a      	lsls	r2, r3, #24
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	021b      	lsls	r3, r3, #8
 80050a8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80050ac:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	0a1b      	lsrs	r3, r3, #8
 80050b2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80050b6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	0e1b      	lsrs	r3, r3, #24
 80050bc:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80050be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050c0:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80050c2:	2300      	movs	r3, #0
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	373c      	adds	r7, #60	@ 0x3c
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd90      	pop	{r4, r7, pc}

080050cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b082      	sub	sp, #8
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d101      	bne.n	80050de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e041      	b.n	8005162 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d106      	bne.n	80050f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f7fc f974 	bl	80013e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2202      	movs	r2, #2
 80050fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681a      	ldr	r2, [r3, #0]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	3304      	adds	r3, #4
 8005108:	4619      	mov	r1, r3
 800510a:	4610      	mov	r0, r2
 800510c:	f000 fc4e 	bl	80059ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2201      	movs	r2, #1
 8005154:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005160:	2300      	movs	r3, #0
}
 8005162:	4618      	mov	r0, r3
 8005164:	3708      	adds	r7, #8
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
	...

0800516c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800516c:	b480      	push	{r7}
 800516e:	b085      	sub	sp, #20
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800517a:	b2db      	uxtb	r3, r3
 800517c:	2b01      	cmp	r3, #1
 800517e:	d001      	beq.n	8005184 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e04e      	b.n	8005222 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2202      	movs	r2, #2
 8005188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	68da      	ldr	r2, [r3, #12]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f042 0201 	orr.w	r2, r2, #1
 800519a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a23      	ldr	r2, [pc, #140]	@ (8005230 <HAL_TIM_Base_Start_IT+0xc4>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d022      	beq.n	80051ec <HAL_TIM_Base_Start_IT+0x80>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051ae:	d01d      	beq.n	80051ec <HAL_TIM_Base_Start_IT+0x80>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a1f      	ldr	r2, [pc, #124]	@ (8005234 <HAL_TIM_Base_Start_IT+0xc8>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d018      	beq.n	80051ec <HAL_TIM_Base_Start_IT+0x80>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a1e      	ldr	r2, [pc, #120]	@ (8005238 <HAL_TIM_Base_Start_IT+0xcc>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d013      	beq.n	80051ec <HAL_TIM_Base_Start_IT+0x80>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a1c      	ldr	r2, [pc, #112]	@ (800523c <HAL_TIM_Base_Start_IT+0xd0>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d00e      	beq.n	80051ec <HAL_TIM_Base_Start_IT+0x80>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a1b      	ldr	r2, [pc, #108]	@ (8005240 <HAL_TIM_Base_Start_IT+0xd4>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d009      	beq.n	80051ec <HAL_TIM_Base_Start_IT+0x80>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a19      	ldr	r2, [pc, #100]	@ (8005244 <HAL_TIM_Base_Start_IT+0xd8>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d004      	beq.n	80051ec <HAL_TIM_Base_Start_IT+0x80>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a18      	ldr	r2, [pc, #96]	@ (8005248 <HAL_TIM_Base_Start_IT+0xdc>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d111      	bne.n	8005210 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	f003 0307 	and.w	r3, r3, #7
 80051f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2b06      	cmp	r3, #6
 80051fc:	d010      	beq.n	8005220 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f042 0201 	orr.w	r2, r2, #1
 800520c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800520e:	e007      	b.n	8005220 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f042 0201 	orr.w	r2, r2, #1
 800521e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	3714      	adds	r7, #20
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr
 800522e:	bf00      	nop
 8005230:	40010000 	.word	0x40010000
 8005234:	40000400 	.word	0x40000400
 8005238:	40000800 	.word	0x40000800
 800523c:	40000c00 	.word	0x40000c00
 8005240:	40010400 	.word	0x40010400
 8005244:	40014000 	.word	0x40014000
 8005248:	40001800 	.word	0x40001800

0800524c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d101      	bne.n	800525e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	e041      	b.n	80052e2 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005264:	b2db      	uxtb	r3, r3
 8005266:	2b00      	cmp	r3, #0
 8005268:	d106      	bne.n	8005278 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	f000 f839 	bl	80052ea <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2202      	movs	r2, #2
 800527c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	3304      	adds	r3, #4
 8005288:	4619      	mov	r1, r3
 800528a:	4610      	mov	r0, r2
 800528c:	f000 fb8e 	bl	80059ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052e0:	2300      	movs	r3, #0
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3708      	adds	r7, #8
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}

080052ea <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80052ea:	b480      	push	{r7}
 80052ec:	b083      	sub	sp, #12
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80052f2:	bf00      	nop
 80052f4:	370c      	adds	r7, #12
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr

080052fe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80052fe:	b580      	push	{r7, lr}
 8005300:	b082      	sub	sp, #8
 8005302:	af00      	add	r7, sp, #0
 8005304:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d101      	bne.n	8005310 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	e041      	b.n	8005394 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005316:	b2db      	uxtb	r3, r3
 8005318:	2b00      	cmp	r3, #0
 800531a:	d106      	bne.n	800532a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f000 f839 	bl	800539c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2202      	movs	r2, #2
 800532e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	3304      	adds	r3, #4
 800533a:	4619      	mov	r1, r3
 800533c:	4610      	mov	r0, r2
 800533e:	f000 fb35 	bl	80059ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2201      	movs	r2, #1
 8005346:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2201      	movs	r2, #1
 800534e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2201      	movs	r2, #1
 800535e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2201      	movs	r2, #1
 8005366:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2201      	movs	r2, #1
 800536e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2201      	movs	r2, #1
 8005376:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2201      	movs	r2, #1
 800537e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2201      	movs	r2, #1
 8005386:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2201      	movs	r2, #1
 800538e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3708      	adds	r7, #8
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b084      	sub	sp, #16
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	68db      	ldr	r3, [r3, #12]
 80053be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	691b      	ldr	r3, [r3, #16]
 80053c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	f003 0302 	and.w	r3, r3, #2
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d020      	beq.n	8005414 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	f003 0302 	and.w	r3, r3, #2
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d01b      	beq.n	8005414 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f06f 0202 	mvn.w	r2, #2
 80053e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2201      	movs	r2, #1
 80053ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	699b      	ldr	r3, [r3, #24]
 80053f2:	f003 0303 	and.w	r3, r3, #3
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d003      	beq.n	8005402 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 fab7 	bl	800596e <HAL_TIM_IC_CaptureCallback>
 8005400:	e005      	b.n	800540e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 faa9 	bl	800595a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f000 faba 	bl	8005982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2200      	movs	r2, #0
 8005412:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	f003 0304 	and.w	r3, r3, #4
 800541a:	2b00      	cmp	r3, #0
 800541c:	d020      	beq.n	8005460 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	f003 0304 	and.w	r3, r3, #4
 8005424:	2b00      	cmp	r3, #0
 8005426:	d01b      	beq.n	8005460 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f06f 0204 	mvn.w	r2, #4
 8005430:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2202      	movs	r2, #2
 8005436:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	699b      	ldr	r3, [r3, #24]
 800543e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005442:	2b00      	cmp	r3, #0
 8005444:	d003      	beq.n	800544e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 fa91 	bl	800596e <HAL_TIM_IC_CaptureCallback>
 800544c:	e005      	b.n	800545a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f000 fa83 	bl	800595a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f000 fa94 	bl	8005982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2200      	movs	r2, #0
 800545e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	f003 0308 	and.w	r3, r3, #8
 8005466:	2b00      	cmp	r3, #0
 8005468:	d020      	beq.n	80054ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f003 0308 	and.w	r3, r3, #8
 8005470:	2b00      	cmp	r3, #0
 8005472:	d01b      	beq.n	80054ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f06f 0208 	mvn.w	r2, #8
 800547c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2204      	movs	r2, #4
 8005482:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	69db      	ldr	r3, [r3, #28]
 800548a:	f003 0303 	and.w	r3, r3, #3
 800548e:	2b00      	cmp	r3, #0
 8005490:	d003      	beq.n	800549a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f000 fa6b 	bl	800596e <HAL_TIM_IC_CaptureCallback>
 8005498:	e005      	b.n	80054a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 fa5d 	bl	800595a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f000 fa6e 	bl	8005982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	f003 0310 	and.w	r3, r3, #16
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d020      	beq.n	80054f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f003 0310 	and.w	r3, r3, #16
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d01b      	beq.n	80054f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f06f 0210 	mvn.w	r2, #16
 80054c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2208      	movs	r2, #8
 80054ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	69db      	ldr	r3, [r3, #28]
 80054d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d003      	beq.n	80054e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 fa45 	bl	800596e <HAL_TIM_IC_CaptureCallback>
 80054e4:	e005      	b.n	80054f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 fa37 	bl	800595a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f000 fa48 	bl	8005982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2200      	movs	r2, #0
 80054f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	f003 0301 	and.w	r3, r3, #1
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d00c      	beq.n	800551c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	f003 0301 	and.w	r3, r3, #1
 8005508:	2b00      	cmp	r3, #0
 800550a:	d007      	beq.n	800551c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f06f 0201 	mvn.w	r2, #1
 8005514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f7fb fba0 	bl	8000c5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00c      	beq.n	8005540 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800552c:	2b00      	cmp	r3, #0
 800552e:	d007      	beq.n	8005540 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f000 fdfe 	bl	800613c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005546:	2b00      	cmp	r3, #0
 8005548:	d00c      	beq.n	8005564 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005550:	2b00      	cmp	r3, #0
 8005552:	d007      	beq.n	8005564 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800555c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 fa19 	bl	8005996 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	f003 0320 	and.w	r3, r3, #32
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00c      	beq.n	8005588 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	f003 0320 	and.w	r3, r3, #32
 8005574:	2b00      	cmp	r3, #0
 8005576:	d007      	beq.n	8005588 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f06f 0220 	mvn.w	r2, #32
 8005580:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f000 fdd0 	bl	8006128 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005588:	bf00      	nop
 800558a:	3710      	adds	r7, #16
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}

08005590 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b086      	sub	sp, #24
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800559c:	2300      	movs	r3, #0
 800559e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d101      	bne.n	80055ae <HAL_TIM_OC_ConfigChannel+0x1e>
 80055aa:	2302      	movs	r3, #2
 80055ac:	e048      	b.n	8005640 <HAL_TIM_OC_ConfigChannel+0xb0>
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2201      	movs	r2, #1
 80055b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2b0c      	cmp	r3, #12
 80055ba:	d839      	bhi.n	8005630 <HAL_TIM_OC_ConfigChannel+0xa0>
 80055bc:	a201      	add	r2, pc, #4	@ (adr r2, 80055c4 <HAL_TIM_OC_ConfigChannel+0x34>)
 80055be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055c2:	bf00      	nop
 80055c4:	080055f9 	.word	0x080055f9
 80055c8:	08005631 	.word	0x08005631
 80055cc:	08005631 	.word	0x08005631
 80055d0:	08005631 	.word	0x08005631
 80055d4:	08005607 	.word	0x08005607
 80055d8:	08005631 	.word	0x08005631
 80055dc:	08005631 	.word	0x08005631
 80055e0:	08005631 	.word	0x08005631
 80055e4:	08005615 	.word	0x08005615
 80055e8:	08005631 	.word	0x08005631
 80055ec:	08005631 	.word	0x08005631
 80055f0:	08005631 	.word	0x08005631
 80055f4:	08005623 	.word	0x08005623
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	68b9      	ldr	r1, [r7, #8]
 80055fe:	4618      	mov	r0, r3
 8005600:	f000 fa7a 	bl	8005af8 <TIM_OC1_SetConfig>
      break;
 8005604:	e017      	b.n	8005636 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68b9      	ldr	r1, [r7, #8]
 800560c:	4618      	mov	r0, r3
 800560e:	f000 fae3 	bl	8005bd8 <TIM_OC2_SetConfig>
      break;
 8005612:	e010      	b.n	8005636 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	68b9      	ldr	r1, [r7, #8]
 800561a:	4618      	mov	r0, r3
 800561c:	f000 fb52 	bl	8005cc4 <TIM_OC3_SetConfig>
      break;
 8005620:	e009      	b.n	8005636 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	68b9      	ldr	r1, [r7, #8]
 8005628:	4618      	mov	r0, r3
 800562a:	f000 fbbf 	bl	8005dac <TIM_OC4_SetConfig>
      break;
 800562e:	e002      	b.n	8005636 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8005630:	2301      	movs	r3, #1
 8005632:	75fb      	strb	r3, [r7, #23]
      break;
 8005634:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2200      	movs	r2, #0
 800563a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800563e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005640:	4618      	mov	r0, r3
 8005642:	3718      	adds	r7, #24
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}

08005648 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b086      	sub	sp, #24
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005654:	2300      	movs	r3, #0
 8005656:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800565e:	2b01      	cmp	r3, #1
 8005660:	d101      	bne.n	8005666 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005662:	2302      	movs	r3, #2
 8005664:	e0ae      	b.n	80057c4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2201      	movs	r2, #1
 800566a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2b0c      	cmp	r3, #12
 8005672:	f200 809f 	bhi.w	80057b4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005676:	a201      	add	r2, pc, #4	@ (adr r2, 800567c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800567c:	080056b1 	.word	0x080056b1
 8005680:	080057b5 	.word	0x080057b5
 8005684:	080057b5 	.word	0x080057b5
 8005688:	080057b5 	.word	0x080057b5
 800568c:	080056f1 	.word	0x080056f1
 8005690:	080057b5 	.word	0x080057b5
 8005694:	080057b5 	.word	0x080057b5
 8005698:	080057b5 	.word	0x080057b5
 800569c:	08005733 	.word	0x08005733
 80056a0:	080057b5 	.word	0x080057b5
 80056a4:	080057b5 	.word	0x080057b5
 80056a8:	080057b5 	.word	0x080057b5
 80056ac:	08005773 	.word	0x08005773
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	68b9      	ldr	r1, [r7, #8]
 80056b6:	4618      	mov	r0, r3
 80056b8:	f000 fa1e 	bl	8005af8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	699a      	ldr	r2, [r3, #24]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f042 0208 	orr.w	r2, r2, #8
 80056ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	699a      	ldr	r2, [r3, #24]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f022 0204 	bic.w	r2, r2, #4
 80056da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	6999      	ldr	r1, [r3, #24]
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	691a      	ldr	r2, [r3, #16]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	430a      	orrs	r2, r1
 80056ec:	619a      	str	r2, [r3, #24]
      break;
 80056ee:	e064      	b.n	80057ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	68b9      	ldr	r1, [r7, #8]
 80056f6:	4618      	mov	r0, r3
 80056f8:	f000 fa6e 	bl	8005bd8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	699a      	ldr	r2, [r3, #24]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800570a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	699a      	ldr	r2, [r3, #24]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800571a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	6999      	ldr	r1, [r3, #24]
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	691b      	ldr	r3, [r3, #16]
 8005726:	021a      	lsls	r2, r3, #8
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	430a      	orrs	r2, r1
 800572e:	619a      	str	r2, [r3, #24]
      break;
 8005730:	e043      	b.n	80057ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	68b9      	ldr	r1, [r7, #8]
 8005738:	4618      	mov	r0, r3
 800573a:	f000 fac3 	bl	8005cc4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	69da      	ldr	r2, [r3, #28]
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f042 0208 	orr.w	r2, r2, #8
 800574c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	69da      	ldr	r2, [r3, #28]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f022 0204 	bic.w	r2, r2, #4
 800575c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	69d9      	ldr	r1, [r3, #28]
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	691a      	ldr	r2, [r3, #16]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	430a      	orrs	r2, r1
 800576e:	61da      	str	r2, [r3, #28]
      break;
 8005770:	e023      	b.n	80057ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	68b9      	ldr	r1, [r7, #8]
 8005778:	4618      	mov	r0, r3
 800577a:	f000 fb17 	bl	8005dac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	69da      	ldr	r2, [r3, #28]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800578c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	69da      	ldr	r2, [r3, #28]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800579c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	69d9      	ldr	r1, [r3, #28]
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	691b      	ldr	r3, [r3, #16]
 80057a8:	021a      	lsls	r2, r3, #8
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	430a      	orrs	r2, r1
 80057b0:	61da      	str	r2, [r3, #28]
      break;
 80057b2:	e002      	b.n	80057ba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	75fb      	strb	r3, [r7, #23]
      break;
 80057b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80057c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3718      	adds	r7, #24
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}

080057cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b084      	sub	sp, #16
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057d6:	2300      	movs	r3, #0
 80057d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d101      	bne.n	80057e8 <HAL_TIM_ConfigClockSource+0x1c>
 80057e4:	2302      	movs	r3, #2
 80057e6:	e0b4      	b.n	8005952 <HAL_TIM_ConfigClockSource+0x186>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2202      	movs	r2, #2
 80057f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005806:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800580e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	68ba      	ldr	r2, [r7, #8]
 8005816:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005820:	d03e      	beq.n	80058a0 <HAL_TIM_ConfigClockSource+0xd4>
 8005822:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005826:	f200 8087 	bhi.w	8005938 <HAL_TIM_ConfigClockSource+0x16c>
 800582a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800582e:	f000 8086 	beq.w	800593e <HAL_TIM_ConfigClockSource+0x172>
 8005832:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005836:	d87f      	bhi.n	8005938 <HAL_TIM_ConfigClockSource+0x16c>
 8005838:	2b70      	cmp	r3, #112	@ 0x70
 800583a:	d01a      	beq.n	8005872 <HAL_TIM_ConfigClockSource+0xa6>
 800583c:	2b70      	cmp	r3, #112	@ 0x70
 800583e:	d87b      	bhi.n	8005938 <HAL_TIM_ConfigClockSource+0x16c>
 8005840:	2b60      	cmp	r3, #96	@ 0x60
 8005842:	d050      	beq.n	80058e6 <HAL_TIM_ConfigClockSource+0x11a>
 8005844:	2b60      	cmp	r3, #96	@ 0x60
 8005846:	d877      	bhi.n	8005938 <HAL_TIM_ConfigClockSource+0x16c>
 8005848:	2b50      	cmp	r3, #80	@ 0x50
 800584a:	d03c      	beq.n	80058c6 <HAL_TIM_ConfigClockSource+0xfa>
 800584c:	2b50      	cmp	r3, #80	@ 0x50
 800584e:	d873      	bhi.n	8005938 <HAL_TIM_ConfigClockSource+0x16c>
 8005850:	2b40      	cmp	r3, #64	@ 0x40
 8005852:	d058      	beq.n	8005906 <HAL_TIM_ConfigClockSource+0x13a>
 8005854:	2b40      	cmp	r3, #64	@ 0x40
 8005856:	d86f      	bhi.n	8005938 <HAL_TIM_ConfigClockSource+0x16c>
 8005858:	2b30      	cmp	r3, #48	@ 0x30
 800585a:	d064      	beq.n	8005926 <HAL_TIM_ConfigClockSource+0x15a>
 800585c:	2b30      	cmp	r3, #48	@ 0x30
 800585e:	d86b      	bhi.n	8005938 <HAL_TIM_ConfigClockSource+0x16c>
 8005860:	2b20      	cmp	r3, #32
 8005862:	d060      	beq.n	8005926 <HAL_TIM_ConfigClockSource+0x15a>
 8005864:	2b20      	cmp	r3, #32
 8005866:	d867      	bhi.n	8005938 <HAL_TIM_ConfigClockSource+0x16c>
 8005868:	2b00      	cmp	r3, #0
 800586a:	d05c      	beq.n	8005926 <HAL_TIM_ConfigClockSource+0x15a>
 800586c:	2b10      	cmp	r3, #16
 800586e:	d05a      	beq.n	8005926 <HAL_TIM_ConfigClockSource+0x15a>
 8005870:	e062      	b.n	8005938 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005882:	f000 fb63 	bl	8005f4c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005894:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	68ba      	ldr	r2, [r7, #8]
 800589c:	609a      	str	r2, [r3, #8]
      break;
 800589e:	e04f      	b.n	8005940 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80058b0:	f000 fb4c 	bl	8005f4c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	689a      	ldr	r2, [r3, #8]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80058c2:	609a      	str	r2, [r3, #8]
      break;
 80058c4:	e03c      	b.n	8005940 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058d2:	461a      	mov	r2, r3
 80058d4:	f000 fac0 	bl	8005e58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	2150      	movs	r1, #80	@ 0x50
 80058de:	4618      	mov	r0, r3
 80058e0:	f000 fb19 	bl	8005f16 <TIM_ITRx_SetConfig>
      break;
 80058e4:	e02c      	b.n	8005940 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80058f2:	461a      	mov	r2, r3
 80058f4:	f000 fadf 	bl	8005eb6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	2160      	movs	r1, #96	@ 0x60
 80058fe:	4618      	mov	r0, r3
 8005900:	f000 fb09 	bl	8005f16 <TIM_ITRx_SetConfig>
      break;
 8005904:	e01c      	b.n	8005940 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005912:	461a      	mov	r2, r3
 8005914:	f000 faa0 	bl	8005e58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	2140      	movs	r1, #64	@ 0x40
 800591e:	4618      	mov	r0, r3
 8005920:	f000 faf9 	bl	8005f16 <TIM_ITRx_SetConfig>
      break;
 8005924:	e00c      	b.n	8005940 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4619      	mov	r1, r3
 8005930:	4610      	mov	r0, r2
 8005932:	f000 faf0 	bl	8005f16 <TIM_ITRx_SetConfig>
      break;
 8005936:	e003      	b.n	8005940 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	73fb      	strb	r3, [r7, #15]
      break;
 800593c:	e000      	b.n	8005940 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800593e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005950:	7bfb      	ldrb	r3, [r7, #15]
}
 8005952:	4618      	mov	r0, r3
 8005954:	3710      	adds	r7, #16
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}

0800595a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800595a:	b480      	push	{r7}
 800595c:	b083      	sub	sp, #12
 800595e:	af00      	add	r7, sp, #0
 8005960:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005962:	bf00      	nop
 8005964:	370c      	adds	r7, #12
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr

0800596e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800596e:	b480      	push	{r7}
 8005970:	b083      	sub	sp, #12
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005976:	bf00      	nop
 8005978:	370c      	adds	r7, #12
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr

08005982 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005982:	b480      	push	{r7}
 8005984:	b083      	sub	sp, #12
 8005986:	af00      	add	r7, sp, #0
 8005988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800598a:	bf00      	nop
 800598c:	370c      	adds	r7, #12
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr

08005996 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005996:	b480      	push	{r7}
 8005998:	b083      	sub	sp, #12
 800599a:	af00      	add	r7, sp, #0
 800599c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800599e:	bf00      	nop
 80059a0:	370c      	adds	r7, #12
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
	...

080059ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b085      	sub	sp, #20
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	4a43      	ldr	r2, [pc, #268]	@ (8005acc <TIM_Base_SetConfig+0x120>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d013      	beq.n	80059ec <TIM_Base_SetConfig+0x40>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059ca:	d00f      	beq.n	80059ec <TIM_Base_SetConfig+0x40>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	4a40      	ldr	r2, [pc, #256]	@ (8005ad0 <TIM_Base_SetConfig+0x124>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d00b      	beq.n	80059ec <TIM_Base_SetConfig+0x40>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a3f      	ldr	r2, [pc, #252]	@ (8005ad4 <TIM_Base_SetConfig+0x128>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d007      	beq.n	80059ec <TIM_Base_SetConfig+0x40>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	4a3e      	ldr	r2, [pc, #248]	@ (8005ad8 <TIM_Base_SetConfig+0x12c>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d003      	beq.n	80059ec <TIM_Base_SetConfig+0x40>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	4a3d      	ldr	r2, [pc, #244]	@ (8005adc <TIM_Base_SetConfig+0x130>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d108      	bne.n	80059fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	68fa      	ldr	r2, [r7, #12]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a32      	ldr	r2, [pc, #200]	@ (8005acc <TIM_Base_SetConfig+0x120>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d02b      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a0c:	d027      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a2f      	ldr	r2, [pc, #188]	@ (8005ad0 <TIM_Base_SetConfig+0x124>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d023      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a2e      	ldr	r2, [pc, #184]	@ (8005ad4 <TIM_Base_SetConfig+0x128>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d01f      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a2d      	ldr	r2, [pc, #180]	@ (8005ad8 <TIM_Base_SetConfig+0x12c>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d01b      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	4a2c      	ldr	r2, [pc, #176]	@ (8005adc <TIM_Base_SetConfig+0x130>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d017      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	4a2b      	ldr	r2, [pc, #172]	@ (8005ae0 <TIM_Base_SetConfig+0x134>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d013      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a2a      	ldr	r2, [pc, #168]	@ (8005ae4 <TIM_Base_SetConfig+0x138>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d00f      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a29      	ldr	r2, [pc, #164]	@ (8005ae8 <TIM_Base_SetConfig+0x13c>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d00b      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a28      	ldr	r2, [pc, #160]	@ (8005aec <TIM_Base_SetConfig+0x140>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d007      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	4a27      	ldr	r2, [pc, #156]	@ (8005af0 <TIM_Base_SetConfig+0x144>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d003      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	4a26      	ldr	r2, [pc, #152]	@ (8005af4 <TIM_Base_SetConfig+0x148>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d108      	bne.n	8005a70 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	68db      	ldr	r3, [r3, #12]
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	695b      	ldr	r3, [r3, #20]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	689a      	ldr	r2, [r3, #8]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a0e      	ldr	r2, [pc, #56]	@ (8005acc <TIM_Base_SetConfig+0x120>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d003      	beq.n	8005a9e <TIM_Base_SetConfig+0xf2>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a10      	ldr	r2, [pc, #64]	@ (8005adc <TIM_Base_SetConfig+0x130>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d103      	bne.n	8005aa6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	691a      	ldr	r2, [r3, #16]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f043 0204 	orr.w	r2, r3, #4
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	68fa      	ldr	r2, [r7, #12]
 8005abc:	601a      	str	r2, [r3, #0]
}
 8005abe:	bf00      	nop
 8005ac0:	3714      	adds	r7, #20
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	40010000 	.word	0x40010000
 8005ad0:	40000400 	.word	0x40000400
 8005ad4:	40000800 	.word	0x40000800
 8005ad8:	40000c00 	.word	0x40000c00
 8005adc:	40010400 	.word	0x40010400
 8005ae0:	40014000 	.word	0x40014000
 8005ae4:	40014400 	.word	0x40014400
 8005ae8:	40014800 	.word	0x40014800
 8005aec:	40001800 	.word	0x40001800
 8005af0:	40001c00 	.word	0x40001c00
 8005af4:	40002000 	.word	0x40002000

08005af8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b087      	sub	sp, #28
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6a1b      	ldr	r3, [r3, #32]
 8005b06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6a1b      	ldr	r3, [r3, #32]
 8005b0c:	f023 0201 	bic.w	r2, r3, #1
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	699b      	ldr	r3, [r3, #24]
 8005b1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f023 0303 	bic.w	r3, r3, #3
 8005b2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	68fa      	ldr	r2, [r7, #12]
 8005b36:	4313      	orrs	r3, r2
 8005b38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	f023 0302 	bic.w	r3, r3, #2
 8005b40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a20      	ldr	r2, [pc, #128]	@ (8005bd0 <TIM_OC1_SetConfig+0xd8>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d003      	beq.n	8005b5c <TIM_OC1_SetConfig+0x64>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a1f      	ldr	r2, [pc, #124]	@ (8005bd4 <TIM_OC1_SetConfig+0xdc>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d10c      	bne.n	8005b76 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b5c:	697b      	ldr	r3, [r7, #20]
 8005b5e:	f023 0308 	bic.w	r3, r3, #8
 8005b62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	697a      	ldr	r2, [r7, #20]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	f023 0304 	bic.w	r3, r3, #4
 8005b74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a15      	ldr	r2, [pc, #84]	@ (8005bd0 <TIM_OC1_SetConfig+0xd8>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d003      	beq.n	8005b86 <TIM_OC1_SetConfig+0x8e>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a14      	ldr	r2, [pc, #80]	@ (8005bd4 <TIM_OC1_SetConfig+0xdc>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d111      	bne.n	8005baa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	695b      	ldr	r3, [r3, #20]
 8005b9a:	693a      	ldr	r2, [r7, #16]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	699b      	ldr	r3, [r3, #24]
 8005ba4:	693a      	ldr	r2, [r7, #16]
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	693a      	ldr	r2, [r7, #16]
 8005bae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	685a      	ldr	r2, [r3, #4]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	697a      	ldr	r2, [r7, #20]
 8005bc2:	621a      	str	r2, [r3, #32]
}
 8005bc4:	bf00      	nop
 8005bc6:	371c      	adds	r7, #28
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bce:	4770      	bx	lr
 8005bd0:	40010000 	.word	0x40010000
 8005bd4:	40010400 	.word	0x40010400

08005bd8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b087      	sub	sp, #28
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6a1b      	ldr	r3, [r3, #32]
 8005be6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6a1b      	ldr	r3, [r3, #32]
 8005bec:	f023 0210 	bic.w	r2, r3, #16
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	699b      	ldr	r3, [r3, #24]
 8005bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	021b      	lsls	r3, r3, #8
 8005c16:	68fa      	ldr	r2, [r7, #12]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	f023 0320 	bic.w	r3, r3, #32
 8005c22:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	011b      	lsls	r3, r3, #4
 8005c2a:	697a      	ldr	r2, [r7, #20]
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	4a22      	ldr	r2, [pc, #136]	@ (8005cbc <TIM_OC2_SetConfig+0xe4>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d003      	beq.n	8005c40 <TIM_OC2_SetConfig+0x68>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	4a21      	ldr	r2, [pc, #132]	@ (8005cc0 <TIM_OC2_SetConfig+0xe8>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d10d      	bne.n	8005c5c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	011b      	lsls	r3, r3, #4
 8005c4e:	697a      	ldr	r2, [r7, #20]
 8005c50:	4313      	orrs	r3, r2
 8005c52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c5a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a17      	ldr	r2, [pc, #92]	@ (8005cbc <TIM_OC2_SetConfig+0xe4>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d003      	beq.n	8005c6c <TIM_OC2_SetConfig+0x94>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	4a16      	ldr	r2, [pc, #88]	@ (8005cc0 <TIM_OC2_SetConfig+0xe8>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d113      	bne.n	8005c94 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	695b      	ldr	r3, [r3, #20]
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	693a      	ldr	r2, [r7, #16]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	699b      	ldr	r3, [r3, #24]
 8005c8c:	009b      	lsls	r3, r3, #2
 8005c8e:	693a      	ldr	r2, [r7, #16]
 8005c90:	4313      	orrs	r3, r2
 8005c92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	693a      	ldr	r2, [r7, #16]
 8005c98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	685a      	ldr	r2, [r3, #4]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	697a      	ldr	r2, [r7, #20]
 8005cac:	621a      	str	r2, [r3, #32]
}
 8005cae:	bf00      	nop
 8005cb0:	371c      	adds	r7, #28
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr
 8005cba:	bf00      	nop
 8005cbc:	40010000 	.word	0x40010000
 8005cc0:	40010400 	.word	0x40010400

08005cc4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b087      	sub	sp, #28
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a1b      	ldr	r3, [r3, #32]
 8005cd2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6a1b      	ldr	r3, [r3, #32]
 8005cd8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	69db      	ldr	r3, [r3, #28]
 8005cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f023 0303 	bic.w	r3, r3, #3
 8005cfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68fa      	ldr	r2, [r7, #12]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	021b      	lsls	r3, r3, #8
 8005d14:	697a      	ldr	r2, [r7, #20]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4a21      	ldr	r2, [pc, #132]	@ (8005da4 <TIM_OC3_SetConfig+0xe0>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d003      	beq.n	8005d2a <TIM_OC3_SetConfig+0x66>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	4a20      	ldr	r2, [pc, #128]	@ (8005da8 <TIM_OC3_SetConfig+0xe4>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d10d      	bne.n	8005d46 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	021b      	lsls	r3, r3, #8
 8005d38:	697a      	ldr	r2, [r7, #20]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	4a16      	ldr	r2, [pc, #88]	@ (8005da4 <TIM_OC3_SetConfig+0xe0>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d003      	beq.n	8005d56 <TIM_OC3_SetConfig+0x92>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	4a15      	ldr	r2, [pc, #84]	@ (8005da8 <TIM_OC3_SetConfig+0xe4>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d113      	bne.n	8005d7e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	695b      	ldr	r3, [r3, #20]
 8005d6a:	011b      	lsls	r3, r3, #4
 8005d6c:	693a      	ldr	r2, [r7, #16]
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	699b      	ldr	r3, [r3, #24]
 8005d76:	011b      	lsls	r3, r3, #4
 8005d78:	693a      	ldr	r2, [r7, #16]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	693a      	ldr	r2, [r7, #16]
 8005d82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	68fa      	ldr	r2, [r7, #12]
 8005d88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	685a      	ldr	r2, [r3, #4]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	697a      	ldr	r2, [r7, #20]
 8005d96:	621a      	str	r2, [r3, #32]
}
 8005d98:	bf00      	nop
 8005d9a:	371c      	adds	r7, #28
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr
 8005da4:	40010000 	.word	0x40010000
 8005da8:	40010400 	.word	0x40010400

08005dac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b087      	sub	sp, #28
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a1b      	ldr	r3, [r3, #32]
 8005dba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6a1b      	ldr	r3, [r3, #32]
 8005dc0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	69db      	ldr	r3, [r3, #28]
 8005dd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005dda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005de2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	021b      	lsls	r3, r3, #8
 8005dea:	68fa      	ldr	r2, [r7, #12]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005df6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	031b      	lsls	r3, r3, #12
 8005dfe:	693a      	ldr	r2, [r7, #16]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	4a12      	ldr	r2, [pc, #72]	@ (8005e50 <TIM_OC4_SetConfig+0xa4>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d003      	beq.n	8005e14 <TIM_OC4_SetConfig+0x68>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	4a11      	ldr	r2, [pc, #68]	@ (8005e54 <TIM_OC4_SetConfig+0xa8>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d109      	bne.n	8005e28 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	695b      	ldr	r3, [r3, #20]
 8005e20:	019b      	lsls	r3, r3, #6
 8005e22:	697a      	ldr	r2, [r7, #20]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	697a      	ldr	r2, [r7, #20]
 8005e2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	68fa      	ldr	r2, [r7, #12]
 8005e32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	685a      	ldr	r2, [r3, #4]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	693a      	ldr	r2, [r7, #16]
 8005e40:	621a      	str	r2, [r3, #32]
}
 8005e42:	bf00      	nop
 8005e44:	371c      	adds	r7, #28
 8005e46:	46bd      	mov	sp, r7
 8005e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4c:	4770      	bx	lr
 8005e4e:	bf00      	nop
 8005e50:	40010000 	.word	0x40010000
 8005e54:	40010400 	.word	0x40010400

08005e58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b087      	sub	sp, #28
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	60f8      	str	r0, [r7, #12]
 8005e60:	60b9      	str	r1, [r7, #8]
 8005e62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6a1b      	ldr	r3, [r3, #32]
 8005e68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	6a1b      	ldr	r3, [r3, #32]
 8005e6e:	f023 0201 	bic.w	r2, r3, #1
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	699b      	ldr	r3, [r3, #24]
 8005e7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	011b      	lsls	r3, r3, #4
 8005e88:	693a      	ldr	r2, [r7, #16]
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	f023 030a 	bic.w	r3, r3, #10
 8005e94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005e96:	697a      	ldr	r2, [r7, #20]
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	693a      	ldr	r2, [r7, #16]
 8005ea2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	697a      	ldr	r2, [r7, #20]
 8005ea8:	621a      	str	r2, [r3, #32]
}
 8005eaa:	bf00      	nop
 8005eac:	371c      	adds	r7, #28
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr

08005eb6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005eb6:	b480      	push	{r7}
 8005eb8:	b087      	sub	sp, #28
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	60f8      	str	r0, [r7, #12]
 8005ebe:	60b9      	str	r1, [r7, #8]
 8005ec0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	6a1b      	ldr	r3, [r3, #32]
 8005ec6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6a1b      	ldr	r3, [r3, #32]
 8005ecc:	f023 0210 	bic.w	r2, r3, #16
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	699b      	ldr	r3, [r3, #24]
 8005ed8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ee0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	031b      	lsls	r3, r3, #12
 8005ee6:	693a      	ldr	r2, [r7, #16]
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005eec:	697b      	ldr	r3, [r7, #20]
 8005eee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005ef2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	011b      	lsls	r3, r3, #4
 8005ef8:	697a      	ldr	r2, [r7, #20]
 8005efa:	4313      	orrs	r3, r2
 8005efc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	693a      	ldr	r2, [r7, #16]
 8005f02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	697a      	ldr	r2, [r7, #20]
 8005f08:	621a      	str	r2, [r3, #32]
}
 8005f0a:	bf00      	nop
 8005f0c:	371c      	adds	r7, #28
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr

08005f16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f16:	b480      	push	{r7}
 8005f18:	b085      	sub	sp, #20
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	6078      	str	r0, [r7, #4]
 8005f1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f2e:	683a      	ldr	r2, [r7, #0]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	f043 0307 	orr.w	r3, r3, #7
 8005f38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	68fa      	ldr	r2, [r7, #12]
 8005f3e:	609a      	str	r2, [r3, #8]
}
 8005f40:	bf00      	nop
 8005f42:	3714      	adds	r7, #20
 8005f44:	46bd      	mov	sp, r7
 8005f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4a:	4770      	bx	lr

08005f4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b087      	sub	sp, #28
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	60f8      	str	r0, [r7, #12]
 8005f54:	60b9      	str	r1, [r7, #8]
 8005f56:	607a      	str	r2, [r7, #4]
 8005f58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	021a      	lsls	r2, r3, #8
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	431a      	orrs	r2, r3
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	4313      	orrs	r3, r2
 8005f74:	697a      	ldr	r2, [r7, #20]
 8005f76:	4313      	orrs	r3, r2
 8005f78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	697a      	ldr	r2, [r7, #20]
 8005f7e:	609a      	str	r2, [r3, #8]
}
 8005f80:	bf00      	nop
 8005f82:	371c      	adds	r7, #28
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr

08005f8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b085      	sub	sp, #20
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d101      	bne.n	8005fa4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005fa0:	2302      	movs	r3, #2
 8005fa2:	e05a      	b.n	800605a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2202      	movs	r2, #2
 8005fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	68fa      	ldr	r2, [r7, #12]
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a21      	ldr	r2, [pc, #132]	@ (8006068 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d022      	beq.n	800602e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ff0:	d01d      	beq.n	800602e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a1d      	ldr	r2, [pc, #116]	@ (800606c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d018      	beq.n	800602e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a1b      	ldr	r2, [pc, #108]	@ (8006070 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d013      	beq.n	800602e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a1a      	ldr	r2, [pc, #104]	@ (8006074 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d00e      	beq.n	800602e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a18      	ldr	r2, [pc, #96]	@ (8006078 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d009      	beq.n	800602e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a17      	ldr	r2, [pc, #92]	@ (800607c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d004      	beq.n	800602e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a15      	ldr	r2, [pc, #84]	@ (8006080 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d10c      	bne.n	8006048 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006034:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	68ba      	ldr	r2, [r7, #8]
 800603c:	4313      	orrs	r3, r2
 800603e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	68ba      	ldr	r2, [r7, #8]
 8006046:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2200      	movs	r2, #0
 8006054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	3714      	adds	r7, #20
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr
 8006066:	bf00      	nop
 8006068:	40010000 	.word	0x40010000
 800606c:	40000400 	.word	0x40000400
 8006070:	40000800 	.word	0x40000800
 8006074:	40000c00 	.word	0x40000c00
 8006078:	40010400 	.word	0x40010400
 800607c:	40014000 	.word	0x40014000
 8006080:	40001800 	.word	0x40001800

08006084 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006084:	b480      	push	{r7}
 8006086:	b085      	sub	sp, #20
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
 800608c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800608e:	2300      	movs	r3, #0
 8006090:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006098:	2b01      	cmp	r3, #1
 800609a:	d101      	bne.n	80060a0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800609c:	2302      	movs	r3, #2
 800609e:	e03d      	b.n	800611c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	68db      	ldr	r3, [r3, #12]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	4313      	orrs	r3, r2
 80060d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4313      	orrs	r3, r2
 80060de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	691b      	ldr	r3, [r3, #16]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	695b      	ldr	r3, [r3, #20]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	69db      	ldr	r3, [r3, #28]
 8006106:	4313      	orrs	r3, r2
 8006108:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	68fa      	ldr	r2, [r7, #12]
 8006110:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2200      	movs	r2, #0
 8006116:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800611a:	2300      	movs	r3, #0
}
 800611c:	4618      	mov	r0, r3
 800611e:	3714      	adds	r7, #20
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr

08006128 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006128:	b480      	push	{r7}
 800612a:	b083      	sub	sp, #12
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006130:	bf00      	nop
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800613c:	b480      	push	{r7}
 800613e:	b083      	sub	sp, #12
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006144:	bf00      	nop
 8006146:	370c      	adds	r7, #12
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr

08006150 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d101      	bne.n	8006162 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e042      	b.n	80061e8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006168:	b2db      	uxtb	r3, r3
 800616a:	2b00      	cmp	r3, #0
 800616c:	d106      	bne.n	800617c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f7fb faa6 	bl	80016c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2224      	movs	r2, #36	@ 0x24
 8006180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	68da      	ldr	r2, [r3, #12]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006192:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f000 f82b 	bl	80061f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	691a      	ldr	r2, [r3, #16]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80061a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	695a      	ldr	r2, [r3, #20]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80061b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	68da      	ldr	r2, [r3, #12]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80061c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2220      	movs	r2, #32
 80061d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2220      	movs	r2, #32
 80061dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80061e6:	2300      	movs	r3, #0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3708      	adds	r7, #8
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}

080061f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061f4:	b0c0      	sub	sp, #256	@ 0x100
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	691b      	ldr	r3, [r3, #16]
 8006204:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800620c:	68d9      	ldr	r1, [r3, #12]
 800620e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	ea40 0301 	orr.w	r3, r0, r1
 8006218:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800621a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800621e:	689a      	ldr	r2, [r3, #8]
 8006220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006224:	691b      	ldr	r3, [r3, #16]
 8006226:	431a      	orrs	r2, r3
 8006228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800622c:	695b      	ldr	r3, [r3, #20]
 800622e:	431a      	orrs	r2, r3
 8006230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006234:	69db      	ldr	r3, [r3, #28]
 8006236:	4313      	orrs	r3, r2
 8006238:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800623c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	68db      	ldr	r3, [r3, #12]
 8006244:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006248:	f021 010c 	bic.w	r1, r1, #12
 800624c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006250:	681a      	ldr	r2, [r3, #0]
 8006252:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006256:	430b      	orrs	r3, r1
 8006258:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800625a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	695b      	ldr	r3, [r3, #20]
 8006262:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800626a:	6999      	ldr	r1, [r3, #24]
 800626c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	ea40 0301 	orr.w	r3, r0, r1
 8006276:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	4b8f      	ldr	r3, [pc, #572]	@ (80064bc <UART_SetConfig+0x2cc>)
 8006280:	429a      	cmp	r2, r3
 8006282:	d005      	beq.n	8006290 <UART_SetConfig+0xa0>
 8006284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	4b8d      	ldr	r3, [pc, #564]	@ (80064c0 <UART_SetConfig+0x2d0>)
 800628c:	429a      	cmp	r2, r3
 800628e:	d104      	bne.n	800629a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006290:	f7fe f924 	bl	80044dc <HAL_RCC_GetPCLK2Freq>
 8006294:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006298:	e003      	b.n	80062a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800629a:	f7fe f90b 	bl	80044b4 <HAL_RCC_GetPCLK1Freq>
 800629e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062a6:	69db      	ldr	r3, [r3, #28]
 80062a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062ac:	f040 810c 	bne.w	80064c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80062b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062b4:	2200      	movs	r2, #0
 80062b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80062ba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80062be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80062c2:	4622      	mov	r2, r4
 80062c4:	462b      	mov	r3, r5
 80062c6:	1891      	adds	r1, r2, r2
 80062c8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80062ca:	415b      	adcs	r3, r3
 80062cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80062ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80062d2:	4621      	mov	r1, r4
 80062d4:	eb12 0801 	adds.w	r8, r2, r1
 80062d8:	4629      	mov	r1, r5
 80062da:	eb43 0901 	adc.w	r9, r3, r1
 80062de:	f04f 0200 	mov.w	r2, #0
 80062e2:	f04f 0300 	mov.w	r3, #0
 80062e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80062ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80062ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80062f2:	4690      	mov	r8, r2
 80062f4:	4699      	mov	r9, r3
 80062f6:	4623      	mov	r3, r4
 80062f8:	eb18 0303 	adds.w	r3, r8, r3
 80062fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006300:	462b      	mov	r3, r5
 8006302:	eb49 0303 	adc.w	r3, r9, r3
 8006306:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800630a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	2200      	movs	r2, #0
 8006312:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006316:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800631a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800631e:	460b      	mov	r3, r1
 8006320:	18db      	adds	r3, r3, r3
 8006322:	653b      	str	r3, [r7, #80]	@ 0x50
 8006324:	4613      	mov	r3, r2
 8006326:	eb42 0303 	adc.w	r3, r2, r3
 800632a:	657b      	str	r3, [r7, #84]	@ 0x54
 800632c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006330:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006334:	f7f9 ff4c 	bl	80001d0 <__aeabi_uldivmod>
 8006338:	4602      	mov	r2, r0
 800633a:	460b      	mov	r3, r1
 800633c:	4b61      	ldr	r3, [pc, #388]	@ (80064c4 <UART_SetConfig+0x2d4>)
 800633e:	fba3 2302 	umull	r2, r3, r3, r2
 8006342:	095b      	lsrs	r3, r3, #5
 8006344:	011c      	lsls	r4, r3, #4
 8006346:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800634a:	2200      	movs	r2, #0
 800634c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006350:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006354:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006358:	4642      	mov	r2, r8
 800635a:	464b      	mov	r3, r9
 800635c:	1891      	adds	r1, r2, r2
 800635e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006360:	415b      	adcs	r3, r3
 8006362:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006364:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006368:	4641      	mov	r1, r8
 800636a:	eb12 0a01 	adds.w	sl, r2, r1
 800636e:	4649      	mov	r1, r9
 8006370:	eb43 0b01 	adc.w	fp, r3, r1
 8006374:	f04f 0200 	mov.w	r2, #0
 8006378:	f04f 0300 	mov.w	r3, #0
 800637c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006380:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006384:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006388:	4692      	mov	sl, r2
 800638a:	469b      	mov	fp, r3
 800638c:	4643      	mov	r3, r8
 800638e:	eb1a 0303 	adds.w	r3, sl, r3
 8006392:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006396:	464b      	mov	r3, r9
 8006398:	eb4b 0303 	adc.w	r3, fp, r3
 800639c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80063a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80063ac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80063b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80063b4:	460b      	mov	r3, r1
 80063b6:	18db      	adds	r3, r3, r3
 80063b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80063ba:	4613      	mov	r3, r2
 80063bc:	eb42 0303 	adc.w	r3, r2, r3
 80063c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80063c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80063c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80063ca:	f7f9 ff01 	bl	80001d0 <__aeabi_uldivmod>
 80063ce:	4602      	mov	r2, r0
 80063d0:	460b      	mov	r3, r1
 80063d2:	4611      	mov	r1, r2
 80063d4:	4b3b      	ldr	r3, [pc, #236]	@ (80064c4 <UART_SetConfig+0x2d4>)
 80063d6:	fba3 2301 	umull	r2, r3, r3, r1
 80063da:	095b      	lsrs	r3, r3, #5
 80063dc:	2264      	movs	r2, #100	@ 0x64
 80063de:	fb02 f303 	mul.w	r3, r2, r3
 80063e2:	1acb      	subs	r3, r1, r3
 80063e4:	00db      	lsls	r3, r3, #3
 80063e6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80063ea:	4b36      	ldr	r3, [pc, #216]	@ (80064c4 <UART_SetConfig+0x2d4>)
 80063ec:	fba3 2302 	umull	r2, r3, r3, r2
 80063f0:	095b      	lsrs	r3, r3, #5
 80063f2:	005b      	lsls	r3, r3, #1
 80063f4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80063f8:	441c      	add	r4, r3
 80063fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063fe:	2200      	movs	r2, #0
 8006400:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006404:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006408:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800640c:	4642      	mov	r2, r8
 800640e:	464b      	mov	r3, r9
 8006410:	1891      	adds	r1, r2, r2
 8006412:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006414:	415b      	adcs	r3, r3
 8006416:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006418:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800641c:	4641      	mov	r1, r8
 800641e:	1851      	adds	r1, r2, r1
 8006420:	6339      	str	r1, [r7, #48]	@ 0x30
 8006422:	4649      	mov	r1, r9
 8006424:	414b      	adcs	r3, r1
 8006426:	637b      	str	r3, [r7, #52]	@ 0x34
 8006428:	f04f 0200 	mov.w	r2, #0
 800642c:	f04f 0300 	mov.w	r3, #0
 8006430:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006434:	4659      	mov	r1, fp
 8006436:	00cb      	lsls	r3, r1, #3
 8006438:	4651      	mov	r1, sl
 800643a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800643e:	4651      	mov	r1, sl
 8006440:	00ca      	lsls	r2, r1, #3
 8006442:	4610      	mov	r0, r2
 8006444:	4619      	mov	r1, r3
 8006446:	4603      	mov	r3, r0
 8006448:	4642      	mov	r2, r8
 800644a:	189b      	adds	r3, r3, r2
 800644c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006450:	464b      	mov	r3, r9
 8006452:	460a      	mov	r2, r1
 8006454:	eb42 0303 	adc.w	r3, r2, r3
 8006458:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800645c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006468:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800646c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006470:	460b      	mov	r3, r1
 8006472:	18db      	adds	r3, r3, r3
 8006474:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006476:	4613      	mov	r3, r2
 8006478:	eb42 0303 	adc.w	r3, r2, r3
 800647c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800647e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006482:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006486:	f7f9 fea3 	bl	80001d0 <__aeabi_uldivmod>
 800648a:	4602      	mov	r2, r0
 800648c:	460b      	mov	r3, r1
 800648e:	4b0d      	ldr	r3, [pc, #52]	@ (80064c4 <UART_SetConfig+0x2d4>)
 8006490:	fba3 1302 	umull	r1, r3, r3, r2
 8006494:	095b      	lsrs	r3, r3, #5
 8006496:	2164      	movs	r1, #100	@ 0x64
 8006498:	fb01 f303 	mul.w	r3, r1, r3
 800649c:	1ad3      	subs	r3, r2, r3
 800649e:	00db      	lsls	r3, r3, #3
 80064a0:	3332      	adds	r3, #50	@ 0x32
 80064a2:	4a08      	ldr	r2, [pc, #32]	@ (80064c4 <UART_SetConfig+0x2d4>)
 80064a4:	fba2 2303 	umull	r2, r3, r2, r3
 80064a8:	095b      	lsrs	r3, r3, #5
 80064aa:	f003 0207 	and.w	r2, r3, #7
 80064ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4422      	add	r2, r4
 80064b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80064b8:	e106      	b.n	80066c8 <UART_SetConfig+0x4d8>
 80064ba:	bf00      	nop
 80064bc:	40011000 	.word	0x40011000
 80064c0:	40011400 	.word	0x40011400
 80064c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80064c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064cc:	2200      	movs	r2, #0
 80064ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80064d2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80064d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80064da:	4642      	mov	r2, r8
 80064dc:	464b      	mov	r3, r9
 80064de:	1891      	adds	r1, r2, r2
 80064e0:	6239      	str	r1, [r7, #32]
 80064e2:	415b      	adcs	r3, r3
 80064e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80064e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80064ea:	4641      	mov	r1, r8
 80064ec:	1854      	adds	r4, r2, r1
 80064ee:	4649      	mov	r1, r9
 80064f0:	eb43 0501 	adc.w	r5, r3, r1
 80064f4:	f04f 0200 	mov.w	r2, #0
 80064f8:	f04f 0300 	mov.w	r3, #0
 80064fc:	00eb      	lsls	r3, r5, #3
 80064fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006502:	00e2      	lsls	r2, r4, #3
 8006504:	4614      	mov	r4, r2
 8006506:	461d      	mov	r5, r3
 8006508:	4643      	mov	r3, r8
 800650a:	18e3      	adds	r3, r4, r3
 800650c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006510:	464b      	mov	r3, r9
 8006512:	eb45 0303 	adc.w	r3, r5, r3
 8006516:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800651a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006526:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800652a:	f04f 0200 	mov.w	r2, #0
 800652e:	f04f 0300 	mov.w	r3, #0
 8006532:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006536:	4629      	mov	r1, r5
 8006538:	008b      	lsls	r3, r1, #2
 800653a:	4621      	mov	r1, r4
 800653c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006540:	4621      	mov	r1, r4
 8006542:	008a      	lsls	r2, r1, #2
 8006544:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006548:	f7f9 fe42 	bl	80001d0 <__aeabi_uldivmod>
 800654c:	4602      	mov	r2, r0
 800654e:	460b      	mov	r3, r1
 8006550:	4b60      	ldr	r3, [pc, #384]	@ (80066d4 <UART_SetConfig+0x4e4>)
 8006552:	fba3 2302 	umull	r2, r3, r3, r2
 8006556:	095b      	lsrs	r3, r3, #5
 8006558:	011c      	lsls	r4, r3, #4
 800655a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800655e:	2200      	movs	r2, #0
 8006560:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006564:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006568:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800656c:	4642      	mov	r2, r8
 800656e:	464b      	mov	r3, r9
 8006570:	1891      	adds	r1, r2, r2
 8006572:	61b9      	str	r1, [r7, #24]
 8006574:	415b      	adcs	r3, r3
 8006576:	61fb      	str	r3, [r7, #28]
 8006578:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800657c:	4641      	mov	r1, r8
 800657e:	1851      	adds	r1, r2, r1
 8006580:	6139      	str	r1, [r7, #16]
 8006582:	4649      	mov	r1, r9
 8006584:	414b      	adcs	r3, r1
 8006586:	617b      	str	r3, [r7, #20]
 8006588:	f04f 0200 	mov.w	r2, #0
 800658c:	f04f 0300 	mov.w	r3, #0
 8006590:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006594:	4659      	mov	r1, fp
 8006596:	00cb      	lsls	r3, r1, #3
 8006598:	4651      	mov	r1, sl
 800659a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800659e:	4651      	mov	r1, sl
 80065a0:	00ca      	lsls	r2, r1, #3
 80065a2:	4610      	mov	r0, r2
 80065a4:	4619      	mov	r1, r3
 80065a6:	4603      	mov	r3, r0
 80065a8:	4642      	mov	r2, r8
 80065aa:	189b      	adds	r3, r3, r2
 80065ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80065b0:	464b      	mov	r3, r9
 80065b2:	460a      	mov	r2, r1
 80065b4:	eb42 0303 	adc.w	r3, r2, r3
 80065b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80065bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	2200      	movs	r2, #0
 80065c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80065c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80065c8:	f04f 0200 	mov.w	r2, #0
 80065cc:	f04f 0300 	mov.w	r3, #0
 80065d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80065d4:	4649      	mov	r1, r9
 80065d6:	008b      	lsls	r3, r1, #2
 80065d8:	4641      	mov	r1, r8
 80065da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065de:	4641      	mov	r1, r8
 80065e0:	008a      	lsls	r2, r1, #2
 80065e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80065e6:	f7f9 fdf3 	bl	80001d0 <__aeabi_uldivmod>
 80065ea:	4602      	mov	r2, r0
 80065ec:	460b      	mov	r3, r1
 80065ee:	4611      	mov	r1, r2
 80065f0:	4b38      	ldr	r3, [pc, #224]	@ (80066d4 <UART_SetConfig+0x4e4>)
 80065f2:	fba3 2301 	umull	r2, r3, r3, r1
 80065f6:	095b      	lsrs	r3, r3, #5
 80065f8:	2264      	movs	r2, #100	@ 0x64
 80065fa:	fb02 f303 	mul.w	r3, r2, r3
 80065fe:	1acb      	subs	r3, r1, r3
 8006600:	011b      	lsls	r3, r3, #4
 8006602:	3332      	adds	r3, #50	@ 0x32
 8006604:	4a33      	ldr	r2, [pc, #204]	@ (80066d4 <UART_SetConfig+0x4e4>)
 8006606:	fba2 2303 	umull	r2, r3, r2, r3
 800660a:	095b      	lsrs	r3, r3, #5
 800660c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006610:	441c      	add	r4, r3
 8006612:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006616:	2200      	movs	r2, #0
 8006618:	673b      	str	r3, [r7, #112]	@ 0x70
 800661a:	677a      	str	r2, [r7, #116]	@ 0x74
 800661c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006620:	4642      	mov	r2, r8
 8006622:	464b      	mov	r3, r9
 8006624:	1891      	adds	r1, r2, r2
 8006626:	60b9      	str	r1, [r7, #8]
 8006628:	415b      	adcs	r3, r3
 800662a:	60fb      	str	r3, [r7, #12]
 800662c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006630:	4641      	mov	r1, r8
 8006632:	1851      	adds	r1, r2, r1
 8006634:	6039      	str	r1, [r7, #0]
 8006636:	4649      	mov	r1, r9
 8006638:	414b      	adcs	r3, r1
 800663a:	607b      	str	r3, [r7, #4]
 800663c:	f04f 0200 	mov.w	r2, #0
 8006640:	f04f 0300 	mov.w	r3, #0
 8006644:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006648:	4659      	mov	r1, fp
 800664a:	00cb      	lsls	r3, r1, #3
 800664c:	4651      	mov	r1, sl
 800664e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006652:	4651      	mov	r1, sl
 8006654:	00ca      	lsls	r2, r1, #3
 8006656:	4610      	mov	r0, r2
 8006658:	4619      	mov	r1, r3
 800665a:	4603      	mov	r3, r0
 800665c:	4642      	mov	r2, r8
 800665e:	189b      	adds	r3, r3, r2
 8006660:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006662:	464b      	mov	r3, r9
 8006664:	460a      	mov	r2, r1
 8006666:	eb42 0303 	adc.w	r3, r2, r3
 800666a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800666c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	663b      	str	r3, [r7, #96]	@ 0x60
 8006676:	667a      	str	r2, [r7, #100]	@ 0x64
 8006678:	f04f 0200 	mov.w	r2, #0
 800667c:	f04f 0300 	mov.w	r3, #0
 8006680:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006684:	4649      	mov	r1, r9
 8006686:	008b      	lsls	r3, r1, #2
 8006688:	4641      	mov	r1, r8
 800668a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800668e:	4641      	mov	r1, r8
 8006690:	008a      	lsls	r2, r1, #2
 8006692:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006696:	f7f9 fd9b 	bl	80001d0 <__aeabi_uldivmod>
 800669a:	4602      	mov	r2, r0
 800669c:	460b      	mov	r3, r1
 800669e:	4b0d      	ldr	r3, [pc, #52]	@ (80066d4 <UART_SetConfig+0x4e4>)
 80066a0:	fba3 1302 	umull	r1, r3, r3, r2
 80066a4:	095b      	lsrs	r3, r3, #5
 80066a6:	2164      	movs	r1, #100	@ 0x64
 80066a8:	fb01 f303 	mul.w	r3, r1, r3
 80066ac:	1ad3      	subs	r3, r2, r3
 80066ae:	011b      	lsls	r3, r3, #4
 80066b0:	3332      	adds	r3, #50	@ 0x32
 80066b2:	4a08      	ldr	r2, [pc, #32]	@ (80066d4 <UART_SetConfig+0x4e4>)
 80066b4:	fba2 2303 	umull	r2, r3, r2, r3
 80066b8:	095b      	lsrs	r3, r3, #5
 80066ba:	f003 020f 	and.w	r2, r3, #15
 80066be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4422      	add	r2, r4
 80066c6:	609a      	str	r2, [r3, #8]
}
 80066c8:	bf00      	nop
 80066ca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80066ce:	46bd      	mov	sp, r7
 80066d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80066d4:	51eb851f 	.word	0x51eb851f

080066d8 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80066d8:	b084      	sub	sp, #16
 80066da:	b480      	push	{r7}
 80066dc:	b085      	sub	sp, #20
 80066de:	af00      	add	r7, sp, #0
 80066e0:	6078      	str	r0, [r7, #4]
 80066e2:	f107 001c 	add.w	r0, r7, #28
 80066e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80066ea:	2300      	movs	r3, #0
 80066ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80066ee:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80066f0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80066f2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80066f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 80066f6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80066f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 80066fa:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80066fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 80066fe:	431a      	orrs	r2, r3
             Init.ClockDiv
 8006700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8006702:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8006704:	68fa      	ldr	r2, [r7, #12]
 8006706:	4313      	orrs	r3, r2
 8006708:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 8006712:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006716:	68fa      	ldr	r2, [r7, #12]
 8006718:	431a      	orrs	r2, r3
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800671e:	2300      	movs	r3, #0
}
 8006720:	4618      	mov	r0, r3
 8006722:	3714      	adds	r7, #20
 8006724:	46bd      	mov	sp, r7
 8006726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672a:	b004      	add	sp, #16
 800672c:	4770      	bx	lr

0800672e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800672e:	b480      	push	{r7}
 8006730:	b083      	sub	sp, #12
 8006732:	af00      	add	r7, sp, #0
 8006734:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800673c:	4618      	mov	r0, r3
 800673e:	370c      	adds	r7, #12
 8006740:	46bd      	mov	sp, r7
 8006742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006746:	4770      	bx	lr

08006748 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8006748:	b480      	push	{r7}
 800674a:	b083      	sub	sp, #12
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2203      	movs	r2, #3
 8006754:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8006756:	2300      	movs	r3, #0
}
 8006758:	4618      	mov	r0, r3
 800675a:	370c      	adds	r7, #12
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f003 0303 	and.w	r3, r3, #3
}
 8006774:	4618      	mov	r0, r3
 8006776:	370c      	adds	r7, #12
 8006778:	46bd      	mov	sp, r7
 800677a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677e:	4770      	bx	lr

08006780 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8006780:	b480      	push	{r7}
 8006782:	b085      	sub	sp, #20
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800678a:	2300      	movs	r3, #0
 800678c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	681a      	ldr	r2, [r3, #0]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800679e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80067a4:	431a      	orrs	r2, r3
                       Command->CPSM);
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80067aa:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80067ac:	68fa      	ldr	r2, [r7, #12]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	68db      	ldr	r3, [r3, #12]
 80067b6:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80067ba:	f023 030f 	bic.w	r3, r3, #15
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	431a      	orrs	r2, r3
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80067c6:	2300      	movs	r3, #0
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3714      	adds	r7, #20
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr

080067d4 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b083      	sub	sp, #12
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	691b      	ldr	r3, [r3, #16]
 80067e0:	b2db      	uxtb	r3, r3
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	370c      	adds	r7, #12
 80067e6:	46bd      	mov	sp, r7
 80067e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ec:	4770      	bx	lr

080067ee <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80067ee:	b480      	push	{r7}
 80067f0:	b085      	sub	sp, #20
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	6078      	str	r0, [r7, #4]
 80067f6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	3314      	adds	r3, #20
 80067fc:	461a      	mov	r2, r3
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	4413      	add	r3, r2
 8006802:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
}  
 8006808:	4618      	mov	r0, r3
 800680a:	3714      	adds	r7, #20
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr

08006814 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8006814:	b480      	push	{r7}
 8006816:	b085      	sub	sp, #20
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800681e:	2300      	movs	r3, #0
 8006820:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	681a      	ldr	r2, [r3, #0]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	685a      	ldr	r2, [r3, #4]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800683a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8006840:	431a      	orrs	r2, r3
                       Data->DPSM);
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8006846:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006848:	68fa      	ldr	r2, [r7, #12]
 800684a:	4313      	orrs	r3, r2
 800684c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006852:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	431a      	orrs	r2, r3
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800685e:	2300      	movs	r3, #0

}
 8006860:	4618      	mov	r0, r3
 8006862:	3714      	adds	r7, #20
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr

0800686c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b088      	sub	sp, #32
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800687a:	2310      	movs	r3, #16
 800687c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800687e:	2340      	movs	r3, #64	@ 0x40
 8006880:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006882:	2300      	movs	r3, #0
 8006884:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006886:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800688a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800688c:	f107 0308 	add.w	r3, r7, #8
 8006890:	4619      	mov	r1, r3
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f7ff ff74 	bl	8006780 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8006898:	f241 3288 	movw	r2, #5000	@ 0x1388
 800689c:	2110      	movs	r1, #16
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f000 f94c 	bl	8006b3c <SDMMC_GetCmdResp1>
 80068a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80068a6:	69fb      	ldr	r3, [r7, #28]
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3720      	adds	r7, #32
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b08a      	sub	sp, #40	@ 0x28
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	60f8      	str	r0, [r7, #12]
 80068b8:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80068c0:	2307      	movs	r3, #7
 80068c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80068c4:	2340      	movs	r3, #64	@ 0x40
 80068c6:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80068c8:	2300      	movs	r3, #0
 80068ca:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80068cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80068d0:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80068d2:	f107 0310 	add.w	r3, r7, #16
 80068d6:	4619      	mov	r1, r3
 80068d8:	68f8      	ldr	r0, [r7, #12]
 80068da:	f7ff ff51 	bl	8006780 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80068de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068e2:	2107      	movs	r1, #7
 80068e4:	68f8      	ldr	r0, [r7, #12]
 80068e6:	f000 f929 	bl	8006b3c <SDMMC_GetCmdResp1>
 80068ea:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 80068ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3728      	adds	r7, #40	@ 0x28
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}

080068f6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80068f6:	b580      	push	{r7, lr}
 80068f8:	b088      	sub	sp, #32
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80068fe:	2300      	movs	r3, #0
 8006900:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006902:	2300      	movs	r3, #0
 8006904:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8006906:	2300      	movs	r3, #0
 8006908:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800690a:	2300      	movs	r3, #0
 800690c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800690e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006912:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006914:	f107 0308 	add.w	r3, r7, #8
 8006918:	4619      	mov	r1, r3
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f7ff ff30 	bl	8006780 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f000 fb43 	bl	8006fac <SDMMC_GetCmdError>
 8006926:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006928:	69fb      	ldr	r3, [r7, #28]
}
 800692a:	4618      	mov	r0, r3
 800692c:	3720      	adds	r7, #32
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}

08006932 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8006932:	b580      	push	{r7, lr}
 8006934:	b088      	sub	sp, #32
 8006936:	af00      	add	r7, sp, #0
 8006938:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800693a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800693e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006940:	2308      	movs	r3, #8
 8006942:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006944:	2340      	movs	r3, #64	@ 0x40
 8006946:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006948:	2300      	movs	r3, #0
 800694a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800694c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006950:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006952:	f107 0308 	add.w	r3, r7, #8
 8006956:	4619      	mov	r1, r3
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	f7ff ff11 	bl	8006780 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f000 fad6 	bl	8006f10 <SDMMC_GetCmdResp7>
 8006964:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006966:	69fb      	ldr	r3, [r7, #28]
}
 8006968:	4618      	mov	r0, r3
 800696a:	3720      	adds	r7, #32
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}

08006970 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b088      	sub	sp, #32
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800697e:	2337      	movs	r3, #55	@ 0x37
 8006980:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006982:	2340      	movs	r3, #64	@ 0x40
 8006984:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006986:	2300      	movs	r3, #0
 8006988:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800698a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800698e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006990:	f107 0308 	add.w	r3, r7, #8
 8006994:	4619      	mov	r1, r3
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f7ff fef2 	bl	8006780 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800699c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069a0:	2137      	movs	r1, #55	@ 0x37
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f000 f8ca 	bl	8006b3c <SDMMC_GetCmdResp1>
 80069a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80069aa:	69fb      	ldr	r3, [r7, #28]
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	3720      	adds	r7, #32
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}

080069b4 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b088      	sub	sp, #32
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
 80069bc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80069c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80069c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80069ca:	2329      	movs	r3, #41	@ 0x29
 80069cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80069ce:	2340      	movs	r3, #64	@ 0x40
 80069d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80069d2:	2300      	movs	r3, #0
 80069d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80069d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80069da:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80069dc:	f107 0308 	add.w	r3, r7, #8
 80069e0:	4619      	mov	r1, r3
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f7ff fecc 	bl	8006780 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f000 f9dd 	bl	8006da8 <SDMMC_GetCmdResp3>
 80069ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80069f0:	69fb      	ldr	r3, [r7, #28]
}
 80069f2:	4618      	mov	r0, r3
 80069f4:	3720      	adds	r7, #32
 80069f6:	46bd      	mov	sp, r7
 80069f8:	bd80      	pop	{r7, pc}

080069fa <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 80069fa:	b580      	push	{r7, lr}
 80069fc:	b088      	sub	sp, #32
 80069fe:	af00      	add	r7, sp, #0
 8006a00:	6078      	str	r0, [r7, #4]
 8006a02:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006a08:	2306      	movs	r3, #6
 8006a0a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006a0c:	2340      	movs	r3, #64	@ 0x40
 8006a0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006a10:	2300      	movs	r3, #0
 8006a12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006a14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006a18:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006a1a:	f107 0308 	add.w	r3, r7, #8
 8006a1e:	4619      	mov	r1, r3
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f7ff fead 	bl	8006780 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8006a26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a2a:	2106      	movs	r1, #6
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f000 f885 	bl	8006b3c <SDMMC_GetCmdResp1>
 8006a32:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006a34:	69fb      	ldr	r3, [r7, #28]
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3720      	adds	r7, #32
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}

08006a3e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8006a3e:	b580      	push	{r7, lr}
 8006a40:	b088      	sub	sp, #32
 8006a42:	af00      	add	r7, sp, #0
 8006a44:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8006a46:	2300      	movs	r3, #0
 8006a48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006a4a:	2333      	movs	r3, #51	@ 0x33
 8006a4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006a4e:	2340      	movs	r3, #64	@ 0x40
 8006a50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006a52:	2300      	movs	r3, #0
 8006a54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006a56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006a5a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006a5c:	f107 0308 	add.w	r3, r7, #8
 8006a60:	4619      	mov	r1, r3
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f7ff fe8c 	bl	8006780 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8006a68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a6c:	2133      	movs	r1, #51	@ 0x33
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f000 f864 	bl	8006b3c <SDMMC_GetCmdResp1>
 8006a74:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006a76:	69fb      	ldr	r3, [r7, #28]
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3720      	adds	r7, #32
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}

08006a80 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b088      	sub	sp, #32
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006a8c:	2302      	movs	r3, #2
 8006a8e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006a90:	23c0      	movs	r3, #192	@ 0xc0
 8006a92:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006a94:	2300      	movs	r3, #0
 8006a96:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006a98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006a9c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006a9e:	f107 0308 	add.w	r3, r7, #8
 8006aa2:	4619      	mov	r1, r3
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f7ff fe6b 	bl	8006780 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f000 f934 	bl	8006d18 <SDMMC_GetCmdResp2>
 8006ab0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006ab2:	69fb      	ldr	r3, [r7, #28]
}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	3720      	adds	r7, #32
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}

08006abc <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b088      	sub	sp, #32
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006aca:	2309      	movs	r3, #9
 8006acc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006ace:	23c0      	movs	r3, #192	@ 0xc0
 8006ad0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ad6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006ada:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006adc:	f107 0308 	add.w	r3, r7, #8
 8006ae0:	4619      	mov	r1, r3
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	f7ff fe4c 	bl	8006780 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006ae8:	6878      	ldr	r0, [r7, #4]
 8006aea:	f000 f915 	bl	8006d18 <SDMMC_GetCmdResp2>
 8006aee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006af0:	69fb      	ldr	r3, [r7, #28]
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3720      	adds	r7, #32
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}

08006afa <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8006afa:	b580      	push	{r7, lr}
 8006afc:	b088      	sub	sp, #32
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
 8006b02:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8006b04:	2300      	movs	r3, #0
 8006b06:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006b08:	2303      	movs	r3, #3
 8006b0a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006b0c:	2340      	movs	r3, #64	@ 0x40
 8006b0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006b10:	2300      	movs	r3, #0
 8006b12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006b14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006b18:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006b1a:	f107 0308 	add.w	r3, r7, #8
 8006b1e:	4619      	mov	r1, r3
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f7ff fe2d 	bl	8006780 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006b26:	683a      	ldr	r2, [r7, #0]
 8006b28:	2103      	movs	r1, #3
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f000 f97a 	bl	8006e24 <SDMMC_GetCmdResp6>
 8006b30:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006b32:	69fb      	ldr	r3, [r7, #28]
}
 8006b34:	4618      	mov	r0, r3
 8006b36:	3720      	adds	r7, #32
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}

08006b3c <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b088      	sub	sp, #32
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	60f8      	str	r0, [r7, #12]
 8006b44:	460b      	mov	r3, r1
 8006b46:	607a      	str	r2, [r7, #4]
 8006b48:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006b4a:	4b70      	ldr	r3, [pc, #448]	@ (8006d0c <SDMMC_GetCmdResp1+0x1d0>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	4a70      	ldr	r2, [pc, #448]	@ (8006d10 <SDMMC_GetCmdResp1+0x1d4>)
 8006b50:	fba2 2303 	umull	r2, r3, r2, r3
 8006b54:	0a5a      	lsrs	r2, r3, #9
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	fb02 f303 	mul.w	r3, r2, r3
 8006b5c:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8006b5e:	69fb      	ldr	r3, [r7, #28]
 8006b60:	1e5a      	subs	r2, r3, #1
 8006b62:	61fa      	str	r2, [r7, #28]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d102      	bne.n	8006b6e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006b68:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006b6c:	e0c9      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b72:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006b74:	69bb      	ldr	r3, [r7, #24]
 8006b76:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d0ef      	beq.n	8006b5e <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006b7e:	69bb      	ldr	r3, [r7, #24]
 8006b80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d1ea      	bne.n	8006b5e <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b8c:	f003 0304 	and.w	r3, r3, #4
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d004      	beq.n	8006b9e <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2204      	movs	r2, #4
 8006b98:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006b9a:	2304      	movs	r3, #4
 8006b9c:	e0b1      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ba2:	f003 0301 	and.w	r3, r3, #1
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d004      	beq.n	8006bb4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2201      	movs	r2, #1
 8006bae:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	e0a6      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	22c5      	movs	r2, #197	@ 0xc5
 8006bb8:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006bba:	68f8      	ldr	r0, [r7, #12]
 8006bbc:	f7ff fe0a 	bl	80067d4 <SDIO_GetCommandResponse>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	7afb      	ldrb	r3, [r7, #11]
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d001      	beq.n	8006bce <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e099      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8006bce:	2100      	movs	r1, #0
 8006bd0:	68f8      	ldr	r0, [r7, #12]
 8006bd2:	f7ff fe0c 	bl	80067ee <SDIO_GetResponse>
 8006bd6:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006bd8:	697a      	ldr	r2, [r7, #20]
 8006bda:	4b4e      	ldr	r3, [pc, #312]	@ (8006d14 <SDMMC_GetCmdResp1+0x1d8>)
 8006bdc:	4013      	ands	r3, r2
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d101      	bne.n	8006be6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8006be2:	2300      	movs	r3, #0
 8006be4:	e08d      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	da02      	bge.n	8006bf2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006bec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006bf0:	e087      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d001      	beq.n	8006c00 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006bfc:	2340      	movs	r3, #64	@ 0x40
 8006bfe:	e080      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d001      	beq.n	8006c0e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006c0a:	2380      	movs	r3, #128	@ 0x80
 8006c0c:	e079      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d002      	beq.n	8006c1e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006c18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006c1c:	e071      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d002      	beq.n	8006c2e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006c28:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006c2c:	e069      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d002      	beq.n	8006c3e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006c38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006c3c:	e061      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d002      	beq.n	8006c4e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006c48:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006c4c:	e059      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d002      	beq.n	8006c5e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006c58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006c5c:	e051      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006c5e:	697b      	ldr	r3, [r7, #20]
 8006c60:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d002      	beq.n	8006c6e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006c68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006c6c:	e049      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d002      	beq.n	8006c7e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006c78:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006c7c:	e041      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d002      	beq.n	8006c8e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8006c88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c8c:	e039      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d002      	beq.n	8006c9e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006c98:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006c9c:	e031      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d002      	beq.n	8006cae <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006ca8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8006cac:	e029      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d002      	beq.n	8006cbe <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006cb8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006cbc:	e021      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d002      	beq.n	8006cce <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006cc8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006ccc:	e019      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d002      	beq.n	8006cde <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006cd8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8006cdc:	e011      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d002      	beq.n	8006cee <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8006ce8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8006cec:	e009      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	f003 0308 	and.w	r3, r3, #8
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d002      	beq.n	8006cfe <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8006cf8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8006cfc:	e001      	b.n	8006d02 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006cfe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	3720      	adds	r7, #32
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bd80      	pop	{r7, pc}
 8006d0a:	bf00      	nop
 8006d0c:	20000000 	.word	0x20000000
 8006d10:	10624dd3 	.word	0x10624dd3
 8006d14:	fdffe008 	.word	0xfdffe008

08006d18 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b085      	sub	sp, #20
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006d20:	4b1f      	ldr	r3, [pc, #124]	@ (8006da0 <SDMMC_GetCmdResp2+0x88>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a1f      	ldr	r2, [pc, #124]	@ (8006da4 <SDMMC_GetCmdResp2+0x8c>)
 8006d26:	fba2 2303 	umull	r2, r3, r2, r3
 8006d2a:	0a5b      	lsrs	r3, r3, #9
 8006d2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d30:	fb02 f303 	mul.w	r3, r2, r3
 8006d34:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	1e5a      	subs	r2, r3, #1
 8006d3a:	60fa      	str	r2, [r7, #12]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d102      	bne.n	8006d46 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006d40:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006d44:	e026      	b.n	8006d94 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d4a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d0ef      	beq.n	8006d36 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d1ea      	bne.n	8006d36 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d64:	f003 0304 	and.w	r3, r3, #4
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d004      	beq.n	8006d76 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2204      	movs	r2, #4
 8006d70:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006d72:	2304      	movs	r3, #4
 8006d74:	e00e      	b.n	8006d94 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d7a:	f003 0301 	and.w	r3, r3, #1
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d004      	beq.n	8006d8c <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2201      	movs	r2, #1
 8006d86:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	e003      	b.n	8006d94 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	22c5      	movs	r2, #197	@ 0xc5
 8006d90:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8006d92:	2300      	movs	r3, #0
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3714      	adds	r7, #20
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr
 8006da0:	20000000 	.word	0x20000000
 8006da4:	10624dd3 	.word	0x10624dd3

08006da8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b085      	sub	sp, #20
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006db0:	4b1a      	ldr	r3, [pc, #104]	@ (8006e1c <SDMMC_GetCmdResp3+0x74>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a1a      	ldr	r2, [pc, #104]	@ (8006e20 <SDMMC_GetCmdResp3+0x78>)
 8006db6:	fba2 2303 	umull	r2, r3, r2, r3
 8006dba:	0a5b      	lsrs	r3, r3, #9
 8006dbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dc0:	fb02 f303 	mul.w	r3, r2, r3
 8006dc4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	1e5a      	subs	r2, r3, #1
 8006dca:	60fa      	str	r2, [r7, #12]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d102      	bne.n	8006dd6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006dd0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006dd4:	e01b      	b.n	8006e0e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006dda:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d0ef      	beq.n	8006dc6 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d1ea      	bne.n	8006dc6 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006df4:	f003 0304 	and.w	r3, r3, #4
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d004      	beq.n	8006e06 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2204      	movs	r2, #4
 8006e00:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006e02:	2304      	movs	r3, #4
 8006e04:	e003      	b.n	8006e0e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	22c5      	movs	r2, #197	@ 0xc5
 8006e0a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006e0c:	2300      	movs	r3, #0
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3714      	adds	r7, #20
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr
 8006e1a:	bf00      	nop
 8006e1c:	20000000 	.word	0x20000000
 8006e20:	10624dd3 	.word	0x10624dd3

08006e24 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b088      	sub	sp, #32
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	607a      	str	r2, [r7, #4]
 8006e30:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006e32:	4b35      	ldr	r3, [pc, #212]	@ (8006f08 <SDMMC_GetCmdResp6+0xe4>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a35      	ldr	r2, [pc, #212]	@ (8006f0c <SDMMC_GetCmdResp6+0xe8>)
 8006e38:	fba2 2303 	umull	r2, r3, r2, r3
 8006e3c:	0a5b      	lsrs	r3, r3, #9
 8006e3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e42:	fb02 f303 	mul.w	r3, r2, r3
 8006e46:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8006e48:	69fb      	ldr	r3, [r7, #28]
 8006e4a:	1e5a      	subs	r2, r3, #1
 8006e4c:	61fa      	str	r2, [r7, #28]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d102      	bne.n	8006e58 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006e52:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006e56:	e052      	b.n	8006efe <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e5c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006e5e:	69bb      	ldr	r3, [r7, #24]
 8006e60:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d0ef      	beq.n	8006e48 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006e68:	69bb      	ldr	r3, [r7, #24]
 8006e6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d1ea      	bne.n	8006e48 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e76:	f003 0304 	and.w	r3, r3, #4
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d004      	beq.n	8006e88 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2204      	movs	r2, #4
 8006e82:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006e84:	2304      	movs	r3, #4
 8006e86:	e03a      	b.n	8006efe <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e8c:	f003 0301 	and.w	r3, r3, #1
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d004      	beq.n	8006e9e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2201      	movs	r2, #1
 8006e98:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e02f      	b.n	8006efe <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006e9e:	68f8      	ldr	r0, [r7, #12]
 8006ea0:	f7ff fc98 	bl	80067d4 <SDIO_GetCommandResponse>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	7afb      	ldrb	r3, [r7, #11]
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d001      	beq.n	8006eb2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e025      	b.n	8006efe <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	22c5      	movs	r2, #197	@ 0xc5
 8006eb6:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8006eb8:	2100      	movs	r1, #0
 8006eba:	68f8      	ldr	r0, [r7, #12]
 8006ebc:	f7ff fc97 	bl	80067ee <SDIO_GetResponse>
 8006ec0:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d106      	bne.n	8006eda <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	0c1b      	lsrs	r3, r3, #16
 8006ed0:	b29a      	uxth	r2, r3
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	e011      	b.n	8006efe <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d002      	beq.n	8006eea <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006ee4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006ee8:	e009      	b.n	8006efe <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d002      	beq.n	8006efa <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006ef4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006ef8:	e001      	b.n	8006efe <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006efa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	3720      	adds	r7, #32
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}
 8006f06:	bf00      	nop
 8006f08:	20000000 	.word	0x20000000
 8006f0c:	10624dd3 	.word	0x10624dd3

08006f10 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b085      	sub	sp, #20
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006f18:	4b22      	ldr	r3, [pc, #136]	@ (8006fa4 <SDMMC_GetCmdResp7+0x94>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a22      	ldr	r2, [pc, #136]	@ (8006fa8 <SDMMC_GetCmdResp7+0x98>)
 8006f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8006f22:	0a5b      	lsrs	r3, r3, #9
 8006f24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f28:	fb02 f303 	mul.w	r3, r2, r3
 8006f2c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	1e5a      	subs	r2, r3, #1
 8006f32:	60fa      	str	r2, [r7, #12]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d102      	bne.n	8006f3e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006f38:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006f3c:	e02c      	b.n	8006f98 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f42:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d0ef      	beq.n	8006f2e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d1ea      	bne.n	8006f2e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f5c:	f003 0304 	and.w	r3, r3, #4
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d004      	beq.n	8006f6e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2204      	movs	r2, #4
 8006f68:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006f6a:	2304      	movs	r3, #4
 8006f6c:	e014      	b.n	8006f98 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f72:	f003 0301 	and.w	r3, r3, #1
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d004      	beq.n	8006f84 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2201      	movs	r2, #1
 8006f7e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006f80:	2301      	movs	r3, #1
 8006f82:	e009      	b.n	8006f98 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d002      	beq.n	8006f96 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2240      	movs	r2, #64	@ 0x40
 8006f94:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006f96:	2300      	movs	r3, #0
  
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	3714      	adds	r7, #20
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa2:	4770      	bx	lr
 8006fa4:	20000000 	.word	0x20000000
 8006fa8:	10624dd3 	.word	0x10624dd3

08006fac <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b085      	sub	sp, #20
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006fb4:	4b11      	ldr	r3, [pc, #68]	@ (8006ffc <SDMMC_GetCmdError+0x50>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a11      	ldr	r2, [pc, #68]	@ (8007000 <SDMMC_GetCmdError+0x54>)
 8006fba:	fba2 2303 	umull	r2, r3, r2, r3
 8006fbe:	0a5b      	lsrs	r3, r3, #9
 8006fc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fc4:	fb02 f303 	mul.w	r3, r2, r3
 8006fc8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	1e5a      	subs	r2, r3, #1
 8006fce:	60fa      	str	r2, [r7, #12]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d102      	bne.n	8006fda <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006fd4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006fd8:	e009      	b.n	8006fee <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d0f1      	beq.n	8006fca <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	22c5      	movs	r2, #197	@ 0xc5
 8006fea:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8006fec:	2300      	movs	r3, #0
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3714      	adds	r7, #20
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff8:	4770      	bx	lr
 8006ffa:	bf00      	nop
 8006ffc:	20000000 	.word	0x20000000
 8007000:	10624dd3 	.word	0x10624dd3

08007004 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007004:	b480      	push	{r7}
 8007006:	b085      	sub	sp, #20
 8007008:	af00      	add	r7, sp, #0
 800700a:	4603      	mov	r3, r0
 800700c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800700e:	2300      	movs	r3, #0
 8007010:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007012:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007016:	2b84      	cmp	r3, #132	@ 0x84
 8007018:	d005      	beq.n	8007026 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800701a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	4413      	add	r3, r2
 8007022:	3303      	adds	r3, #3
 8007024:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007026:	68fb      	ldr	r3, [r7, #12]
}
 8007028:	4618      	mov	r0, r3
 800702a:	3714      	adds	r7, #20
 800702c:	46bd      	mov	sp, r7
 800702e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007032:	4770      	bx	lr

08007034 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007034:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007036:	b089      	sub	sp, #36	@ 0x24
 8007038:	af04      	add	r7, sp, #16
 800703a:	6078      	str	r0, [r7, #4]
 800703c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	695b      	ldr	r3, [r3, #20]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d020      	beq.n	8007088 <osThreadCreate+0x54>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	699b      	ldr	r3, [r3, #24]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d01c      	beq.n	8007088 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	685c      	ldr	r4, [r3, #4]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	691e      	ldr	r6, [r3, #16]
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007060:	4618      	mov	r0, r3
 8007062:	f7ff ffcf 	bl	8007004 <makeFreeRtosPriority>
 8007066:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	695b      	ldr	r3, [r3, #20]
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007070:	9202      	str	r2, [sp, #8]
 8007072:	9301      	str	r3, [sp, #4]
 8007074:	9100      	str	r1, [sp, #0]
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	4632      	mov	r2, r6
 800707a:	4629      	mov	r1, r5
 800707c:	4620      	mov	r0, r4
 800707e:	f000 fd7d 	bl	8007b7c <xTaskCreateStatic>
 8007082:	4603      	mov	r3, r0
 8007084:	60fb      	str	r3, [r7, #12]
 8007086:	e01c      	b.n	80070c2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	685c      	ldr	r4, [r3, #4]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007094:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800709c:	4618      	mov	r0, r3
 800709e:	f7ff ffb1 	bl	8007004 <makeFreeRtosPriority>
 80070a2:	4602      	mov	r2, r0
 80070a4:	f107 030c 	add.w	r3, r7, #12
 80070a8:	9301      	str	r3, [sp, #4]
 80070aa:	9200      	str	r2, [sp, #0]
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	4632      	mov	r2, r6
 80070b0:	4629      	mov	r1, r5
 80070b2:	4620      	mov	r0, r4
 80070b4:	f000 fdc2 	bl	8007c3c <xTaskCreate>
 80070b8:	4603      	mov	r3, r0
 80070ba:	2b01      	cmp	r3, #1
 80070bc:	d001      	beq.n	80070c2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80070be:	2300      	movs	r3, #0
 80070c0:	e000      	b.n	80070c4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80070c2:	68fb      	ldr	r3, [r7, #12]
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3714      	adds	r7, #20
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

080070cc <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b084      	sub	sp, #16
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d001      	beq.n	80070e2 <osDelay+0x16>
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	e000      	b.n	80070e4 <osDelay+0x18>
 80070e2:	2301      	movs	r3, #1
 80070e4:	4618      	mov	r0, r3
 80070e6:	f000 fee1 	bl	8007eac <vTaskDelay>
  
  return osOK;
 80070ea:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	3710      	adds	r7, #16
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}

080070f4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80070f4:	b480      	push	{r7}
 80070f6:	b083      	sub	sp, #12
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	f103 0208 	add.w	r2, r3, #8
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f04f 32ff 	mov.w	r2, #4294967295
 800710c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f103 0208 	add.w	r2, r3, #8
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	f103 0208 	add.w	r2, r3, #8
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2200      	movs	r2, #0
 8007126:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007128:	bf00      	nop
 800712a:	370c      	adds	r7, #12
 800712c:	46bd      	mov	sp, r7
 800712e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007132:	4770      	bx	lr

08007134 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007134:	b480      	push	{r7}
 8007136:	b083      	sub	sp, #12
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2200      	movs	r2, #0
 8007140:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007142:	bf00      	nop
 8007144:	370c      	adds	r7, #12
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr

0800714e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800714e:	b480      	push	{r7}
 8007150:	b085      	sub	sp, #20
 8007152:	af00      	add	r7, sp, #0
 8007154:	6078      	str	r0, [r7, #4]
 8007156:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	685b      	ldr	r3, [r3, #4]
 800715c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	68fa      	ldr	r2, [r7, #12]
 8007162:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	689a      	ldr	r2, [r3, #8]
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	683a      	ldr	r2, [r7, #0]
 8007172:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	683a      	ldr	r2, [r7, #0]
 8007178:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	687a      	ldr	r2, [r7, #4]
 800717e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	1c5a      	adds	r2, r3, #1
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	601a      	str	r2, [r3, #0]
}
 800718a:	bf00      	nop
 800718c:	3714      	adds	r7, #20
 800718e:	46bd      	mov	sp, r7
 8007190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007194:	4770      	bx	lr

08007196 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007196:	b480      	push	{r7}
 8007198:	b085      	sub	sp, #20
 800719a:	af00      	add	r7, sp, #0
 800719c:	6078      	str	r0, [r7, #4]
 800719e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ac:	d103      	bne.n	80071b6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	691b      	ldr	r3, [r3, #16]
 80071b2:	60fb      	str	r3, [r7, #12]
 80071b4:	e00c      	b.n	80071d0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	3308      	adds	r3, #8
 80071ba:	60fb      	str	r3, [r7, #12]
 80071bc:	e002      	b.n	80071c4 <vListInsert+0x2e>
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	685b      	ldr	r3, [r3, #4]
 80071c2:	60fb      	str	r3, [r7, #12]
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	68ba      	ldr	r2, [r7, #8]
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d2f6      	bcs.n	80071be <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	685a      	ldr	r2, [r3, #4]
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	683a      	ldr	r2, [r7, #0]
 80071de:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	68fa      	ldr	r2, [r7, #12]
 80071e4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	683a      	ldr	r2, [r7, #0]
 80071ea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	687a      	ldr	r2, [r7, #4]
 80071f0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	1c5a      	adds	r2, r3, #1
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	601a      	str	r2, [r3, #0]
}
 80071fc:	bf00      	nop
 80071fe:	3714      	adds	r7, #20
 8007200:	46bd      	mov	sp, r7
 8007202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007206:	4770      	bx	lr

08007208 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007208:	b480      	push	{r7}
 800720a:	b085      	sub	sp, #20
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	691b      	ldr	r3, [r3, #16]
 8007214:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	685b      	ldr	r3, [r3, #4]
 800721a:	687a      	ldr	r2, [r7, #4]
 800721c:	6892      	ldr	r2, [r2, #8]
 800721e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	689b      	ldr	r3, [r3, #8]
 8007224:	687a      	ldr	r2, [r7, #4]
 8007226:	6852      	ldr	r2, [r2, #4]
 8007228:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	687a      	ldr	r2, [r7, #4]
 8007230:	429a      	cmp	r2, r3
 8007232:	d103      	bne.n	800723c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	689a      	ldr	r2, [r3, #8]
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2200      	movs	r2, #0
 8007240:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	1e5a      	subs	r2, r3, #1
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
}
 8007250:	4618      	mov	r0, r3
 8007252:	3714      	adds	r7, #20
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr

0800725c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b084      	sub	sp, #16
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
 8007264:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d10b      	bne.n	8007288 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007274:	f383 8811 	msr	BASEPRI, r3
 8007278:	f3bf 8f6f 	isb	sy
 800727c:	f3bf 8f4f 	dsb	sy
 8007280:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007282:	bf00      	nop
 8007284:	bf00      	nop
 8007286:	e7fd      	b.n	8007284 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007288:	f001 fda6 	bl	8008dd8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681a      	ldr	r2, [r3, #0]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007294:	68f9      	ldr	r1, [r7, #12]
 8007296:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007298:	fb01 f303 	mul.w	r3, r1, r3
 800729c:	441a      	add	r2, r3
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2200      	movs	r2, #0
 80072a6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681a      	ldr	r2, [r3, #0]
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681a      	ldr	r2, [r3, #0]
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072b8:	3b01      	subs	r3, #1
 80072ba:	68f9      	ldr	r1, [r7, #12]
 80072bc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80072be:	fb01 f303 	mul.w	r3, r1, r3
 80072c2:	441a      	add	r2, r3
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	22ff      	movs	r2, #255	@ 0xff
 80072cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	22ff      	movs	r2, #255	@ 0xff
 80072d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d114      	bne.n	8007308 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	691b      	ldr	r3, [r3, #16]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d01a      	beq.n	800731c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	3310      	adds	r3, #16
 80072ea:	4618      	mov	r0, r3
 80072ec:	f001 f85e 	bl	80083ac <xTaskRemoveFromEventList>
 80072f0:	4603      	mov	r3, r0
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d012      	beq.n	800731c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80072f6:	4b0d      	ldr	r3, [pc, #52]	@ (800732c <xQueueGenericReset+0xd0>)
 80072f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072fc:	601a      	str	r2, [r3, #0]
 80072fe:	f3bf 8f4f 	dsb	sy
 8007302:	f3bf 8f6f 	isb	sy
 8007306:	e009      	b.n	800731c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	3310      	adds	r3, #16
 800730c:	4618      	mov	r0, r3
 800730e:	f7ff fef1 	bl	80070f4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	3324      	adds	r3, #36	@ 0x24
 8007316:	4618      	mov	r0, r3
 8007318:	f7ff feec 	bl	80070f4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800731c:	f001 fd8e 	bl	8008e3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007320:	2301      	movs	r3, #1
}
 8007322:	4618      	mov	r0, r3
 8007324:	3710      	adds	r7, #16
 8007326:	46bd      	mov	sp, r7
 8007328:	bd80      	pop	{r7, pc}
 800732a:	bf00      	nop
 800732c:	e000ed04 	.word	0xe000ed04

08007330 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007330:	b580      	push	{r7, lr}
 8007332:	b08a      	sub	sp, #40	@ 0x28
 8007334:	af02      	add	r7, sp, #8
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	60b9      	str	r1, [r7, #8]
 800733a:	4613      	mov	r3, r2
 800733c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d10b      	bne.n	800735c <xQueueGenericCreate+0x2c>
	__asm volatile
 8007344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007348:	f383 8811 	msr	BASEPRI, r3
 800734c:	f3bf 8f6f 	isb	sy
 8007350:	f3bf 8f4f 	dsb	sy
 8007354:	613b      	str	r3, [r7, #16]
}
 8007356:	bf00      	nop
 8007358:	bf00      	nop
 800735a:	e7fd      	b.n	8007358 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	68ba      	ldr	r2, [r7, #8]
 8007360:	fb02 f303 	mul.w	r3, r2, r3
 8007364:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007366:	69fb      	ldr	r3, [r7, #28]
 8007368:	334c      	adds	r3, #76	@ 0x4c
 800736a:	4618      	mov	r0, r3
 800736c:	f001 fe14 	bl	8008f98 <pvPortMalloc>
 8007370:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007372:	69bb      	ldr	r3, [r7, #24]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d011      	beq.n	800739c <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007378:	69bb      	ldr	r3, [r7, #24]
 800737a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	334c      	adds	r3, #76	@ 0x4c
 8007380:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007382:	69bb      	ldr	r3, [r7, #24]
 8007384:	2200      	movs	r2, #0
 8007386:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800738a:	79fa      	ldrb	r2, [r7, #7]
 800738c:	69bb      	ldr	r3, [r7, #24]
 800738e:	9300      	str	r3, [sp, #0]
 8007390:	4613      	mov	r3, r2
 8007392:	697a      	ldr	r2, [r7, #20]
 8007394:	68b9      	ldr	r1, [r7, #8]
 8007396:	68f8      	ldr	r0, [r7, #12]
 8007398:	f000 f805 	bl	80073a6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800739c:	69bb      	ldr	r3, [r7, #24]
	}
 800739e:	4618      	mov	r0, r3
 80073a0:	3720      	adds	r7, #32
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}

080073a6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80073a6:	b580      	push	{r7, lr}
 80073a8:	b084      	sub	sp, #16
 80073aa:	af00      	add	r7, sp, #0
 80073ac:	60f8      	str	r0, [r7, #12]
 80073ae:	60b9      	str	r1, [r7, #8]
 80073b0:	607a      	str	r2, [r7, #4]
 80073b2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d103      	bne.n	80073c2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80073ba:	69bb      	ldr	r3, [r7, #24]
 80073bc:	69ba      	ldr	r2, [r7, #24]
 80073be:	601a      	str	r2, [r3, #0]
 80073c0:	e002      	b.n	80073c8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80073c2:	69bb      	ldr	r3, [r7, #24]
 80073c4:	687a      	ldr	r2, [r7, #4]
 80073c6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	68fa      	ldr	r2, [r7, #12]
 80073cc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80073ce:	69bb      	ldr	r3, [r7, #24]
 80073d0:	68ba      	ldr	r2, [r7, #8]
 80073d2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80073d4:	2101      	movs	r1, #1
 80073d6:	69b8      	ldr	r0, [r7, #24]
 80073d8:	f7ff ff40 	bl	800725c <xQueueGenericReset>
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 80073dc:	69bb      	ldr	r3, [r7, #24]
 80073de:	2200      	movs	r2, #0
 80073e0:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80073e2:	bf00      	nop
 80073e4:	3710      	adds	r7, #16
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}
	...

080073ec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b08e      	sub	sp, #56	@ 0x38
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	60f8      	str	r0, [r7, #12]
 80073f4:	60b9      	str	r1, [r7, #8]
 80073f6:	607a      	str	r2, [r7, #4]
 80073f8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80073fa:	2300      	movs	r3, #0
 80073fc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007404:	2b00      	cmp	r3, #0
 8007406:	d10b      	bne.n	8007420 <xQueueGenericSend+0x34>
	__asm volatile
 8007408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800740c:	f383 8811 	msr	BASEPRI, r3
 8007410:	f3bf 8f6f 	isb	sy
 8007414:	f3bf 8f4f 	dsb	sy
 8007418:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800741a:	bf00      	nop
 800741c:	bf00      	nop
 800741e:	e7fd      	b.n	800741c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d103      	bne.n	800742e <xQueueGenericSend+0x42>
 8007426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800742a:	2b00      	cmp	r3, #0
 800742c:	d101      	bne.n	8007432 <xQueueGenericSend+0x46>
 800742e:	2301      	movs	r3, #1
 8007430:	e000      	b.n	8007434 <xQueueGenericSend+0x48>
 8007432:	2300      	movs	r3, #0
 8007434:	2b00      	cmp	r3, #0
 8007436:	d10b      	bne.n	8007450 <xQueueGenericSend+0x64>
	__asm volatile
 8007438:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800743c:	f383 8811 	msr	BASEPRI, r3
 8007440:	f3bf 8f6f 	isb	sy
 8007444:	f3bf 8f4f 	dsb	sy
 8007448:	623b      	str	r3, [r7, #32]
}
 800744a:	bf00      	nop
 800744c:	bf00      	nop
 800744e:	e7fd      	b.n	800744c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	2b02      	cmp	r3, #2
 8007454:	d103      	bne.n	800745e <xQueueGenericSend+0x72>
 8007456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007458:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800745a:	2b01      	cmp	r3, #1
 800745c:	d101      	bne.n	8007462 <xQueueGenericSend+0x76>
 800745e:	2301      	movs	r3, #1
 8007460:	e000      	b.n	8007464 <xQueueGenericSend+0x78>
 8007462:	2300      	movs	r3, #0
 8007464:	2b00      	cmp	r3, #0
 8007466:	d10b      	bne.n	8007480 <xQueueGenericSend+0x94>
	__asm volatile
 8007468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800746c:	f383 8811 	msr	BASEPRI, r3
 8007470:	f3bf 8f6f 	isb	sy
 8007474:	f3bf 8f4f 	dsb	sy
 8007478:	61fb      	str	r3, [r7, #28]
}
 800747a:	bf00      	nop
 800747c:	bf00      	nop
 800747e:	e7fd      	b.n	800747c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007480:	f001 f954 	bl	800872c <xTaskGetSchedulerState>
 8007484:	4603      	mov	r3, r0
 8007486:	2b00      	cmp	r3, #0
 8007488:	d102      	bne.n	8007490 <xQueueGenericSend+0xa4>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d101      	bne.n	8007494 <xQueueGenericSend+0xa8>
 8007490:	2301      	movs	r3, #1
 8007492:	e000      	b.n	8007496 <xQueueGenericSend+0xaa>
 8007494:	2300      	movs	r3, #0
 8007496:	2b00      	cmp	r3, #0
 8007498:	d10b      	bne.n	80074b2 <xQueueGenericSend+0xc6>
	__asm volatile
 800749a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800749e:	f383 8811 	msr	BASEPRI, r3
 80074a2:	f3bf 8f6f 	isb	sy
 80074a6:	f3bf 8f4f 	dsb	sy
 80074aa:	61bb      	str	r3, [r7, #24]
}
 80074ac:	bf00      	nop
 80074ae:	bf00      	nop
 80074b0:	e7fd      	b.n	80074ae <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80074b2:	f001 fc91 	bl	8008dd8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80074b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074be:	429a      	cmp	r2, r3
 80074c0:	d302      	bcc.n	80074c8 <xQueueGenericSend+0xdc>
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	2b02      	cmp	r3, #2
 80074c6:	d145      	bne.n	8007554 <xQueueGenericSend+0x168>
			{
				traceQUEUE_SEND( pxQueue );

				#if ( configUSE_QUEUE_SETS == 1 )
				{
				const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80074c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80074ce:	683a      	ldr	r2, [r7, #0]
 80074d0:	68b9      	ldr	r1, [r7, #8]
 80074d2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074d4:	f000 f9d0 	bl	8007878 <prvCopyDataToQueue>
 80074d8:	62b8      	str	r0, [r7, #40]	@ 0x28

					if( pxQueue->pxQueueSetContainer != NULL )
 80074da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d014      	beq.n	800750c <xQueueGenericSend+0x120>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	2b02      	cmp	r3, #2
 80074e6:	d102      	bne.n	80074ee <xQueueGenericSend+0x102>
 80074e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d12e      	bne.n	800754c <xQueueGenericSend+0x160>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 80074ee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074f0:	f000 fae9 	bl	8007ac6 <prvNotifyQueueSetContainer>
 80074f4:	4603      	mov	r3, r0
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d028      	beq.n	800754c <xQueueGenericSend+0x160>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 80074fa:	4b4a      	ldr	r3, [pc, #296]	@ (8007624 <xQueueGenericSend+0x238>)
 80074fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007500:	601a      	str	r2, [r3, #0]
 8007502:	f3bf 8f4f 	dsb	sy
 8007506:	f3bf 8f6f 	isb	sy
 800750a:	e01f      	b.n	800754c <xQueueGenericSend+0x160>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800750c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007510:	2b00      	cmp	r3, #0
 8007512:	d010      	beq.n	8007536 <xQueueGenericSend+0x14a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007516:	3324      	adds	r3, #36	@ 0x24
 8007518:	4618      	mov	r0, r3
 800751a:	f000 ff47 	bl	80083ac <xTaskRemoveFromEventList>
 800751e:	4603      	mov	r3, r0
 8007520:	2b00      	cmp	r3, #0
 8007522:	d013      	beq.n	800754c <xQueueGenericSend+0x160>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 8007524:	4b3f      	ldr	r3, [pc, #252]	@ (8007624 <xQueueGenericSend+0x238>)
 8007526:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800752a:	601a      	str	r2, [r3, #0]
 800752c:	f3bf 8f4f 	dsb	sy
 8007530:	f3bf 8f6f 	isb	sy
 8007534:	e00a      	b.n	800754c <xQueueGenericSend+0x160>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 8007536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007538:	2b00      	cmp	r3, #0
 800753a:	d007      	beq.n	800754c <xQueueGenericSend+0x160>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 800753c:	4b39      	ldr	r3, [pc, #228]	@ (8007624 <xQueueGenericSend+0x238>)
 800753e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007542:	601a      	str	r2, [r3, #0]
 8007544:	f3bf 8f4f 	dsb	sy
 8007548:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800754c:	f001 fc76 	bl	8008e3c <vPortExitCritical>
				return pdPASS;
 8007550:	2301      	movs	r3, #1
 8007552:	e063      	b.n	800761c <xQueueGenericSend+0x230>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d103      	bne.n	8007562 <xQueueGenericSend+0x176>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800755a:	f001 fc6f 	bl	8008e3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800755e:	2300      	movs	r3, #0
 8007560:	e05c      	b.n	800761c <xQueueGenericSend+0x230>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007562:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007564:	2b00      	cmp	r3, #0
 8007566:	d106      	bne.n	8007576 <xQueueGenericSend+0x18a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007568:	f107 0310 	add.w	r3, r7, #16
 800756c:	4618      	mov	r0, r3
 800756e:	f000 ff81 	bl	8008474 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007572:	2301      	movs	r3, #1
 8007574:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007576:	f001 fc61 	bl	8008e3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800757a:	f000 fd2f 	bl	8007fdc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800757e:	f001 fc2b 	bl	8008dd8 <vPortEnterCritical>
 8007582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007584:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007588:	b25b      	sxtb	r3, r3
 800758a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800758e:	d103      	bne.n	8007598 <xQueueGenericSend+0x1ac>
 8007590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007592:	2200      	movs	r2, #0
 8007594:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800759a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800759e:	b25b      	sxtb	r3, r3
 80075a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075a4:	d103      	bne.n	80075ae <xQueueGenericSend+0x1c2>
 80075a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a8:	2200      	movs	r2, #0
 80075aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80075ae:	f001 fc45 	bl	8008e3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80075b2:	1d3a      	adds	r2, r7, #4
 80075b4:	f107 0310 	add.w	r3, r7, #16
 80075b8:	4611      	mov	r1, r2
 80075ba:	4618      	mov	r0, r3
 80075bc:	f000 ff70 	bl	80084a0 <xTaskCheckForTimeOut>
 80075c0:	4603      	mov	r3, r0
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d124      	bne.n	8007610 <xQueueGenericSend+0x224>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80075c6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80075c8:	f000 fa35 	bl	8007a36 <prvIsQueueFull>
 80075cc:	4603      	mov	r3, r0
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d018      	beq.n	8007604 <xQueueGenericSend+0x218>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80075d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d4:	3310      	adds	r3, #16
 80075d6:	687a      	ldr	r2, [r7, #4]
 80075d8:	4611      	mov	r1, r2
 80075da:	4618      	mov	r0, r3
 80075dc:	f000 fec0 	bl	8008360 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80075e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80075e2:	f000 f9b3 	bl	800794c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80075e6:	f000 fd07 	bl	8007ff8 <xTaskResumeAll>
 80075ea:	4603      	mov	r3, r0
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	f47f af60 	bne.w	80074b2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80075f2:	4b0c      	ldr	r3, [pc, #48]	@ (8007624 <xQueueGenericSend+0x238>)
 80075f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075f8:	601a      	str	r2, [r3, #0]
 80075fa:	f3bf 8f4f 	dsb	sy
 80075fe:	f3bf 8f6f 	isb	sy
 8007602:	e756      	b.n	80074b2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007604:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007606:	f000 f9a1 	bl	800794c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800760a:	f000 fcf5 	bl	8007ff8 <xTaskResumeAll>
 800760e:	e750      	b.n	80074b2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007610:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007612:	f000 f99b 	bl	800794c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007616:	f000 fcef 	bl	8007ff8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800761a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800761c:	4618      	mov	r0, r3
 800761e:	3738      	adds	r7, #56	@ 0x38
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}
 8007624:	e000ed04 	.word	0xe000ed04

08007628 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b08e      	sub	sp, #56	@ 0x38
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
 8007630:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007632:	2300      	movs	r3, #0
 8007634:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800763a:	2300      	movs	r3, #0
 800763c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800763e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007640:	2b00      	cmp	r3, #0
 8007642:	d10b      	bne.n	800765c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007648:	f383 8811 	msr	BASEPRI, r3
 800764c:	f3bf 8f6f 	isb	sy
 8007650:	f3bf 8f4f 	dsb	sy
 8007654:	623b      	str	r3, [r7, #32]
}
 8007656:	bf00      	nop
 8007658:	bf00      	nop
 800765a:	e7fd      	b.n	8007658 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800765c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800765e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007660:	2b00      	cmp	r3, #0
 8007662:	d00b      	beq.n	800767c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007668:	f383 8811 	msr	BASEPRI, r3
 800766c:	f3bf 8f6f 	isb	sy
 8007670:	f3bf 8f4f 	dsb	sy
 8007674:	61fb      	str	r3, [r7, #28]
}
 8007676:	bf00      	nop
 8007678:	bf00      	nop
 800767a:	e7fd      	b.n	8007678 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800767c:	f001 f856 	bl	800872c <xTaskGetSchedulerState>
 8007680:	4603      	mov	r3, r0
 8007682:	2b00      	cmp	r3, #0
 8007684:	d102      	bne.n	800768c <xQueueSemaphoreTake+0x64>
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d101      	bne.n	8007690 <xQueueSemaphoreTake+0x68>
 800768c:	2301      	movs	r3, #1
 800768e:	e000      	b.n	8007692 <xQueueSemaphoreTake+0x6a>
 8007690:	2300      	movs	r3, #0
 8007692:	2b00      	cmp	r3, #0
 8007694:	d10b      	bne.n	80076ae <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800769a:	f383 8811 	msr	BASEPRI, r3
 800769e:	f3bf 8f6f 	isb	sy
 80076a2:	f3bf 8f4f 	dsb	sy
 80076a6:	61bb      	str	r3, [r7, #24]
}
 80076a8:	bf00      	nop
 80076aa:	bf00      	nop
 80076ac:	e7fd      	b.n	80076aa <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80076ae:	f001 fb93 	bl	8008dd8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80076b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076b6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80076b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d024      	beq.n	8007708 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80076be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076c0:	1e5a      	subs	r2, r3, #1
 80076c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076c4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80076c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d104      	bne.n	80076d8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80076ce:	f001 f9d9 	bl	8008a84 <pvTaskIncrementMutexHeldCount>
 80076d2:	4602      	mov	r2, r0
 80076d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076d6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80076d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076da:	691b      	ldr	r3, [r3, #16]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d00f      	beq.n	8007700 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80076e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076e2:	3310      	adds	r3, #16
 80076e4:	4618      	mov	r0, r3
 80076e6:	f000 fe61 	bl	80083ac <xTaskRemoveFromEventList>
 80076ea:	4603      	mov	r3, r0
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d007      	beq.n	8007700 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80076f0:	4b54      	ldr	r3, [pc, #336]	@ (8007844 <xQueueSemaphoreTake+0x21c>)
 80076f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076f6:	601a      	str	r2, [r3, #0]
 80076f8:	f3bf 8f4f 	dsb	sy
 80076fc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007700:	f001 fb9c 	bl	8008e3c <vPortExitCritical>
				return pdPASS;
 8007704:	2301      	movs	r3, #1
 8007706:	e098      	b.n	800783a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d112      	bne.n	8007734 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800770e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007710:	2b00      	cmp	r3, #0
 8007712:	d00b      	beq.n	800772c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007718:	f383 8811 	msr	BASEPRI, r3
 800771c:	f3bf 8f6f 	isb	sy
 8007720:	f3bf 8f4f 	dsb	sy
 8007724:	617b      	str	r3, [r7, #20]
}
 8007726:	bf00      	nop
 8007728:	bf00      	nop
 800772a:	e7fd      	b.n	8007728 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800772c:	f001 fb86 	bl	8008e3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007730:	2300      	movs	r3, #0
 8007732:	e082      	b.n	800783a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007734:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007736:	2b00      	cmp	r3, #0
 8007738:	d106      	bne.n	8007748 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800773a:	f107 030c 	add.w	r3, r7, #12
 800773e:	4618      	mov	r0, r3
 8007740:	f000 fe98 	bl	8008474 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007744:	2301      	movs	r3, #1
 8007746:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007748:	f001 fb78 	bl	8008e3c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800774c:	f000 fc46 	bl	8007fdc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007750:	f001 fb42 	bl	8008dd8 <vPortEnterCritical>
 8007754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007756:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800775a:	b25b      	sxtb	r3, r3
 800775c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007760:	d103      	bne.n	800776a <xQueueSemaphoreTake+0x142>
 8007762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007764:	2200      	movs	r2, #0
 8007766:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800776a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800776c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007770:	b25b      	sxtb	r3, r3
 8007772:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007776:	d103      	bne.n	8007780 <xQueueSemaphoreTake+0x158>
 8007778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800777a:	2200      	movs	r2, #0
 800777c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007780:	f001 fb5c 	bl	8008e3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007784:	463a      	mov	r2, r7
 8007786:	f107 030c 	add.w	r3, r7, #12
 800778a:	4611      	mov	r1, r2
 800778c:	4618      	mov	r0, r3
 800778e:	f000 fe87 	bl	80084a0 <xTaskCheckForTimeOut>
 8007792:	4603      	mov	r3, r0
 8007794:	2b00      	cmp	r3, #0
 8007796:	d132      	bne.n	80077fe <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007798:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800779a:	f000 f936 	bl	8007a0a <prvIsQueueEmpty>
 800779e:	4603      	mov	r3, r0
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d026      	beq.n	80077f2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80077a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d109      	bne.n	80077c0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80077ac:	f001 fb14 	bl	8008dd8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80077b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	4618      	mov	r0, r3
 80077b6:	f000 ffd7 	bl	8008768 <xTaskPriorityInherit>
 80077ba:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80077bc:	f001 fb3e 	bl	8008e3c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80077c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077c2:	3324      	adds	r3, #36	@ 0x24
 80077c4:	683a      	ldr	r2, [r7, #0]
 80077c6:	4611      	mov	r1, r2
 80077c8:	4618      	mov	r0, r3
 80077ca:	f000 fdc9 	bl	8008360 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80077ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80077d0:	f000 f8bc 	bl	800794c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80077d4:	f000 fc10 	bl	8007ff8 <xTaskResumeAll>
 80077d8:	4603      	mov	r3, r0
 80077da:	2b00      	cmp	r3, #0
 80077dc:	f47f af67 	bne.w	80076ae <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80077e0:	4b18      	ldr	r3, [pc, #96]	@ (8007844 <xQueueSemaphoreTake+0x21c>)
 80077e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077e6:	601a      	str	r2, [r3, #0]
 80077e8:	f3bf 8f4f 	dsb	sy
 80077ec:	f3bf 8f6f 	isb	sy
 80077f0:	e75d      	b.n	80076ae <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80077f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80077f4:	f000 f8aa 	bl	800794c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80077f8:	f000 fbfe 	bl	8007ff8 <xTaskResumeAll>
 80077fc:	e757      	b.n	80076ae <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80077fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007800:	f000 f8a4 	bl	800794c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007804:	f000 fbf8 	bl	8007ff8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007808:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800780a:	f000 f8fe 	bl	8007a0a <prvIsQueueEmpty>
 800780e:	4603      	mov	r3, r0
 8007810:	2b00      	cmp	r3, #0
 8007812:	f43f af4c 	beq.w	80076ae <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007818:	2b00      	cmp	r3, #0
 800781a:	d00d      	beq.n	8007838 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800781c:	f001 fadc 	bl	8008dd8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007820:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007822:	f000 f811 	bl	8007848 <prvGetDisinheritPriorityAfterTimeout>
 8007826:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800782e:	4618      	mov	r0, r3
 8007830:	f001 f898 	bl	8008964 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007834:	f001 fb02 	bl	8008e3c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007838:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800783a:	4618      	mov	r0, r3
 800783c:	3738      	adds	r7, #56	@ 0x38
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}
 8007842:	bf00      	nop
 8007844:	e000ed04 	.word	0xe000ed04

08007848 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007848:	b480      	push	{r7}
 800784a:	b085      	sub	sp, #20
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007854:	2b00      	cmp	r3, #0
 8007856:	d006      	beq.n	8007866 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f1c3 0307 	rsb	r3, r3, #7
 8007862:	60fb      	str	r3, [r7, #12]
 8007864:	e001      	b.n	800786a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007866:	2300      	movs	r3, #0
 8007868:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800786a:	68fb      	ldr	r3, [r7, #12]
	}
 800786c:	4618      	mov	r0, r3
 800786e:	3714      	adds	r7, #20
 8007870:	46bd      	mov	sp, r7
 8007872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007876:	4770      	bx	lr

08007878 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b086      	sub	sp, #24
 800787c:	af00      	add	r7, sp, #0
 800787e:	60f8      	str	r0, [r7, #12]
 8007880:	60b9      	str	r1, [r7, #8]
 8007882:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007884:	2300      	movs	r3, #0
 8007886:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800788c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007892:	2b00      	cmp	r3, #0
 8007894:	d10d      	bne.n	80078b2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d14d      	bne.n	800793a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	689b      	ldr	r3, [r3, #8]
 80078a2:	4618      	mov	r0, r3
 80078a4:	f000 ffd6 	bl	8008854 <xTaskPriorityDisinherit>
 80078a8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	2200      	movs	r2, #0
 80078ae:	609a      	str	r2, [r3, #8]
 80078b0:	e043      	b.n	800793a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d119      	bne.n	80078ec <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6858      	ldr	r0, [r3, #4]
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078c0:	461a      	mov	r2, r3
 80078c2:	68b9      	ldr	r1, [r7, #8]
 80078c4:	f003 f820 	bl	800a908 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	685a      	ldr	r2, [r3, #4]
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078d0:	441a      	add	r2, r3
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	685a      	ldr	r2, [r3, #4]
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	689b      	ldr	r3, [r3, #8]
 80078de:	429a      	cmp	r2, r3
 80078e0:	d32b      	bcc.n	800793a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681a      	ldr	r2, [r3, #0]
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	605a      	str	r2, [r3, #4]
 80078ea:	e026      	b.n	800793a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	68d8      	ldr	r0, [r3, #12]
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078f4:	461a      	mov	r2, r3
 80078f6:	68b9      	ldr	r1, [r7, #8]
 80078f8:	f003 f806 	bl	800a908 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	68da      	ldr	r2, [r3, #12]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007904:	425b      	negs	r3, r3
 8007906:	441a      	add	r2, r3
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	68da      	ldr	r2, [r3, #12]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	429a      	cmp	r2, r3
 8007916:	d207      	bcs.n	8007928 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	689a      	ldr	r2, [r3, #8]
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007920:	425b      	negs	r3, r3
 8007922:	441a      	add	r2, r3
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2b02      	cmp	r3, #2
 800792c:	d105      	bne.n	800793a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d002      	beq.n	800793a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	3b01      	subs	r3, #1
 8007938:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	1c5a      	adds	r2, r3, #1
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007942:	697b      	ldr	r3, [r7, #20]
}
 8007944:	4618      	mov	r0, r3
 8007946:	3718      	adds	r7, #24
 8007948:	46bd      	mov	sp, r7
 800794a:	bd80      	pop	{r7, pc}

0800794c <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b084      	sub	sp, #16
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007954:	f001 fa40 	bl	8008dd8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800795e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007960:	e01e      	b.n	80079a0 <prvUnlockQueue+0x54>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007966:	2b00      	cmp	r3, #0
 8007968:	d008      	beq.n	800797c <prvUnlockQueue+0x30>
				{
					if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f000 f8ab 	bl	8007ac6 <prvNotifyQueueSetContainer>
 8007970:	4603      	mov	r3, r0
 8007972:	2b00      	cmp	r3, #0
 8007974:	d010      	beq.n	8007998 <prvUnlockQueue+0x4c>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 8007976:	f000 fdf7 	bl	8008568 <vTaskMissedYield>
 800797a:	e00d      	b.n	8007998 <prvUnlockQueue+0x4c>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007980:	2b00      	cmp	r3, #0
 8007982:	d012      	beq.n	80079aa <prvUnlockQueue+0x5e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	3324      	adds	r3, #36	@ 0x24
 8007988:	4618      	mov	r0, r3
 800798a:	f000 fd0f 	bl	80083ac <xTaskRemoveFromEventList>
 800798e:	4603      	mov	r3, r0
 8007990:	2b00      	cmp	r3, #0
 8007992:	d001      	beq.n	8007998 <prvUnlockQueue+0x4c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 8007994:	f000 fde8 	bl	8008568 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007998:	7bfb      	ldrb	r3, [r7, #15]
 800799a:	3b01      	subs	r3, #1
 800799c:	b2db      	uxtb	r3, r3
 800799e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80079a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	dcdc      	bgt.n	8007962 <prvUnlockQueue+0x16>
 80079a8:	e000      	b.n	80079ac <prvUnlockQueue+0x60>
						break;
 80079aa:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	22ff      	movs	r2, #255	@ 0xff
 80079b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80079b4:	f001 fa42 	bl	8008e3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80079b8:	f001 fa0e 	bl	8008dd8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80079c2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80079c4:	e011      	b.n	80079ea <prvUnlockQueue+0x9e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	691b      	ldr	r3, [r3, #16]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d012      	beq.n	80079f4 <prvUnlockQueue+0xa8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	3310      	adds	r3, #16
 80079d2:	4618      	mov	r0, r3
 80079d4:	f000 fcea 	bl	80083ac <xTaskRemoveFromEventList>
 80079d8:	4603      	mov	r3, r0
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d001      	beq.n	80079e2 <prvUnlockQueue+0x96>
				{
					vTaskMissedYield();
 80079de:	f000 fdc3 	bl	8008568 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80079e2:	7bbb      	ldrb	r3, [r7, #14]
 80079e4:	3b01      	subs	r3, #1
 80079e6:	b2db      	uxtb	r3, r3
 80079e8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80079ea:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	dce9      	bgt.n	80079c6 <prvUnlockQueue+0x7a>
 80079f2:	e000      	b.n	80079f6 <prvUnlockQueue+0xaa>
			}
			else
			{
				break;
 80079f4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	22ff      	movs	r2, #255	@ 0xff
 80079fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80079fe:	f001 fa1d 	bl	8008e3c <vPortExitCritical>
}
 8007a02:	bf00      	nop
 8007a04:	3710      	adds	r7, #16
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}

08007a0a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007a0a:	b580      	push	{r7, lr}
 8007a0c:	b084      	sub	sp, #16
 8007a0e:	af00      	add	r7, sp, #0
 8007a10:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a12:	f001 f9e1 	bl	8008dd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d102      	bne.n	8007a24 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007a1e:	2301      	movs	r3, #1
 8007a20:	60fb      	str	r3, [r7, #12]
 8007a22:	e001      	b.n	8007a28 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007a24:	2300      	movs	r3, #0
 8007a26:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a28:	f001 fa08 	bl	8008e3c <vPortExitCritical>

	return xReturn;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3710      	adds	r7, #16
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}

08007a36 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007a36:	b580      	push	{r7, lr}
 8007a38:	b084      	sub	sp, #16
 8007a3a:	af00      	add	r7, sp, #0
 8007a3c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a3e:	f001 f9cb 	bl	8008dd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a4a:	429a      	cmp	r2, r3
 8007a4c:	d102      	bne.n	8007a54 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	60fb      	str	r3, [r7, #12]
 8007a52:	e001      	b.n	8007a58 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007a54:	2300      	movs	r3, #0
 8007a56:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a58:	f001 f9f0 	bl	8008e3c <vPortExitCritical>

	return xReturn;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
}
 8007a5e:	4618      	mov	r0, r3
 8007a60:	3710      	adds	r7, #16
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}

08007a66 <xQueueCreateSet>:
/*-----------------------------------------------------------*/

#if( ( configUSE_QUEUE_SETS == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueSetHandle_t xQueueCreateSet( const UBaseType_t uxEventQueueLength )
	{
 8007a66:	b580      	push	{r7, lr}
 8007a68:	b084      	sub	sp, #16
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
	QueueSetHandle_t pxQueue;

		pxQueue = xQueueGenericCreate( uxEventQueueLength, ( UBaseType_t ) sizeof( Queue_t * ), queueQUEUE_TYPE_SET );
 8007a6e:	2200      	movs	r2, #0
 8007a70:	2104      	movs	r1, #4
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f7ff fc5c 	bl	8007330 <xQueueGenericCreate>
 8007a78:	60f8      	str	r0, [r7, #12]

		return pxQueue;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
	}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	3710      	adds	r7, #16
 8007a80:	46bd      	mov	sp, r7
 8007a82:	bd80      	pop	{r7, pc}

08007a84 <xQueueAddToSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	BaseType_t xQueueAddToSet( QueueSetMemberHandle_t xQueueOrSemaphore, QueueSetHandle_t xQueueSet )
	{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b084      	sub	sp, #16
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
 8007a8c:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8007a8e:	f001 f9a3 	bl	8008dd8 <vPortEnterCritical>
		{
			if( ( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer != NULL )
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d002      	beq.n	8007aa0 <xQueueAddToSet+0x1c>
			{
				/* Cannot add a queue/semaphore to more than one queue set. */
				xReturn = pdFAIL;
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	60fb      	str	r3, [r7, #12]
 8007a9e:	e00b      	b.n	8007ab8 <xQueueAddToSet+0x34>
			}
			else if( ( ( Queue_t * ) xQueueOrSemaphore )->uxMessagesWaiting != ( UBaseType_t ) 0 )
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d002      	beq.n	8007aae <xQueueAddToSet+0x2a>
			{
				/* Cannot add a queue/semaphore to a queue set if there are already
				items in the queue/semaphore. */
				xReturn = pdFAIL;
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	60fb      	str	r3, [r7, #12]
 8007aac:	e004      	b.n	8007ab8 <xQueueAddToSet+0x34>
			}
			else
			{
				( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer = xQueueSet;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	683a      	ldr	r2, [r7, #0]
 8007ab2:	649a      	str	r2, [r3, #72]	@ 0x48
				xReturn = pdPASS;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 8007ab8:	f001 f9c0 	bl	8008e3c <vPortExitCritical>

		return xReturn;
 8007abc:	68fb      	ldr	r3, [r7, #12]
	}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3710      	adds	r7, #16
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}

08007ac6 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
	{
 8007ac6:	b580      	push	{r7, lr}
 8007ac8:	b088      	sub	sp, #32
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	6078      	str	r0, [r7, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ad2:	61bb      	str	r3, [r7, #24]
	BaseType_t xReturn = pdFALSE;
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	61fb      	str	r3, [r7, #28]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 8007ad8:	69bb      	ldr	r3, [r7, #24]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d10b      	bne.n	8007af6 <prvNotifyQueueSetContainer+0x30>
	__asm volatile
 8007ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ae2:	f383 8811 	msr	BASEPRI, r3
 8007ae6:	f3bf 8f6f 	isb	sy
 8007aea:	f3bf 8f4f 	dsb	sy
 8007aee:	613b      	str	r3, [r7, #16]
}
 8007af0:	bf00      	nop
 8007af2:	bf00      	nop
 8007af4:	e7fd      	b.n	8007af2 <prvNotifyQueueSetContainer+0x2c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 8007af6:	69bb      	ldr	r3, [r7, #24]
 8007af8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007afa:	69bb      	ldr	r3, [r7, #24]
 8007afc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d30b      	bcc.n	8007b1a <prvNotifyQueueSetContainer+0x54>
	__asm volatile
 8007b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b06:	f383 8811 	msr	BASEPRI, r3
 8007b0a:	f3bf 8f6f 	isb	sy
 8007b0e:	f3bf 8f4f 	dsb	sy
 8007b12:	60fb      	str	r3, [r7, #12]
}
 8007b14:	bf00      	nop
 8007b16:	bf00      	nop
 8007b18:	e7fd      	b.n	8007b16 <prvNotifyQueueSetContainer+0x50>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 8007b1a:	69bb      	ldr	r3, [r7, #24]
 8007b1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b1e:	69bb      	ldr	r3, [r7, #24]
 8007b20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b22:	429a      	cmp	r2, r3
 8007b24:	d225      	bcs.n	8007b72 <prvNotifyQueueSetContainer+0xac>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 8007b26:	69bb      	ldr	r3, [r7, #24]
 8007b28:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b2c:	75fb      	strb	r3, [r7, #23]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 8007b2e:	1d3b      	adds	r3, r7, #4
 8007b30:	2200      	movs	r2, #0
 8007b32:	4619      	mov	r1, r3
 8007b34:	69b8      	ldr	r0, [r7, #24]
 8007b36:	f7ff fe9f 	bl	8007878 <prvCopyDataToQueue>
 8007b3a:	61f8      	str	r0, [r7, #28]

			if( cTxLock == queueUNLOCKED )
 8007b3c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b44:	d10e      	bne.n	8007b64 <prvNotifyQueueSetContainer+0x9e>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 8007b46:	69bb      	ldr	r3, [r7, #24]
 8007b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d011      	beq.n	8007b72 <prvNotifyQueueSetContainer+0xac>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 8007b4e:	69bb      	ldr	r3, [r7, #24]
 8007b50:	3324      	adds	r3, #36	@ 0x24
 8007b52:	4618      	mov	r0, r3
 8007b54:	f000 fc2a 	bl	80083ac <xTaskRemoveFromEventList>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d009      	beq.n	8007b72 <prvNotifyQueueSetContainer+0xac>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	61fb      	str	r3, [r7, #28]
 8007b62:	e006      	b.n	8007b72 <prvNotifyQueueSetContainer+0xac>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007b64:	7dfb      	ldrb	r3, [r7, #23]
 8007b66:	3301      	adds	r3, #1
 8007b68:	b2db      	uxtb	r3, r3
 8007b6a:	b25a      	sxtb	r2, r3
 8007b6c:	69bb      	ldr	r3, [r7, #24]
 8007b6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007b72:	69fb      	ldr	r3, [r7, #28]
	}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3720      	adds	r7, #32
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}

08007b7c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b08e      	sub	sp, #56	@ 0x38
 8007b80:	af04      	add	r7, sp, #16
 8007b82:	60f8      	str	r0, [r7, #12]
 8007b84:	60b9      	str	r1, [r7, #8]
 8007b86:	607a      	str	r2, [r7, #4]
 8007b88:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007b8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d10b      	bne.n	8007ba8 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b94:	f383 8811 	msr	BASEPRI, r3
 8007b98:	f3bf 8f6f 	isb	sy
 8007b9c:	f3bf 8f4f 	dsb	sy
 8007ba0:	623b      	str	r3, [r7, #32]
}
 8007ba2:	bf00      	nop
 8007ba4:	bf00      	nop
 8007ba6:	e7fd      	b.n	8007ba4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d10b      	bne.n	8007bc6 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bb2:	f383 8811 	msr	BASEPRI, r3
 8007bb6:	f3bf 8f6f 	isb	sy
 8007bba:	f3bf 8f4f 	dsb	sy
 8007bbe:	61fb      	str	r3, [r7, #28]
}
 8007bc0:	bf00      	nop
 8007bc2:	bf00      	nop
 8007bc4:	e7fd      	b.n	8007bc2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007bc6:	2354      	movs	r3, #84	@ 0x54
 8007bc8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	2b54      	cmp	r3, #84	@ 0x54
 8007bce:	d00b      	beq.n	8007be8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bd4:	f383 8811 	msr	BASEPRI, r3
 8007bd8:	f3bf 8f6f 	isb	sy
 8007bdc:	f3bf 8f4f 	dsb	sy
 8007be0:	61bb      	str	r3, [r7, #24]
}
 8007be2:	bf00      	nop
 8007be4:	bf00      	nop
 8007be6:	e7fd      	b.n	8007be4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007be8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d01e      	beq.n	8007c2e <xTaskCreateStatic+0xb2>
 8007bf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d01b      	beq.n	8007c2e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bf8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bfc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007bfe:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c02:	2202      	movs	r2, #2
 8007c04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007c08:	2300      	movs	r3, #0
 8007c0a:	9303      	str	r3, [sp, #12]
 8007c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c0e:	9302      	str	r3, [sp, #8]
 8007c10:	f107 0314 	add.w	r3, r7, #20
 8007c14:	9301      	str	r3, [sp, #4]
 8007c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c18:	9300      	str	r3, [sp, #0]
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	687a      	ldr	r2, [r7, #4]
 8007c1e:	68b9      	ldr	r1, [r7, #8]
 8007c20:	68f8      	ldr	r0, [r7, #12]
 8007c22:	f000 f850 	bl	8007cc6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c26:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007c28:	f000 f8d6 	bl	8007dd8 <prvAddNewTaskToReadyList>
 8007c2c:	e001      	b.n	8007c32 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007c32:	697b      	ldr	r3, [r7, #20]
	}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3728      	adds	r7, #40	@ 0x28
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}

08007c3c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b08c      	sub	sp, #48	@ 0x30
 8007c40:	af04      	add	r7, sp, #16
 8007c42:	60f8      	str	r0, [r7, #12]
 8007c44:	60b9      	str	r1, [r7, #8]
 8007c46:	603b      	str	r3, [r7, #0]
 8007c48:	4613      	mov	r3, r2
 8007c4a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007c4c:	88fb      	ldrh	r3, [r7, #6]
 8007c4e:	009b      	lsls	r3, r3, #2
 8007c50:	4618      	mov	r0, r3
 8007c52:	f001 f9a1 	bl	8008f98 <pvPortMalloc>
 8007c56:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d00e      	beq.n	8007c7c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007c5e:	2054      	movs	r0, #84	@ 0x54
 8007c60:	f001 f99a 	bl	8008f98 <pvPortMalloc>
 8007c64:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007c66:	69fb      	ldr	r3, [r7, #28]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d003      	beq.n	8007c74 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007c6c:	69fb      	ldr	r3, [r7, #28]
 8007c6e:	697a      	ldr	r2, [r7, #20]
 8007c70:	631a      	str	r2, [r3, #48]	@ 0x30
 8007c72:	e005      	b.n	8007c80 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007c74:	6978      	ldr	r0, [r7, #20]
 8007c76:	f001 fa5d 	bl	8009134 <vPortFree>
 8007c7a:	e001      	b.n	8007c80 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007c80:	69fb      	ldr	r3, [r7, #28]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d017      	beq.n	8007cb6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007c86:	69fb      	ldr	r3, [r7, #28]
 8007c88:	2200      	movs	r2, #0
 8007c8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007c8e:	88fa      	ldrh	r2, [r7, #6]
 8007c90:	2300      	movs	r3, #0
 8007c92:	9303      	str	r3, [sp, #12]
 8007c94:	69fb      	ldr	r3, [r7, #28]
 8007c96:	9302      	str	r3, [sp, #8]
 8007c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c9a:	9301      	str	r3, [sp, #4]
 8007c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c9e:	9300      	str	r3, [sp, #0]
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	68b9      	ldr	r1, [r7, #8]
 8007ca4:	68f8      	ldr	r0, [r7, #12]
 8007ca6:	f000 f80e 	bl	8007cc6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007caa:	69f8      	ldr	r0, [r7, #28]
 8007cac:	f000 f894 	bl	8007dd8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	61bb      	str	r3, [r7, #24]
 8007cb4:	e002      	b.n	8007cbc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8007cba:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007cbc:	69bb      	ldr	r3, [r7, #24]
	}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3720      	adds	r7, #32
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}

08007cc6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007cc6:	b580      	push	{r7, lr}
 8007cc8:	b088      	sub	sp, #32
 8007cca:	af00      	add	r7, sp, #0
 8007ccc:	60f8      	str	r0, [r7, #12]
 8007cce:	60b9      	str	r1, [r7, #8]
 8007cd0:	607a      	str	r2, [r7, #4]
 8007cd2:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007cde:	3b01      	subs	r3, #1
 8007ce0:	009b      	lsls	r3, r3, #2
 8007ce2:	4413      	add	r3, r2
 8007ce4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007ce6:	69bb      	ldr	r3, [r7, #24]
 8007ce8:	f023 0307 	bic.w	r3, r3, #7
 8007cec:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007cee:	69bb      	ldr	r3, [r7, #24]
 8007cf0:	f003 0307 	and.w	r3, r3, #7
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d00b      	beq.n	8007d10 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8007cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cfc:	f383 8811 	msr	BASEPRI, r3
 8007d00:	f3bf 8f6f 	isb	sy
 8007d04:	f3bf 8f4f 	dsb	sy
 8007d08:	617b      	str	r3, [r7, #20]
}
 8007d0a:	bf00      	nop
 8007d0c:	bf00      	nop
 8007d0e:	e7fd      	b.n	8007d0c <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d01f      	beq.n	8007d56 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d16:	2300      	movs	r3, #0
 8007d18:	61fb      	str	r3, [r7, #28]
 8007d1a:	e012      	b.n	8007d42 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007d1c:	68ba      	ldr	r2, [r7, #8]
 8007d1e:	69fb      	ldr	r3, [r7, #28]
 8007d20:	4413      	add	r3, r2
 8007d22:	7819      	ldrb	r1, [r3, #0]
 8007d24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d26:	69fb      	ldr	r3, [r7, #28]
 8007d28:	4413      	add	r3, r2
 8007d2a:	3334      	adds	r3, #52	@ 0x34
 8007d2c:	460a      	mov	r2, r1
 8007d2e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007d30:	68ba      	ldr	r2, [r7, #8]
 8007d32:	69fb      	ldr	r3, [r7, #28]
 8007d34:	4413      	add	r3, r2
 8007d36:	781b      	ldrb	r3, [r3, #0]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d006      	beq.n	8007d4a <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d3c:	69fb      	ldr	r3, [r7, #28]
 8007d3e:	3301      	adds	r3, #1
 8007d40:	61fb      	str	r3, [r7, #28]
 8007d42:	69fb      	ldr	r3, [r7, #28]
 8007d44:	2b0f      	cmp	r3, #15
 8007d46:	d9e9      	bls.n	8007d1c <prvInitialiseNewTask+0x56>
 8007d48:	e000      	b.n	8007d4c <prvInitialiseNewTask+0x86>
			{
				break;
 8007d4a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007d54:	e003      	b.n	8007d5e <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d58:	2200      	movs	r2, #0
 8007d5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d60:	2b06      	cmp	r3, #6
 8007d62:	d901      	bls.n	8007d68 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007d64:	2306      	movs	r3, #6
 8007d66:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d6c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d72:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d76:	2200      	movs	r2, #0
 8007d78:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d7c:	3304      	adds	r3, #4
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f7ff f9d8 	bl	8007134 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d86:	3318      	adds	r3, #24
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f7ff f9d3 	bl	8007134 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d92:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d96:	f1c3 0207 	rsb	r2, r3, #7
 8007d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d9c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007da2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da6:	2200      	movs	r2, #0
 8007da8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dac:	2200      	movs	r2, #0
 8007dae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007db2:	683a      	ldr	r2, [r7, #0]
 8007db4:	68f9      	ldr	r1, [r7, #12]
 8007db6:	69b8      	ldr	r0, [r7, #24]
 8007db8:	f000 fede 	bl	8008b78 <pxPortInitialiseStack>
 8007dbc:	4602      	mov	r2, r0
 8007dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d002      	beq.n	8007dce <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dcc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007dce:	bf00      	nop
 8007dd0:	3720      	adds	r7, #32
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	bd80      	pop	{r7, pc}
	...

08007dd8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b082      	sub	sp, #8
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007de0:	f000 fffa 	bl	8008dd8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007de4:	4b2a      	ldr	r3, [pc, #168]	@ (8007e90 <prvAddNewTaskToReadyList+0xb8>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	3301      	adds	r3, #1
 8007dea:	4a29      	ldr	r2, [pc, #164]	@ (8007e90 <prvAddNewTaskToReadyList+0xb8>)
 8007dec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007dee:	4b29      	ldr	r3, [pc, #164]	@ (8007e94 <prvAddNewTaskToReadyList+0xbc>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d109      	bne.n	8007e0a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007df6:	4a27      	ldr	r2, [pc, #156]	@ (8007e94 <prvAddNewTaskToReadyList+0xbc>)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007dfc:	4b24      	ldr	r3, [pc, #144]	@ (8007e90 <prvAddNewTaskToReadyList+0xb8>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	d110      	bne.n	8007e26 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007e04:	f000 fbd4 	bl	80085b0 <prvInitialiseTaskLists>
 8007e08:	e00d      	b.n	8007e26 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007e0a:	4b23      	ldr	r3, [pc, #140]	@ (8007e98 <prvAddNewTaskToReadyList+0xc0>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d109      	bne.n	8007e26 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007e12:	4b20      	ldr	r3, [pc, #128]	@ (8007e94 <prvAddNewTaskToReadyList+0xbc>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e1c:	429a      	cmp	r2, r3
 8007e1e:	d802      	bhi.n	8007e26 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007e20:	4a1c      	ldr	r2, [pc, #112]	@ (8007e94 <prvAddNewTaskToReadyList+0xbc>)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007e26:	4b1d      	ldr	r3, [pc, #116]	@ (8007e9c <prvAddNewTaskToReadyList+0xc4>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	3301      	adds	r3, #1
 8007e2c:	4a1b      	ldr	r2, [pc, #108]	@ (8007e9c <prvAddNewTaskToReadyList+0xc4>)
 8007e2e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e34:	2201      	movs	r2, #1
 8007e36:	409a      	lsls	r2, r3
 8007e38:	4b19      	ldr	r3, [pc, #100]	@ (8007ea0 <prvAddNewTaskToReadyList+0xc8>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	4a18      	ldr	r2, [pc, #96]	@ (8007ea0 <prvAddNewTaskToReadyList+0xc8>)
 8007e40:	6013      	str	r3, [r2, #0]
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e46:	4613      	mov	r3, r2
 8007e48:	009b      	lsls	r3, r3, #2
 8007e4a:	4413      	add	r3, r2
 8007e4c:	009b      	lsls	r3, r3, #2
 8007e4e:	4a15      	ldr	r2, [pc, #84]	@ (8007ea4 <prvAddNewTaskToReadyList+0xcc>)
 8007e50:	441a      	add	r2, r3
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	3304      	adds	r3, #4
 8007e56:	4619      	mov	r1, r3
 8007e58:	4610      	mov	r0, r2
 8007e5a:	f7ff f978 	bl	800714e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007e5e:	f000 ffed 	bl	8008e3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007e62:	4b0d      	ldr	r3, [pc, #52]	@ (8007e98 <prvAddNewTaskToReadyList+0xc0>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d00e      	beq.n	8007e88 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8007e94 <prvAddNewTaskToReadyList+0xbc>)
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e74:	429a      	cmp	r2, r3
 8007e76:	d207      	bcs.n	8007e88 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007e78:	4b0b      	ldr	r3, [pc, #44]	@ (8007ea8 <prvAddNewTaskToReadyList+0xd0>)
 8007e7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e7e:	601a      	str	r2, [r3, #0]
 8007e80:	f3bf 8f4f 	dsb	sy
 8007e84:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e88:	bf00      	nop
 8007e8a:	3708      	adds	r7, #8
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}
 8007e90:	200007ac 	.word	0x200007ac
 8007e94:	200006ac 	.word	0x200006ac
 8007e98:	200007b8 	.word	0x200007b8
 8007e9c:	200007c8 	.word	0x200007c8
 8007ea0:	200007b4 	.word	0x200007b4
 8007ea4:	200006b0 	.word	0x200006b0
 8007ea8:	e000ed04 	.word	0xe000ed04

08007eac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b084      	sub	sp, #16
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d018      	beq.n	8007ef0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007ebe:	4b14      	ldr	r3, [pc, #80]	@ (8007f10 <vTaskDelay+0x64>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d00b      	beq.n	8007ede <vTaskDelay+0x32>
	__asm volatile
 8007ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eca:	f383 8811 	msr	BASEPRI, r3
 8007ece:	f3bf 8f6f 	isb	sy
 8007ed2:	f3bf 8f4f 	dsb	sy
 8007ed6:	60bb      	str	r3, [r7, #8]
}
 8007ed8:	bf00      	nop
 8007eda:	bf00      	nop
 8007edc:	e7fd      	b.n	8007eda <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007ede:	f000 f87d 	bl	8007fdc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007ee2:	2100      	movs	r1, #0
 8007ee4:	6878      	ldr	r0, [r7, #4]
 8007ee6:	f000 fde1 	bl	8008aac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007eea:	f000 f885 	bl	8007ff8 <xTaskResumeAll>
 8007eee:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d107      	bne.n	8007f06 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007ef6:	4b07      	ldr	r3, [pc, #28]	@ (8007f14 <vTaskDelay+0x68>)
 8007ef8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007efc:	601a      	str	r2, [r3, #0]
 8007efe:	f3bf 8f4f 	dsb	sy
 8007f02:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007f06:	bf00      	nop
 8007f08:	3710      	adds	r7, #16
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	bd80      	pop	{r7, pc}
 8007f0e:	bf00      	nop
 8007f10:	200007d4 	.word	0x200007d4
 8007f14:	e000ed04 	.word	0xe000ed04

08007f18 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b08a      	sub	sp, #40	@ 0x28
 8007f1c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007f22:	2300      	movs	r3, #0
 8007f24:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007f26:	463a      	mov	r2, r7
 8007f28:	1d39      	adds	r1, r7, #4
 8007f2a:	f107 0308 	add.w	r3, r7, #8
 8007f2e:	4618      	mov	r0, r3
 8007f30:	f7f8 fc88 	bl	8000844 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007f34:	6839      	ldr	r1, [r7, #0]
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	68ba      	ldr	r2, [r7, #8]
 8007f3a:	9202      	str	r2, [sp, #8]
 8007f3c:	9301      	str	r3, [sp, #4]
 8007f3e:	2300      	movs	r3, #0
 8007f40:	9300      	str	r3, [sp, #0]
 8007f42:	2300      	movs	r3, #0
 8007f44:	460a      	mov	r2, r1
 8007f46:	491f      	ldr	r1, [pc, #124]	@ (8007fc4 <vTaskStartScheduler+0xac>)
 8007f48:	481f      	ldr	r0, [pc, #124]	@ (8007fc8 <vTaskStartScheduler+0xb0>)
 8007f4a:	f7ff fe17 	bl	8007b7c <xTaskCreateStatic>
 8007f4e:	4603      	mov	r3, r0
 8007f50:	4a1e      	ldr	r2, [pc, #120]	@ (8007fcc <vTaskStartScheduler+0xb4>)
 8007f52:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007f54:	4b1d      	ldr	r3, [pc, #116]	@ (8007fcc <vTaskStartScheduler+0xb4>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d002      	beq.n	8007f62 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	617b      	str	r3, [r7, #20]
 8007f60:	e001      	b.n	8007f66 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007f62:	2300      	movs	r3, #0
 8007f64:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007f66:	697b      	ldr	r3, [r7, #20]
 8007f68:	2b01      	cmp	r3, #1
 8007f6a:	d116      	bne.n	8007f9a <vTaskStartScheduler+0x82>
	__asm volatile
 8007f6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f70:	f383 8811 	msr	BASEPRI, r3
 8007f74:	f3bf 8f6f 	isb	sy
 8007f78:	f3bf 8f4f 	dsb	sy
 8007f7c:	613b      	str	r3, [r7, #16]
}
 8007f7e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007f80:	4b13      	ldr	r3, [pc, #76]	@ (8007fd0 <vTaskStartScheduler+0xb8>)
 8007f82:	f04f 32ff 	mov.w	r2, #4294967295
 8007f86:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007f88:	4b12      	ldr	r3, [pc, #72]	@ (8007fd4 <vTaskStartScheduler+0xbc>)
 8007f8a:	2201      	movs	r2, #1
 8007f8c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007f8e:	4b12      	ldr	r3, [pc, #72]	@ (8007fd8 <vTaskStartScheduler+0xc0>)
 8007f90:	2200      	movs	r2, #0
 8007f92:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007f94:	f000 fe7c 	bl	8008c90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007f98:	e00f      	b.n	8007fba <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fa0:	d10b      	bne.n	8007fba <vTaskStartScheduler+0xa2>
	__asm volatile
 8007fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fa6:	f383 8811 	msr	BASEPRI, r3
 8007faa:	f3bf 8f6f 	isb	sy
 8007fae:	f3bf 8f4f 	dsb	sy
 8007fb2:	60fb      	str	r3, [r7, #12]
}
 8007fb4:	bf00      	nop
 8007fb6:	bf00      	nop
 8007fb8:	e7fd      	b.n	8007fb6 <vTaskStartScheduler+0x9e>
}
 8007fba:	bf00      	nop
 8007fbc:	3718      	adds	r7, #24
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}
 8007fc2:	bf00      	nop
 8007fc4:	0800aac8 	.word	0x0800aac8
 8007fc8:	08008581 	.word	0x08008581
 8007fcc:	200007d0 	.word	0x200007d0
 8007fd0:	200007cc 	.word	0x200007cc
 8007fd4:	200007b8 	.word	0x200007b8
 8007fd8:	200007b0 	.word	0x200007b0

08007fdc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007fdc:	b480      	push	{r7}
 8007fde:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007fe0:	4b04      	ldr	r3, [pc, #16]	@ (8007ff4 <vTaskSuspendAll+0x18>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	3301      	adds	r3, #1
 8007fe6:	4a03      	ldr	r2, [pc, #12]	@ (8007ff4 <vTaskSuspendAll+0x18>)
 8007fe8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007fea:	bf00      	nop
 8007fec:	46bd      	mov	sp, r7
 8007fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff2:	4770      	bx	lr
 8007ff4:	200007d4 	.word	0x200007d4

08007ff8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b084      	sub	sp, #16
 8007ffc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007ffe:	2300      	movs	r3, #0
 8008000:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008002:	2300      	movs	r3, #0
 8008004:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008006:	4b42      	ldr	r3, [pc, #264]	@ (8008110 <xTaskResumeAll+0x118>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d10b      	bne.n	8008026 <xTaskResumeAll+0x2e>
	__asm volatile
 800800e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008012:	f383 8811 	msr	BASEPRI, r3
 8008016:	f3bf 8f6f 	isb	sy
 800801a:	f3bf 8f4f 	dsb	sy
 800801e:	603b      	str	r3, [r7, #0]
}
 8008020:	bf00      	nop
 8008022:	bf00      	nop
 8008024:	e7fd      	b.n	8008022 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008026:	f000 fed7 	bl	8008dd8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800802a:	4b39      	ldr	r3, [pc, #228]	@ (8008110 <xTaskResumeAll+0x118>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	3b01      	subs	r3, #1
 8008030:	4a37      	ldr	r2, [pc, #220]	@ (8008110 <xTaskResumeAll+0x118>)
 8008032:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008034:	4b36      	ldr	r3, [pc, #216]	@ (8008110 <xTaskResumeAll+0x118>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d161      	bne.n	8008100 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800803c:	4b35      	ldr	r3, [pc, #212]	@ (8008114 <xTaskResumeAll+0x11c>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d05d      	beq.n	8008100 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008044:	e02e      	b.n	80080a4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008046:	4b34      	ldr	r3, [pc, #208]	@ (8008118 <xTaskResumeAll+0x120>)
 8008048:	68db      	ldr	r3, [r3, #12]
 800804a:	68db      	ldr	r3, [r3, #12]
 800804c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	3318      	adds	r3, #24
 8008052:	4618      	mov	r0, r3
 8008054:	f7ff f8d8 	bl	8007208 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	3304      	adds	r3, #4
 800805c:	4618      	mov	r0, r3
 800805e:	f7ff f8d3 	bl	8007208 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008066:	2201      	movs	r2, #1
 8008068:	409a      	lsls	r2, r3
 800806a:	4b2c      	ldr	r3, [pc, #176]	@ (800811c <xTaskResumeAll+0x124>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4313      	orrs	r3, r2
 8008070:	4a2a      	ldr	r2, [pc, #168]	@ (800811c <xTaskResumeAll+0x124>)
 8008072:	6013      	str	r3, [r2, #0]
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008078:	4613      	mov	r3, r2
 800807a:	009b      	lsls	r3, r3, #2
 800807c:	4413      	add	r3, r2
 800807e:	009b      	lsls	r3, r3, #2
 8008080:	4a27      	ldr	r2, [pc, #156]	@ (8008120 <xTaskResumeAll+0x128>)
 8008082:	441a      	add	r2, r3
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	3304      	adds	r3, #4
 8008088:	4619      	mov	r1, r3
 800808a:	4610      	mov	r0, r2
 800808c:	f7ff f85f 	bl	800714e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008094:	4b23      	ldr	r3, [pc, #140]	@ (8008124 <xTaskResumeAll+0x12c>)
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800809a:	429a      	cmp	r2, r3
 800809c:	d302      	bcc.n	80080a4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800809e:	4b22      	ldr	r3, [pc, #136]	@ (8008128 <xTaskResumeAll+0x130>)
 80080a0:	2201      	movs	r2, #1
 80080a2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80080a4:	4b1c      	ldr	r3, [pc, #112]	@ (8008118 <xTaskResumeAll+0x120>)
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d1cc      	bne.n	8008046 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d001      	beq.n	80080b6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80080b2:	f000 fb1b 	bl	80086ec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80080b6:	4b1d      	ldr	r3, [pc, #116]	@ (800812c <xTaskResumeAll+0x134>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d010      	beq.n	80080e4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80080c2:	f000 f837 	bl	8008134 <xTaskIncrementTick>
 80080c6:	4603      	mov	r3, r0
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d002      	beq.n	80080d2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80080cc:	4b16      	ldr	r3, [pc, #88]	@ (8008128 <xTaskResumeAll+0x130>)
 80080ce:	2201      	movs	r2, #1
 80080d0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	3b01      	subs	r3, #1
 80080d6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d1f1      	bne.n	80080c2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80080de:	4b13      	ldr	r3, [pc, #76]	@ (800812c <xTaskResumeAll+0x134>)
 80080e0:	2200      	movs	r2, #0
 80080e2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80080e4:	4b10      	ldr	r3, [pc, #64]	@ (8008128 <xTaskResumeAll+0x130>)
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d009      	beq.n	8008100 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80080ec:	2301      	movs	r3, #1
 80080ee:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80080f0:	4b0f      	ldr	r3, [pc, #60]	@ (8008130 <xTaskResumeAll+0x138>)
 80080f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080f6:	601a      	str	r2, [r3, #0]
 80080f8:	f3bf 8f4f 	dsb	sy
 80080fc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008100:	f000 fe9c 	bl	8008e3c <vPortExitCritical>

	return xAlreadyYielded;
 8008104:	68bb      	ldr	r3, [r7, #8]
}
 8008106:	4618      	mov	r0, r3
 8008108:	3710      	adds	r7, #16
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}
 800810e:	bf00      	nop
 8008110:	200007d4 	.word	0x200007d4
 8008114:	200007ac 	.word	0x200007ac
 8008118:	2000076c 	.word	0x2000076c
 800811c:	200007b4 	.word	0x200007b4
 8008120:	200006b0 	.word	0x200006b0
 8008124:	200006ac 	.word	0x200006ac
 8008128:	200007c0 	.word	0x200007c0
 800812c:	200007bc 	.word	0x200007bc
 8008130:	e000ed04 	.word	0xe000ed04

08008134 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b086      	sub	sp, #24
 8008138:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800813a:	2300      	movs	r3, #0
 800813c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800813e:	4b4f      	ldr	r3, [pc, #316]	@ (800827c <xTaskIncrementTick+0x148>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	2b00      	cmp	r3, #0
 8008144:	f040 808f 	bne.w	8008266 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008148:	4b4d      	ldr	r3, [pc, #308]	@ (8008280 <xTaskIncrementTick+0x14c>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	3301      	adds	r3, #1
 800814e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008150:	4a4b      	ldr	r2, [pc, #300]	@ (8008280 <xTaskIncrementTick+0x14c>)
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d121      	bne.n	80081a0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800815c:	4b49      	ldr	r3, [pc, #292]	@ (8008284 <xTaskIncrementTick+0x150>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d00b      	beq.n	800817e <xTaskIncrementTick+0x4a>
	__asm volatile
 8008166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800816a:	f383 8811 	msr	BASEPRI, r3
 800816e:	f3bf 8f6f 	isb	sy
 8008172:	f3bf 8f4f 	dsb	sy
 8008176:	603b      	str	r3, [r7, #0]
}
 8008178:	bf00      	nop
 800817a:	bf00      	nop
 800817c:	e7fd      	b.n	800817a <xTaskIncrementTick+0x46>
 800817e:	4b41      	ldr	r3, [pc, #260]	@ (8008284 <xTaskIncrementTick+0x150>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	60fb      	str	r3, [r7, #12]
 8008184:	4b40      	ldr	r3, [pc, #256]	@ (8008288 <xTaskIncrementTick+0x154>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	4a3e      	ldr	r2, [pc, #248]	@ (8008284 <xTaskIncrementTick+0x150>)
 800818a:	6013      	str	r3, [r2, #0]
 800818c:	4a3e      	ldr	r2, [pc, #248]	@ (8008288 <xTaskIncrementTick+0x154>)
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	6013      	str	r3, [r2, #0]
 8008192:	4b3e      	ldr	r3, [pc, #248]	@ (800828c <xTaskIncrementTick+0x158>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	3301      	adds	r3, #1
 8008198:	4a3c      	ldr	r2, [pc, #240]	@ (800828c <xTaskIncrementTick+0x158>)
 800819a:	6013      	str	r3, [r2, #0]
 800819c:	f000 faa6 	bl	80086ec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80081a0:	4b3b      	ldr	r3, [pc, #236]	@ (8008290 <xTaskIncrementTick+0x15c>)
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	693a      	ldr	r2, [r7, #16]
 80081a6:	429a      	cmp	r2, r3
 80081a8:	d348      	bcc.n	800823c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80081aa:	4b36      	ldr	r3, [pc, #216]	@ (8008284 <xTaskIncrementTick+0x150>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d104      	bne.n	80081be <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081b4:	4b36      	ldr	r3, [pc, #216]	@ (8008290 <xTaskIncrementTick+0x15c>)
 80081b6:	f04f 32ff 	mov.w	r2, #4294967295
 80081ba:	601a      	str	r2, [r3, #0]
					break;
 80081bc:	e03e      	b.n	800823c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081be:	4b31      	ldr	r3, [pc, #196]	@ (8008284 <xTaskIncrementTick+0x150>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	68db      	ldr	r3, [r3, #12]
 80081c4:	68db      	ldr	r3, [r3, #12]
 80081c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80081ce:	693a      	ldr	r2, [r7, #16]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	429a      	cmp	r2, r3
 80081d4:	d203      	bcs.n	80081de <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80081d6:	4a2e      	ldr	r2, [pc, #184]	@ (8008290 <xTaskIncrementTick+0x15c>)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80081dc:	e02e      	b.n	800823c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	3304      	adds	r3, #4
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7ff f810 	bl	8007208 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d004      	beq.n	80081fa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80081f0:	68bb      	ldr	r3, [r7, #8]
 80081f2:	3318      	adds	r3, #24
 80081f4:	4618      	mov	r0, r3
 80081f6:	f7ff f807 	bl	8007208 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80081fa:	68bb      	ldr	r3, [r7, #8]
 80081fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081fe:	2201      	movs	r2, #1
 8008200:	409a      	lsls	r2, r3
 8008202:	4b24      	ldr	r3, [pc, #144]	@ (8008294 <xTaskIncrementTick+0x160>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4313      	orrs	r3, r2
 8008208:	4a22      	ldr	r2, [pc, #136]	@ (8008294 <xTaskIncrementTick+0x160>)
 800820a:	6013      	str	r3, [r2, #0]
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008210:	4613      	mov	r3, r2
 8008212:	009b      	lsls	r3, r3, #2
 8008214:	4413      	add	r3, r2
 8008216:	009b      	lsls	r3, r3, #2
 8008218:	4a1f      	ldr	r2, [pc, #124]	@ (8008298 <xTaskIncrementTick+0x164>)
 800821a:	441a      	add	r2, r3
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	3304      	adds	r3, #4
 8008220:	4619      	mov	r1, r3
 8008222:	4610      	mov	r0, r2
 8008224:	f7fe ff93 	bl	800714e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800822c:	4b1b      	ldr	r3, [pc, #108]	@ (800829c <xTaskIncrementTick+0x168>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008232:	429a      	cmp	r2, r3
 8008234:	d3b9      	bcc.n	80081aa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008236:	2301      	movs	r3, #1
 8008238:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800823a:	e7b6      	b.n	80081aa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800823c:	4b17      	ldr	r3, [pc, #92]	@ (800829c <xTaskIncrementTick+0x168>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008242:	4915      	ldr	r1, [pc, #84]	@ (8008298 <xTaskIncrementTick+0x164>)
 8008244:	4613      	mov	r3, r2
 8008246:	009b      	lsls	r3, r3, #2
 8008248:	4413      	add	r3, r2
 800824a:	009b      	lsls	r3, r3, #2
 800824c:	440b      	add	r3, r1
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	2b01      	cmp	r3, #1
 8008252:	d901      	bls.n	8008258 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008254:	2301      	movs	r3, #1
 8008256:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008258:	4b11      	ldr	r3, [pc, #68]	@ (80082a0 <xTaskIncrementTick+0x16c>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d007      	beq.n	8008270 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008260:	2301      	movs	r3, #1
 8008262:	617b      	str	r3, [r7, #20]
 8008264:	e004      	b.n	8008270 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008266:	4b0f      	ldr	r3, [pc, #60]	@ (80082a4 <xTaskIncrementTick+0x170>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	3301      	adds	r3, #1
 800826c:	4a0d      	ldr	r2, [pc, #52]	@ (80082a4 <xTaskIncrementTick+0x170>)
 800826e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008270:	697b      	ldr	r3, [r7, #20]
}
 8008272:	4618      	mov	r0, r3
 8008274:	3718      	adds	r7, #24
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}
 800827a:	bf00      	nop
 800827c:	200007d4 	.word	0x200007d4
 8008280:	200007b0 	.word	0x200007b0
 8008284:	20000764 	.word	0x20000764
 8008288:	20000768 	.word	0x20000768
 800828c:	200007c4 	.word	0x200007c4
 8008290:	200007cc 	.word	0x200007cc
 8008294:	200007b4 	.word	0x200007b4
 8008298:	200006b0 	.word	0x200006b0
 800829c:	200006ac 	.word	0x200006ac
 80082a0:	200007c0 	.word	0x200007c0
 80082a4:	200007bc 	.word	0x200007bc

080082a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80082a8:	b480      	push	{r7}
 80082aa:	b087      	sub	sp, #28
 80082ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80082ae:	4b27      	ldr	r3, [pc, #156]	@ (800834c <vTaskSwitchContext+0xa4>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d003      	beq.n	80082be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80082b6:	4b26      	ldr	r3, [pc, #152]	@ (8008350 <vTaskSwitchContext+0xa8>)
 80082b8:	2201      	movs	r2, #1
 80082ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80082bc:	e040      	b.n	8008340 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80082be:	4b24      	ldr	r3, [pc, #144]	@ (8008350 <vTaskSwitchContext+0xa8>)
 80082c0:	2200      	movs	r2, #0
 80082c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082c4:	4b23      	ldr	r3, [pc, #140]	@ (8008354 <vTaskSwitchContext+0xac>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	fab3 f383 	clz	r3, r3
 80082d0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80082d2:	7afb      	ldrb	r3, [r7, #11]
 80082d4:	f1c3 031f 	rsb	r3, r3, #31
 80082d8:	617b      	str	r3, [r7, #20]
 80082da:	491f      	ldr	r1, [pc, #124]	@ (8008358 <vTaskSwitchContext+0xb0>)
 80082dc:	697a      	ldr	r2, [r7, #20]
 80082de:	4613      	mov	r3, r2
 80082e0:	009b      	lsls	r3, r3, #2
 80082e2:	4413      	add	r3, r2
 80082e4:	009b      	lsls	r3, r3, #2
 80082e6:	440b      	add	r3, r1
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d10b      	bne.n	8008306 <vTaskSwitchContext+0x5e>
	__asm volatile
 80082ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082f2:	f383 8811 	msr	BASEPRI, r3
 80082f6:	f3bf 8f6f 	isb	sy
 80082fa:	f3bf 8f4f 	dsb	sy
 80082fe:	607b      	str	r3, [r7, #4]
}
 8008300:	bf00      	nop
 8008302:	bf00      	nop
 8008304:	e7fd      	b.n	8008302 <vTaskSwitchContext+0x5a>
 8008306:	697a      	ldr	r2, [r7, #20]
 8008308:	4613      	mov	r3, r2
 800830a:	009b      	lsls	r3, r3, #2
 800830c:	4413      	add	r3, r2
 800830e:	009b      	lsls	r3, r3, #2
 8008310:	4a11      	ldr	r2, [pc, #68]	@ (8008358 <vTaskSwitchContext+0xb0>)
 8008312:	4413      	add	r3, r2
 8008314:	613b      	str	r3, [r7, #16]
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	685b      	ldr	r3, [r3, #4]
 800831a:	685a      	ldr	r2, [r3, #4]
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	605a      	str	r2, [r3, #4]
 8008320:	693b      	ldr	r3, [r7, #16]
 8008322:	685a      	ldr	r2, [r3, #4]
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	3308      	adds	r3, #8
 8008328:	429a      	cmp	r2, r3
 800832a:	d104      	bne.n	8008336 <vTaskSwitchContext+0x8e>
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	685b      	ldr	r3, [r3, #4]
 8008330:	685a      	ldr	r2, [r3, #4]
 8008332:	693b      	ldr	r3, [r7, #16]
 8008334:	605a      	str	r2, [r3, #4]
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	685b      	ldr	r3, [r3, #4]
 800833a:	68db      	ldr	r3, [r3, #12]
 800833c:	4a07      	ldr	r2, [pc, #28]	@ (800835c <vTaskSwitchContext+0xb4>)
 800833e:	6013      	str	r3, [r2, #0]
}
 8008340:	bf00      	nop
 8008342:	371c      	adds	r7, #28
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr
 800834c:	200007d4 	.word	0x200007d4
 8008350:	200007c0 	.word	0x200007c0
 8008354:	200007b4 	.word	0x200007b4
 8008358:	200006b0 	.word	0x200006b0
 800835c:	200006ac 	.word	0x200006ac

08008360 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b084      	sub	sp, #16
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
 8008368:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d10b      	bne.n	8008388 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008374:	f383 8811 	msr	BASEPRI, r3
 8008378:	f3bf 8f6f 	isb	sy
 800837c:	f3bf 8f4f 	dsb	sy
 8008380:	60fb      	str	r3, [r7, #12]
}
 8008382:	bf00      	nop
 8008384:	bf00      	nop
 8008386:	e7fd      	b.n	8008384 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008388:	4b07      	ldr	r3, [pc, #28]	@ (80083a8 <vTaskPlaceOnEventList+0x48>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	3318      	adds	r3, #24
 800838e:	4619      	mov	r1, r3
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f7fe ff00 	bl	8007196 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008396:	2101      	movs	r1, #1
 8008398:	6838      	ldr	r0, [r7, #0]
 800839a:	f000 fb87 	bl	8008aac <prvAddCurrentTaskToDelayedList>
}
 800839e:	bf00      	nop
 80083a0:	3710      	adds	r7, #16
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
 80083a6:	bf00      	nop
 80083a8:	200006ac 	.word	0x200006ac

080083ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b086      	sub	sp, #24
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	68db      	ldr	r3, [r3, #12]
 80083b8:	68db      	ldr	r3, [r3, #12]
 80083ba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d10b      	bne.n	80083da <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80083c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083c6:	f383 8811 	msr	BASEPRI, r3
 80083ca:	f3bf 8f6f 	isb	sy
 80083ce:	f3bf 8f4f 	dsb	sy
 80083d2:	60fb      	str	r3, [r7, #12]
}
 80083d4:	bf00      	nop
 80083d6:	bf00      	nop
 80083d8:	e7fd      	b.n	80083d6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80083da:	693b      	ldr	r3, [r7, #16]
 80083dc:	3318      	adds	r3, #24
 80083de:	4618      	mov	r0, r3
 80083e0:	f7fe ff12 	bl	8007208 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80083e4:	4b1d      	ldr	r3, [pc, #116]	@ (800845c <xTaskRemoveFromEventList+0xb0>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d11c      	bne.n	8008426 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	3304      	adds	r3, #4
 80083f0:	4618      	mov	r0, r3
 80083f2:	f7fe ff09 	bl	8007208 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80083f6:	693b      	ldr	r3, [r7, #16]
 80083f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083fa:	2201      	movs	r2, #1
 80083fc:	409a      	lsls	r2, r3
 80083fe:	4b18      	ldr	r3, [pc, #96]	@ (8008460 <xTaskRemoveFromEventList+0xb4>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4313      	orrs	r3, r2
 8008404:	4a16      	ldr	r2, [pc, #88]	@ (8008460 <xTaskRemoveFromEventList+0xb4>)
 8008406:	6013      	str	r3, [r2, #0]
 8008408:	693b      	ldr	r3, [r7, #16]
 800840a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800840c:	4613      	mov	r3, r2
 800840e:	009b      	lsls	r3, r3, #2
 8008410:	4413      	add	r3, r2
 8008412:	009b      	lsls	r3, r3, #2
 8008414:	4a13      	ldr	r2, [pc, #76]	@ (8008464 <xTaskRemoveFromEventList+0xb8>)
 8008416:	441a      	add	r2, r3
 8008418:	693b      	ldr	r3, [r7, #16]
 800841a:	3304      	adds	r3, #4
 800841c:	4619      	mov	r1, r3
 800841e:	4610      	mov	r0, r2
 8008420:	f7fe fe95 	bl	800714e <vListInsertEnd>
 8008424:	e005      	b.n	8008432 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008426:	693b      	ldr	r3, [r7, #16]
 8008428:	3318      	adds	r3, #24
 800842a:	4619      	mov	r1, r3
 800842c:	480e      	ldr	r0, [pc, #56]	@ (8008468 <xTaskRemoveFromEventList+0xbc>)
 800842e:	f7fe fe8e 	bl	800714e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008436:	4b0d      	ldr	r3, [pc, #52]	@ (800846c <xTaskRemoveFromEventList+0xc0>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800843c:	429a      	cmp	r2, r3
 800843e:	d905      	bls.n	800844c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008440:	2301      	movs	r3, #1
 8008442:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008444:	4b0a      	ldr	r3, [pc, #40]	@ (8008470 <xTaskRemoveFromEventList+0xc4>)
 8008446:	2201      	movs	r2, #1
 8008448:	601a      	str	r2, [r3, #0]
 800844a:	e001      	b.n	8008450 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800844c:	2300      	movs	r3, #0
 800844e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008450:	697b      	ldr	r3, [r7, #20]
}
 8008452:	4618      	mov	r0, r3
 8008454:	3718      	adds	r7, #24
 8008456:	46bd      	mov	sp, r7
 8008458:	bd80      	pop	{r7, pc}
 800845a:	bf00      	nop
 800845c:	200007d4 	.word	0x200007d4
 8008460:	200007b4 	.word	0x200007b4
 8008464:	200006b0 	.word	0x200006b0
 8008468:	2000076c 	.word	0x2000076c
 800846c:	200006ac 	.word	0x200006ac
 8008470:	200007c0 	.word	0x200007c0

08008474 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008474:	b480      	push	{r7}
 8008476:	b083      	sub	sp, #12
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800847c:	4b06      	ldr	r3, [pc, #24]	@ (8008498 <vTaskInternalSetTimeOutState+0x24>)
 800847e:	681a      	ldr	r2, [r3, #0]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008484:	4b05      	ldr	r3, [pc, #20]	@ (800849c <vTaskInternalSetTimeOutState+0x28>)
 8008486:	681a      	ldr	r2, [r3, #0]
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	605a      	str	r2, [r3, #4]
}
 800848c:	bf00      	nop
 800848e:	370c      	adds	r7, #12
 8008490:	46bd      	mov	sp, r7
 8008492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008496:	4770      	bx	lr
 8008498:	200007c4 	.word	0x200007c4
 800849c:	200007b0 	.word	0x200007b0

080084a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b088      	sub	sp, #32
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
 80084a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d10b      	bne.n	80084c8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80084b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084b4:	f383 8811 	msr	BASEPRI, r3
 80084b8:	f3bf 8f6f 	isb	sy
 80084bc:	f3bf 8f4f 	dsb	sy
 80084c0:	613b      	str	r3, [r7, #16]
}
 80084c2:	bf00      	nop
 80084c4:	bf00      	nop
 80084c6:	e7fd      	b.n	80084c4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d10b      	bne.n	80084e6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80084ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d2:	f383 8811 	msr	BASEPRI, r3
 80084d6:	f3bf 8f6f 	isb	sy
 80084da:	f3bf 8f4f 	dsb	sy
 80084de:	60fb      	str	r3, [r7, #12]
}
 80084e0:	bf00      	nop
 80084e2:	bf00      	nop
 80084e4:	e7fd      	b.n	80084e2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80084e6:	f000 fc77 	bl	8008dd8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80084ea:	4b1d      	ldr	r3, [pc, #116]	@ (8008560 <xTaskCheckForTimeOut+0xc0>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	69ba      	ldr	r2, [r7, #24]
 80084f6:	1ad3      	subs	r3, r2, r3
 80084f8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008502:	d102      	bne.n	800850a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008504:	2300      	movs	r3, #0
 8008506:	61fb      	str	r3, [r7, #28]
 8008508:	e023      	b.n	8008552 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681a      	ldr	r2, [r3, #0]
 800850e:	4b15      	ldr	r3, [pc, #84]	@ (8008564 <xTaskCheckForTimeOut+0xc4>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	429a      	cmp	r2, r3
 8008514:	d007      	beq.n	8008526 <xTaskCheckForTimeOut+0x86>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	69ba      	ldr	r2, [r7, #24]
 800851c:	429a      	cmp	r2, r3
 800851e:	d302      	bcc.n	8008526 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008520:	2301      	movs	r3, #1
 8008522:	61fb      	str	r3, [r7, #28]
 8008524:	e015      	b.n	8008552 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	697a      	ldr	r2, [r7, #20]
 800852c:	429a      	cmp	r2, r3
 800852e:	d20b      	bcs.n	8008548 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	697b      	ldr	r3, [r7, #20]
 8008536:	1ad2      	subs	r2, r2, r3
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f7ff ff99 	bl	8008474 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008542:	2300      	movs	r3, #0
 8008544:	61fb      	str	r3, [r7, #28]
 8008546:	e004      	b.n	8008552 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	2200      	movs	r2, #0
 800854c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800854e:	2301      	movs	r3, #1
 8008550:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008552:	f000 fc73 	bl	8008e3c <vPortExitCritical>

	return xReturn;
 8008556:	69fb      	ldr	r3, [r7, #28]
}
 8008558:	4618      	mov	r0, r3
 800855a:	3720      	adds	r7, #32
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}
 8008560:	200007b0 	.word	0x200007b0
 8008564:	200007c4 	.word	0x200007c4

08008568 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008568:	b480      	push	{r7}
 800856a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800856c:	4b03      	ldr	r3, [pc, #12]	@ (800857c <vTaskMissedYield+0x14>)
 800856e:	2201      	movs	r2, #1
 8008570:	601a      	str	r2, [r3, #0]
}
 8008572:	bf00      	nop
 8008574:	46bd      	mov	sp, r7
 8008576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857a:	4770      	bx	lr
 800857c:	200007c0 	.word	0x200007c0

08008580 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b082      	sub	sp, #8
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008588:	f000 f852 	bl	8008630 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800858c:	4b06      	ldr	r3, [pc, #24]	@ (80085a8 <prvIdleTask+0x28>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	2b01      	cmp	r3, #1
 8008592:	d9f9      	bls.n	8008588 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008594:	4b05      	ldr	r3, [pc, #20]	@ (80085ac <prvIdleTask+0x2c>)
 8008596:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800859a:	601a      	str	r2, [r3, #0]
 800859c:	f3bf 8f4f 	dsb	sy
 80085a0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80085a4:	e7f0      	b.n	8008588 <prvIdleTask+0x8>
 80085a6:	bf00      	nop
 80085a8:	200006b0 	.word	0x200006b0
 80085ac:	e000ed04 	.word	0xe000ed04

080085b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b082      	sub	sp, #8
 80085b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80085b6:	2300      	movs	r3, #0
 80085b8:	607b      	str	r3, [r7, #4]
 80085ba:	e00c      	b.n	80085d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80085bc:	687a      	ldr	r2, [r7, #4]
 80085be:	4613      	mov	r3, r2
 80085c0:	009b      	lsls	r3, r3, #2
 80085c2:	4413      	add	r3, r2
 80085c4:	009b      	lsls	r3, r3, #2
 80085c6:	4a12      	ldr	r2, [pc, #72]	@ (8008610 <prvInitialiseTaskLists+0x60>)
 80085c8:	4413      	add	r3, r2
 80085ca:	4618      	mov	r0, r3
 80085cc:	f7fe fd92 	bl	80070f4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	3301      	adds	r3, #1
 80085d4:	607b      	str	r3, [r7, #4]
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2b06      	cmp	r3, #6
 80085da:	d9ef      	bls.n	80085bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80085dc:	480d      	ldr	r0, [pc, #52]	@ (8008614 <prvInitialiseTaskLists+0x64>)
 80085de:	f7fe fd89 	bl	80070f4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80085e2:	480d      	ldr	r0, [pc, #52]	@ (8008618 <prvInitialiseTaskLists+0x68>)
 80085e4:	f7fe fd86 	bl	80070f4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80085e8:	480c      	ldr	r0, [pc, #48]	@ (800861c <prvInitialiseTaskLists+0x6c>)
 80085ea:	f7fe fd83 	bl	80070f4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80085ee:	480c      	ldr	r0, [pc, #48]	@ (8008620 <prvInitialiseTaskLists+0x70>)
 80085f0:	f7fe fd80 	bl	80070f4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80085f4:	480b      	ldr	r0, [pc, #44]	@ (8008624 <prvInitialiseTaskLists+0x74>)
 80085f6:	f7fe fd7d 	bl	80070f4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80085fa:	4b0b      	ldr	r3, [pc, #44]	@ (8008628 <prvInitialiseTaskLists+0x78>)
 80085fc:	4a05      	ldr	r2, [pc, #20]	@ (8008614 <prvInitialiseTaskLists+0x64>)
 80085fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008600:	4b0a      	ldr	r3, [pc, #40]	@ (800862c <prvInitialiseTaskLists+0x7c>)
 8008602:	4a05      	ldr	r2, [pc, #20]	@ (8008618 <prvInitialiseTaskLists+0x68>)
 8008604:	601a      	str	r2, [r3, #0]
}
 8008606:	bf00      	nop
 8008608:	3708      	adds	r7, #8
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}
 800860e:	bf00      	nop
 8008610:	200006b0 	.word	0x200006b0
 8008614:	2000073c 	.word	0x2000073c
 8008618:	20000750 	.word	0x20000750
 800861c:	2000076c 	.word	0x2000076c
 8008620:	20000780 	.word	0x20000780
 8008624:	20000798 	.word	0x20000798
 8008628:	20000764 	.word	0x20000764
 800862c:	20000768 	.word	0x20000768

08008630 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b082      	sub	sp, #8
 8008634:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008636:	e019      	b.n	800866c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008638:	f000 fbce 	bl	8008dd8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800863c:	4b10      	ldr	r3, [pc, #64]	@ (8008680 <prvCheckTasksWaitingTermination+0x50>)
 800863e:	68db      	ldr	r3, [r3, #12]
 8008640:	68db      	ldr	r3, [r3, #12]
 8008642:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	3304      	adds	r3, #4
 8008648:	4618      	mov	r0, r3
 800864a:	f7fe fddd 	bl	8007208 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800864e:	4b0d      	ldr	r3, [pc, #52]	@ (8008684 <prvCheckTasksWaitingTermination+0x54>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	3b01      	subs	r3, #1
 8008654:	4a0b      	ldr	r2, [pc, #44]	@ (8008684 <prvCheckTasksWaitingTermination+0x54>)
 8008656:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008658:	4b0b      	ldr	r3, [pc, #44]	@ (8008688 <prvCheckTasksWaitingTermination+0x58>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	3b01      	subs	r3, #1
 800865e:	4a0a      	ldr	r2, [pc, #40]	@ (8008688 <prvCheckTasksWaitingTermination+0x58>)
 8008660:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008662:	f000 fbeb 	bl	8008e3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f000 f810 	bl	800868c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800866c:	4b06      	ldr	r3, [pc, #24]	@ (8008688 <prvCheckTasksWaitingTermination+0x58>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d1e1      	bne.n	8008638 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008674:	bf00      	nop
 8008676:	bf00      	nop
 8008678:	3708      	adds	r7, #8
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}
 800867e:	bf00      	nop
 8008680:	20000780 	.word	0x20000780
 8008684:	200007ac 	.word	0x200007ac
 8008688:	20000794 	.word	0x20000794

0800868c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800868c:	b580      	push	{r7, lr}
 800868e:	b084      	sub	sp, #16
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800869a:	2b00      	cmp	r3, #0
 800869c:	d108      	bne.n	80086b0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086a2:	4618      	mov	r0, r3
 80086a4:	f000 fd46 	bl	8009134 <vPortFree>
				vPortFree( pxTCB );
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f000 fd43 	bl	8009134 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80086ae:	e019      	b.n	80086e4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80086b6:	2b01      	cmp	r3, #1
 80086b8:	d103      	bne.n	80086c2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f000 fd3a 	bl	8009134 <vPortFree>
	}
 80086c0:	e010      	b.n	80086e4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80086c8:	2b02      	cmp	r3, #2
 80086ca:	d00b      	beq.n	80086e4 <prvDeleteTCB+0x58>
	__asm volatile
 80086cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086d0:	f383 8811 	msr	BASEPRI, r3
 80086d4:	f3bf 8f6f 	isb	sy
 80086d8:	f3bf 8f4f 	dsb	sy
 80086dc:	60fb      	str	r3, [r7, #12]
}
 80086de:	bf00      	nop
 80086e0:	bf00      	nop
 80086e2:	e7fd      	b.n	80086e0 <prvDeleteTCB+0x54>
	}
 80086e4:	bf00      	nop
 80086e6:	3710      	adds	r7, #16
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}

080086ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80086ec:	b480      	push	{r7}
 80086ee:	b083      	sub	sp, #12
 80086f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80086f2:	4b0c      	ldr	r3, [pc, #48]	@ (8008724 <prvResetNextTaskUnblockTime+0x38>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d104      	bne.n	8008706 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80086fc:	4b0a      	ldr	r3, [pc, #40]	@ (8008728 <prvResetNextTaskUnblockTime+0x3c>)
 80086fe:	f04f 32ff 	mov.w	r2, #4294967295
 8008702:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008704:	e008      	b.n	8008718 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008706:	4b07      	ldr	r3, [pc, #28]	@ (8008724 <prvResetNextTaskUnblockTime+0x38>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	68db      	ldr	r3, [r3, #12]
 800870c:	68db      	ldr	r3, [r3, #12]
 800870e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	4a04      	ldr	r2, [pc, #16]	@ (8008728 <prvResetNextTaskUnblockTime+0x3c>)
 8008716:	6013      	str	r3, [r2, #0]
}
 8008718:	bf00      	nop
 800871a:	370c      	adds	r7, #12
 800871c:	46bd      	mov	sp, r7
 800871e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008722:	4770      	bx	lr
 8008724:	20000764 	.word	0x20000764
 8008728:	200007cc 	.word	0x200007cc

0800872c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800872c:	b480      	push	{r7}
 800872e:	b083      	sub	sp, #12
 8008730:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008732:	4b0b      	ldr	r3, [pc, #44]	@ (8008760 <xTaskGetSchedulerState+0x34>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d102      	bne.n	8008740 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800873a:	2301      	movs	r3, #1
 800873c:	607b      	str	r3, [r7, #4]
 800873e:	e008      	b.n	8008752 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008740:	4b08      	ldr	r3, [pc, #32]	@ (8008764 <xTaskGetSchedulerState+0x38>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d102      	bne.n	800874e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008748:	2302      	movs	r3, #2
 800874a:	607b      	str	r3, [r7, #4]
 800874c:	e001      	b.n	8008752 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800874e:	2300      	movs	r3, #0
 8008750:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008752:	687b      	ldr	r3, [r7, #4]
	}
 8008754:	4618      	mov	r0, r3
 8008756:	370c      	adds	r7, #12
 8008758:	46bd      	mov	sp, r7
 800875a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875e:	4770      	bx	lr
 8008760:	200007b8 	.word	0x200007b8
 8008764:	200007d4 	.word	0x200007d4

08008768 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008768:	b580      	push	{r7, lr}
 800876a:	b084      	sub	sp, #16
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008774:	2300      	movs	r3, #0
 8008776:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d05e      	beq.n	800883c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008782:	4b31      	ldr	r3, [pc, #196]	@ (8008848 <xTaskPriorityInherit+0xe0>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008788:	429a      	cmp	r2, r3
 800878a:	d24e      	bcs.n	800882a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	699b      	ldr	r3, [r3, #24]
 8008790:	2b00      	cmp	r3, #0
 8008792:	db06      	blt.n	80087a2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008794:	4b2c      	ldr	r3, [pc, #176]	@ (8008848 <xTaskPriorityInherit+0xe0>)
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800879a:	f1c3 0207 	rsb	r2, r3, #7
 800879e:	68bb      	ldr	r3, [r7, #8]
 80087a0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	6959      	ldr	r1, [r3, #20]
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087aa:	4613      	mov	r3, r2
 80087ac:	009b      	lsls	r3, r3, #2
 80087ae:	4413      	add	r3, r2
 80087b0:	009b      	lsls	r3, r3, #2
 80087b2:	4a26      	ldr	r2, [pc, #152]	@ (800884c <xTaskPriorityInherit+0xe4>)
 80087b4:	4413      	add	r3, r2
 80087b6:	4299      	cmp	r1, r3
 80087b8:	d12f      	bne.n	800881a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	3304      	adds	r3, #4
 80087be:	4618      	mov	r0, r3
 80087c0:	f7fe fd22 	bl	8007208 <uxListRemove>
 80087c4:	4603      	mov	r3, r0
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d10a      	bne.n	80087e0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087ce:	2201      	movs	r2, #1
 80087d0:	fa02 f303 	lsl.w	r3, r2, r3
 80087d4:	43da      	mvns	r2, r3
 80087d6:	4b1e      	ldr	r3, [pc, #120]	@ (8008850 <xTaskPriorityInherit+0xe8>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4013      	ands	r3, r2
 80087dc:	4a1c      	ldr	r2, [pc, #112]	@ (8008850 <xTaskPriorityInherit+0xe8>)
 80087de:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80087e0:	4b19      	ldr	r3, [pc, #100]	@ (8008848 <xTaskPriorityInherit+0xe0>)
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087ee:	2201      	movs	r2, #1
 80087f0:	409a      	lsls	r2, r3
 80087f2:	4b17      	ldr	r3, [pc, #92]	@ (8008850 <xTaskPriorityInherit+0xe8>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4313      	orrs	r3, r2
 80087f8:	4a15      	ldr	r2, [pc, #84]	@ (8008850 <xTaskPriorityInherit+0xe8>)
 80087fa:	6013      	str	r3, [r2, #0]
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008800:	4613      	mov	r3, r2
 8008802:	009b      	lsls	r3, r3, #2
 8008804:	4413      	add	r3, r2
 8008806:	009b      	lsls	r3, r3, #2
 8008808:	4a10      	ldr	r2, [pc, #64]	@ (800884c <xTaskPriorityInherit+0xe4>)
 800880a:	441a      	add	r2, r3
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	3304      	adds	r3, #4
 8008810:	4619      	mov	r1, r3
 8008812:	4610      	mov	r0, r2
 8008814:	f7fe fc9b 	bl	800714e <vListInsertEnd>
 8008818:	e004      	b.n	8008824 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800881a:	4b0b      	ldr	r3, [pc, #44]	@ (8008848 <xTaskPriorityInherit+0xe0>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008824:	2301      	movs	r3, #1
 8008826:	60fb      	str	r3, [r7, #12]
 8008828:	e008      	b.n	800883c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800882e:	4b06      	ldr	r3, [pc, #24]	@ (8008848 <xTaskPriorityInherit+0xe0>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008834:	429a      	cmp	r2, r3
 8008836:	d201      	bcs.n	800883c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008838:	2301      	movs	r3, #1
 800883a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800883c:	68fb      	ldr	r3, [r7, #12]
	}
 800883e:	4618      	mov	r0, r3
 8008840:	3710      	adds	r7, #16
 8008842:	46bd      	mov	sp, r7
 8008844:	bd80      	pop	{r7, pc}
 8008846:	bf00      	nop
 8008848:	200006ac 	.word	0x200006ac
 800884c:	200006b0 	.word	0x200006b0
 8008850:	200007b4 	.word	0x200007b4

08008854 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008854:	b580      	push	{r7, lr}
 8008856:	b086      	sub	sp, #24
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008860:	2300      	movs	r3, #0
 8008862:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d070      	beq.n	800894c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800886a:	4b3b      	ldr	r3, [pc, #236]	@ (8008958 <xTaskPriorityDisinherit+0x104>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	693a      	ldr	r2, [r7, #16]
 8008870:	429a      	cmp	r2, r3
 8008872:	d00b      	beq.n	800888c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008878:	f383 8811 	msr	BASEPRI, r3
 800887c:	f3bf 8f6f 	isb	sy
 8008880:	f3bf 8f4f 	dsb	sy
 8008884:	60fb      	str	r3, [r7, #12]
}
 8008886:	bf00      	nop
 8008888:	bf00      	nop
 800888a:	e7fd      	b.n	8008888 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008890:	2b00      	cmp	r3, #0
 8008892:	d10b      	bne.n	80088ac <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008898:	f383 8811 	msr	BASEPRI, r3
 800889c:	f3bf 8f6f 	isb	sy
 80088a0:	f3bf 8f4f 	dsb	sy
 80088a4:	60bb      	str	r3, [r7, #8]
}
 80088a6:	bf00      	nop
 80088a8:	bf00      	nop
 80088aa:	e7fd      	b.n	80088a8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80088ac:	693b      	ldr	r3, [r7, #16]
 80088ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088b0:	1e5a      	subs	r2, r3, #1
 80088b2:	693b      	ldr	r3, [r7, #16]
 80088b4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80088b6:	693b      	ldr	r3, [r7, #16]
 80088b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088ba:	693b      	ldr	r3, [r7, #16]
 80088bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088be:	429a      	cmp	r2, r3
 80088c0:	d044      	beq.n	800894c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80088c2:	693b      	ldr	r3, [r7, #16]
 80088c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d140      	bne.n	800894c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	3304      	adds	r3, #4
 80088ce:	4618      	mov	r0, r3
 80088d0:	f7fe fc9a 	bl	8007208 <uxListRemove>
 80088d4:	4603      	mov	r3, r0
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d115      	bne.n	8008906 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088de:	491f      	ldr	r1, [pc, #124]	@ (800895c <xTaskPriorityDisinherit+0x108>)
 80088e0:	4613      	mov	r3, r2
 80088e2:	009b      	lsls	r3, r3, #2
 80088e4:	4413      	add	r3, r2
 80088e6:	009b      	lsls	r3, r3, #2
 80088e8:	440b      	add	r3, r1
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d10a      	bne.n	8008906 <xTaskPriorityDisinherit+0xb2>
 80088f0:	693b      	ldr	r3, [r7, #16]
 80088f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088f4:	2201      	movs	r2, #1
 80088f6:	fa02 f303 	lsl.w	r3, r2, r3
 80088fa:	43da      	mvns	r2, r3
 80088fc:	4b18      	ldr	r3, [pc, #96]	@ (8008960 <xTaskPriorityDisinherit+0x10c>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4013      	ands	r3, r2
 8008902:	4a17      	ldr	r2, [pc, #92]	@ (8008960 <xTaskPriorityDisinherit+0x10c>)
 8008904:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800890e:	693b      	ldr	r3, [r7, #16]
 8008910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008912:	f1c3 0207 	rsb	r2, r3, #7
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800891a:	693b      	ldr	r3, [r7, #16]
 800891c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800891e:	2201      	movs	r2, #1
 8008920:	409a      	lsls	r2, r3
 8008922:	4b0f      	ldr	r3, [pc, #60]	@ (8008960 <xTaskPriorityDisinherit+0x10c>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4313      	orrs	r3, r2
 8008928:	4a0d      	ldr	r2, [pc, #52]	@ (8008960 <xTaskPriorityDisinherit+0x10c>)
 800892a:	6013      	str	r3, [r2, #0]
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008930:	4613      	mov	r3, r2
 8008932:	009b      	lsls	r3, r3, #2
 8008934:	4413      	add	r3, r2
 8008936:	009b      	lsls	r3, r3, #2
 8008938:	4a08      	ldr	r2, [pc, #32]	@ (800895c <xTaskPriorityDisinherit+0x108>)
 800893a:	441a      	add	r2, r3
 800893c:	693b      	ldr	r3, [r7, #16]
 800893e:	3304      	adds	r3, #4
 8008940:	4619      	mov	r1, r3
 8008942:	4610      	mov	r0, r2
 8008944:	f7fe fc03 	bl	800714e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008948:	2301      	movs	r3, #1
 800894a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800894c:	697b      	ldr	r3, [r7, #20]
	}
 800894e:	4618      	mov	r0, r3
 8008950:	3718      	adds	r7, #24
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}
 8008956:	bf00      	nop
 8008958:	200006ac 	.word	0x200006ac
 800895c:	200006b0 	.word	0x200006b0
 8008960:	200007b4 	.word	0x200007b4

08008964 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008964:	b580      	push	{r7, lr}
 8008966:	b088      	sub	sp, #32
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
 800896c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008972:	2301      	movs	r3, #1
 8008974:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d079      	beq.n	8008a70 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800897c:	69bb      	ldr	r3, [r7, #24]
 800897e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008980:	2b00      	cmp	r3, #0
 8008982:	d10b      	bne.n	800899c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008988:	f383 8811 	msr	BASEPRI, r3
 800898c:	f3bf 8f6f 	isb	sy
 8008990:	f3bf 8f4f 	dsb	sy
 8008994:	60fb      	str	r3, [r7, #12]
}
 8008996:	bf00      	nop
 8008998:	bf00      	nop
 800899a:	e7fd      	b.n	8008998 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800899c:	69bb      	ldr	r3, [r7, #24]
 800899e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089a0:	683a      	ldr	r2, [r7, #0]
 80089a2:	429a      	cmp	r2, r3
 80089a4:	d902      	bls.n	80089ac <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	61fb      	str	r3, [r7, #28]
 80089aa:	e002      	b.n	80089b2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80089ac:	69bb      	ldr	r3, [r7, #24]
 80089ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089b0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80089b2:	69bb      	ldr	r3, [r7, #24]
 80089b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089b6:	69fa      	ldr	r2, [r7, #28]
 80089b8:	429a      	cmp	r2, r3
 80089ba:	d059      	beq.n	8008a70 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80089bc:	69bb      	ldr	r3, [r7, #24]
 80089be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089c0:	697a      	ldr	r2, [r7, #20]
 80089c2:	429a      	cmp	r2, r3
 80089c4:	d154      	bne.n	8008a70 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80089c6:	4b2c      	ldr	r3, [pc, #176]	@ (8008a78 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	69ba      	ldr	r2, [r7, #24]
 80089cc:	429a      	cmp	r2, r3
 80089ce:	d10b      	bne.n	80089e8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80089d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089d4:	f383 8811 	msr	BASEPRI, r3
 80089d8:	f3bf 8f6f 	isb	sy
 80089dc:	f3bf 8f4f 	dsb	sy
 80089e0:	60bb      	str	r3, [r7, #8]
}
 80089e2:	bf00      	nop
 80089e4:	bf00      	nop
 80089e6:	e7fd      	b.n	80089e4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80089e8:	69bb      	ldr	r3, [r7, #24]
 80089ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ec:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80089ee:	69bb      	ldr	r3, [r7, #24]
 80089f0:	69fa      	ldr	r2, [r7, #28]
 80089f2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80089f4:	69bb      	ldr	r3, [r7, #24]
 80089f6:	699b      	ldr	r3, [r3, #24]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	db04      	blt.n	8008a06 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089fc:	69fb      	ldr	r3, [r7, #28]
 80089fe:	f1c3 0207 	rsb	r2, r3, #7
 8008a02:	69bb      	ldr	r3, [r7, #24]
 8008a04:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008a06:	69bb      	ldr	r3, [r7, #24]
 8008a08:	6959      	ldr	r1, [r3, #20]
 8008a0a:	693a      	ldr	r2, [r7, #16]
 8008a0c:	4613      	mov	r3, r2
 8008a0e:	009b      	lsls	r3, r3, #2
 8008a10:	4413      	add	r3, r2
 8008a12:	009b      	lsls	r3, r3, #2
 8008a14:	4a19      	ldr	r2, [pc, #100]	@ (8008a7c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008a16:	4413      	add	r3, r2
 8008a18:	4299      	cmp	r1, r3
 8008a1a:	d129      	bne.n	8008a70 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a1c:	69bb      	ldr	r3, [r7, #24]
 8008a1e:	3304      	adds	r3, #4
 8008a20:	4618      	mov	r0, r3
 8008a22:	f7fe fbf1 	bl	8007208 <uxListRemove>
 8008a26:	4603      	mov	r3, r0
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d10a      	bne.n	8008a42 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8008a2c:	69bb      	ldr	r3, [r7, #24]
 8008a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a30:	2201      	movs	r2, #1
 8008a32:	fa02 f303 	lsl.w	r3, r2, r3
 8008a36:	43da      	mvns	r2, r3
 8008a38:	4b11      	ldr	r3, [pc, #68]	@ (8008a80 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	4013      	ands	r3, r2
 8008a3e:	4a10      	ldr	r2, [pc, #64]	@ (8008a80 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008a40:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008a42:	69bb      	ldr	r3, [r7, #24]
 8008a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a46:	2201      	movs	r2, #1
 8008a48:	409a      	lsls	r2, r3
 8008a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8008a80 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	4313      	orrs	r3, r2
 8008a50:	4a0b      	ldr	r2, [pc, #44]	@ (8008a80 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008a52:	6013      	str	r3, [r2, #0]
 8008a54:	69bb      	ldr	r3, [r7, #24]
 8008a56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a58:	4613      	mov	r3, r2
 8008a5a:	009b      	lsls	r3, r3, #2
 8008a5c:	4413      	add	r3, r2
 8008a5e:	009b      	lsls	r3, r3, #2
 8008a60:	4a06      	ldr	r2, [pc, #24]	@ (8008a7c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008a62:	441a      	add	r2, r3
 8008a64:	69bb      	ldr	r3, [r7, #24]
 8008a66:	3304      	adds	r3, #4
 8008a68:	4619      	mov	r1, r3
 8008a6a:	4610      	mov	r0, r2
 8008a6c:	f7fe fb6f 	bl	800714e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008a70:	bf00      	nop
 8008a72:	3720      	adds	r7, #32
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bd80      	pop	{r7, pc}
 8008a78:	200006ac 	.word	0x200006ac
 8008a7c:	200006b0 	.word	0x200006b0
 8008a80:	200007b4 	.word	0x200007b4

08008a84 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008a84:	b480      	push	{r7}
 8008a86:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008a88:	4b07      	ldr	r3, [pc, #28]	@ (8008aa8 <pvTaskIncrementMutexHeldCount+0x24>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d004      	beq.n	8008a9a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008a90:	4b05      	ldr	r3, [pc, #20]	@ (8008aa8 <pvTaskIncrementMutexHeldCount+0x24>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008a96:	3201      	adds	r2, #1
 8008a98:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8008a9a:	4b03      	ldr	r3, [pc, #12]	@ (8008aa8 <pvTaskIncrementMutexHeldCount+0x24>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
	}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr
 8008aa8:	200006ac 	.word	0x200006ac

08008aac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b084      	sub	sp, #16
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
 8008ab4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008ab6:	4b29      	ldr	r3, [pc, #164]	@ (8008b5c <prvAddCurrentTaskToDelayedList+0xb0>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008abc:	4b28      	ldr	r3, [pc, #160]	@ (8008b60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	3304      	adds	r3, #4
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f7fe fba0 	bl	8007208 <uxListRemove>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d10b      	bne.n	8008ae6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008ace:	4b24      	ldr	r3, [pc, #144]	@ (8008b60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ad4:	2201      	movs	r2, #1
 8008ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8008ada:	43da      	mvns	r2, r3
 8008adc:	4b21      	ldr	r3, [pc, #132]	@ (8008b64 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4013      	ands	r3, r2
 8008ae2:	4a20      	ldr	r2, [pc, #128]	@ (8008b64 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008ae4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aec:	d10a      	bne.n	8008b04 <prvAddCurrentTaskToDelayedList+0x58>
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d007      	beq.n	8008b04 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008af4:	4b1a      	ldr	r3, [pc, #104]	@ (8008b60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	3304      	adds	r3, #4
 8008afa:	4619      	mov	r1, r3
 8008afc:	481a      	ldr	r0, [pc, #104]	@ (8008b68 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008afe:	f7fe fb26 	bl	800714e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008b02:	e026      	b.n	8008b52 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008b04:	68fa      	ldr	r2, [r7, #12]
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	4413      	add	r3, r2
 8008b0a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008b0c:	4b14      	ldr	r3, [pc, #80]	@ (8008b60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	68ba      	ldr	r2, [r7, #8]
 8008b12:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008b14:	68ba      	ldr	r2, [r7, #8]
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	d209      	bcs.n	8008b30 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b1c:	4b13      	ldr	r3, [pc, #76]	@ (8008b6c <prvAddCurrentTaskToDelayedList+0xc0>)
 8008b1e:	681a      	ldr	r2, [r3, #0]
 8008b20:	4b0f      	ldr	r3, [pc, #60]	@ (8008b60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	3304      	adds	r3, #4
 8008b26:	4619      	mov	r1, r3
 8008b28:	4610      	mov	r0, r2
 8008b2a:	f7fe fb34 	bl	8007196 <vListInsert>
}
 8008b2e:	e010      	b.n	8008b52 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b30:	4b0f      	ldr	r3, [pc, #60]	@ (8008b70 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008b32:	681a      	ldr	r2, [r3, #0]
 8008b34:	4b0a      	ldr	r3, [pc, #40]	@ (8008b60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	3304      	adds	r3, #4
 8008b3a:	4619      	mov	r1, r3
 8008b3c:	4610      	mov	r0, r2
 8008b3e:	f7fe fb2a 	bl	8007196 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008b42:	4b0c      	ldr	r3, [pc, #48]	@ (8008b74 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	68ba      	ldr	r2, [r7, #8]
 8008b48:	429a      	cmp	r2, r3
 8008b4a:	d202      	bcs.n	8008b52 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008b4c:	4a09      	ldr	r2, [pc, #36]	@ (8008b74 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	6013      	str	r3, [r2, #0]
}
 8008b52:	bf00      	nop
 8008b54:	3710      	adds	r7, #16
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}
 8008b5a:	bf00      	nop
 8008b5c:	200007b0 	.word	0x200007b0
 8008b60:	200006ac 	.word	0x200006ac
 8008b64:	200007b4 	.word	0x200007b4
 8008b68:	20000798 	.word	0x20000798
 8008b6c:	20000768 	.word	0x20000768
 8008b70:	20000764 	.word	0x20000764
 8008b74:	200007cc 	.word	0x200007cc

08008b78 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b085      	sub	sp, #20
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	60f8      	str	r0, [r7, #12]
 8008b80:	60b9      	str	r1, [r7, #8]
 8008b82:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	3b04      	subs	r3, #4
 8008b88:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008b90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	3b04      	subs	r3, #4
 8008b96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	f023 0201 	bic.w	r2, r3, #1
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	3b04      	subs	r3, #4
 8008ba6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008ba8:	4a0c      	ldr	r2, [pc, #48]	@ (8008bdc <pxPortInitialiseStack+0x64>)
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	3b14      	subs	r3, #20
 8008bb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008bb4:	687a      	ldr	r2, [r7, #4]
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	3b04      	subs	r3, #4
 8008bbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	f06f 0202 	mvn.w	r2, #2
 8008bc6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	3b20      	subs	r3, #32
 8008bcc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008bce:	68fb      	ldr	r3, [r7, #12]
}
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	3714      	adds	r7, #20
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr
 8008bdc:	08008be1 	.word	0x08008be1

08008be0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008be0:	b480      	push	{r7}
 8008be2:	b085      	sub	sp, #20
 8008be4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008be6:	2300      	movs	r3, #0
 8008be8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008bea:	4b13      	ldr	r3, [pc, #76]	@ (8008c38 <prvTaskExitError+0x58>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bf2:	d00b      	beq.n	8008c0c <prvTaskExitError+0x2c>
	__asm volatile
 8008bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf8:	f383 8811 	msr	BASEPRI, r3
 8008bfc:	f3bf 8f6f 	isb	sy
 8008c00:	f3bf 8f4f 	dsb	sy
 8008c04:	60fb      	str	r3, [r7, #12]
}
 8008c06:	bf00      	nop
 8008c08:	bf00      	nop
 8008c0a:	e7fd      	b.n	8008c08 <prvTaskExitError+0x28>
	__asm volatile
 8008c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c10:	f383 8811 	msr	BASEPRI, r3
 8008c14:	f3bf 8f6f 	isb	sy
 8008c18:	f3bf 8f4f 	dsb	sy
 8008c1c:	60bb      	str	r3, [r7, #8]
}
 8008c1e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008c20:	bf00      	nop
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d0fc      	beq.n	8008c22 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008c28:	bf00      	nop
 8008c2a:	bf00      	nop
 8008c2c:	3714      	adds	r7, #20
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c34:	4770      	bx	lr
 8008c36:	bf00      	nop
 8008c38:	2000002c 	.word	0x2000002c
 8008c3c:	00000000 	.word	0x00000000

08008c40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008c40:	4b07      	ldr	r3, [pc, #28]	@ (8008c60 <pxCurrentTCBConst2>)
 8008c42:	6819      	ldr	r1, [r3, #0]
 8008c44:	6808      	ldr	r0, [r1, #0]
 8008c46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c4a:	f380 8809 	msr	PSP, r0
 8008c4e:	f3bf 8f6f 	isb	sy
 8008c52:	f04f 0000 	mov.w	r0, #0
 8008c56:	f380 8811 	msr	BASEPRI, r0
 8008c5a:	4770      	bx	lr
 8008c5c:	f3af 8000 	nop.w

08008c60 <pxCurrentTCBConst2>:
 8008c60:	200006ac 	.word	0x200006ac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008c64:	bf00      	nop
 8008c66:	bf00      	nop

08008c68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008c68:	4808      	ldr	r0, [pc, #32]	@ (8008c8c <prvPortStartFirstTask+0x24>)
 8008c6a:	6800      	ldr	r0, [r0, #0]
 8008c6c:	6800      	ldr	r0, [r0, #0]
 8008c6e:	f380 8808 	msr	MSP, r0
 8008c72:	f04f 0000 	mov.w	r0, #0
 8008c76:	f380 8814 	msr	CONTROL, r0
 8008c7a:	b662      	cpsie	i
 8008c7c:	b661      	cpsie	f
 8008c7e:	f3bf 8f4f 	dsb	sy
 8008c82:	f3bf 8f6f 	isb	sy
 8008c86:	df00      	svc	0
 8008c88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008c8a:	bf00      	nop
 8008c8c:	e000ed08 	.word	0xe000ed08

08008c90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b086      	sub	sp, #24
 8008c94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008c96:	4b47      	ldr	r3, [pc, #284]	@ (8008db4 <xPortStartScheduler+0x124>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a47      	ldr	r2, [pc, #284]	@ (8008db8 <xPortStartScheduler+0x128>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d10b      	bne.n	8008cb8 <xPortStartScheduler+0x28>
	__asm volatile
 8008ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ca4:	f383 8811 	msr	BASEPRI, r3
 8008ca8:	f3bf 8f6f 	isb	sy
 8008cac:	f3bf 8f4f 	dsb	sy
 8008cb0:	60fb      	str	r3, [r7, #12]
}
 8008cb2:	bf00      	nop
 8008cb4:	bf00      	nop
 8008cb6:	e7fd      	b.n	8008cb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008cb8:	4b3e      	ldr	r3, [pc, #248]	@ (8008db4 <xPortStartScheduler+0x124>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4a3f      	ldr	r2, [pc, #252]	@ (8008dbc <xPortStartScheduler+0x12c>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d10b      	bne.n	8008cda <xPortStartScheduler+0x4a>
	__asm volatile
 8008cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cc6:	f383 8811 	msr	BASEPRI, r3
 8008cca:	f3bf 8f6f 	isb	sy
 8008cce:	f3bf 8f4f 	dsb	sy
 8008cd2:	613b      	str	r3, [r7, #16]
}
 8008cd4:	bf00      	nop
 8008cd6:	bf00      	nop
 8008cd8:	e7fd      	b.n	8008cd6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008cda:	4b39      	ldr	r3, [pc, #228]	@ (8008dc0 <xPortStartScheduler+0x130>)
 8008cdc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	781b      	ldrb	r3, [r3, #0]
 8008ce2:	b2db      	uxtb	r3, r3
 8008ce4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008ce6:	697b      	ldr	r3, [r7, #20]
 8008ce8:	22ff      	movs	r2, #255	@ 0xff
 8008cea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	781b      	ldrb	r3, [r3, #0]
 8008cf0:	b2db      	uxtb	r3, r3
 8008cf2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008cf4:	78fb      	ldrb	r3, [r7, #3]
 8008cf6:	b2db      	uxtb	r3, r3
 8008cf8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008cfc:	b2da      	uxtb	r2, r3
 8008cfe:	4b31      	ldr	r3, [pc, #196]	@ (8008dc4 <xPortStartScheduler+0x134>)
 8008d00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008d02:	4b31      	ldr	r3, [pc, #196]	@ (8008dc8 <xPortStartScheduler+0x138>)
 8008d04:	2207      	movs	r2, #7
 8008d06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008d08:	e009      	b.n	8008d1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008d0a:	4b2f      	ldr	r3, [pc, #188]	@ (8008dc8 <xPortStartScheduler+0x138>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	3b01      	subs	r3, #1
 8008d10:	4a2d      	ldr	r2, [pc, #180]	@ (8008dc8 <xPortStartScheduler+0x138>)
 8008d12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008d14:	78fb      	ldrb	r3, [r7, #3]
 8008d16:	b2db      	uxtb	r3, r3
 8008d18:	005b      	lsls	r3, r3, #1
 8008d1a:	b2db      	uxtb	r3, r3
 8008d1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008d1e:	78fb      	ldrb	r3, [r7, #3]
 8008d20:	b2db      	uxtb	r3, r3
 8008d22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d26:	2b80      	cmp	r3, #128	@ 0x80
 8008d28:	d0ef      	beq.n	8008d0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008d2a:	4b27      	ldr	r3, [pc, #156]	@ (8008dc8 <xPortStartScheduler+0x138>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f1c3 0307 	rsb	r3, r3, #7
 8008d32:	2b04      	cmp	r3, #4
 8008d34:	d00b      	beq.n	8008d4e <xPortStartScheduler+0xbe>
	__asm volatile
 8008d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d3a:	f383 8811 	msr	BASEPRI, r3
 8008d3e:	f3bf 8f6f 	isb	sy
 8008d42:	f3bf 8f4f 	dsb	sy
 8008d46:	60bb      	str	r3, [r7, #8]
}
 8008d48:	bf00      	nop
 8008d4a:	bf00      	nop
 8008d4c:	e7fd      	b.n	8008d4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8008dc8 <xPortStartScheduler+0x138>)
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	021b      	lsls	r3, r3, #8
 8008d54:	4a1c      	ldr	r2, [pc, #112]	@ (8008dc8 <xPortStartScheduler+0x138>)
 8008d56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008d58:	4b1b      	ldr	r3, [pc, #108]	@ (8008dc8 <xPortStartScheduler+0x138>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008d60:	4a19      	ldr	r2, [pc, #100]	@ (8008dc8 <xPortStartScheduler+0x138>)
 8008d62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	b2da      	uxtb	r2, r3
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008d6c:	4b17      	ldr	r3, [pc, #92]	@ (8008dcc <xPortStartScheduler+0x13c>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4a16      	ldr	r2, [pc, #88]	@ (8008dcc <xPortStartScheduler+0x13c>)
 8008d72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008d76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008d78:	4b14      	ldr	r3, [pc, #80]	@ (8008dcc <xPortStartScheduler+0x13c>)
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4a13      	ldr	r2, [pc, #76]	@ (8008dcc <xPortStartScheduler+0x13c>)
 8008d7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008d82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008d84:	f000 f8da 	bl	8008f3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008d88:	4b11      	ldr	r3, [pc, #68]	@ (8008dd0 <xPortStartScheduler+0x140>)
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008d8e:	f000 f8f9 	bl	8008f84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008d92:	4b10      	ldr	r3, [pc, #64]	@ (8008dd4 <xPortStartScheduler+0x144>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	4a0f      	ldr	r2, [pc, #60]	@ (8008dd4 <xPortStartScheduler+0x144>)
 8008d98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008d9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008d9e:	f7ff ff63 	bl	8008c68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008da2:	f7ff fa81 	bl	80082a8 <vTaskSwitchContext>
	prvTaskExitError();
 8008da6:	f7ff ff1b 	bl	8008be0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008daa:	2300      	movs	r3, #0
}
 8008dac:	4618      	mov	r0, r3
 8008dae:	3718      	adds	r7, #24
 8008db0:	46bd      	mov	sp, r7
 8008db2:	bd80      	pop	{r7, pc}
 8008db4:	e000ed00 	.word	0xe000ed00
 8008db8:	410fc271 	.word	0x410fc271
 8008dbc:	410fc270 	.word	0x410fc270
 8008dc0:	e000e400 	.word	0xe000e400
 8008dc4:	200007d8 	.word	0x200007d8
 8008dc8:	200007dc 	.word	0x200007dc
 8008dcc:	e000ed20 	.word	0xe000ed20
 8008dd0:	2000002c 	.word	0x2000002c
 8008dd4:	e000ef34 	.word	0xe000ef34

08008dd8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b083      	sub	sp, #12
 8008ddc:	af00      	add	r7, sp, #0
	__asm volatile
 8008dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de2:	f383 8811 	msr	BASEPRI, r3
 8008de6:	f3bf 8f6f 	isb	sy
 8008dea:	f3bf 8f4f 	dsb	sy
 8008dee:	607b      	str	r3, [r7, #4]
}
 8008df0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008df2:	4b10      	ldr	r3, [pc, #64]	@ (8008e34 <vPortEnterCritical+0x5c>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	3301      	adds	r3, #1
 8008df8:	4a0e      	ldr	r2, [pc, #56]	@ (8008e34 <vPortEnterCritical+0x5c>)
 8008dfa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008dfc:	4b0d      	ldr	r3, [pc, #52]	@ (8008e34 <vPortEnterCritical+0x5c>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	2b01      	cmp	r3, #1
 8008e02:	d110      	bne.n	8008e26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008e04:	4b0c      	ldr	r3, [pc, #48]	@ (8008e38 <vPortEnterCritical+0x60>)
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	b2db      	uxtb	r3, r3
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d00b      	beq.n	8008e26 <vPortEnterCritical+0x4e>
	__asm volatile
 8008e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e12:	f383 8811 	msr	BASEPRI, r3
 8008e16:	f3bf 8f6f 	isb	sy
 8008e1a:	f3bf 8f4f 	dsb	sy
 8008e1e:	603b      	str	r3, [r7, #0]
}
 8008e20:	bf00      	nop
 8008e22:	bf00      	nop
 8008e24:	e7fd      	b.n	8008e22 <vPortEnterCritical+0x4a>
	}
}
 8008e26:	bf00      	nop
 8008e28:	370c      	adds	r7, #12
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr
 8008e32:	bf00      	nop
 8008e34:	2000002c 	.word	0x2000002c
 8008e38:	e000ed04 	.word	0xe000ed04

08008e3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b083      	sub	sp, #12
 8008e40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008e42:	4b12      	ldr	r3, [pc, #72]	@ (8008e8c <vPortExitCritical+0x50>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d10b      	bne.n	8008e62 <vPortExitCritical+0x26>
	__asm volatile
 8008e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e4e:	f383 8811 	msr	BASEPRI, r3
 8008e52:	f3bf 8f6f 	isb	sy
 8008e56:	f3bf 8f4f 	dsb	sy
 8008e5a:	607b      	str	r3, [r7, #4]
}
 8008e5c:	bf00      	nop
 8008e5e:	bf00      	nop
 8008e60:	e7fd      	b.n	8008e5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008e62:	4b0a      	ldr	r3, [pc, #40]	@ (8008e8c <vPortExitCritical+0x50>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	3b01      	subs	r3, #1
 8008e68:	4a08      	ldr	r2, [pc, #32]	@ (8008e8c <vPortExitCritical+0x50>)
 8008e6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008e6c:	4b07      	ldr	r3, [pc, #28]	@ (8008e8c <vPortExitCritical+0x50>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d105      	bne.n	8008e80 <vPortExitCritical+0x44>
 8008e74:	2300      	movs	r3, #0
 8008e76:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008e7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008e80:	bf00      	nop
 8008e82:	370c      	adds	r7, #12
 8008e84:	46bd      	mov	sp, r7
 8008e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8a:	4770      	bx	lr
 8008e8c:	2000002c 	.word	0x2000002c

08008e90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008e90:	f3ef 8009 	mrs	r0, PSP
 8008e94:	f3bf 8f6f 	isb	sy
 8008e98:	4b15      	ldr	r3, [pc, #84]	@ (8008ef0 <pxCurrentTCBConst>)
 8008e9a:	681a      	ldr	r2, [r3, #0]
 8008e9c:	f01e 0f10 	tst.w	lr, #16
 8008ea0:	bf08      	it	eq
 8008ea2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008ea6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eaa:	6010      	str	r0, [r2, #0]
 8008eac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008eb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008eb4:	f380 8811 	msr	BASEPRI, r0
 8008eb8:	f3bf 8f4f 	dsb	sy
 8008ebc:	f3bf 8f6f 	isb	sy
 8008ec0:	f7ff f9f2 	bl	80082a8 <vTaskSwitchContext>
 8008ec4:	f04f 0000 	mov.w	r0, #0
 8008ec8:	f380 8811 	msr	BASEPRI, r0
 8008ecc:	bc09      	pop	{r0, r3}
 8008ece:	6819      	ldr	r1, [r3, #0]
 8008ed0:	6808      	ldr	r0, [r1, #0]
 8008ed2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ed6:	f01e 0f10 	tst.w	lr, #16
 8008eda:	bf08      	it	eq
 8008edc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008ee0:	f380 8809 	msr	PSP, r0
 8008ee4:	f3bf 8f6f 	isb	sy
 8008ee8:	4770      	bx	lr
 8008eea:	bf00      	nop
 8008eec:	f3af 8000 	nop.w

08008ef0 <pxCurrentTCBConst>:
 8008ef0:	200006ac 	.word	0x200006ac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ef4:	bf00      	nop
 8008ef6:	bf00      	nop

08008ef8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b082      	sub	sp, #8
 8008efc:	af00      	add	r7, sp, #0
	__asm volatile
 8008efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f02:	f383 8811 	msr	BASEPRI, r3
 8008f06:	f3bf 8f6f 	isb	sy
 8008f0a:	f3bf 8f4f 	dsb	sy
 8008f0e:	607b      	str	r3, [r7, #4]
}
 8008f10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008f12:	f7ff f90f 	bl	8008134 <xTaskIncrementTick>
 8008f16:	4603      	mov	r3, r0
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d003      	beq.n	8008f24 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008f1c:	4b06      	ldr	r3, [pc, #24]	@ (8008f38 <SysTick_Handler+0x40>)
 8008f1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f22:	601a      	str	r2, [r3, #0]
 8008f24:	2300      	movs	r3, #0
 8008f26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	f383 8811 	msr	BASEPRI, r3
}
 8008f2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008f30:	bf00      	nop
 8008f32:	3708      	adds	r7, #8
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}
 8008f38:	e000ed04 	.word	0xe000ed04

08008f3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008f40:	4b0b      	ldr	r3, [pc, #44]	@ (8008f70 <vPortSetupTimerInterrupt+0x34>)
 8008f42:	2200      	movs	r2, #0
 8008f44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008f46:	4b0b      	ldr	r3, [pc, #44]	@ (8008f74 <vPortSetupTimerInterrupt+0x38>)
 8008f48:	2200      	movs	r2, #0
 8008f4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008f4c:	4b0a      	ldr	r3, [pc, #40]	@ (8008f78 <vPortSetupTimerInterrupt+0x3c>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	4a0a      	ldr	r2, [pc, #40]	@ (8008f7c <vPortSetupTimerInterrupt+0x40>)
 8008f52:	fba2 2303 	umull	r2, r3, r2, r3
 8008f56:	099b      	lsrs	r3, r3, #6
 8008f58:	4a09      	ldr	r2, [pc, #36]	@ (8008f80 <vPortSetupTimerInterrupt+0x44>)
 8008f5a:	3b01      	subs	r3, #1
 8008f5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008f5e:	4b04      	ldr	r3, [pc, #16]	@ (8008f70 <vPortSetupTimerInterrupt+0x34>)
 8008f60:	2207      	movs	r2, #7
 8008f62:	601a      	str	r2, [r3, #0]
}
 8008f64:	bf00      	nop
 8008f66:	46bd      	mov	sp, r7
 8008f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6c:	4770      	bx	lr
 8008f6e:	bf00      	nop
 8008f70:	e000e010 	.word	0xe000e010
 8008f74:	e000e018 	.word	0xe000e018
 8008f78:	20000000 	.word	0x20000000
 8008f7c:	10624dd3 	.word	0x10624dd3
 8008f80:	e000e014 	.word	0xe000e014

08008f84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008f84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008f94 <vPortEnableVFP+0x10>
 8008f88:	6801      	ldr	r1, [r0, #0]
 8008f8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008f8e:	6001      	str	r1, [r0, #0]
 8008f90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008f92:	bf00      	nop
 8008f94:	e000ed88 	.word	0xe000ed88

08008f98 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b08a      	sub	sp, #40	@ 0x28
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008fa4:	f7ff f81a 	bl	8007fdc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008fa8:	4b5c      	ldr	r3, [pc, #368]	@ (800911c <pvPortMalloc+0x184>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d101      	bne.n	8008fb4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008fb0:	f000 f924 	bl	80091fc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008fb4:	4b5a      	ldr	r3, [pc, #360]	@ (8009120 <pvPortMalloc+0x188>)
 8008fb6:	681a      	ldr	r2, [r3, #0]
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	4013      	ands	r3, r2
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	f040 8095 	bne.w	80090ec <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d01e      	beq.n	8009006 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008fc8:	2208      	movs	r2, #8
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	4413      	add	r3, r2
 8008fce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f003 0307 	and.w	r3, r3, #7
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d015      	beq.n	8009006 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	f023 0307 	bic.w	r3, r3, #7
 8008fe0:	3308      	adds	r3, #8
 8008fe2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	f003 0307 	and.w	r3, r3, #7
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d00b      	beq.n	8009006 <pvPortMalloc+0x6e>
	__asm volatile
 8008fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ff2:	f383 8811 	msr	BASEPRI, r3
 8008ff6:	f3bf 8f6f 	isb	sy
 8008ffa:	f3bf 8f4f 	dsb	sy
 8008ffe:	617b      	str	r3, [r7, #20]
}
 8009000:	bf00      	nop
 8009002:	bf00      	nop
 8009004:	e7fd      	b.n	8009002 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d06f      	beq.n	80090ec <pvPortMalloc+0x154>
 800900c:	4b45      	ldr	r3, [pc, #276]	@ (8009124 <pvPortMalloc+0x18c>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	687a      	ldr	r2, [r7, #4]
 8009012:	429a      	cmp	r2, r3
 8009014:	d86a      	bhi.n	80090ec <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009016:	4b44      	ldr	r3, [pc, #272]	@ (8009128 <pvPortMalloc+0x190>)
 8009018:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800901a:	4b43      	ldr	r3, [pc, #268]	@ (8009128 <pvPortMalloc+0x190>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009020:	e004      	b.n	800902c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009024:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800902c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800902e:	685b      	ldr	r3, [r3, #4]
 8009030:	687a      	ldr	r2, [r7, #4]
 8009032:	429a      	cmp	r2, r3
 8009034:	d903      	bls.n	800903e <pvPortMalloc+0xa6>
 8009036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d1f1      	bne.n	8009022 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800903e:	4b37      	ldr	r3, [pc, #220]	@ (800911c <pvPortMalloc+0x184>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009044:	429a      	cmp	r2, r3
 8009046:	d051      	beq.n	80090ec <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009048:	6a3b      	ldr	r3, [r7, #32]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	2208      	movs	r2, #8
 800904e:	4413      	add	r3, r2
 8009050:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009054:	681a      	ldr	r2, [r3, #0]
 8009056:	6a3b      	ldr	r3, [r7, #32]
 8009058:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800905a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800905c:	685a      	ldr	r2, [r3, #4]
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	1ad2      	subs	r2, r2, r3
 8009062:	2308      	movs	r3, #8
 8009064:	005b      	lsls	r3, r3, #1
 8009066:	429a      	cmp	r2, r3
 8009068:	d920      	bls.n	80090ac <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800906a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	4413      	add	r3, r2
 8009070:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009072:	69bb      	ldr	r3, [r7, #24]
 8009074:	f003 0307 	and.w	r3, r3, #7
 8009078:	2b00      	cmp	r3, #0
 800907a:	d00b      	beq.n	8009094 <pvPortMalloc+0xfc>
	__asm volatile
 800907c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009080:	f383 8811 	msr	BASEPRI, r3
 8009084:	f3bf 8f6f 	isb	sy
 8009088:	f3bf 8f4f 	dsb	sy
 800908c:	613b      	str	r3, [r7, #16]
}
 800908e:	bf00      	nop
 8009090:	bf00      	nop
 8009092:	e7fd      	b.n	8009090 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009096:	685a      	ldr	r2, [r3, #4]
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	1ad2      	subs	r2, r2, r3
 800909c:	69bb      	ldr	r3, [r7, #24]
 800909e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80090a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a2:	687a      	ldr	r2, [r7, #4]
 80090a4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80090a6:	69b8      	ldr	r0, [r7, #24]
 80090a8:	f000 f90a 	bl	80092c0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80090ac:	4b1d      	ldr	r3, [pc, #116]	@ (8009124 <pvPortMalloc+0x18c>)
 80090ae:	681a      	ldr	r2, [r3, #0]
 80090b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090b2:	685b      	ldr	r3, [r3, #4]
 80090b4:	1ad3      	subs	r3, r2, r3
 80090b6:	4a1b      	ldr	r2, [pc, #108]	@ (8009124 <pvPortMalloc+0x18c>)
 80090b8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80090ba:	4b1a      	ldr	r3, [pc, #104]	@ (8009124 <pvPortMalloc+0x18c>)
 80090bc:	681a      	ldr	r2, [r3, #0]
 80090be:	4b1b      	ldr	r3, [pc, #108]	@ (800912c <pvPortMalloc+0x194>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	429a      	cmp	r2, r3
 80090c4:	d203      	bcs.n	80090ce <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80090c6:	4b17      	ldr	r3, [pc, #92]	@ (8009124 <pvPortMalloc+0x18c>)
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	4a18      	ldr	r2, [pc, #96]	@ (800912c <pvPortMalloc+0x194>)
 80090cc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80090ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090d0:	685a      	ldr	r2, [r3, #4]
 80090d2:	4b13      	ldr	r3, [pc, #76]	@ (8009120 <pvPortMalloc+0x188>)
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	431a      	orrs	r2, r3
 80090d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090da:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80090dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090de:	2200      	movs	r2, #0
 80090e0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80090e2:	4b13      	ldr	r3, [pc, #76]	@ (8009130 <pvPortMalloc+0x198>)
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	3301      	adds	r3, #1
 80090e8:	4a11      	ldr	r2, [pc, #68]	@ (8009130 <pvPortMalloc+0x198>)
 80090ea:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80090ec:	f7fe ff84 	bl	8007ff8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80090f0:	69fb      	ldr	r3, [r7, #28]
 80090f2:	f003 0307 	and.w	r3, r3, #7
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d00b      	beq.n	8009112 <pvPortMalloc+0x17a>
	__asm volatile
 80090fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090fe:	f383 8811 	msr	BASEPRI, r3
 8009102:	f3bf 8f6f 	isb	sy
 8009106:	f3bf 8f4f 	dsb	sy
 800910a:	60fb      	str	r3, [r7, #12]
}
 800910c:	bf00      	nop
 800910e:	bf00      	nop
 8009110:	e7fd      	b.n	800910e <pvPortMalloc+0x176>
	return pvReturn;
 8009112:	69fb      	ldr	r3, [r7, #28]
}
 8009114:	4618      	mov	r0, r3
 8009116:	3728      	adds	r7, #40	@ 0x28
 8009118:	46bd      	mov	sp, r7
 800911a:	bd80      	pop	{r7, pc}
 800911c:	20007fe8 	.word	0x20007fe8
 8009120:	20007ffc 	.word	0x20007ffc
 8009124:	20007fec 	.word	0x20007fec
 8009128:	20007fe0 	.word	0x20007fe0
 800912c:	20007ff0 	.word	0x20007ff0
 8009130:	20007ff4 	.word	0x20007ff4

08009134 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b086      	sub	sp, #24
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d04f      	beq.n	80091e6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009146:	2308      	movs	r3, #8
 8009148:	425b      	negs	r3, r3
 800914a:	697a      	ldr	r2, [r7, #20]
 800914c:	4413      	add	r3, r2
 800914e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009154:	693b      	ldr	r3, [r7, #16]
 8009156:	685a      	ldr	r2, [r3, #4]
 8009158:	4b25      	ldr	r3, [pc, #148]	@ (80091f0 <vPortFree+0xbc>)
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	4013      	ands	r3, r2
 800915e:	2b00      	cmp	r3, #0
 8009160:	d10b      	bne.n	800917a <vPortFree+0x46>
	__asm volatile
 8009162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009166:	f383 8811 	msr	BASEPRI, r3
 800916a:	f3bf 8f6f 	isb	sy
 800916e:	f3bf 8f4f 	dsb	sy
 8009172:	60fb      	str	r3, [r7, #12]
}
 8009174:	bf00      	nop
 8009176:	bf00      	nop
 8009178:	e7fd      	b.n	8009176 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800917a:	693b      	ldr	r3, [r7, #16]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d00b      	beq.n	800919a <vPortFree+0x66>
	__asm volatile
 8009182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009186:	f383 8811 	msr	BASEPRI, r3
 800918a:	f3bf 8f6f 	isb	sy
 800918e:	f3bf 8f4f 	dsb	sy
 8009192:	60bb      	str	r3, [r7, #8]
}
 8009194:	bf00      	nop
 8009196:	bf00      	nop
 8009198:	e7fd      	b.n	8009196 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800919a:	693b      	ldr	r3, [r7, #16]
 800919c:	685a      	ldr	r2, [r3, #4]
 800919e:	4b14      	ldr	r3, [pc, #80]	@ (80091f0 <vPortFree+0xbc>)
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	4013      	ands	r3, r2
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d01e      	beq.n	80091e6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80091a8:	693b      	ldr	r3, [r7, #16]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d11a      	bne.n	80091e6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80091b0:	693b      	ldr	r3, [r7, #16]
 80091b2:	685a      	ldr	r2, [r3, #4]
 80091b4:	4b0e      	ldr	r3, [pc, #56]	@ (80091f0 <vPortFree+0xbc>)
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	43db      	mvns	r3, r3
 80091ba:	401a      	ands	r2, r3
 80091bc:	693b      	ldr	r3, [r7, #16]
 80091be:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80091c0:	f7fe ff0c 	bl	8007fdc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80091c4:	693b      	ldr	r3, [r7, #16]
 80091c6:	685a      	ldr	r2, [r3, #4]
 80091c8:	4b0a      	ldr	r3, [pc, #40]	@ (80091f4 <vPortFree+0xc0>)
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	4413      	add	r3, r2
 80091ce:	4a09      	ldr	r2, [pc, #36]	@ (80091f4 <vPortFree+0xc0>)
 80091d0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80091d2:	6938      	ldr	r0, [r7, #16]
 80091d4:	f000 f874 	bl	80092c0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80091d8:	4b07      	ldr	r3, [pc, #28]	@ (80091f8 <vPortFree+0xc4>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	3301      	adds	r3, #1
 80091de:	4a06      	ldr	r2, [pc, #24]	@ (80091f8 <vPortFree+0xc4>)
 80091e0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80091e2:	f7fe ff09 	bl	8007ff8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80091e6:	bf00      	nop
 80091e8:	3718      	adds	r7, #24
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}
 80091ee:	bf00      	nop
 80091f0:	20007ffc 	.word	0x20007ffc
 80091f4:	20007fec 	.word	0x20007fec
 80091f8:	20007ff8 	.word	0x20007ff8

080091fc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80091fc:	b480      	push	{r7}
 80091fe:	b085      	sub	sp, #20
 8009200:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009202:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8009206:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009208:	4b27      	ldr	r3, [pc, #156]	@ (80092a8 <prvHeapInit+0xac>)
 800920a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	f003 0307 	and.w	r3, r3, #7
 8009212:	2b00      	cmp	r3, #0
 8009214:	d00c      	beq.n	8009230 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	3307      	adds	r3, #7
 800921a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	f023 0307 	bic.w	r3, r3, #7
 8009222:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009224:	68ba      	ldr	r2, [r7, #8]
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	1ad3      	subs	r3, r2, r3
 800922a:	4a1f      	ldr	r2, [pc, #124]	@ (80092a8 <prvHeapInit+0xac>)
 800922c:	4413      	add	r3, r2
 800922e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009234:	4a1d      	ldr	r2, [pc, #116]	@ (80092ac <prvHeapInit+0xb0>)
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800923a:	4b1c      	ldr	r3, [pc, #112]	@ (80092ac <prvHeapInit+0xb0>)
 800923c:	2200      	movs	r2, #0
 800923e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	68ba      	ldr	r2, [r7, #8]
 8009244:	4413      	add	r3, r2
 8009246:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009248:	2208      	movs	r2, #8
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	1a9b      	subs	r3, r3, r2
 800924e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	f023 0307 	bic.w	r3, r3, #7
 8009256:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	4a15      	ldr	r2, [pc, #84]	@ (80092b0 <prvHeapInit+0xb4>)
 800925c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800925e:	4b14      	ldr	r3, [pc, #80]	@ (80092b0 <prvHeapInit+0xb4>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	2200      	movs	r2, #0
 8009264:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009266:	4b12      	ldr	r3, [pc, #72]	@ (80092b0 <prvHeapInit+0xb4>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	2200      	movs	r2, #0
 800926c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	68fa      	ldr	r2, [r7, #12]
 8009276:	1ad2      	subs	r2, r2, r3
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800927c:	4b0c      	ldr	r3, [pc, #48]	@ (80092b0 <prvHeapInit+0xb4>)
 800927e:	681a      	ldr	r2, [r3, #0]
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	4a0a      	ldr	r2, [pc, #40]	@ (80092b4 <prvHeapInit+0xb8>)
 800928a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	4a09      	ldr	r2, [pc, #36]	@ (80092b8 <prvHeapInit+0xbc>)
 8009292:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009294:	4b09      	ldr	r3, [pc, #36]	@ (80092bc <prvHeapInit+0xc0>)
 8009296:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800929a:	601a      	str	r2, [r3, #0]
}
 800929c:	bf00      	nop
 800929e:	3714      	adds	r7, #20
 80092a0:	46bd      	mov	sp, r7
 80092a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a6:	4770      	bx	lr
 80092a8:	200007e0 	.word	0x200007e0
 80092ac:	20007fe0 	.word	0x20007fe0
 80092b0:	20007fe8 	.word	0x20007fe8
 80092b4:	20007ff0 	.word	0x20007ff0
 80092b8:	20007fec 	.word	0x20007fec
 80092bc:	20007ffc 	.word	0x20007ffc

080092c0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80092c0:	b480      	push	{r7}
 80092c2:	b085      	sub	sp, #20
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80092c8:	4b28      	ldr	r3, [pc, #160]	@ (800936c <prvInsertBlockIntoFreeList+0xac>)
 80092ca:	60fb      	str	r3, [r7, #12]
 80092cc:	e002      	b.n	80092d4 <prvInsertBlockIntoFreeList+0x14>
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	60fb      	str	r3, [r7, #12]
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	687a      	ldr	r2, [r7, #4]
 80092da:	429a      	cmp	r2, r3
 80092dc:	d8f7      	bhi.n	80092ce <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	685b      	ldr	r3, [r3, #4]
 80092e6:	68ba      	ldr	r2, [r7, #8]
 80092e8:	4413      	add	r3, r2
 80092ea:	687a      	ldr	r2, [r7, #4]
 80092ec:	429a      	cmp	r2, r3
 80092ee:	d108      	bne.n	8009302 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	685a      	ldr	r2, [r3, #4]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	441a      	add	r2, r3
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	685b      	ldr	r3, [r3, #4]
 800930a:	68ba      	ldr	r2, [r7, #8]
 800930c:	441a      	add	r2, r3
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	429a      	cmp	r2, r3
 8009314:	d118      	bne.n	8009348 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681a      	ldr	r2, [r3, #0]
 800931a:	4b15      	ldr	r3, [pc, #84]	@ (8009370 <prvInsertBlockIntoFreeList+0xb0>)
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	429a      	cmp	r2, r3
 8009320:	d00d      	beq.n	800933e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	685a      	ldr	r2, [r3, #4]
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	685b      	ldr	r3, [r3, #4]
 800932c:	441a      	add	r2, r3
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	681a      	ldr	r2, [r3, #0]
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	601a      	str	r2, [r3, #0]
 800933c:	e008      	b.n	8009350 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800933e:	4b0c      	ldr	r3, [pc, #48]	@ (8009370 <prvInsertBlockIntoFreeList+0xb0>)
 8009340:	681a      	ldr	r2, [r3, #0]
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	601a      	str	r2, [r3, #0]
 8009346:	e003      	b.n	8009350 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681a      	ldr	r2, [r3, #0]
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009350:	68fa      	ldr	r2, [r7, #12]
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	429a      	cmp	r2, r3
 8009356:	d002      	beq.n	800935e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	687a      	ldr	r2, [r7, #4]
 800935c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800935e:	bf00      	nop
 8009360:	3714      	adds	r7, #20
 8009362:	46bd      	mov	sp, r7
 8009364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009368:	4770      	bx	lr
 800936a:	bf00      	nop
 800936c:	20007fe0 	.word	0x20007fe0
 8009370:	20007fe8 	.word	0x20007fe8

08009374 <_Z23initQueuesAndSemaphoresv>:
QueueHandle_t queueFLToPID;
/* USING QUEUE END*/

/* USING FUNCTION BEGIN*/
void initQueuesAndSemaphores()
{
 8009374:	b580      	push	{r7, lr}
 8009376:	af00      	add	r7, sp, #0
	/* CREATE QUEUE BEGIN*/

	queueGPSToEKF = xQueueCreate(10, sizeof(GPS_data_t));
 8009378:	2200      	movs	r2, #0
 800937a:	211c      	movs	r1, #28
 800937c:	200a      	movs	r0, #10
 800937e:	f7fd ffd7 	bl	8007330 <xQueueGenericCreate>
 8009382:	4603      	mov	r3, r0
 8009384:	4ab9      	ldr	r2, [pc, #740]	@ (800966c <_Z23initQueuesAndSemaphoresv+0x2f8>)
 8009386:	6013      	str	r3, [r2, #0]
	queueGPSToMemory = xQueueCreate(10, sizeof(GPS_data_t));
 8009388:	2200      	movs	r2, #0
 800938a:	211c      	movs	r1, #28
 800938c:	200a      	movs	r0, #10
 800938e:	f7fd ffcf 	bl	8007330 <xQueueGenericCreate>
 8009392:	4603      	mov	r3, r0
 8009394:	4ab6      	ldr	r2, [pc, #728]	@ (8009670 <_Z23initQueuesAndSemaphoresv+0x2fc>)
 8009396:	6013      	str	r3, [r2, #0]

	queueIMUToEKF = xQueueCreate(10, sizeof(IMU_data_t));
 8009398:	2200      	movs	r2, #0
 800939a:	211c      	movs	r1, #28
 800939c:	200a      	movs	r0, #10
 800939e:	f7fd ffc7 	bl	8007330 <xQueueGenericCreate>
 80093a2:	4603      	mov	r3, r0
 80093a4:	4ab3      	ldr	r2, [pc, #716]	@ (8009674 <_Z23initQueuesAndSemaphoresv+0x300>)
 80093a6:	6013      	str	r3, [r2, #0]
	queueIMUToMemory = xQueueCreate(10, sizeof(IMU_data_t));
 80093a8:	2200      	movs	r2, #0
 80093aa:	211c      	movs	r1, #28
 80093ac:	200a      	movs	r0, #10
 80093ae:	f7fd ffbf 	bl	8007330 <xQueueGenericCreate>
 80093b2:	4603      	mov	r3, r0
 80093b4:	4ab0      	ldr	r2, [pc, #704]	@ (8009678 <_Z23initQueuesAndSemaphoresv+0x304>)
 80093b6:	6013      	str	r3, [r2, #0]

	queueMagToMemory = xQueueCreate(10, sizeof(Mag_raw_t));
 80093b8:	2200      	movs	r2, #0
 80093ba:	2106      	movs	r1, #6
 80093bc:	200a      	movs	r0, #10
 80093be:	f7fd ffb7 	bl	8007330 <xQueueGenericCreate>
 80093c2:	4603      	mov	r3, r0
 80093c4:	4aad      	ldr	r2, [pc, #692]	@ (800967c <_Z23initQueuesAndSemaphoresv+0x308>)
 80093c6:	6013      	str	r3, [r2, #0]
	queueMagToEKF = xQueueCreate(10, sizeof(Mag_raw_t));
 80093c8:	2200      	movs	r2, #0
 80093ca:	2106      	movs	r1, #6
 80093cc:	200a      	movs	r0, #10
 80093ce:	f7fd ffaf 	bl	8007330 <xQueueGenericCreate>
 80093d2:	4603      	mov	r3, r0
 80093d4:	4aaa      	ldr	r2, [pc, #680]	@ (8009680 <_Z23initQueuesAndSemaphoresv+0x30c>)
 80093d6:	6013      	str	r3, [r2, #0]

	//pressure
	queuePreToMemory = xQueueCreate(10, sizeof(BME_data_t));
 80093d8:	2200      	movs	r2, #0
 80093da:	210c      	movs	r1, #12
 80093dc:	200a      	movs	r0, #10
 80093de:	f7fd ffa7 	bl	8007330 <xQueueGenericCreate>
 80093e2:	4603      	mov	r3, r0
 80093e4:	4aa7      	ldr	r2, [pc, #668]	@ (8009684 <_Z23initQueuesAndSemaphoresv+0x310>)
 80093e6:	6013      	str	r3, [r2, #0]
	queuePreToEKF = xQueueCreate(10, sizeof(BME_data_t));;
 80093e8:	2200      	movs	r2, #0
 80093ea:	210c      	movs	r1, #12
 80093ec:	200a      	movs	r0, #10
 80093ee:	f7fd ff9f 	bl	8007330 <xQueueGenericCreate>
 80093f2:	4603      	mov	r3, r0
 80093f4:	4aa4      	ldr	r2, [pc, #656]	@ (8009688 <_Z23initQueuesAndSemaphoresv+0x314>)
 80093f6:	6013      	str	r3, [r2, #0]

	queueEKFToGCS = xQueueCreate(10, sizeof(nav_state_t));
 80093f8:	2200      	movs	r2, #0
 80093fa:	2124      	movs	r1, #36	@ 0x24
 80093fc:	200a      	movs	r0, #10
 80093fe:	f7fd ff97 	bl	8007330 <xQueueGenericCreate>
 8009402:	4603      	mov	r3, r0
 8009404:	4aa1      	ldr	r2, [pc, #644]	@ (800968c <_Z23initQueuesAndSemaphoresv+0x318>)
 8009406:	6013      	str	r3, [r2, #0]
	queueEKFToPID = xQueueCreate(10, sizeof(nav_state_t));
 8009408:	2200      	movs	r2, #0
 800940a:	2124      	movs	r1, #36	@ 0x24
 800940c:	200a      	movs	r0, #10
 800940e:	f7fd ff8f 	bl	8007330 <xQueueGenericCreate>
 8009412:	4603      	mov	r3, r0
 8009414:	4a9e      	ldr	r2, [pc, #632]	@ (8009690 <_Z23initQueuesAndSemaphoresv+0x31c>)
 8009416:	6013      	str	r3, [r2, #0]

	queuePIDToGCS = xQueueCreate(10, sizeof(motor_cmd_t));
 8009418:	2200      	movs	r2, #0
 800941a:	2108      	movs	r1, #8
 800941c:	200a      	movs	r0, #10
 800941e:	f7fd ff87 	bl	8007330 <xQueueGenericCreate>
 8009422:	4603      	mov	r3, r0
 8009424:	4a9b      	ldr	r2, [pc, #620]	@ (8009694 <_Z23initQueuesAndSemaphoresv+0x320>)
 8009426:	6013      	str	r3, [r2, #0]

	//QueueGCSToFL  = xQueueCreate(10, sizeof(control_setpoint_t));

	queueISRRCToFL= xQueueCreate(10, sizeof(rc_input_t)); // c th xem xt thay bng stream
 8009428:	2200      	movs	r2, #0
 800942a:	212c      	movs	r1, #44	@ 0x2c
 800942c:	200a      	movs	r0, #10
 800942e:	f7fd ff7f 	bl	8007330 <xQueueGenericCreate>
 8009432:	4603      	mov	r3, r0
 8009434:	4a98      	ldr	r2, [pc, #608]	@ (8009698 <_Z23initQueuesAndSemaphoresv+0x324>)
 8009436:	6013      	str	r3, [r2, #0]

	queueFLToPID  = xQueueCreate(10, sizeof(target_control_t));
 8009438:	2200      	movs	r2, #0
 800943a:	2110      	movs	r1, #16
 800943c:	200a      	movs	r0, #10
 800943e:	f7fd ff77 	bl	8007330 <xQueueGenericCreate>
 8009442:	4603      	mov	r3, r0
 8009444:	4a95      	ldr	r2, [pc, #596]	@ (800969c <_Z23initQueuesAndSemaphoresv+0x328>)
 8009446:	6013      	str	r3, [r2, #0]
	/* CREATE QUEUE BEGIN*/

	/* CREATE SEMAPHORE BEGIN */
	semaReadGPSIMUTask	= xSemaphoreCreateBinary();
 8009448:	2203      	movs	r2, #3
 800944a:	2100      	movs	r1, #0
 800944c:	2001      	movs	r0, #1
 800944e:	f7fd ff6f 	bl	8007330 <xQueueGenericCreate>
 8009452:	4603      	mov	r3, r0
 8009454:	4a92      	ldr	r2, [pc, #584]	@ (80096a0 <_Z23initQueuesAndSemaphoresv+0x32c>)
 8009456:	6013      	str	r3, [r2, #0]
	semaReadIMUTask 	= xSemaphoreCreateBinary();
 8009458:	2203      	movs	r2, #3
 800945a:	2100      	movs	r1, #0
 800945c:	2001      	movs	r0, #1
 800945e:	f7fd ff67 	bl	8007330 <xQueueGenericCreate>
 8009462:	4603      	mov	r3, r0
 8009464:	4a8f      	ldr	r2, [pc, #572]	@ (80096a4 <_Z23initQueuesAndSemaphoresv+0x330>)
 8009466:	6013      	str	r3, [r2, #0]
	semaReadMagTask 	= xSemaphoreCreateBinary();
 8009468:	2203      	movs	r2, #3
 800946a:	2100      	movs	r1, #0
 800946c:	2001      	movs	r0, #1
 800946e:	f7fd ff5f 	bl	8007330 <xQueueGenericCreate>
 8009472:	4603      	mov	r3, r0
 8009474:	4a8c      	ldr	r2, [pc, #560]	@ (80096a8 <_Z23initQueuesAndSemaphoresv+0x334>)
 8009476:	6013      	str	r3, [r2, #0]
	semaReadPreTask 	= xSemaphoreCreateBinary();
 8009478:	2203      	movs	r2, #3
 800947a:	2100      	movs	r1, #0
 800947c:	2001      	movs	r0, #1
 800947e:	f7fd ff57 	bl	8007330 <xQueueGenericCreate>
 8009482:	4603      	mov	r3, r0
 8009484:	4a89      	ldr	r2, [pc, #548]	@ (80096ac <_Z23initQueuesAndSemaphoresv+0x338>)
 8009486:	6013      	str	r3, [r2, #0]
	semareadBatTask 	= xSemaphoreCreateBinary();
 8009488:	2203      	movs	r2, #3
 800948a:	2100      	movs	r1, #0
 800948c:	2001      	movs	r0, #1
 800948e:	f7fd ff4f 	bl	8007330 <xQueueGenericCreate>
 8009492:	4603      	mov	r3, r0
 8009494:	4a86      	ldr	r2, [pc, #536]	@ (80096b0 <_Z23initQueuesAndSemaphoresv+0x33c>)
 8009496:	6013      	str	r3, [r2, #0]
	semaEKFTask			= xSemaphoreCreateBinary();
 8009498:	2203      	movs	r2, #3
 800949a:	2100      	movs	r1, #0
 800949c:	2001      	movs	r0, #1
 800949e:	f7fd ff47 	bl	8007330 <xQueueGenericCreate>
 80094a2:	4603      	mov	r3, r0
 80094a4:	4a83      	ldr	r2, [pc, #524]	@ (80096b4 <_Z23initQueuesAndSemaphoresv+0x340>)
 80094a6:	6013      	str	r3, [r2, #0]
	semaGCSTask			= xSemaphoreCreateBinary();
 80094a8:	2203      	movs	r2, #3
 80094aa:	2100      	movs	r1, #0
 80094ac:	2001      	movs	r0, #1
 80094ae:	f7fd ff3f 	bl	8007330 <xQueueGenericCreate>
 80094b2:	4603      	mov	r3, r0
 80094b4:	4a80      	ldr	r2, [pc, #512]	@ (80096b8 <_Z23initQueuesAndSemaphoresv+0x344>)
 80094b6:	6013      	str	r3, [r2, #0]
	semaFLTask			= xSemaphoreCreateBinary();
 80094b8:	2203      	movs	r2, #3
 80094ba:	2100      	movs	r1, #0
 80094bc:	2001      	movs	r0, #1
 80094be:	f7fd ff37 	bl	8007330 <xQueueGenericCreate>
 80094c2:	4603      	mov	r3, r0
 80094c4:	4a7d      	ldr	r2, [pc, #500]	@ (80096bc <_Z23initQueuesAndSemaphoresv+0x348>)
 80094c6:	6013      	str	r3, [r2, #0]
	semaPIDTask			= xSemaphoreCreateBinary();
 80094c8:	2203      	movs	r2, #3
 80094ca:	2100      	movs	r1, #0
 80094cc:	2001      	movs	r0, #1
 80094ce:	f7fd ff2f 	bl	8007330 <xQueueGenericCreate>
 80094d2:	4603      	mov	r3, r0
 80094d4:	4a7a      	ldr	r2, [pc, #488]	@ (80096c0 <_Z23initQueuesAndSemaphoresv+0x34c>)
 80094d6:	6013      	str	r3, [r2, #0]
	semaMemoryTak		= xSemaphoreCreateBinary();
 80094d8:	2203      	movs	r2, #3
 80094da:	2100      	movs	r1, #0
 80094dc:	2001      	movs	r0, #1
 80094de:	f7fd ff27 	bl	8007330 <xQueueGenericCreate>
 80094e2:	4603      	mov	r3, r0
 80094e4:	4a77      	ldr	r2, [pc, #476]	@ (80096c4 <_Z23initQueuesAndSemaphoresv+0x350>)
 80094e6:	6013      	str	r3, [r2, #0]
	/* CREATE SEMAPHORE END */

	/* CREATE QUEUE SET BEGIN */
	EKFTaskQueueSet 	= xQueueCreateSet(41);
 80094e8:	2029      	movs	r0, #41	@ 0x29
 80094ea:	f7fe fabc 	bl	8007a66 <xQueueCreateSet>
 80094ee:	4603      	mov	r3, r0
 80094f0:	4a75      	ldr	r2, [pc, #468]	@ (80096c8 <_Z23initQueuesAndSemaphoresv+0x354>)
 80094f2:	6013      	str	r3, [r2, #0]
	memoryTaskQueueSet 	= xQueueCreateSet(51);
 80094f4:	2033      	movs	r0, #51	@ 0x33
 80094f6:	f7fe fab6 	bl	8007a66 <xQueueCreateSet>
 80094fa:	4603      	mov	r3, r0
 80094fc:	4a73      	ldr	r2, [pc, #460]	@ (80096cc <_Z23initQueuesAndSemaphoresv+0x358>)
 80094fe:	6013      	str	r3, [r2, #0]
	GCSTaskQueueSet 	= xQueueCreateSet(21);
 8009500:	2015      	movs	r0, #21
 8009502:	f7fe fab0 	bl	8007a66 <xQueueCreateSet>
 8009506:	4603      	mov	r3, r0
 8009508:	4a71      	ldr	r2, [pc, #452]	@ (80096d0 <_Z23initQueuesAndSemaphoresv+0x35c>)
 800950a:	6013      	str	r3, [r2, #0]
	PIDTaskQueueSet 	= xQueueCreateSet(31);
 800950c:	201f      	movs	r0, #31
 800950e:	f7fe faaa 	bl	8007a66 <xQueueCreateSet>
 8009512:	4603      	mov	r3, r0
 8009514:	4a6f      	ldr	r2, [pc, #444]	@ (80096d4 <_Z23initQueuesAndSemaphoresv+0x360>)
 8009516:	6013      	str	r3, [r2, #0]
	FLTaskQueueSet 		= xQueueCreateSet(21);
 8009518:	2015      	movs	r0, #21
 800951a:	f7fe faa4 	bl	8007a66 <xQueueCreateSet>
 800951e:	4603      	mov	r3, r0
 8009520:	4a6d      	ldr	r2, [pc, #436]	@ (80096d8 <_Z23initQueuesAndSemaphoresv+0x364>)
 8009522:	6013      	str	r3, [r2, #0]
	/* CREATE QUEUE SET AND*/

	/* ADD SEMAPHORE AND QUEUE INTO EKF QUEUE SET BEGIN */
	xQueueAddToSet(semaEKFTask, EKFTaskQueueSet);
 8009524:	4b63      	ldr	r3, [pc, #396]	@ (80096b4 <_Z23initQueuesAndSemaphoresv+0x340>)
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	4a67      	ldr	r2, [pc, #412]	@ (80096c8 <_Z23initQueuesAndSemaphoresv+0x354>)
 800952a:	6812      	ldr	r2, [r2, #0]
 800952c:	4611      	mov	r1, r2
 800952e:	4618      	mov	r0, r3
 8009530:	f7fe faa8 	bl	8007a84 <xQueueAddToSet>
	xQueueAddToSet(queueGPSToEKF, EKFTaskQueueSet);
 8009534:	4b4d      	ldr	r3, [pc, #308]	@ (800966c <_Z23initQueuesAndSemaphoresv+0x2f8>)
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	4a63      	ldr	r2, [pc, #396]	@ (80096c8 <_Z23initQueuesAndSemaphoresv+0x354>)
 800953a:	6812      	ldr	r2, [r2, #0]
 800953c:	4611      	mov	r1, r2
 800953e:	4618      	mov	r0, r3
 8009540:	f7fe faa0 	bl	8007a84 <xQueueAddToSet>
	xQueueAddToSet(queueIMUToEKF, EKFTaskQueueSet);
 8009544:	4b4b      	ldr	r3, [pc, #300]	@ (8009674 <_Z23initQueuesAndSemaphoresv+0x300>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	4a5f      	ldr	r2, [pc, #380]	@ (80096c8 <_Z23initQueuesAndSemaphoresv+0x354>)
 800954a:	6812      	ldr	r2, [r2, #0]
 800954c:	4611      	mov	r1, r2
 800954e:	4618      	mov	r0, r3
 8009550:	f7fe fa98 	bl	8007a84 <xQueueAddToSet>
	xQueueAddToSet(queueMagToEKF, EKFTaskQueueSet);
 8009554:	4b4a      	ldr	r3, [pc, #296]	@ (8009680 <_Z23initQueuesAndSemaphoresv+0x30c>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a5b      	ldr	r2, [pc, #364]	@ (80096c8 <_Z23initQueuesAndSemaphoresv+0x354>)
 800955a:	6812      	ldr	r2, [r2, #0]
 800955c:	4611      	mov	r1, r2
 800955e:	4618      	mov	r0, r3
 8009560:	f7fe fa90 	bl	8007a84 <xQueueAddToSet>
	xQueueAddToSet(queuePreToEKF, EKFTaskQueueSet);
 8009564:	4b48      	ldr	r3, [pc, #288]	@ (8009688 <_Z23initQueuesAndSemaphoresv+0x314>)
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4a57      	ldr	r2, [pc, #348]	@ (80096c8 <_Z23initQueuesAndSemaphoresv+0x354>)
 800956a:	6812      	ldr	r2, [r2, #0]
 800956c:	4611      	mov	r1, r2
 800956e:	4618      	mov	r0, r3
 8009570:	f7fe fa88 	bl	8007a84 <xQueueAddToSet>
	/* ADD SEMAPHORE AND QUEUE INTO EKF QUEUE SET END */

	/* ADD SEMAPHORE AND QUEUE INTO MEMORY QUEUE SET BEGIN */
	xQueueAddToSet(semaMemoryTak, memoryTaskQueueSet);
 8009574:	4b53      	ldr	r3, [pc, #332]	@ (80096c4 <_Z23initQueuesAndSemaphoresv+0x350>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4a54      	ldr	r2, [pc, #336]	@ (80096cc <_Z23initQueuesAndSemaphoresv+0x358>)
 800957a:	6812      	ldr	r2, [r2, #0]
 800957c:	4611      	mov	r1, r2
 800957e:	4618      	mov	r0, r3
 8009580:	f7fe fa80 	bl	8007a84 <xQueueAddToSet>
	xQueueAddToSet(queueGPSToMemory, memoryTaskQueueSet);
 8009584:	4b3a      	ldr	r3, [pc, #232]	@ (8009670 <_Z23initQueuesAndSemaphoresv+0x2fc>)
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	4a50      	ldr	r2, [pc, #320]	@ (80096cc <_Z23initQueuesAndSemaphoresv+0x358>)
 800958a:	6812      	ldr	r2, [r2, #0]
 800958c:	4611      	mov	r1, r2
 800958e:	4618      	mov	r0, r3
 8009590:	f7fe fa78 	bl	8007a84 <xQueueAddToSet>
	xQueueAddToSet(queueIMUToMemory, memoryTaskQueueSet);
 8009594:	4b38      	ldr	r3, [pc, #224]	@ (8009678 <_Z23initQueuesAndSemaphoresv+0x304>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	4a4c      	ldr	r2, [pc, #304]	@ (80096cc <_Z23initQueuesAndSemaphoresv+0x358>)
 800959a:	6812      	ldr	r2, [r2, #0]
 800959c:	4611      	mov	r1, r2
 800959e:	4618      	mov	r0, r3
 80095a0:	f7fe fa70 	bl	8007a84 <xQueueAddToSet>
	xQueueAddToSet(queueMagToMemory, memoryTaskQueueSet);
 80095a4:	4b35      	ldr	r3, [pc, #212]	@ (800967c <_Z23initQueuesAndSemaphoresv+0x308>)
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4a48      	ldr	r2, [pc, #288]	@ (80096cc <_Z23initQueuesAndSemaphoresv+0x358>)
 80095aa:	6812      	ldr	r2, [r2, #0]
 80095ac:	4611      	mov	r1, r2
 80095ae:	4618      	mov	r0, r3
 80095b0:	f7fe fa68 	bl	8007a84 <xQueueAddToSet>
	xQueueAddToSet(queuePreToMemory, memoryTaskQueueSet);
 80095b4:	4b33      	ldr	r3, [pc, #204]	@ (8009684 <_Z23initQueuesAndSemaphoresv+0x310>)
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	4a44      	ldr	r2, [pc, #272]	@ (80096cc <_Z23initQueuesAndSemaphoresv+0x358>)
 80095ba:	6812      	ldr	r2, [r2, #0]
 80095bc:	4611      	mov	r1, r2
 80095be:	4618      	mov	r0, r3
 80095c0:	f7fe fa60 	bl	8007a84 <xQueueAddToSet>
	xQueueAddToSet(queueBatToMemory, memoryTaskQueueSet);
 80095c4:	4b45      	ldr	r3, [pc, #276]	@ (80096dc <_Z23initQueuesAndSemaphoresv+0x368>)
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	4a40      	ldr	r2, [pc, #256]	@ (80096cc <_Z23initQueuesAndSemaphoresv+0x358>)
 80095ca:	6812      	ldr	r2, [r2, #0]
 80095cc:	4611      	mov	r1, r2
 80095ce:	4618      	mov	r0, r3
 80095d0:	f7fe fa58 	bl	8007a84 <xQueueAddToSet>
	/* ADD SEMAPHORE AND QUEUE INTO MEMORY QUEUE SET END */

	/* ADD SEMAPHORE AND QUEUE INTO GCS QUEUE SET BEGIN */
	xQueueAddToSet(semaGCSTask, GCSTaskQueueSet);
 80095d4:	4b38      	ldr	r3, [pc, #224]	@ (80096b8 <_Z23initQueuesAndSemaphoresv+0x344>)
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	4a3d      	ldr	r2, [pc, #244]	@ (80096d0 <_Z23initQueuesAndSemaphoresv+0x35c>)
 80095da:	6812      	ldr	r2, [r2, #0]
 80095dc:	4611      	mov	r1, r2
 80095de:	4618      	mov	r0, r3
 80095e0:	f7fe fa50 	bl	8007a84 <xQueueAddToSet>
	xQueueAddToSet(queueEKFToGCS, GCSTaskQueueSet);
 80095e4:	4b29      	ldr	r3, [pc, #164]	@ (800968c <_Z23initQueuesAndSemaphoresv+0x318>)
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	4a39      	ldr	r2, [pc, #228]	@ (80096d0 <_Z23initQueuesAndSemaphoresv+0x35c>)
 80095ea:	6812      	ldr	r2, [r2, #0]
 80095ec:	4611      	mov	r1, r2
 80095ee:	4618      	mov	r0, r3
 80095f0:	f7fe fa48 	bl	8007a84 <xQueueAddToSet>
	xQueueAddToSet(queuePIDToGCS, GCSTaskQueueSet);
 80095f4:	4b27      	ldr	r3, [pc, #156]	@ (8009694 <_Z23initQueuesAndSemaphoresv+0x320>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	4a35      	ldr	r2, [pc, #212]	@ (80096d0 <_Z23initQueuesAndSemaphoresv+0x35c>)
 80095fa:	6812      	ldr	r2, [r2, #0]
 80095fc:	4611      	mov	r1, r2
 80095fe:	4618      	mov	r0, r3
 8009600:	f7fe fa40 	bl	8007a84 <xQueueAddToSet>
	/* ADD SEMAPHORE AND QUEUE INTO GCS QUEUE SET END */

	/* ADD SEMAPHORE AND QUEUE INTO PID QUEUE SET BEGIN */
	xQueueAddToSet(semaPIDTask, PIDTaskQueueSet);
 8009604:	4b2e      	ldr	r3, [pc, #184]	@ (80096c0 <_Z23initQueuesAndSemaphoresv+0x34c>)
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4a32      	ldr	r2, [pc, #200]	@ (80096d4 <_Z23initQueuesAndSemaphoresv+0x360>)
 800960a:	6812      	ldr	r2, [r2, #0]
 800960c:	4611      	mov	r1, r2
 800960e:	4618      	mov	r0, r3
 8009610:	f7fe fa38 	bl	8007a84 <xQueueAddToSet>
	xQueueAddToSet(queueFLToPID, PIDTaskQueueSet);
 8009614:	4b21      	ldr	r3, [pc, #132]	@ (800969c <_Z23initQueuesAndSemaphoresv+0x328>)
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	4a2e      	ldr	r2, [pc, #184]	@ (80096d4 <_Z23initQueuesAndSemaphoresv+0x360>)
 800961a:	6812      	ldr	r2, [r2, #0]
 800961c:	4611      	mov	r1, r2
 800961e:	4618      	mov	r0, r3
 8009620:	f7fe fa30 	bl	8007a84 <xQueueAddToSet>
	xQueueAddToSet(queueBatToPID, PIDTaskQueueSet);
 8009624:	4b2e      	ldr	r3, [pc, #184]	@ (80096e0 <_Z23initQueuesAndSemaphoresv+0x36c>)
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	4a2a      	ldr	r2, [pc, #168]	@ (80096d4 <_Z23initQueuesAndSemaphoresv+0x360>)
 800962a:	6812      	ldr	r2, [r2, #0]
 800962c:	4611      	mov	r1, r2
 800962e:	4618      	mov	r0, r3
 8009630:	f7fe fa28 	bl	8007a84 <xQueueAddToSet>
	xQueueAddToSet(queueEKFToPID, PIDTaskQueueSet);
 8009634:	4b16      	ldr	r3, [pc, #88]	@ (8009690 <_Z23initQueuesAndSemaphoresv+0x31c>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	4a26      	ldr	r2, [pc, #152]	@ (80096d4 <_Z23initQueuesAndSemaphoresv+0x360>)
 800963a:	6812      	ldr	r2, [r2, #0]
 800963c:	4611      	mov	r1, r2
 800963e:	4618      	mov	r0, r3
 8009640:	f7fe fa20 	bl	8007a84 <xQueueAddToSet>
	/* ADD SEMAPHORE AND QUEUE INTO PID QUEUE SET END */

	/* ADD SEMAPHORE AND QUEUE INTO FL QUEUE SET BEGIN */
	xQueueAddToSet(semaFLTask, FLTaskQueueSet);
 8009644:	4b1d      	ldr	r3, [pc, #116]	@ (80096bc <_Z23initQueuesAndSemaphoresv+0x348>)
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	4a23      	ldr	r2, [pc, #140]	@ (80096d8 <_Z23initQueuesAndSemaphoresv+0x364>)
 800964a:	6812      	ldr	r2, [r2, #0]
 800964c:	4611      	mov	r1, r2
 800964e:	4618      	mov	r0, r3
 8009650:	f7fe fa18 	bl	8007a84 <xQueueAddToSet>
	xQueueAddToSet(queueGCSToFL, FLTaskQueueSet);
 8009654:	4b23      	ldr	r3, [pc, #140]	@ (80096e4 <_Z23initQueuesAndSemaphoresv+0x370>)
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	4a1f      	ldr	r2, [pc, #124]	@ (80096d8 <_Z23initQueuesAndSemaphoresv+0x364>)
 800965a:	6812      	ldr	r2, [r2, #0]
 800965c:	4611      	mov	r1, r2
 800965e:	4618      	mov	r0, r3
 8009660:	f7fe fa10 	bl	8007a84 <xQueueAddToSet>
	xQueueAddToSet(queueISRRCToFL, FLTaskQueueSet);
 8009664:	4b0c      	ldr	r3, [pc, #48]	@ (8009698 <_Z23initQueuesAndSemaphoresv+0x324>)
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	e03e      	b.n	80096e8 <_Z23initQueuesAndSemaphoresv+0x374>
 800966a:	bf00      	nop
 800966c:	20008040 	.word	0x20008040
 8009670:	2000803c 	.word	0x2000803c
 8009674:	20008048 	.word	0x20008048
 8009678:	20008044 	.word	0x20008044
 800967c:	2000804c 	.word	0x2000804c
 8009680:	20008050 	.word	0x20008050
 8009684:	20008054 	.word	0x20008054
 8009688:	20008058 	.word	0x20008058
 800968c:	20008064 	.word	0x20008064
 8009690:	20008068 	.word	0x20008068
 8009694:	2000806c 	.word	0x2000806c
 8009698:	20008074 	.word	0x20008074
 800969c:	20008078 	.word	0x20008078
 80096a0:	20008014 	.word	0x20008014
 80096a4:	20008018 	.word	0x20008018
 80096a8:	2000801c 	.word	0x2000801c
 80096ac:	20008020 	.word	0x20008020
 80096b0:	20008024 	.word	0x20008024
 80096b4:	20008028 	.word	0x20008028
 80096b8:	2000802c 	.word	0x2000802c
 80096bc:	20008030 	.word	0x20008030
 80096c0:	20008034 	.word	0x20008034
 80096c4:	20008038 	.word	0x20008038
 80096c8:	20008000 	.word	0x20008000
 80096cc:	20008004 	.word	0x20008004
 80096d0:	20008008 	.word	0x20008008
 80096d4:	2000800c 	.word	0x2000800c
 80096d8:	20008010 	.word	0x20008010
 80096dc:	2000805c 	.word	0x2000805c
 80096e0:	20008060 	.word	0x20008060
 80096e4:	20008070 	.word	0x20008070
 80096e8:	4a03      	ldr	r2, [pc, #12]	@ (80096f8 <_Z23initQueuesAndSemaphoresv+0x384>)
 80096ea:	6812      	ldr	r2, [r2, #0]
 80096ec:	4611      	mov	r1, r2
 80096ee:	4618      	mov	r0, r3
 80096f0:	f7fe f9c8 	bl	8007a84 <xQueueAddToSet>
	/* ADD SEMAPHORE AND QUEUE INTO FL QUEUE SET END */
}
 80096f4:	bf00      	nop
 80096f6:	bd80      	pop	{r7, pc}
 80096f8:	20008010 	.word	0x20008010

080096fc <_ZN11readIMUTaskC1EP7MPU6050>:

#include "readIMUTask.h"

readIMUTask::readIMUTask(MPU6050* newIMU)
 80096fc:	b480      	push	{r7}
 80096fe:	b083      	sub	sp, #12
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
 8009704:	6039      	str	r1, [r7, #0]
{
	mIMUInstance = newIMU;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	683a      	ldr	r2, [r7, #0]
 800970a:	61da      	str	r2, [r3, #28]
}
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	4618      	mov	r0, r3
 8009710:	370c      	adds	r7, #12
 8009712:	46bd      	mov	sp, r7
 8009714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009718:	4770      	bx	lr

0800971a <_ZN11readIMUTaskD1Ev>:
readIMUTask::~readIMUTask()
 800971a:	b480      	push	{r7}
 800971c:	b083      	sub	sp, #12
 800971e:	af00      	add	r7, sp, #0
 8009720:	6078      	str	r0, [r7, #4]
{
}
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	4618      	mov	r0, r3
 8009726:	370c      	adds	r7, #12
 8009728:	46bd      	mov	sp, r7
 800972a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972e:	4770      	bx	lr

08009730 <_ZN11readIMUTask4initEv>:

bool readIMUTask :: init(void)
{
 8009730:	b580      	push	{r7, lr}
 8009732:	b082      	sub	sp, #8
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]

	if(mIMUInstance->initDevice() != true)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	69db      	ldr	r3, [r3, #28]
 800973c:	4618      	mov	r0, r3
 800973e:	f000 fd08 	bl	800a152 <_ZN7MPU605010initDeviceEv>
 8009742:	4603      	mov	r3, r0
 8009744:	2b01      	cmp	r3, #1
 8009746:	bf14      	ite	ne
 8009748:	2301      	movne	r3, #1
 800974a:	2300      	moveq	r3, #0
 800974c:	b2db      	uxtb	r3, r3
 800974e:	2b00      	cmp	r3, #0
 8009750:	d001      	beq.n	8009756 <_ZN11readIMUTask4initEv+0x26>
	{
		return false;
 8009752:	2300      	movs	r3, #0
 8009754:	e005      	b.n	8009762 <_ZN11readIMUTask4initEv+0x32>
	}
	mIMUInstance->calibrate();
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	69db      	ldr	r3, [r3, #28]
 800975a:	4618      	mov	r0, r3
 800975c:	f000 fd74 	bl	800a248 <_ZN7MPU60509calibrateEv>

	return true;
 8009760:	2301      	movs	r3, #1
}
 8009762:	4618      	mov	r0, r3
 8009764:	3708      	adds	r7, #8
 8009766:	46bd      	mov	sp, r7
 8009768:	bd80      	pop	{r7, pc}

0800976a <_ZN11readIMUTask9startTaskEv>:

void readIMUTask::startTask ()
{
 800976a:	b580      	push	{r7, lr}
 800976c:	b082      	sub	sp, #8
 800976e:	af00      	add	r7, sp, #0
 8009770:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		processTask();
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f000 f802 	bl	800977c <_ZN11readIMUTask11processTaskEv>
 8009778:	e7fb      	b.n	8009772 <_ZN11readIMUTask9startTaskEv+0x8>
	...

0800977c <_ZN11readIMUTask11processTaskEv>:
	}
}


void readIMUTask::processTask()
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b082      	sub	sp, #8
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
	if(xSemaphoreTake(semaReadIMUTask,portMAX_DELAY) == pdTRUE)
 8009784:	4b0c      	ldr	r3, [pc, #48]	@ (80097b8 <_ZN11readIMUTask11processTaskEv+0x3c>)
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	f04f 31ff 	mov.w	r1, #4294967295
 800978c:	4618      	mov	r0, r3
 800978e:	f7fd ff4b 	bl	8007628 <xQueueSemaphoreTake>
 8009792:	4603      	mov	r3, r0
 8009794:	2b01      	cmp	r3, #1
 8009796:	bf0c      	ite	eq
 8009798:	2301      	moveq	r3, #1
 800979a:	2300      	movne	r3, #0
 800979c:	b2db      	uxtb	r3, r3
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d005      	beq.n	80097ae <_ZN11readIMUTask11processTaskEv+0x32>
	{
		readData();
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	f000 f80a 	bl	80097bc <_ZN11readIMUTask8readDataEv>
		sendData();
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f000 f817 	bl	80097dc <_ZN11readIMUTask8sendDataEv>
	}
}
 80097ae:	bf00      	nop
 80097b0:	3708      	adds	r7, #8
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}
 80097b6:	bf00      	nop
 80097b8:	20008018 	.word	0x20008018

080097bc <_ZN11readIMUTask8readDataEv>:


void readIMUTask::readData(void)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b082      	sub	sp, #8
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
	mIMUInstance->getScaleData(&_IMU_data);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	69db      	ldr	r3, [r3, #28]
 80097c8:	687a      	ldr	r2, [r7, #4]
 80097ca:	4611      	mov	r1, r2
 80097cc:	4618      	mov	r0, r3
 80097ce:	f000 fdcd 	bl	800a36c <_ZN7MPU605012getScaleDataEP10IMU_data_t>
}
 80097d2:	bf00      	nop
 80097d4:	3708      	adds	r7, #8
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}
	...

080097dc <_ZN11readIMUTask8sendDataEv>:

void readIMUTask::sendData()
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b082      	sub	sp, #8
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
	xQueueSend(queueIMUToEKF, &_IMU_data, 10);
 80097e4:	4b08      	ldr	r3, [pc, #32]	@ (8009808 <_ZN11readIMUTask8sendDataEv+0x2c>)
 80097e6:	6818      	ldr	r0, [r3, #0]
 80097e8:	6879      	ldr	r1, [r7, #4]
 80097ea:	2300      	movs	r3, #0
 80097ec:	220a      	movs	r2, #10
 80097ee:	f7fd fdfd 	bl	80073ec <xQueueGenericSend>
	xQueueSend(queueIMUToMemory, &_IMU_data, 10);
 80097f2:	4b06      	ldr	r3, [pc, #24]	@ (800980c <_ZN11readIMUTask8sendDataEv+0x30>)
 80097f4:	6818      	ldr	r0, [r3, #0]
 80097f6:	6879      	ldr	r1, [r7, #4]
 80097f8:	2300      	movs	r3, #0
 80097fa:	220a      	movs	r2, #10
 80097fc:	f7fd fdf6 	bl	80073ec <xQueueGenericSend>
}
 8009800:	bf00      	nop
 8009802:	3708      	adds	r7, #8
 8009804:	46bd      	mov	sp, r7
 8009806:	bd80      	pop	{r7, pc}
 8009808:	20008048 	.word	0x20008048
 800980c:	20008044 	.word	0x20008044

08009810 <_ZN11readMagTaskC1EP8qmc5883l>:
constexpr float MIN_RANGE = 400.0f;
constexpr uint32_t MAG_CALIB_MAGIC = 0x4D414743;
constexpr uint32_t FLASH_ADDR   = 0x080E0000UL;   // Sector 11
constexpr uint32_t FLASH_SECTOR = FLASH_SECTOR_11;

readMagTask::readMagTask(qmc5883l* newMag)
 8009810:	b480      	push	{r7}
 8009812:	b083      	sub	sp, #12
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
 8009818:	6039      	str	r1, [r7, #0]
{
	mMagInstance = newMag;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	683a      	ldr	r2, [r7, #0]
 800981e:	601a      	str	r2, [r3, #0]
}
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	4618      	mov	r0, r3
 8009824:	370c      	adds	r7, #12
 8009826:	46bd      	mov	sp, r7
 8009828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982c:	4770      	bx	lr

0800982e <_ZN11readMagTaskD1Ev>:

readMagTask::~readMagTask()
 800982e:	b480      	push	{r7}
 8009830:	b083      	sub	sp, #12
 8009832:	af00      	add	r7, sp, #0
 8009834:	6078      	str	r0, [r7, #4]
{
}
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	4618      	mov	r0, r3
 800983a:	370c      	adds	r7, #12
 800983c:	46bd      	mov	sp, r7
 800983e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009842:	4770      	bx	lr

08009844 <_ZN11readMagTask4initEv>:

bool readMagTask::init()
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b082      	sub	sp, #8
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
	if(!mMagInstance->init()) return false;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	4618      	mov	r0, r3
 8009852:	f000 fe7d 	bl	800a550 <_ZN8qmc5883l4initEv>
 8009856:	4603      	mov	r3, r0
 8009858:	f083 0301 	eor.w	r3, r3, #1
 800985c:	b2db      	uxtb	r3, r3
 800985e:	2b00      	cmp	r3, #0
 8009860:	d001      	beq.n	8009866 <_ZN11readMagTask4initEv+0x22>
 8009862:	2300      	movs	r3, #0
 8009864:	e00c      	b.n	8009880 <_ZN11readMagTask4initEv+0x3c>

	if(!loadCalib()) calibrate();
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f000 faa6 	bl	8009db8 <_ZN11readMagTask9loadCalibEv>
 800986c:	4603      	mov	r3, r0
 800986e:	f083 0301 	eor.w	r3, r3, #1
 8009872:	b2db      	uxtb	r3, r3
 8009874:	2b00      	cmp	r3, #0
 8009876:	d002      	beq.n	800987e <_ZN11readMagTask4initEv+0x3a>
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	f000 f8ed 	bl	8009a58 <_ZN11readMagTask9calibrateEv>

	return true;
 800987e:	2301      	movs	r3, #1
}
 8009880:	4618      	mov	r0, r3
 8009882:	3708      	adds	r7, #8
 8009884:	46bd      	mov	sp, r7
 8009886:	bd80      	pop	{r7, pc}

08009888 <_ZN11readMagTask9startTaskEv>:

void readMagTask::startTask()
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b082      	sub	sp, #8
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		processTask();
 8009890:	6878      	ldr	r0, [r7, #4]
 8009892:	f000 f801 	bl	8009898 <_ZN11readMagTask11processTaskEv>
 8009896:	e7fb      	b.n	8009890 <_ZN11readMagTask9startTaskEv+0x8>

08009898 <_ZN11readMagTask11processTaskEv>:
	}
}

void readMagTask::processTask()
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b088      	sub	sp, #32
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
	if(xSemaphoreTake(semaReadMagTask, portMAX_DELAY) == pdTRUE)
 80098a0:	4b14      	ldr	r3, [pc, #80]	@ (80098f4 <_ZN11readMagTask11processTaskEv+0x5c>)
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	f04f 31ff 	mov.w	r1, #4294967295
 80098a8:	4618      	mov	r0, r3
 80098aa:	f7fd febd 	bl	8007628 <xQueueSemaphoreTake>
 80098ae:	4603      	mov	r3, r0
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	bf0c      	ite	eq
 80098b4:	2301      	moveq	r3, #1
 80098b6:	2300      	movne	r3, #0
 80098b8:	b2db      	uxtb	r3, r3
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d016      	beq.n	80098ec <_ZN11readMagTask11processTaskEv+0x54>
	{
		Mag_raw_t rawdata;
		Mag_data_t dataOut;

		if(readRaw(&rawdata))
 80098be:	f107 0318 	add.w	r3, r7, #24
 80098c2:	4619      	mov	r1, r3
 80098c4:	6878      	ldr	r0, [r7, #4]
 80098c6:	f000 f8b7 	bl	8009a38 <_ZN11readMagTask7readRawEP9Mag_raw_t>
 80098ca:	4603      	mov	r3, r0
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d00d      	beq.n	80098ec <_ZN11readMagTask11processTaskEv+0x54>
		{
			applyCalib(&rawdata, &dataOut);
 80098d0:	f107 0208 	add.w	r2, r7, #8
 80098d4:	f107 0318 	add.w	r3, r7, #24
 80098d8:	4619      	mov	r1, r3
 80098da:	6878      	ldr	r0, [r7, #4]
 80098dc:	f000 f80c 	bl	80098f8 <_ZN11readMagTask10applyCalibEPK9Mag_raw_tP10Mag_data_t>
			sendDataToEKF(&dataOut);
 80098e0:	f107 0308 	add.w	r3, r7, #8
 80098e4:	4619      	mov	r1, r3
 80098e6:	6878      	ldr	r0, [r7, #4]
 80098e8:	f000 f892 	bl	8009a10 <_ZN11readMagTask13sendDataToEKFEPK10Mag_data_t>
		}
	}
}
 80098ec:	bf00      	nop
 80098ee:	3720      	adds	r7, #32
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bd80      	pop	{r7, pc}
 80098f4:	2000801c 	.word	0x2000801c

080098f8 <_ZN11readMagTask10applyCalibEPK9Mag_raw_tP10Mag_data_t>:

void readMagTask::applyCalib(const Mag_raw_t* raw, Mag_data_t* out)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b088      	sub	sp, #32
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	60f8      	str	r0, [r7, #12]
 8009900:	60b9      	str	r1, [r7, #8]
 8009902:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8009904:	68bb      	ldr	r3, [r7, #8]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d07c      	beq.n	8009a04 <_ZN11readMagTask10applyCalibEPK9Mag_raw_tP10Mag_data_t+0x10c>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	2b00      	cmp	r3, #0
 800990e:	d079      	beq.n	8009a04 <_ZN11readMagTask10applyCalibEPK9Mag_raw_tP10Mag_data_t+0x10c>
		return;

	float mx = (static_cast<float>(raw->mx_raw) - mCalib.offset_x) * mCalib.scale_x;
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009916:	ee07 3a90 	vmov	s15, r3
 800991a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	edd3 7a01 	vldr	s15, [r3, #4]
 8009924:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	edd3 7a04 	vldr	s15, [r3, #16]
 800992e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009932:	edc7 7a07 	vstr	s15, [r7, #28]
	float my = (static_cast<float>(raw->my_raw) - mCalib.offset_y) * mCalib.scale_y;
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800993c:	ee07 3a90 	vmov	s15, r3
 8009940:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	edd3 7a02 	vldr	s15, [r3, #8]
 800994a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	edd3 7a05 	vldr	s15, [r3, #20]
 8009954:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009958:	edc7 7a06 	vstr	s15, [r7, #24]
	float mz = (static_cast<float>(raw->mz_raw) - mCalib.offset_z) * mCalib.scale_z;
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8009962:	ee07 3a90 	vmov	s15, r3
 8009966:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	edd3 7a03 	vldr	s15, [r3, #12]
 8009970:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	edd3 7a06 	vldr	s15, [r3, #24]
 800997a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800997e:	edc7 7a05 	vstr	s15, [r7, #20]

	float norm = sqrtf(mx*mx + my*my + mz*mz);
 8009982:	edd7 7a07 	vldr	s15, [r7, #28]
 8009986:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800998a:	edd7 7a06 	vldr	s15, [r7, #24]
 800998e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009992:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009996:	edd7 7a05 	vldr	s15, [r7, #20]
 800999a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800999e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80099a2:	eeb0 0a67 	vmov.f32	s0, s15
 80099a6:	f000 fe85 	bl	800a6b4 <sqrtf>
 80099aa:	ed87 0a04 	vstr	s0, [r7, #16]

	if (norm > 1e-6f)
 80099ae:	edd7 7a04 	vldr	s15, [r7, #16]
 80099b2:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8009a0c <_ZN11readMagTask10applyCalibEPK9Mag_raw_tP10Mag_data_t+0x114>
 80099b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80099ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099be:	dd17      	ble.n	80099f0 <_ZN11readMagTask10applyCalibEPK9Mag_raw_tP10Mag_data_t+0xf8>
	{
		mx /= norm;
 80099c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80099c4:	ed97 7a04 	vldr	s14, [r7, #16]
 80099c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80099cc:	edc7 7a07 	vstr	s15, [r7, #28]
		my /= norm;
 80099d0:	edd7 6a06 	vldr	s13, [r7, #24]
 80099d4:	ed97 7a04 	vldr	s14, [r7, #16]
 80099d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80099dc:	edc7 7a06 	vstr	s15, [r7, #24]
		mz /= norm;
 80099e0:	edd7 6a05 	vldr	s13, [r7, #20]
 80099e4:	ed97 7a04 	vldr	s14, [r7, #16]
 80099e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80099ec:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	out->mx = mx;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	69fa      	ldr	r2, [r7, #28]
 80099f4:	601a      	str	r2, [r3, #0]
	out->my = my;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	69ba      	ldr	r2, [r7, #24]
 80099fa:	605a      	str	r2, [r3, #4]
	out->mz = mz;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	697a      	ldr	r2, [r7, #20]
 8009a00:	609a      	str	r2, [r3, #8]
 8009a02:	e000      	b.n	8009a06 <_ZN11readMagTask10applyCalibEPK9Mag_raw_tP10Mag_data_t+0x10e>
		return;
 8009a04:	bf00      	nop
}
 8009a06:	3720      	adds	r7, #32
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bd80      	pop	{r7, pc}
 8009a0c:	358637bd 	.word	0x358637bd

08009a10 <_ZN11readMagTask13sendDataToEKFEPK10Mag_data_t>:

void readMagTask::sendDataToEKF(const Mag_data_t* data)
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b082      	sub	sp, #8
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
 8009a18:	6039      	str	r1, [r7, #0]
	if(xQueueSend(queueMagToEKF, &data, 10)){}
 8009a1a:	4b06      	ldr	r3, [pc, #24]	@ (8009a34 <_ZN11readMagTask13sendDataToEKFEPK10Mag_data_t+0x24>)
 8009a1c:	6818      	ldr	r0, [r3, #0]
 8009a1e:	4639      	mov	r1, r7
 8009a20:	2300      	movs	r3, #0
 8009a22:	220a      	movs	r2, #10
 8009a24:	f7fd fce2 	bl	80073ec <xQueueGenericSend>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	2b00      	cmp	r3, #0
}
 8009a2c:	bf00      	nop
 8009a2e:	3708      	adds	r7, #8
 8009a30:	46bd      	mov	sp, r7
 8009a32:	bd80      	pop	{r7, pc}
 8009a34:	20008050 	.word	0x20008050

08009a38 <_ZN11readMagTask7readRawEP9Mag_raw_t>:

bool readMagTask::readRaw(Mag_raw_t* rawData)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b082      	sub	sp, #8
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
 8009a40:	6039      	str	r1, [r7, #0]
	return mMagInstance->readRawData(rawData);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	6839      	ldr	r1, [r7, #0]
 8009a48:	4618      	mov	r0, r3
 8009a4a:	f000 fdd6 	bl	800a5fa <_ZN8qmc5883l11readRawDataEP9Mag_raw_t>
 8009a4e:	4603      	mov	r3, r0
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	3708      	adds	r7, #8
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}

08009a58 <_ZN11readMagTask9calibrateEv>:

void readMagTask::calibrate()
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b08e      	sub	sp, #56	@ 0x38
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
	int16_t minVal[3] = { INT16_MAX, INT16_MAX, INT16_MAX };
 8009a60:	4a9f      	ldr	r2, [pc, #636]	@ (8009ce0 <_ZN11readMagTask9calibrateEv+0x288>)
 8009a62:	f107 031c 	add.w	r3, r7, #28
 8009a66:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009a6a:	6018      	str	r0, [r3, #0]
 8009a6c:	3304      	adds	r3, #4
 8009a6e:	8019      	strh	r1, [r3, #0]
	int16_t maxVal[3] = { INT16_MIN, INT16_MIN, INT16_MIN };
 8009a70:	4a9c      	ldr	r2, [pc, #624]	@ (8009ce4 <_ZN11readMagTask9calibrateEv+0x28c>)
 8009a72:	f107 0314 	add.w	r3, r7, #20
 8009a76:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009a7a:	6018      	str	r0, [r3, #0]
 8009a7c:	3304      	adds	r3, #4
 8009a7e:	8019      	strh	r1, [r3, #0]
	Mag_raw_t raw;
	for (int i = 0; i < 3000; i++)
 8009a80:	2300      	movs	r3, #0
 8009a82:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a84:	e05e      	b.n	8009b44 <_ZN11readMagTask9calibrateEv+0xec>
	{
		if (readRaw(&raw))
 8009a86:	f107 030c 	add.w	r3, r7, #12
 8009a8a:	4619      	mov	r1, r3
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f7ff ffd3 	bl	8009a38 <_ZN11readMagTask7readRawEP9Mag_raw_t>
 8009a92:	4603      	mov	r3, r0
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d04f      	beq.n	8009b38 <_ZN11readMagTask9calibrateEv+0xe0>
		{

			minVal[0] = std::min<int16_t>(minVal[0], raw.mx_raw);
 8009a98:	f107 020c 	add.w	r2, r7, #12
 8009a9c:	f107 031c 	add.w	r3, r7, #28
 8009aa0:	4611      	mov	r1, r2
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	f000 f9a6 	bl	8009df4 <_ZSt3minIsERKT_S2_S2_>
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009aae:	83bb      	strh	r3, [r7, #28]
			maxVal[0] = std::max<int16_t>(maxVal[0], raw.mx_raw);
 8009ab0:	f107 020c 	add.w	r2, r7, #12
 8009ab4:	f107 0314 	add.w	r3, r7, #20
 8009ab8:	4611      	mov	r1, r2
 8009aba:	4618      	mov	r0, r3
 8009abc:	f000 f9b0 	bl	8009e20 <_ZSt3maxIsERKT_S2_S2_>
 8009ac0:	4603      	mov	r3, r0
 8009ac2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009ac6:	82bb      	strh	r3, [r7, #20]

			minVal[1] = std::min<int16_t>(minVal[1], raw.my_raw);
 8009ac8:	f107 030c 	add.w	r3, r7, #12
 8009acc:	1c9a      	adds	r2, r3, #2
 8009ace:	f107 031c 	add.w	r3, r7, #28
 8009ad2:	3302      	adds	r3, #2
 8009ad4:	4611      	mov	r1, r2
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	f000 f98c 	bl	8009df4 <_ZSt3minIsERKT_S2_S2_>
 8009adc:	4603      	mov	r3, r0
 8009ade:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009ae2:	83fb      	strh	r3, [r7, #30]
			maxVal[1] = std::max<int16_t>(maxVal[1], raw.my_raw);
 8009ae4:	f107 030c 	add.w	r3, r7, #12
 8009ae8:	1c9a      	adds	r2, r3, #2
 8009aea:	f107 0314 	add.w	r3, r7, #20
 8009aee:	3302      	adds	r3, #2
 8009af0:	4611      	mov	r1, r2
 8009af2:	4618      	mov	r0, r3
 8009af4:	f000 f994 	bl	8009e20 <_ZSt3maxIsERKT_S2_S2_>
 8009af8:	4603      	mov	r3, r0
 8009afa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009afe:	82fb      	strh	r3, [r7, #22]

			minVal[2] = std::min<int16_t>(minVal[2], raw.mz_raw);
 8009b00:	f107 030c 	add.w	r3, r7, #12
 8009b04:	1d1a      	adds	r2, r3, #4
 8009b06:	f107 031c 	add.w	r3, r7, #28
 8009b0a:	3304      	adds	r3, #4
 8009b0c:	4611      	mov	r1, r2
 8009b0e:	4618      	mov	r0, r3
 8009b10:	f000 f970 	bl	8009df4 <_ZSt3minIsERKT_S2_S2_>
 8009b14:	4603      	mov	r3, r0
 8009b16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009b1a:	843b      	strh	r3, [r7, #32]
			maxVal[2] = std::max<int16_t>(maxVal[2], raw.mz_raw);
 8009b1c:	f107 030c 	add.w	r3, r7, #12
 8009b20:	1d1a      	adds	r2, r3, #4
 8009b22:	f107 0314 	add.w	r3, r7, #20
 8009b26:	3304      	adds	r3, #4
 8009b28:	4611      	mov	r1, r2
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	f000 f978 	bl	8009e20 <_ZSt3maxIsERKT_S2_S2_>
 8009b30:	4603      	mov	r3, r0
 8009b32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009b36:	833b      	strh	r3, [r7, #24]

		}
		vTaskDelay(pdMS_TO_TICKS(10));
 8009b38:	200a      	movs	r0, #10
 8009b3a:	f7fe f9b7 	bl	8007eac <vTaskDelay>
	for (int i = 0; i < 3000; i++)
 8009b3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b40:	3301      	adds	r3, #1
 8009b42:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b46:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8009b4a:	4293      	cmp	r3, r2
 8009b4c:	dd9b      	ble.n	8009a86 <_ZN11readMagTask9calibrateEv+0x2e>
	}

	mCalib.offset_x = (maxVal[0] + minVal[0]) * 0.5f;
 8009b4e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8009b52:	461a      	mov	r2, r3
 8009b54:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8009b58:	4413      	add	r3, r2
 8009b5a:	ee07 3a90 	vmov	s15, r3
 8009b5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b62:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8009b66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	edc3 7a01 	vstr	s15, [r3, #4]
	mCalib.offset_y = (maxVal[1] + minVal[1]) * 0.5f;
 8009b70:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8009b74:	461a      	mov	r2, r3
 8009b76:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8009b7a:	4413      	add	r3, r2
 8009b7c:	ee07 3a90 	vmov	s15, r3
 8009b80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b84:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8009b88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	edc3 7a02 	vstr	s15, [r3, #8]
	mCalib.offset_z = (maxVal[2] + minVal[2]) * 0.5f;
 8009b92:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8009b96:	461a      	mov	r2, r3
 8009b98:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8009b9c:	4413      	add	r3, r2
 8009b9e:	ee07 3a90 	vmov	s15, r3
 8009ba2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009ba6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8009baa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	edc3 7a03 	vstr	s15, [r3, #12]

	float dx = (maxVal[0] - minVal[0]) * 0.5f;
 8009bb4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8009bb8:	461a      	mov	r2, r3
 8009bba:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8009bbe:	1ad3      	subs	r3, r2, r3
 8009bc0:	ee07 3a90 	vmov	s15, r3
 8009bc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009bc8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8009bcc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009bd0:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	float dy = (maxVal[1] - minVal[1]) * 0.5f;
 8009bd4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8009bd8:	461a      	mov	r2, r3
 8009bda:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8009bde:	1ad3      	subs	r3, r2, r3
 8009be0:	ee07 3a90 	vmov	s15, r3
 8009be4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009be8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8009bec:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009bf0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	float dz = (maxVal[2] - minVal[2]) * 0.5f;
 8009bf4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8009bf8:	461a      	mov	r2, r3
 8009bfa:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8009bfe:	1ad3      	subs	r3, r2, r3
 8009c00:	ee07 3a90 	vmov	s15, r3
 8009c04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c08:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8009c0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009c10:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	if (dx < MIN_RANGE || dy < MIN_RANGE || dz < MIN_RANGE) {
 8009c14:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8009c18:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8009ce8 <_ZN11readMagTask9calibrateEv+0x290>
 8009c1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c24:	d411      	bmi.n	8009c4a <_ZN11readMagTask9calibrateEv+0x1f2>
 8009c26:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8009c2a:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8009ce8 <_ZN11readMagTask9calibrateEv+0x290>
 8009c2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c36:	d408      	bmi.n	8009c4a <_ZN11readMagTask9calibrateEv+0x1f2>
 8009c38:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8009c3c:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8009ce8 <_ZN11readMagTask9calibrateEv+0x290>
 8009c40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c48:	d518      	bpl.n	8009c7c <_ZN11readMagTask9calibrateEv+0x224>
		// calib fail  dng default calib hoc bo li
		mCalib.scale_x = mCalib.scale_y = mCalib.scale_z = 1.0f;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8009c50:	619a      	str	r2, [r3, #24]
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	699a      	ldr	r2, [r3, #24]
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	615a      	str	r2, [r3, #20]
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	695a      	ldr	r2, [r3, #20]
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	611a      	str	r2, [r3, #16]
		mCalib.offset_x = mCalib.offset_y = mCalib.offset_z = 0.0f;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	f04f 0200 	mov.w	r2, #0
 8009c68:	60da      	str	r2, [r3, #12]
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	68da      	ldr	r2, [r3, #12]
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	609a      	str	r2, [r3, #8]
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	689a      	ldr	r2, [r3, #8]
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	605a      	str	r2, [r3, #4]
 8009c7a:	e02a      	b.n	8009cd2 <_ZN11readMagTask9calibrateEv+0x27a>
	}else {
		float avg = (dx + dy + dz) / 3.0f;
 8009c7c:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8009c80:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8009c84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009c88:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8009c8c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009c90:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8009c94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009c98:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		mCalib.scale_x = avg / dx;
 8009c9c:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8009ca0:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8009ca4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	edc3 7a04 	vstr	s15, [r3, #16]
		mCalib.scale_y = avg / dy;
 8009cae:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8009cb2:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8009cb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	edc3 7a05 	vstr	s15, [r3, #20]
		mCalib.scale_z = avg / dz;
 8009cc0:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8009cc4:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8009cc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	edc3 7a06 	vstr	s15, [r3, #24]
	}

	saveCalib();
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f000 f80a 	bl	8009cec <_ZN11readMagTask9saveCalibEv>
}
 8009cd8:	bf00      	nop
 8009cda:	3738      	adds	r7, #56	@ 0x38
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	bd80      	pop	{r7, pc}
 8009ce0:	0800aad0 	.word	0x0800aad0
 8009ce4:	0800aad8 	.word	0x0800aad8
 8009ce8:	43c80000 	.word	0x43c80000

08009cec <_ZN11readMagTask9saveCalibEv>:

bool readMagTask::saveCalib()
{
 8009cec:	b5b0      	push	{r4, r5, r7, lr}
 8009cee:	b08c      	sub	sp, #48	@ 0x30
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
	HAL_FLASH_Unlock();
 8009cf4:	f7f7 fff0 	bl	8001cd8 <HAL_FLASH_Unlock>

	FLASH_EraseInitTypeDef eraseInit{};
 8009cf8:	f107 0310 	add.w	r3, r7, #16
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	601a      	str	r2, [r3, #0]
 8009d00:	605a      	str	r2, [r3, #4]
 8009d02:	609a      	str	r2, [r3, #8]
 8009d04:	60da      	str	r2, [r3, #12]
 8009d06:	611a      	str	r2, [r3, #16]
	uint32_t sectorError = 0;
 8009d08:	2300      	movs	r3, #0
 8009d0a:	60fb      	str	r3, [r7, #12]

	eraseInit.TypeErase    = FLASH_TYPEERASE_SECTORS;
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	613b      	str	r3, [r7, #16]
	eraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8009d10:	2302      	movs	r3, #2
 8009d12:	623b      	str	r3, [r7, #32]
	eraseInit.Sector       = FLASH_SECTOR;
 8009d14:	230b      	movs	r3, #11
 8009d16:	61bb      	str	r3, [r7, #24]
	eraseInit.NbSectors    = 1;
 8009d18:	2301      	movs	r3, #1
 8009d1a:	61fb      	str	r3, [r7, #28]

	if (HAL_FLASHEx_Erase(&eraseInit, &sectorError) != HAL_OK)
 8009d1c:	f107 020c 	add.w	r2, r7, #12
 8009d20:	f107 0310 	add.w	r3, r7, #16
 8009d24:	4611      	mov	r1, r2
 8009d26:	4618      	mov	r0, r3
 8009d28:	f7f8 f938 	bl	8001f9c <HAL_FLASHEx_Erase>
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	bf14      	ite	ne
 8009d32:	2301      	movne	r3, #1
 8009d34:	2300      	moveq	r3, #0
 8009d36:	b2db      	uxtb	r3, r3
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d003      	beq.n	8009d44 <_ZN11readMagTask9saveCalibEv+0x58>
	{
		HAL_FLASH_Lock();
 8009d3c:	f7f7 ffee 	bl	8001d1c <HAL_FLASH_Lock>
		return false;
 8009d40:	2300      	movs	r3, #0
 8009d42:	e030      	b.n	8009da6 <_ZN11readMagTask9saveCalibEv+0xba>
	}

	mCalib.magic = MAG_CALIB_MAGIC;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	4a1a      	ldr	r2, [pc, #104]	@ (8009db0 <_ZN11readMagTask9saveCalibEv+0xc4>)
 8009d48:	61da      	str	r2, [r3, #28]

	const uint32_t* data =
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	3304      	adds	r3, #4
 8009d4e:	627b      	str	r3, [r7, #36]	@ 0x24
			reinterpret_cast<const uint32_t*>(&mCalib);

	uint32_t address = FLASH_ADDR;
 8009d50:	4b18      	ldr	r3, [pc, #96]	@ (8009db4 <_ZN11readMagTask9saveCalibEv+0xc8>)
 8009d52:	62fb      	str	r3, [r7, #44]	@ 0x2c

	for (size_t i = 0; i < sizeof(Mag_calib_t)/4; i++)
 8009d54:	2300      	movs	r3, #0
 8009d56:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d58:	e01f      	b.n	8009d9a <_ZN11readMagTask9saveCalibEv+0xae>
	{
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
				address,
				data[i]) != HAL_OK)
 8009d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d5c:	009b      	lsls	r3, r3, #2
 8009d5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d60:	4413      	add	r3, r2
 8009d62:	681b      	ldr	r3, [r3, #0]
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 8009d64:	2200      	movs	r2, #0
 8009d66:	461c      	mov	r4, r3
 8009d68:	4615      	mov	r5, r2
 8009d6a:	4622      	mov	r2, r4
 8009d6c:	462b      	mov	r3, r5
 8009d6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d70:	2002      	movs	r0, #2
 8009d72:	f7f7 ff5f 	bl	8001c34 <HAL_FLASH_Program>
 8009d76:	4603      	mov	r3, r0
				data[i]) != HAL_OK)
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	bf14      	ite	ne
 8009d7c:	2301      	movne	r3, #1
 8009d7e:	2300      	moveq	r3, #0
 8009d80:	b2db      	uxtb	r3, r3
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d003      	beq.n	8009d8e <_ZN11readMagTask9saveCalibEv+0xa2>
		{
			HAL_FLASH_Lock();
 8009d86:	f7f7 ffc9 	bl	8001d1c <HAL_FLASH_Lock>
			return false;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	e00b      	b.n	8009da6 <_ZN11readMagTask9saveCalibEv+0xba>
		}

		address += 4;
 8009d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d90:	3304      	adds	r3, #4
 8009d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
	for (size_t i = 0; i < sizeof(Mag_calib_t)/4; i++)
 8009d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d96:	3301      	adds	r3, #1
 8009d98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d9c:	2b06      	cmp	r3, #6
 8009d9e:	d9dc      	bls.n	8009d5a <_ZN11readMagTask9saveCalibEv+0x6e>
	}

	HAL_FLASH_Lock();
 8009da0:	f7f7 ffbc 	bl	8001d1c <HAL_FLASH_Lock>
	return true;
 8009da4:	2301      	movs	r3, #1
}
 8009da6:	4618      	mov	r0, r3
 8009da8:	3730      	adds	r7, #48	@ 0x30
 8009daa:	46bd      	mov	sp, r7
 8009dac:	bdb0      	pop	{r4, r5, r7, pc}
 8009dae:	bf00      	nop
 8009db0:	4d414743 	.word	0x4d414743
 8009db4:	080e0000 	.word	0x080e0000

08009db8 <_ZN11readMagTask9loadCalibEv>:

bool readMagTask::loadCalib()
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b084      	sub	sp, #16
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
	const Mag_calib_t* flash = reinterpret_cast<const Mag_calib_t*>(FLASH_ADDR);
 8009dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8009dec <_ZN11readMagTask9loadCalibEv+0x34>)
 8009dc2:	60fb      	str	r3, [r7, #12]

	if (flash->magic != MAG_CALIB_MAGIC)
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	699b      	ldr	r3, [r3, #24]
 8009dc8:	4a09      	ldr	r2, [pc, #36]	@ (8009df0 <_ZN11readMagTask9loadCalibEv+0x38>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d001      	beq.n	8009dd2 <_ZN11readMagTask9loadCalibEv+0x1a>
		return false;
 8009dce:	2300      	movs	r3, #0
 8009dd0:	e007      	b.n	8009de2 <_ZN11readMagTask9loadCalibEv+0x2a>

	std::memcpy(&mCalib, flash, sizeof(Mag_calib_t));
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	3304      	adds	r3, #4
 8009dd6:	221c      	movs	r2, #28
 8009dd8:	68f9      	ldr	r1, [r7, #12]
 8009dda:	4618      	mov	r0, r3
 8009ddc:	f000 fd94 	bl	800a908 <memcpy>

	return true;
 8009de0:	2301      	movs	r3, #1
}
 8009de2:	4618      	mov	r0, r3
 8009de4:	3710      	adds	r7, #16
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}
 8009dea:	bf00      	nop
 8009dec:	080e0000 	.word	0x080e0000
 8009df0:	4d414743 	.word	0x4d414743

08009df4 <_ZSt3minIsERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    min(const _Tp& __a, const _Tp& __b)
 8009df4:	b480      	push	{r7}
 8009df6:	b083      	sub	sp, #12
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
 8009dfc:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009e0a:	429a      	cmp	r2, r3
 8009e0c:	da01      	bge.n	8009e12 <_ZSt3minIsERKT_S2_S2_+0x1e>
	return __b;
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	e000      	b.n	8009e14 <_ZSt3minIsERKT_S2_S2_+0x20>
      return __a;
 8009e12:	687b      	ldr	r3, [r7, #4]
    }
 8009e14:	4618      	mov	r0, r3
 8009e16:	370c      	adds	r7, #12
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1e:	4770      	bx	lr

08009e20 <_ZSt3maxIsERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8009e20:	b480      	push	{r7}
 8009e22:	b083      	sub	sp, #12
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
 8009e28:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009e36:	429a      	cmp	r2, r3
 8009e38:	da01      	bge.n	8009e3e <_ZSt3maxIsERKT_S2_S2_+0x1e>
	return __b;
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	e000      	b.n	8009e40 <_ZSt3maxIsERKT_S2_S2_+0x20>
      return __a;
 8009e3e:	687b      	ldr	r3, [r7, #4]
    }
 8009e40:	4618      	mov	r0, r3
 8009e42:	370c      	adds	r7, #12
 8009e44:	46bd      	mov	sp, r7
 8009e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4a:	4770      	bx	lr

08009e4c <_ZN11I2CAbstractC1Ev>:
	virtual bool writeDataMem(uint8_t address, uint8_t reg, const uint8_t *data, uint16_t length) = 0;
	virtual bool readDataMem(uint8_t address, uint8_t reg, uint8_t *data, uint16_t length) = 0;

};

inline I2CAbstract::I2CAbstract()
 8009e4c:	b480      	push	{r7}
 8009e4e:	b083      	sub	sp, #12
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
 8009e54:	4a04      	ldr	r2, [pc, #16]	@ (8009e68 <_ZN11I2CAbstractC1Ev+0x1c>)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	601a      	str	r2, [r3, #0]
{

}
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	370c      	adds	r7, #12
 8009e60:	46bd      	mov	sp, r7
 8009e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e66:	4770      	bx	lr
 8009e68:	0800ab28 	.word	0x0800ab28

08009e6c <_ZN11I2CAbstractD1Ev>:

inline I2CAbstract::~I2CAbstract()
 8009e6c:	b480      	push	{r7}
 8009e6e:	b083      	sub	sp, #12
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
 8009e74:	4a04      	ldr	r2, [pc, #16]	@ (8009e88 <_ZN11I2CAbstractD1Ev+0x1c>)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	601a      	str	r2, [r3, #0]
{

}
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	370c      	adds	r7, #12
 8009e80:	46bd      	mov	sp, r7
 8009e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e86:	4770      	bx	lr
 8009e88:	0800ab28 	.word	0x0800ab28

08009e8c <_ZN11I2CAbstractD0Ev>:
inline I2CAbstract::~I2CAbstract()
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b082      	sub	sp, #8
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
}
 8009e94:	6878      	ldr	r0, [r7, #4]
 8009e96:	f7ff ffe9 	bl	8009e6c <_ZN11I2CAbstractD1Ev>
 8009e9a:	2104      	movs	r1, #4
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	f000 fbf5 	bl	800a68c <_ZdlPvj>
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	3708      	adds	r7, #8
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}

08009eac <_ZN8I2CSTM32C1EP17I2C_HandleTypeDef>:
#include <I2CSTM32.h>

I2CSTM32::I2CSTM32(I2C_HandleTypeDef* newI2CInstance)
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b082      	sub	sp, #8
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
 8009eb4:	6039      	str	r1, [r7, #0]
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	4618      	mov	r0, r3
 8009eba:	f7ff ffc7 	bl	8009e4c <_ZN11I2CAbstractC1Ev>
 8009ebe:	4a05      	ldr	r2, [pc, #20]	@ (8009ed4 <_ZN8I2CSTM32C1EP17I2C_HandleTypeDef+0x28>)
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	601a      	str	r2, [r3, #0]
{
	I2CInstance = newI2CInstance;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	683a      	ldr	r2, [r7, #0]
 8009ec8:	605a      	str	r2, [r3, #4]
}
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	4618      	mov	r0, r3
 8009ece:	3708      	adds	r7, #8
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	bd80      	pop	{r7, pc}
 8009ed4:	0800ab00 	.word	0x0800ab00

08009ed8 <_ZN8I2CSTM32D1Ev>:

I2CSTM32::~I2CSTM32()
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b082      	sub	sp, #8
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
 8009ee0:	4a05      	ldr	r2, [pc, #20]	@ (8009ef8 <_ZN8I2CSTM32D1Ev+0x20>)
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	601a      	str	r2, [r3, #0]
{

}
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	4618      	mov	r0, r3
 8009eea:	f7ff ffbf 	bl	8009e6c <_ZN11I2CAbstractD1Ev>
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	3708      	adds	r7, #8
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	bd80      	pop	{r7, pc}
 8009ef8:	0800ab00 	.word	0x0800ab00

08009efc <_ZN8I2CSTM32D0Ev>:
I2CSTM32::~I2CSTM32()
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b082      	sub	sp, #8
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
}
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f7ff ffe7 	bl	8009ed8 <_ZN8I2CSTM32D1Ev>
 8009f0a:	2108      	movs	r1, #8
 8009f0c:	6878      	ldr	r0, [r7, #4]
 8009f0e:	f000 fbbd 	bl	800a68c <_ZdlPvj>
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	4618      	mov	r0, r3
 8009f16:	3708      	adds	r7, #8
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	bd80      	pop	{r7, pc}

08009f1c <_ZN8I2CSTM328sendDataEtPhy>:

void I2CSTM32 :: sendData(uint16_t address, uint8_t*data,uint64_t length)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b086      	sub	sp, #24
 8009f20:	af02      	add	r7, sp, #8
 8009f22:	60f8      	str	r0, [r7, #12]
 8009f24:	460b      	mov	r3, r1
 8009f26:	607a      	str	r2, [r7, #4]
 8009f28:	817b      	strh	r3, [r7, #10]
	HAL_I2C_Master_Transmit(I2CInstance, address, data, length, 10);
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	6858      	ldr	r0, [r3, #4]
 8009f2e:	8b3b      	ldrh	r3, [r7, #24]
 8009f30:	8979      	ldrh	r1, [r7, #10]
 8009f32:	220a      	movs	r2, #10
 8009f34:	9200      	str	r2, [sp, #0]
 8009f36:	687a      	ldr	r2, [r7, #4]
 8009f38:	f7f8 fc30 	bl	800279c <HAL_I2C_Master_Transmit>
}
 8009f3c:	bf00      	nop
 8009f3e:	3710      	adds	r7, #16
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bd80      	pop	{r7, pc}

08009f44 <_ZN8I2CSTM3211receiveDataEtPhy>:
void I2CSTM32 :: receiveData(uint16_t address, uint8_t*data,uint64_t length)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b086      	sub	sp, #24
 8009f48:	af02      	add	r7, sp, #8
 8009f4a:	60f8      	str	r0, [r7, #12]
 8009f4c:	460b      	mov	r3, r1
 8009f4e:	607a      	str	r2, [r7, #4]
 8009f50:	817b      	strh	r3, [r7, #10]
	HAL_I2C_Master_Receive(I2CInstance, address, data, length, 10);
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	6858      	ldr	r0, [r3, #4]
 8009f56:	8b3b      	ldrh	r3, [r7, #24]
 8009f58:	8979      	ldrh	r1, [r7, #10]
 8009f5a:	220a      	movs	r2, #10
 8009f5c:	9200      	str	r2, [sp, #0]
 8009f5e:	687a      	ldr	r2, [r7, #4]
 8009f60:	f7f8 fd1a 	bl	8002998 <HAL_I2C_Master_Receive>
}
 8009f64:	bf00      	nop
 8009f66:	3710      	adds	r7, #16
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bd80      	pop	{r7, pc}

08009f6c <_ZN8I2CSTM3211sendDataDMAEtPhy>:

void I2CSTM32::sendDataDMA(uint16_t address, uint8_t*data,uint64_t length)
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b084      	sub	sp, #16
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	60f8      	str	r0, [r7, #12]
 8009f74:	460b      	mov	r3, r1
 8009f76:	607a      	str	r2, [r7, #4]
 8009f78:	817b      	strh	r3, [r7, #10]
	HAL_I2C_Master_Transmit_DMA(I2CInstance, address, data, length);
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	6858      	ldr	r0, [r3, #4]
 8009f7e:	8b3b      	ldrh	r3, [r7, #24]
 8009f80:	8979      	ldrh	r1, [r7, #10]
 8009f82:	687a      	ldr	r2, [r7, #4]
 8009f84:	f7f8 ff3a 	bl	8002dfc <HAL_I2C_Master_Transmit_DMA>
}
 8009f88:	bf00      	nop
 8009f8a:	3710      	adds	r7, #16
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}

08009f90 <_ZN8I2CSTM3214receiveDataDMAEtPhy>:
void I2CSTM32::receiveDataDMA(uint16_t address, uint8_t*data,uint64_t length)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b084      	sub	sp, #16
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	60f8      	str	r0, [r7, #12]
 8009f98:	460b      	mov	r3, r1
 8009f9a:	607a      	str	r2, [r7, #4]
 8009f9c:	817b      	strh	r3, [r7, #10]
	HAL_I2C_Master_Receive_DMA(I2CInstance, address, data, length);
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	6858      	ldr	r0, [r3, #4]
 8009fa2:	8b3b      	ldrh	r3, [r7, #24]
 8009fa4:	8979      	ldrh	r1, [r7, #10]
 8009fa6:	687a      	ldr	r2, [r7, #4]
 8009fa8:	f7f9 f854 	bl	8003054 <HAL_I2C_Master_Receive_DMA>
}
 8009fac:	bf00      	nop
 8009fae:	3710      	adds	r7, #16
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	bd80      	pop	{r7, pc}

08009fb4 <_ZN8I2CSTM3212writeDataMemEhhPKht>:

bool I2CSTM32::writeDataMem(uint8_t address, uint8_t reg, const uint8_t *data, uint16_t length)
{
 8009fb4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009fb8:	b08b      	sub	sp, #44	@ 0x2c
 8009fba:	af02      	add	r7, sp, #8
 8009fbc:	60f8      	str	r0, [r7, #12]
 8009fbe:	607b      	str	r3, [r7, #4]
 8009fc0:	460b      	mov	r3, r1
 8009fc2:	72fb      	strb	r3, [r7, #11]
 8009fc4:	4613      	mov	r3, r2
 8009fc6:	72bb      	strb	r3, [r7, #10]
	uint8_t buf[1 + length];
	buf[0] = reg;

	for (uint16_t i = 0; i < length; i++) buf[i + 1] = data[i];
	return HAL_I2C_Master_Transmit(I2CInstance, address, buf, length+1, 10) == HAL_OK;
}
 8009fc8:	466b      	mov	r3, sp
 8009fca:	461e      	mov	r6, r3
	if (data == nullptr || length == 0)
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d003      	beq.n	8009fda <_ZN8I2CSTM3212writeDataMemEhhPKht+0x26>
 8009fd2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d101      	bne.n	8009fde <_ZN8I2CSTM3212writeDataMemEhhPKht+0x2a>
		return false;
 8009fda:	2300      	movs	r3, #0
 8009fdc:	e050      	b.n	800a080 <_ZN8I2CSTM3212writeDataMemEhhPKht+0xcc>
	uint8_t buf[1 + length];
 8009fde:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8009fe2:	1c59      	adds	r1, r3, #1
 8009fe4:	1e4b      	subs	r3, r1, #1
 8009fe6:	61bb      	str	r3, [r7, #24]
 8009fe8:	460a      	mov	r2, r1
 8009fea:	2300      	movs	r3, #0
 8009fec:	4690      	mov	r8, r2
 8009fee:	4699      	mov	r9, r3
 8009ff0:	f04f 0200 	mov.w	r2, #0
 8009ff4:	f04f 0300 	mov.w	r3, #0
 8009ff8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009ffc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a000:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a004:	460a      	mov	r2, r1
 800a006:	2300      	movs	r3, #0
 800a008:	4614      	mov	r4, r2
 800a00a:	461d      	mov	r5, r3
 800a00c:	f04f 0200 	mov.w	r2, #0
 800a010:	f04f 0300 	mov.w	r3, #0
 800a014:	00eb      	lsls	r3, r5, #3
 800a016:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a01a:	00e2      	lsls	r2, r4, #3
 800a01c:	460b      	mov	r3, r1
 800a01e:	3307      	adds	r3, #7
 800a020:	08db      	lsrs	r3, r3, #3
 800a022:	00db      	lsls	r3, r3, #3
 800a024:	ebad 0d03 	sub.w	sp, sp, r3
 800a028:	ab02      	add	r3, sp, #8
 800a02a:	3300      	adds	r3, #0
 800a02c:	617b      	str	r3, [r7, #20]
	buf[0] = reg;
 800a02e:	697b      	ldr	r3, [r7, #20]
 800a030:	7aba      	ldrb	r2, [r7, #10]
 800a032:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < length; i++) buf[i + 1] = data[i];
 800a034:	2300      	movs	r3, #0
 800a036:	83fb      	strh	r3, [r7, #30]
 800a038:	e00a      	b.n	800a050 <_ZN8I2CSTM3212writeDataMemEhhPKht+0x9c>
 800a03a:	8bfb      	ldrh	r3, [r7, #30]
 800a03c:	687a      	ldr	r2, [r7, #4]
 800a03e:	441a      	add	r2, r3
 800a040:	8bfb      	ldrh	r3, [r7, #30]
 800a042:	3301      	adds	r3, #1
 800a044:	7811      	ldrb	r1, [r2, #0]
 800a046:	697a      	ldr	r2, [r7, #20]
 800a048:	54d1      	strb	r1, [r2, r3]
 800a04a:	8bfb      	ldrh	r3, [r7, #30]
 800a04c:	3301      	adds	r3, #1
 800a04e:	83fb      	strh	r3, [r7, #30]
 800a050:	8bfa      	ldrh	r2, [r7, #30]
 800a052:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a056:	429a      	cmp	r2, r3
 800a058:	d3ef      	bcc.n	800a03a <_ZN8I2CSTM3212writeDataMemEhhPKht+0x86>
	return HAL_I2C_Master_Transmit(I2CInstance, address, buf, length+1, 10) == HAL_OK;
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	6858      	ldr	r0, [r3, #4]
 800a05e:	7afb      	ldrb	r3, [r7, #11]
 800a060:	b299      	uxth	r1, r3
 800a062:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a066:	3301      	adds	r3, #1
 800a068:	b29b      	uxth	r3, r3
 800a06a:	220a      	movs	r2, #10
 800a06c:	9200      	str	r2, [sp, #0]
 800a06e:	697a      	ldr	r2, [r7, #20]
 800a070:	f7f8 fb94 	bl	800279c <HAL_I2C_Master_Transmit>
 800a074:	4603      	mov	r3, r0
 800a076:	2b00      	cmp	r3, #0
 800a078:	bf0c      	ite	eq
 800a07a:	2301      	moveq	r3, #1
 800a07c:	2300      	movne	r3, #0
 800a07e:	b2db      	uxtb	r3, r3
 800a080:	46b5      	mov	sp, r6
}
 800a082:	4618      	mov	r0, r3
 800a084:	3724      	adds	r7, #36	@ 0x24
 800a086:	46bd      	mov	sp, r7
 800a088:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800a08c <_ZN8I2CSTM3211readDataMemEhhPht>:
bool I2CSTM32::readDataMem(uint8_t address, uint8_t reg, uint8_t *data, uint16_t length)
{
 800a08c:	b580      	push	{r7, lr}
 800a08e:	b086      	sub	sp, #24
 800a090:	af02      	add	r7, sp, #8
 800a092:	60f8      	str	r0, [r7, #12]
 800a094:	607b      	str	r3, [r7, #4]
 800a096:	460b      	mov	r3, r1
 800a098:	72fb      	strb	r3, [r7, #11]
 800a09a:	4613      	mov	r3, r2
 800a09c:	72bb      	strb	r3, [r7, #10]
	if (data == nullptr || length == 0) return false;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d002      	beq.n	800a0aa <_ZN8I2CSTM3211readDataMemEhhPht+0x1e>
 800a0a4:	8b3b      	ldrh	r3, [r7, #24]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d101      	bne.n	800a0ae <_ZN8I2CSTM3211readDataMemEhhPht+0x22>
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	e024      	b.n	800a0f8 <_ZN8I2CSTM3211readDataMemEhhPht+0x6c>

	if (HAL_I2C_Master_Transmit(I2CInstance, address, &reg, 1, 10) != HAL_OK) return false;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	6858      	ldr	r0, [r3, #4]
 800a0b2:	7afb      	ldrb	r3, [r7, #11]
 800a0b4:	b299      	uxth	r1, r3
 800a0b6:	f107 020a 	add.w	r2, r7, #10
 800a0ba:	230a      	movs	r3, #10
 800a0bc:	9300      	str	r3, [sp, #0]
 800a0be:	2301      	movs	r3, #1
 800a0c0:	f7f8 fb6c 	bl	800279c <HAL_I2C_Master_Transmit>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	bf14      	ite	ne
 800a0ca:	2301      	movne	r3, #1
 800a0cc:	2300      	moveq	r3, #0
 800a0ce:	b2db      	uxtb	r3, r3
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d001      	beq.n	800a0d8 <_ZN8I2CSTM3211readDataMemEhhPht+0x4c>
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	e00f      	b.n	800a0f8 <_ZN8I2CSTM3211readDataMemEhhPht+0x6c>

	return HAL_I2C_Master_Receive(I2CInstance, address, data, length, 10) == HAL_OK;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	6858      	ldr	r0, [r3, #4]
 800a0dc:	7afb      	ldrb	r3, [r7, #11]
 800a0de:	b299      	uxth	r1, r3
 800a0e0:	8b3b      	ldrh	r3, [r7, #24]
 800a0e2:	220a      	movs	r2, #10
 800a0e4:	9200      	str	r2, [sp, #0]
 800a0e6:	687a      	ldr	r2, [r7, #4]
 800a0e8:	f7f8 fc56 	bl	8002998 <HAL_I2C_Master_Receive>
 800a0ec:	4603      	mov	r3, r0
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	bf0c      	ite	eq
 800a0f2:	2301      	moveq	r3, #1
 800a0f4:	2300      	movne	r3, #0
 800a0f6:	b2db      	uxtb	r3, r3
}
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	3710      	adds	r7, #16
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	bd80      	pop	{r7, pc}

0800a100 <_ZN7MPU6050C1EP11I2CAbstract>:

constexpr uint8_t MPU6050_DMP_MEMORY_BANKS        = 8;
constexpr uint16_t MPU6050_DMP_MEMORY_BANK_SIZE   = 256;
constexpr uint8_t MPU6050_DMP_MEMORY_CHUNK_SIZE   = 16;

MPU6050::MPU6050(I2CAbstract *newI2CProtocol)
 800a100:	b480      	push	{r7}
 800a102:	b083      	sub	sp, #12
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
 800a108:	6039      	str	r1, [r7, #0]
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	2200      	movs	r2, #0
 800a10e:	701a      	strb	r2, [r3, #0]
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2218      	movs	r2, #24
 800a114:	705a      	strb	r2, [r3, #1]
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	f04f 428d 	mov.w	r2, #1182793728	@ 0x46800000
 800a11c:	605a      	str	r2, [r3, #4]
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	4a05      	ldr	r2, [pc, #20]	@ (800a138 <_ZN7MPU6050C1EP11I2CAbstract+0x38>)
 800a122:	609a      	str	r2, [r3, #8]
{
	mI2CProtocol = newI2CProtocol;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	683a      	ldr	r2, [r7, #0]
 800a128:	611a      	str	r2, [r3, #16]
}
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	4618      	mov	r0, r3
 800a12e:	370c      	adds	r7, #12
 800a130:	46bd      	mov	sp, r7
 800a132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a136:	4770      	bx	lr
 800a138:	41833333 	.word	0x41833333

0800a13c <_ZN7MPU6050D1Ev>:

MPU6050::~MPU6050()
 800a13c:	b480      	push	{r7}
 800a13e:	b083      	sub	sp, #12
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
{
}
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	4618      	mov	r0, r3
 800a148:	370c      	adds	r7, #12
 800a14a:	46bd      	mov	sp, r7
 800a14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a150:	4770      	bx	lr

0800a152 <_ZN7MPU605010initDeviceEv>:
	setAccelDivideMode(newAccelDevideMode);
	setGyroDivideMode(newGyroDevideMode);
}

bool MPU6050::initDevice()
{
 800a152:	b590      	push	{r4, r7, lr}
 800a154:	b087      	sub	sp, #28
 800a156:	af02      	add	r7, sp, #8
 800a158:	6078      	str	r0, [r7, #4]
	uint8_t data;
	uint8_t regAddress = MPU6050_RA_WHO_AM_I;
 800a15a:	2375      	movs	r3, #117	@ 0x75
 800a15c:	73fb      	strb	r3, [r7, #15]
	mI2CProtocol->readDataMem(MPU6050_DEFAULT_ADDRESS,regAddress,&data,1);
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	6918      	ldr	r0, [r3, #16]
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	691b      	ldr	r3, [r3, #16]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	331c      	adds	r3, #28
 800a16a:	681c      	ldr	r4, [r3, #0]
 800a16c:	f107 030e 	add.w	r3, r7, #14
 800a170:	7bfa      	ldrb	r2, [r7, #15]
 800a172:	2101      	movs	r1, #1
 800a174:	9100      	str	r1, [sp, #0]
 800a176:	2168      	movs	r1, #104	@ 0x68
 800a178:	47a0      	blx	r4
	if(data == 104)
 800a17a:	7bbb      	ldrb	r3, [r7, #14]
 800a17c:	2b68      	cmp	r3, #104	@ 0x68
 800a17e:	d15d      	bne.n	800a23c <_ZN7MPU605010initDeviceEv+0xea>
	{
		data = 0x01;
 800a180:	2301      	movs	r3, #1
 800a182:	73bb      	strb	r3, [r7, #14]
		regAddress = MPU6050_RA_PWR_MGMT_1;
 800a184:	236b      	movs	r3, #107	@ 0x6b
 800a186:	73fb      	strb	r3, [r7, #15]
		mI2CProtocol->writeDataMem(MPU6050_DEFAULT_ADDRESS,regAddress,&data,1);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	6918      	ldr	r0, [r3, #16]
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	691b      	ldr	r3, [r3, #16]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	3318      	adds	r3, #24
 800a194:	681c      	ldr	r4, [r3, #0]
 800a196:	f107 030e 	add.w	r3, r7, #14
 800a19a:	7bfa      	ldrb	r2, [r7, #15]
 800a19c:	2101      	movs	r1, #1
 800a19e:	9100      	str	r1, [sp, #0]
 800a1a0:	2168      	movs	r1, #104	@ 0x68
 800a1a2:	47a0      	blx	r4
		data = 0x02;
 800a1a4:	2302      	movs	r3, #2
 800a1a6:	73bb      	strb	r3, [r7, #14]
		regAddress = MPU6050_RA_SMPLRT_DIV;
 800a1a8:	2319      	movs	r3, #25
 800a1aa:	73fb      	strb	r3, [r7, #15]
		mI2CProtocol->writeDataMem(MPU6050_DEFAULT_ADDRESS,regAddress,&data,1);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	6918      	ldr	r0, [r3, #16]
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	691b      	ldr	r3, [r3, #16]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	3318      	adds	r3, #24
 800a1b8:	681c      	ldr	r4, [r3, #0]
 800a1ba:	f107 030e 	add.w	r3, r7, #14
 800a1be:	7bfa      	ldrb	r2, [r7, #15]
 800a1c0:	2101      	movs	r1, #1
 800a1c2:	9100      	str	r1, [sp, #0]
 800a1c4:	2168      	movs	r1, #104	@ 0x68
 800a1c6:	47a0      	blx	r4
		//config Accel
		data = static_cast<uint8_t>(mAccelDivideMode);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	781b      	ldrb	r3, [r3, #0]
 800a1cc:	73bb      	strb	r3, [r7, #14]
		regAddress = MPU6050_RA_ACCEL_CONFIG;
 800a1ce:	231c      	movs	r3, #28
 800a1d0:	73fb      	strb	r3, [r7, #15]
		mI2CProtocol->writeDataMem(MPU6050_DEFAULT_ADDRESS,regAddress,&data,1);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	6918      	ldr	r0, [r3, #16]
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	691b      	ldr	r3, [r3, #16]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	3318      	adds	r3, #24
 800a1de:	681c      	ldr	r4, [r3, #0]
 800a1e0:	f107 030e 	add.w	r3, r7, #14
 800a1e4:	7bfa      	ldrb	r2, [r7, #15]
 800a1e6:	2101      	movs	r1, #1
 800a1e8:	9100      	str	r1, [sp, #0]
 800a1ea:	2168      	movs	r1, #104	@ 0x68
 800a1ec:	47a0      	blx	r4
		//config Gyro
		data = static_cast<uint8_t>(mGyroDivideMode);
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	785b      	ldrb	r3, [r3, #1]
 800a1f2:	73bb      	strb	r3, [r7, #14]
		regAddress = MPU6050_RA_GYRO_CONFIG;
 800a1f4:	231b      	movs	r3, #27
 800a1f6:	73fb      	strb	r3, [r7, #15]
		mI2CProtocol->writeDataMem(MPU6050_DEFAULT_ADDRESS,regAddress,&data,1);
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6918      	ldr	r0, [r3, #16]
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	691b      	ldr	r3, [r3, #16]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	3318      	adds	r3, #24
 800a204:	681c      	ldr	r4, [r3, #0]
 800a206:	f107 030e 	add.w	r3, r7, #14
 800a20a:	7bfa      	ldrb	r2, [r7, #15]
 800a20c:	2101      	movs	r1, #1
 800a20e:	9100      	str	r1, [sp, #0]
 800a210:	2168      	movs	r1, #104	@ 0x68
 800a212:	47a0      	blx	r4

		data = 0x04;
 800a214:	2304      	movs	r3, #4
 800a216:	73bb      	strb	r3, [r7, #14]
		regAddress = MPU6050_RA_CONFIG;
 800a218:	231a      	movs	r3, #26
 800a21a:	73fb      	strb	r3, [r7, #15]
		mI2CProtocol->writeDataMem(MPU6050_DEFAULT_ADDRESS,regAddress,&data,1);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	6918      	ldr	r0, [r3, #16]
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	691b      	ldr	r3, [r3, #16]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	3318      	adds	r3, #24
 800a228:	681c      	ldr	r4, [r3, #0]
 800a22a:	f107 030e 	add.w	r3, r7, #14
 800a22e:	7bfa      	ldrb	r2, [r7, #15]
 800a230:	2101      	movs	r1, #1
 800a232:	9100      	str	r1, [sp, #0]
 800a234:	2168      	movs	r1, #104	@ 0x68
 800a236:	47a0      	blx	r4
		return true;
 800a238:	2301      	movs	r3, #1
 800a23a:	e000      	b.n	800a23e <_ZN7MPU605010initDeviceEv+0xec>
	}
	else
	{
		return false;
 800a23c:	2300      	movs	r3, #0
	}
}
 800a23e:	4618      	mov	r0, r3
 800a240:	3714      	adds	r7, #20
 800a242:	46bd      	mov	sp, r7
 800a244:	bd90      	pop	{r4, r7, pc}
	...

0800a248 <_ZN7MPU60509calibrateEv>:

void MPU6050::calibrate()
{
 800a248:	b590      	push	{r4, r7, lr}
 800a24a:	b08d      	sub	sp, #52	@ 0x34
 800a24c:	af02      	add	r7, sp, #8
 800a24e:	6078      	str	r0, [r7, #4]
	uint8_t data_read[6];
	int16_t gyro_raw[3];

	int32_t gyro_pitch_cal = 0;
 800a250:	2300      	movs	r3, #0
 800a252:	627b      	str	r3, [r7, #36]	@ 0x24
	int32_t gyro_roll_cal = 0;
 800a254:	2300      	movs	r3, #0
 800a256:	623b      	str	r3, [r7, #32]
	int32_t gyro_yaw_cal = 0;
 800a258:	2300      	movs	r3, #0
 800a25a:	61fb      	str	r3, [r7, #28]

	gyro_cal->gx_cal = 0;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	68db      	ldr	r3, [r3, #12]
 800a260:	2200      	movs	r2, #0
 800a262:	801a      	strh	r2, [r3, #0]
	gyro_cal->gy_cal = 0;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	68db      	ldr	r3, [r3, #12]
 800a268:	2200      	movs	r2, #0
 800a26a:	805a      	strh	r2, [r3, #2]
	gyro_cal->gz_cal = 0;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	68db      	ldr	r3, [r3, #12]
 800a270:	2200      	movs	r2, #0
 800a272:	809a      	strh	r2, [r3, #4]

	for (int i = 0 ; i < 2000 ; i ++)
 800a274:	2300      	movs	r3, #0
 800a276:	61bb      	str	r3, [r7, #24]
 800a278:	e047      	b.n	800a30a <_ZN7MPU60509calibrateEv+0xc2>
	{
		mI2CProtocol->writeDataMem(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_XOUT_H, data_read, 6);
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6918      	ldr	r0, [r3, #16]
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	691b      	ldr	r3, [r3, #16]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	3318      	adds	r3, #24
 800a286:	681c      	ldr	r4, [r3, #0]
 800a288:	f107 0310 	add.w	r3, r7, #16
 800a28c:	2206      	movs	r2, #6
 800a28e:	9200      	str	r2, [sp, #0]
 800a290:	2243      	movs	r2, #67	@ 0x43
 800a292:	2168      	movs	r1, #104	@ 0x68
 800a294:	47a0      	blx	r4
		gyro_raw[0] = (int16_t)(data_read[0] << 8 | data_read[1]);
 800a296:	7c3b      	ldrb	r3, [r7, #16]
 800a298:	b21b      	sxth	r3, r3
 800a29a:	021b      	lsls	r3, r3, #8
 800a29c:	b21a      	sxth	r2, r3
 800a29e:	7c7b      	ldrb	r3, [r7, #17]
 800a2a0:	b21b      	sxth	r3, r3
 800a2a2:	4313      	orrs	r3, r2
 800a2a4:	b21b      	sxth	r3, r3
 800a2a6:	813b      	strh	r3, [r7, #8]
		gyro_raw[1] = (int16_t)(data_read[2] << 8 | data_read[3]);
 800a2a8:	7cbb      	ldrb	r3, [r7, #18]
 800a2aa:	b21b      	sxth	r3, r3
 800a2ac:	021b      	lsls	r3, r3, #8
 800a2ae:	b21a      	sxth	r2, r3
 800a2b0:	7cfb      	ldrb	r3, [r7, #19]
 800a2b2:	b21b      	sxth	r3, r3
 800a2b4:	4313      	orrs	r3, r2
 800a2b6:	b21b      	sxth	r3, r3
 800a2b8:	817b      	strh	r3, [r7, #10]
		gyro_raw[2] = (int16_t)(data_read[4] << 8 | data_read[5]);
 800a2ba:	7d3b      	ldrb	r3, [r7, #20]
 800a2bc:	b21b      	sxth	r3, r3
 800a2be:	021b      	lsls	r3, r3, #8
 800a2c0:	b21a      	sxth	r2, r3
 800a2c2:	7d7b      	ldrb	r3, [r7, #21]
 800a2c4:	b21b      	sxth	r3, r3
 800a2c6:	4313      	orrs	r3, r2
 800a2c8:	b21b      	sxth	r3, r3
 800a2ca:	81bb      	strh	r3, [r7, #12]
		gyro_raw[2] *= -1;
 800a2cc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a2d0:	b29b      	uxth	r3, r3
 800a2d2:	425b      	negs	r3, r3
 800a2d4:	b29b      	uxth	r3, r3
 800a2d6:	b21b      	sxth	r3, r3
 800a2d8:	81bb      	strh	r3, [r7, #12]

		gyro_pitch_cal += gyro_raw[1];
 800a2da:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800a2de:	461a      	mov	r2, r3
 800a2e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2e2:	4413      	add	r3, r2
 800a2e4:	627b      	str	r3, [r7, #36]	@ 0x24
		gyro_roll_cal += gyro_raw[2];
 800a2e6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a2ea:	461a      	mov	r2, r3
 800a2ec:	6a3b      	ldr	r3, [r7, #32]
 800a2ee:	4413      	add	r3, r2
 800a2f0:	623b      	str	r3, [r7, #32]
		gyro_yaw_cal += gyro_raw[3];
 800a2f2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a2f6:	461a      	mov	r2, r3
 800a2f8:	69fb      	ldr	r3, [r7, #28]
 800a2fa:	4413      	add	r3, r2
 800a2fc:	61fb      	str	r3, [r7, #28]
		HAL_Delay(4);
 800a2fe:	2004      	movs	r0, #4
 800a300:	f7f7 fb00 	bl	8001904 <HAL_Delay>
	for (int i = 0 ; i < 2000 ; i ++)
 800a304:	69bb      	ldr	r3, [r7, #24]
 800a306:	3301      	adds	r3, #1
 800a308:	61bb      	str	r3, [r7, #24]
 800a30a:	69bb      	ldr	r3, [r7, #24]
 800a30c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800a310:	dbb3      	blt.n	800a27a <_ZN7MPU60509calibrateEv+0x32>
	}

	gyro_pitch_cal /= 2000;
 800a312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a314:	4a14      	ldr	r2, [pc, #80]	@ (800a368 <_ZN7MPU60509calibrateEv+0x120>)
 800a316:	fb82 1203 	smull	r1, r2, r2, r3
 800a31a:	11d2      	asrs	r2, r2, #7
 800a31c:	17db      	asrs	r3, r3, #31
 800a31e:	1ad3      	subs	r3, r2, r3
 800a320:	627b      	str	r3, [r7, #36]	@ 0x24
	gyro_roll_cal /= 2000;
 800a322:	6a3b      	ldr	r3, [r7, #32]
 800a324:	4a10      	ldr	r2, [pc, #64]	@ (800a368 <_ZN7MPU60509calibrateEv+0x120>)
 800a326:	fb82 1203 	smull	r1, r2, r2, r3
 800a32a:	11d2      	asrs	r2, r2, #7
 800a32c:	17db      	asrs	r3, r3, #31
 800a32e:	1ad3      	subs	r3, r2, r3
 800a330:	623b      	str	r3, [r7, #32]
	gyro_yaw_cal /= 2000;
 800a332:	69fb      	ldr	r3, [r7, #28]
 800a334:	4a0c      	ldr	r2, [pc, #48]	@ (800a368 <_ZN7MPU60509calibrateEv+0x120>)
 800a336:	fb82 1203 	smull	r1, r2, r2, r3
 800a33a:	11d2      	asrs	r2, r2, #7
 800a33c:	17db      	asrs	r3, r3, #31
 800a33e:	1ad3      	subs	r3, r2, r3
 800a340:	61fb      	str	r3, [r7, #28]

	gyro_cal->gx_cal = (int16_t) gyro_pitch_cal;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	68db      	ldr	r3, [r3, #12]
 800a346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a348:	b212      	sxth	r2, r2
 800a34a:	801a      	strh	r2, [r3, #0]
	gyro_cal->gy_cal = (int16_t) gyro_roll_cal;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	68db      	ldr	r3, [r3, #12]
 800a350:	6a3a      	ldr	r2, [r7, #32]
 800a352:	b212      	sxth	r2, r2
 800a354:	805a      	strh	r2, [r3, #2]
	gyro_cal->gz_cal = (int16_t) gyro_yaw_cal;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	68db      	ldr	r3, [r3, #12]
 800a35a:	69fa      	ldr	r2, [r7, #28]
 800a35c:	b212      	sxth	r2, r2
 800a35e:	809a      	strh	r2, [r3, #4]
}
 800a360:	bf00      	nop
 800a362:	372c      	adds	r7, #44	@ 0x2c
 800a364:	46bd      	mov	sp, r7
 800a366:	bd90      	pop	{r4, r7, pc}
 800a368:	10624dd3 	.word	0x10624dd3

0800a36c <_ZN7MPU605012getScaleDataEP10IMU_data_t>:
	rawData->gy = (float)(gy/mGyroDivider);
	rawData->gz = (float)(gz/mGyroDivider);
}

void MPU6050::getScaleData(IMU_data_t *scaleData)
{
 800a36c:	b590      	push	{r4, r7, lr}
 800a36e:	b08d      	sub	sp, #52	@ 0x34
 800a370:	af02      	add	r7, sp, #8
 800a372:	6078      	str	r0, [r7, #4]
 800a374:	6039      	str	r1, [r7, #0]
	uint8_t data[14];
	uint8_t regAddress = MPU6050_RA_ACCEL_XOUT_H;
 800a376:	233b      	movs	r3, #59	@ 0x3b
 800a378:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	mI2CProtocol->readDataMem(MPU6050_DEFAULT_ADDRESS,regAddress,data,14);
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	6918      	ldr	r0, [r3, #16]
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	691b      	ldr	r3, [r3, #16]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	331c      	adds	r3, #28
 800a388:	681c      	ldr	r4, [r3, #0]
 800a38a:	f107 0308 	add.w	r3, r7, #8
 800a38e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a392:	210e      	movs	r1, #14
 800a394:	9100      	str	r1, [sp, #0]
 800a396:	2168      	movs	r1, #104	@ 0x68
 800a398:	47a0      	blx	r4
	int16_t ax,ay,az,gx,gy,gz;
	ax = (int16_t)data[0] << 8 | (int16_t)data[1];
 800a39a:	7a3b      	ldrb	r3, [r7, #8]
 800a39c:	b21b      	sxth	r3, r3
 800a39e:	021b      	lsls	r3, r3, #8
 800a3a0:	b21a      	sxth	r2, r3
 800a3a2:	7a7b      	ldrb	r3, [r7, #9]
 800a3a4:	b21b      	sxth	r3, r3
 800a3a6:	4313      	orrs	r3, r2
 800a3a8:	84bb      	strh	r3, [r7, #36]	@ 0x24
	ay = (int16_t)data[2] << 8 | (int16_t)data[3];
 800a3aa:	7abb      	ldrb	r3, [r7, #10]
 800a3ac:	b21b      	sxth	r3, r3
 800a3ae:	021b      	lsls	r3, r3, #8
 800a3b0:	b21a      	sxth	r2, r3
 800a3b2:	7afb      	ldrb	r3, [r7, #11]
 800a3b4:	b21b      	sxth	r3, r3
 800a3b6:	4313      	orrs	r3, r2
 800a3b8:	847b      	strh	r3, [r7, #34]	@ 0x22
	az = (int16_t)data[4] << 8 | (int16_t)data[5];
 800a3ba:	7b3b      	ldrb	r3, [r7, #12]
 800a3bc:	b21b      	sxth	r3, r3
 800a3be:	021b      	lsls	r3, r3, #8
 800a3c0:	b21a      	sxth	r2, r3
 800a3c2:	7b7b      	ldrb	r3, [r7, #13]
 800a3c4:	b21b      	sxth	r3, r3
 800a3c6:	4313      	orrs	r3, r2
 800a3c8:	843b      	strh	r3, [r7, #32]
	gx = (int16_t)data[8] << 8 | (int16_t)data[9];
 800a3ca:	7c3b      	ldrb	r3, [r7, #16]
 800a3cc:	b21b      	sxth	r3, r3
 800a3ce:	021b      	lsls	r3, r3, #8
 800a3d0:	b21a      	sxth	r2, r3
 800a3d2:	7c7b      	ldrb	r3, [r7, #17]
 800a3d4:	b21b      	sxth	r3, r3
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	83fb      	strh	r3, [r7, #30]
	gy = (int16_t)data[10] << 8 | (int16_t)data[11];
 800a3da:	7cbb      	ldrb	r3, [r7, #18]
 800a3dc:	b21b      	sxth	r3, r3
 800a3de:	021b      	lsls	r3, r3, #8
 800a3e0:	b21a      	sxth	r2, r3
 800a3e2:	7cfb      	ldrb	r3, [r7, #19]
 800a3e4:	b21b      	sxth	r3, r3
 800a3e6:	4313      	orrs	r3, r2
 800a3e8:	83bb      	strh	r3, [r7, #28]
	gz = (int16_t)data[12] << 8 | (int16_t)data[13];
 800a3ea:	7d3b      	ldrb	r3, [r7, #20]
 800a3ec:	b21b      	sxth	r3, r3
 800a3ee:	021b      	lsls	r3, r3, #8
 800a3f0:	b21a      	sxth	r2, r3
 800a3f2:	7d7b      	ldrb	r3, [r7, #21]
 800a3f4:	b21b      	sxth	r3, r3
 800a3f6:	4313      	orrs	r3, r2
 800a3f8:	837b      	strh	r3, [r7, #26]

	gx -= gyro_cal->gx_cal;
 800a3fa:	8bfa      	ldrh	r2, [r7, #30]
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	68db      	ldr	r3, [r3, #12]
 800a400:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a404:	b29b      	uxth	r3, r3
 800a406:	1ad3      	subs	r3, r2, r3
 800a408:	b29b      	uxth	r3, r3
 800a40a:	83fb      	strh	r3, [r7, #30]
	gy -= gyro_cal->gy_cal;
 800a40c:	8bba      	ldrh	r2, [r7, #28]
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	68db      	ldr	r3, [r3, #12]
 800a412:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800a416:	b29b      	uxth	r3, r3
 800a418:	1ad3      	subs	r3, r2, r3
 800a41a:	b29b      	uxth	r3, r3
 800a41c:	83bb      	strh	r3, [r7, #28]
	gz -= gyro_cal->gz_cal;
 800a41e:	8b7a      	ldrh	r2, [r7, #26]
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	68db      	ldr	r3, [r3, #12]
 800a424:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800a428:	b29b      	uxth	r3, r3
 800a42a:	1ad3      	subs	r3, r2, r3
 800a42c:	b29b      	uxth	r3, r3
 800a42e:	837b      	strh	r3, [r7, #26]

	scaleData->ax = (float)(ax/mAccelDivider);
 800a430:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800a434:	ee07 3a90 	vmov	s15, r3
 800a438:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	ed93 7a01 	vldr	s14, [r3, #4]
 800a442:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	edc3 7a00 	vstr	s15, [r3]
	scaleData->ay = (float)(ay/mAccelDivider);
 800a44c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800a450:	ee07 3a90 	vmov	s15, r3
 800a454:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	ed93 7a01 	vldr	s14, [r3, #4]
 800a45e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	edc3 7a01 	vstr	s15, [r3, #4]
	scaleData->az = (float)(az/mAccelDivider);
 800a468:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800a46c:	ee07 3a90 	vmov	s15, r3
 800a470:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	ed93 7a01 	vldr	s14, [r3, #4]
 800a47a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	edc3 7a02 	vstr	s15, [r3, #8]
	int16_t temp_raw = (int16_t)data[6] << 8 | (int16_t)data[7];
 800a484:	7bbb      	ldrb	r3, [r7, #14]
 800a486:	b21b      	sxth	r3, r3
 800a488:	021b      	lsls	r3, r3, #8
 800a48a:	b21a      	sxth	r2, r3
 800a48c:	7bfb      	ldrb	r3, [r7, #15]
 800a48e:	b21b      	sxth	r3, r3
 800a490:	4313      	orrs	r3, r2
 800a492:	833b      	strh	r3, [r7, #24]
	scaleData->temp = temp_raw / 340.0f + 36.53f;
 800a494:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800a498:	ee07 3a90 	vmov	s15, r3
 800a49c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a4a0:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 800a514 <_ZN7MPU605012getScaleDataEP10IMU_data_t+0x1a8>
 800a4a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a4a8:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800a518 <_ZN7MPU605012getScaleDataEP10IMU_data_t+0x1ac>
 800a4ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	edc3 7a03 	vstr	s15, [r3, #12]
	scaleData->gx = (float)(gx/mGyroDivider);
 800a4b6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800a4ba:	ee07 3a90 	vmov	s15, r3
 800a4be:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	ed93 7a02 	vldr	s14, [r3, #8]
 800a4c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a4cc:	683b      	ldr	r3, [r7, #0]
 800a4ce:	edc3 7a04 	vstr	s15, [r3, #16]
	scaleData->gy = (float)(gy/mGyroDivider);
 800a4d2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800a4d6:	ee07 3a90 	vmov	s15, r3
 800a4da:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	ed93 7a02 	vldr	s14, [r3, #8]
 800a4e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a4e8:	683b      	ldr	r3, [r7, #0]
 800a4ea:	edc3 7a05 	vstr	s15, [r3, #20]
	scaleData->gz = (float)(gz/mGyroDivider);
 800a4ee:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800a4f2:	ee07 3a90 	vmov	s15, r3
 800a4f6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	ed93 7a02 	vldr	s14, [r3, #8]
 800a500:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a504:	683b      	ldr	r3, [r7, #0]
 800a506:	edc3 7a06 	vstr	s15, [r3, #24]
}
 800a50a:	bf00      	nop
 800a50c:	372c      	adds	r7, #44	@ 0x2c
 800a50e:	46bd      	mov	sp, r7
 800a510:	bd90      	pop	{r4, r7, pc}
 800a512:	bf00      	nop
 800a514:	43aa0000 	.word	0x43aa0000
 800a518:	42121eb8 	.word	0x42121eb8

0800a51c <_ZN8qmc5883lC1EP11I2CAbstract>:
constexpr uint8_t QMC5883L_CONTROL_REG_1	= 0x09;
constexpr uint8_t QMC5883L_CONTROL_REG_2	= 0x0A;
constexpr uint8_t QMC5883L_PERIOD_REG		= 0x0B;
constexpr uint8_t QMC5883L_ID_REG			= 0x0D;

qmc5883l::qmc5883l(I2CAbstract* newI2CProtocol)
 800a51c:	b480      	push	{r7}
 800a51e:	b083      	sub	sp, #12
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
 800a524:	6039      	str	r1, [r7, #0]
{
	mI2CProtocol = newI2CProtocol;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	683a      	ldr	r2, [r7, #0]
 800a52a:	601a      	str	r2, [r3, #0]
}
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	4618      	mov	r0, r3
 800a530:	370c      	adds	r7, #12
 800a532:	46bd      	mov	sp, r7
 800a534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a538:	4770      	bx	lr

0800a53a <_ZN8qmc5883lD1Ev>:

qmc5883l::~qmc5883l(){}
 800a53a:	b480      	push	{r7}
 800a53c:	b083      	sub	sp, #12
 800a53e:	af00      	add	r7, sp, #0
 800a540:	6078      	str	r0, [r7, #4]
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	4618      	mov	r0, r3
 800a546:	370c      	adds	r7, #12
 800a548:	46bd      	mov	sp, r7
 800a54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54e:	4770      	bx	lr

0800a550 <_ZN8qmc5883l4initEv>:

bool qmc5883l::init()
{
 800a550:	b590      	push	{r4, r7, lr}
 800a552:	b087      	sub	sp, #28
 800a554:	af02      	add	r7, sp, #8
 800a556:	6078      	str	r0, [r7, #4]
	uint8_t check;
	uint8_t data_write;
	data_write = 0x01;
 800a558:	2301      	movs	r3, #1
 800a55a:	73bb      	strb	r3, [r7, #14]
	if (mI2CProtocol->writeDataMem(QMC5883L_DEFAULT_ADDRESS, QMC5883L_PERIOD_REG, &data_write, 1) != HAL_OK)
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6818      	ldr	r0, [r3, #0]
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	3318      	adds	r3, #24
 800a568:	681c      	ldr	r4, [r3, #0]
 800a56a:	f107 030e 	add.w	r3, r7, #14
 800a56e:	2201      	movs	r2, #1
 800a570:	9200      	str	r2, [sp, #0]
 800a572:	220b      	movs	r2, #11
 800a574:	211a      	movs	r1, #26
 800a576:	47a0      	blx	r4
 800a578:	4603      	mov	r3, r0
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	bf14      	ite	ne
 800a57e:	2301      	movne	r3, #1
 800a580:	2300      	moveq	r3, #0
 800a582:	b2db      	uxtb	r3, r3
 800a584:	2b00      	cmp	r3, #0
 800a586:	d001      	beq.n	800a58c <_ZN8qmc5883l4initEv+0x3c>
	{return false;}
 800a588:	2300      	movs	r3, #0
 800a58a:	e032      	b.n	800a5f2 <_ZN8qmc5883l4initEv+0xa2>

	// OSR=512, RNG=8G, ODR=200Hz, Continuous
	data_write = 0x59; // (0x01 << 6) | (0x01 << 4) | (0x10 << 2) | 0x01
 800a58c:	2359      	movs	r3, #89	@ 0x59
 800a58e:	73bb      	strb	r3, [r7, #14]
	if (mI2CProtocol->writeDataMem(QMC5883L_DEFAULT_ADDRESS, QMC5883L_CONTROL_REG_1, &data_write, 1) != HAL_OK)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	6818      	ldr	r0, [r3, #0]
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	3318      	adds	r3, #24
 800a59c:	681c      	ldr	r4, [r3, #0]
 800a59e:	f107 030e 	add.w	r3, r7, #14
 800a5a2:	2201      	movs	r2, #1
 800a5a4:	9200      	str	r2, [sp, #0]
 800a5a6:	2209      	movs	r2, #9
 800a5a8:	211a      	movs	r1, #26
 800a5aa:	47a0      	blx	r4
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	bf14      	ite	ne
 800a5b2:	2301      	movne	r3, #1
 800a5b4:	2300      	moveq	r3, #0
 800a5b6:	b2db      	uxtb	r3, r3
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d001      	beq.n	800a5c0 <_ZN8qmc5883l4initEv+0x70>
	{return false;}
 800a5bc:	2300      	movs	r3, #0
 800a5be:	e018      	b.n	800a5f2 <_ZN8qmc5883l4initEv+0xa2>
	HAL_Delay(5);
 800a5c0:	2005      	movs	r0, #5
 800a5c2:	f7f7 f99f 	bl	8001904 <HAL_Delay>
	mI2CProtocol->readDataMem(QMC5883L_DEFAULT_ADDRESS, QMC5883L_STATUS_REG, &check, 1);
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	6818      	ldr	r0, [r3, #0]
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	331c      	adds	r3, #28
 800a5d2:	681c      	ldr	r4, [r3, #0]
 800a5d4:	f107 030f 	add.w	r3, r7, #15
 800a5d8:	2201      	movs	r2, #1
 800a5da:	9200      	str	r2, [sp, #0]
 800a5dc:	2206      	movs	r2, #6
 800a5de:	211a      	movs	r1, #26
 800a5e0:	47a0      	blx	r4
	if(check & 0x01) return true;
 800a5e2:	7bfb      	ldrb	r3, [r7, #15]
 800a5e4:	f003 0301 	and.w	r3, r3, #1
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d001      	beq.n	800a5f0 <_ZN8qmc5883l4initEv+0xa0>
 800a5ec:	2301      	movs	r3, #1
 800a5ee:	e000      	b.n	800a5f2 <_ZN8qmc5883l4initEv+0xa2>
	return false;
 800a5f0:	2300      	movs	r3, #0
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3714      	adds	r7, #20
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd90      	pop	{r4, r7, pc}

0800a5fa <_ZN8qmc5883l11readRawDataEP9Mag_raw_t>:

bool qmc5883l::readRawData(Mag_raw_t* raw)
{
 800a5fa:	b590      	push	{r4, r7, lr}
 800a5fc:	b087      	sub	sp, #28
 800a5fe:	af02      	add	r7, sp, #8
 800a600:	6078      	str	r0, [r7, #4]
 800a602:	6039      	str	r1, [r7, #0]
	uint8_t data[6];

	if (mI2CProtocol->readDataMem(QMC5883L_DEFAULT_ADDRESS,
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	6818      	ldr	r0, [r3, #0]
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	331c      	adds	r3, #28
 800a610:	681c      	ldr	r4, [r3, #0]
 800a612:	f107 0308 	add.w	r3, r7, #8
 800a616:	2206      	movs	r2, #6
 800a618:	9200      	str	r2, [sp, #0]
 800a61a:	2200      	movs	r2, #0
 800a61c:	211a      	movs	r1, #26
 800a61e:	47a0      	blx	r4
 800a620:	4603      	mov	r3, r0
			QMC5883L_X_LSB_OUT,
			data, 6) != HAL_OK)
 800a622:	2b00      	cmp	r3, #0
 800a624:	bf14      	ite	ne
 800a626:	2301      	movne	r3, #1
 800a628:	2300      	moveq	r3, #0
 800a62a:	b2db      	uxtb	r3, r3
	if (mI2CProtocol->readDataMem(QMC5883L_DEFAULT_ADDRESS,
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d001      	beq.n	800a634 <_ZN8qmc5883l11readRawDataEP9Mag_raw_t+0x3a>
		return false;
 800a630:	2300      	movs	r3, #0
 800a632:	e027      	b.n	800a684 <_ZN8qmc5883l11readRawDataEP9Mag_raw_t+0x8a>

	raw->mx_raw = (int16_t)((data[1] << 8) | data[0]);
 800a634:	7a7b      	ldrb	r3, [r7, #9]
 800a636:	b21b      	sxth	r3, r3
 800a638:	021b      	lsls	r3, r3, #8
 800a63a:	b21a      	sxth	r2, r3
 800a63c:	7a3b      	ldrb	r3, [r7, #8]
 800a63e:	b21b      	sxth	r3, r3
 800a640:	4313      	orrs	r3, r2
 800a642:	b21a      	sxth	r2, r3
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	801a      	strh	r2, [r3, #0]
	raw->my_raw = (int16_t)((data[3] << 8) | data[2]);
 800a648:	7afb      	ldrb	r3, [r7, #11]
 800a64a:	b21b      	sxth	r3, r3
 800a64c:	021b      	lsls	r3, r3, #8
 800a64e:	b21a      	sxth	r2, r3
 800a650:	7abb      	ldrb	r3, [r7, #10]
 800a652:	b21b      	sxth	r3, r3
 800a654:	4313      	orrs	r3, r2
 800a656:	b21a      	sxth	r2, r3
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	805a      	strh	r2, [r3, #2]
	raw->mz_raw = (int16_t)((data[5] << 8) | data[4]);
 800a65c:	7b7b      	ldrb	r3, [r7, #13]
 800a65e:	b21b      	sxth	r3, r3
 800a660:	021b      	lsls	r3, r3, #8
 800a662:	b21a      	sxth	r2, r3
 800a664:	7b3b      	ldrb	r3, [r7, #12]
 800a666:	b21b      	sxth	r3, r3
 800a668:	4313      	orrs	r3, r2
 800a66a:	b21a      	sxth	r2, r3
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	809a      	strh	r2, [r3, #4]

	// Axis remap (board-specific)
	raw->mx_raw *= -1;
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a676:	b29b      	uxth	r3, r3
 800a678:	425b      	negs	r3, r3
 800a67a:	b29b      	uxth	r3, r3
 800a67c:	b21a      	sxth	r2, r3
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	801a      	strh	r2, [r3, #0]

	return true;
 800a682:	2301      	movs	r3, #1
}
 800a684:	4618      	mov	r0, r3
 800a686:	3714      	adds	r7, #20
 800a688:	46bd      	mov	sp, r7
 800a68a:	bd90      	pop	{r4, r7, pc}

0800a68c <_ZdlPvj>:
 800a68c:	f000 b80f 	b.w	800a6ae <_ZdlPv>

0800a690 <__cxa_guard_acquire>:
 800a690:	6802      	ldr	r2, [r0, #0]
 800a692:	07d2      	lsls	r2, r2, #31
 800a694:	4603      	mov	r3, r0
 800a696:	d405      	bmi.n	800a6a4 <__cxa_guard_acquire+0x14>
 800a698:	7842      	ldrb	r2, [r0, #1]
 800a69a:	b102      	cbz	r2, 800a69e <__cxa_guard_acquire+0xe>
 800a69c:	deff      	udf	#255	@ 0xff
 800a69e:	2001      	movs	r0, #1
 800a6a0:	7058      	strb	r0, [r3, #1]
 800a6a2:	4770      	bx	lr
 800a6a4:	2000      	movs	r0, #0
 800a6a6:	4770      	bx	lr

0800a6a8 <__cxa_guard_release>:
 800a6a8:	2301      	movs	r3, #1
 800a6aa:	6003      	str	r3, [r0, #0]
 800a6ac:	4770      	bx	lr

0800a6ae <_ZdlPv>:
 800a6ae:	f000 b831 	b.w	800a714 <free>
	...

0800a6b4 <sqrtf>:
 800a6b4:	b508      	push	{r3, lr}
 800a6b6:	ed2d 8b02 	vpush	{d8}
 800a6ba:	eeb0 8a40 	vmov.f32	s16, s0
 800a6be:	f000 f817 	bl	800a6f0 <__ieee754_sqrtf>
 800a6c2:	eeb4 8a48 	vcmp.f32	s16, s16
 800a6c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6ca:	d60c      	bvs.n	800a6e6 <sqrtf+0x32>
 800a6cc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a6ec <sqrtf+0x38>
 800a6d0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a6d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6d8:	d505      	bpl.n	800a6e6 <sqrtf+0x32>
 800a6da:	f000 f8e9 	bl	800a8b0 <__errno>
 800a6de:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a6e2:	2321      	movs	r3, #33	@ 0x21
 800a6e4:	6003      	str	r3, [r0, #0]
 800a6e6:	ecbd 8b02 	vpop	{d8}
 800a6ea:	bd08      	pop	{r3, pc}
 800a6ec:	00000000 	.word	0x00000000

0800a6f0 <__ieee754_sqrtf>:
 800a6f0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a6f4:	4770      	bx	lr

0800a6f6 <atexit>:
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	4601      	mov	r1, r0
 800a6fa:	461a      	mov	r2, r3
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	f000 b911 	b.w	800a924 <__register_exitproc>
	...

0800a704 <malloc>:
 800a704:	4b02      	ldr	r3, [pc, #8]	@ (800a710 <malloc+0xc>)
 800a706:	4601      	mov	r1, r0
 800a708:	6818      	ldr	r0, [r3, #0]
 800a70a:	f000 b82d 	b.w	800a768 <_malloc_r>
 800a70e:	bf00      	nop
 800a710:	20000030 	.word	0x20000030

0800a714 <free>:
 800a714:	4b02      	ldr	r3, [pc, #8]	@ (800a720 <free+0xc>)
 800a716:	4601      	mov	r1, r0
 800a718:	6818      	ldr	r0, [r3, #0]
 800a71a:	f000 b95f 	b.w	800a9dc <_free_r>
 800a71e:	bf00      	nop
 800a720:	20000030 	.word	0x20000030

0800a724 <sbrk_aligned>:
 800a724:	b570      	push	{r4, r5, r6, lr}
 800a726:	4e0f      	ldr	r6, [pc, #60]	@ (800a764 <sbrk_aligned+0x40>)
 800a728:	460c      	mov	r4, r1
 800a72a:	6831      	ldr	r1, [r6, #0]
 800a72c:	4605      	mov	r5, r0
 800a72e:	b911      	cbnz	r1, 800a736 <sbrk_aligned+0x12>
 800a730:	f000 f8ae 	bl	800a890 <_sbrk_r>
 800a734:	6030      	str	r0, [r6, #0]
 800a736:	4621      	mov	r1, r4
 800a738:	4628      	mov	r0, r5
 800a73a:	f000 f8a9 	bl	800a890 <_sbrk_r>
 800a73e:	1c43      	adds	r3, r0, #1
 800a740:	d103      	bne.n	800a74a <sbrk_aligned+0x26>
 800a742:	f04f 34ff 	mov.w	r4, #4294967295
 800a746:	4620      	mov	r0, r4
 800a748:	bd70      	pop	{r4, r5, r6, pc}
 800a74a:	1cc4      	adds	r4, r0, #3
 800a74c:	f024 0403 	bic.w	r4, r4, #3
 800a750:	42a0      	cmp	r0, r4
 800a752:	d0f8      	beq.n	800a746 <sbrk_aligned+0x22>
 800a754:	1a21      	subs	r1, r4, r0
 800a756:	4628      	mov	r0, r5
 800a758:	f000 f89a 	bl	800a890 <_sbrk_r>
 800a75c:	3001      	adds	r0, #1
 800a75e:	d1f2      	bne.n	800a746 <sbrk_aligned+0x22>
 800a760:	e7ef      	b.n	800a742 <sbrk_aligned+0x1e>
 800a762:	bf00      	nop
 800a764:	2000807c 	.word	0x2000807c

0800a768 <_malloc_r>:
 800a768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a76c:	1ccd      	adds	r5, r1, #3
 800a76e:	f025 0503 	bic.w	r5, r5, #3
 800a772:	3508      	adds	r5, #8
 800a774:	2d0c      	cmp	r5, #12
 800a776:	bf38      	it	cc
 800a778:	250c      	movcc	r5, #12
 800a77a:	2d00      	cmp	r5, #0
 800a77c:	4606      	mov	r6, r0
 800a77e:	db01      	blt.n	800a784 <_malloc_r+0x1c>
 800a780:	42a9      	cmp	r1, r5
 800a782:	d904      	bls.n	800a78e <_malloc_r+0x26>
 800a784:	230c      	movs	r3, #12
 800a786:	6033      	str	r3, [r6, #0]
 800a788:	2000      	movs	r0, #0
 800a78a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a78e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a864 <_malloc_r+0xfc>
 800a792:	f000 f869 	bl	800a868 <__malloc_lock>
 800a796:	f8d8 3000 	ldr.w	r3, [r8]
 800a79a:	461c      	mov	r4, r3
 800a79c:	bb44      	cbnz	r4, 800a7f0 <_malloc_r+0x88>
 800a79e:	4629      	mov	r1, r5
 800a7a0:	4630      	mov	r0, r6
 800a7a2:	f7ff ffbf 	bl	800a724 <sbrk_aligned>
 800a7a6:	1c43      	adds	r3, r0, #1
 800a7a8:	4604      	mov	r4, r0
 800a7aa:	d158      	bne.n	800a85e <_malloc_r+0xf6>
 800a7ac:	f8d8 4000 	ldr.w	r4, [r8]
 800a7b0:	4627      	mov	r7, r4
 800a7b2:	2f00      	cmp	r7, #0
 800a7b4:	d143      	bne.n	800a83e <_malloc_r+0xd6>
 800a7b6:	2c00      	cmp	r4, #0
 800a7b8:	d04b      	beq.n	800a852 <_malloc_r+0xea>
 800a7ba:	6823      	ldr	r3, [r4, #0]
 800a7bc:	4639      	mov	r1, r7
 800a7be:	4630      	mov	r0, r6
 800a7c0:	eb04 0903 	add.w	r9, r4, r3
 800a7c4:	f000 f864 	bl	800a890 <_sbrk_r>
 800a7c8:	4581      	cmp	r9, r0
 800a7ca:	d142      	bne.n	800a852 <_malloc_r+0xea>
 800a7cc:	6821      	ldr	r1, [r4, #0]
 800a7ce:	1a6d      	subs	r5, r5, r1
 800a7d0:	4629      	mov	r1, r5
 800a7d2:	4630      	mov	r0, r6
 800a7d4:	f7ff ffa6 	bl	800a724 <sbrk_aligned>
 800a7d8:	3001      	adds	r0, #1
 800a7da:	d03a      	beq.n	800a852 <_malloc_r+0xea>
 800a7dc:	6823      	ldr	r3, [r4, #0]
 800a7de:	442b      	add	r3, r5
 800a7e0:	6023      	str	r3, [r4, #0]
 800a7e2:	f8d8 3000 	ldr.w	r3, [r8]
 800a7e6:	685a      	ldr	r2, [r3, #4]
 800a7e8:	bb62      	cbnz	r2, 800a844 <_malloc_r+0xdc>
 800a7ea:	f8c8 7000 	str.w	r7, [r8]
 800a7ee:	e00f      	b.n	800a810 <_malloc_r+0xa8>
 800a7f0:	6822      	ldr	r2, [r4, #0]
 800a7f2:	1b52      	subs	r2, r2, r5
 800a7f4:	d420      	bmi.n	800a838 <_malloc_r+0xd0>
 800a7f6:	2a0b      	cmp	r2, #11
 800a7f8:	d917      	bls.n	800a82a <_malloc_r+0xc2>
 800a7fa:	1961      	adds	r1, r4, r5
 800a7fc:	42a3      	cmp	r3, r4
 800a7fe:	6025      	str	r5, [r4, #0]
 800a800:	bf18      	it	ne
 800a802:	6059      	strne	r1, [r3, #4]
 800a804:	6863      	ldr	r3, [r4, #4]
 800a806:	bf08      	it	eq
 800a808:	f8c8 1000 	streq.w	r1, [r8]
 800a80c:	5162      	str	r2, [r4, r5]
 800a80e:	604b      	str	r3, [r1, #4]
 800a810:	4630      	mov	r0, r6
 800a812:	f000 f82f 	bl	800a874 <__malloc_unlock>
 800a816:	f104 000b 	add.w	r0, r4, #11
 800a81a:	1d23      	adds	r3, r4, #4
 800a81c:	f020 0007 	bic.w	r0, r0, #7
 800a820:	1ac2      	subs	r2, r0, r3
 800a822:	bf1c      	itt	ne
 800a824:	1a1b      	subne	r3, r3, r0
 800a826:	50a3      	strne	r3, [r4, r2]
 800a828:	e7af      	b.n	800a78a <_malloc_r+0x22>
 800a82a:	6862      	ldr	r2, [r4, #4]
 800a82c:	42a3      	cmp	r3, r4
 800a82e:	bf0c      	ite	eq
 800a830:	f8c8 2000 	streq.w	r2, [r8]
 800a834:	605a      	strne	r2, [r3, #4]
 800a836:	e7eb      	b.n	800a810 <_malloc_r+0xa8>
 800a838:	4623      	mov	r3, r4
 800a83a:	6864      	ldr	r4, [r4, #4]
 800a83c:	e7ae      	b.n	800a79c <_malloc_r+0x34>
 800a83e:	463c      	mov	r4, r7
 800a840:	687f      	ldr	r7, [r7, #4]
 800a842:	e7b6      	b.n	800a7b2 <_malloc_r+0x4a>
 800a844:	461a      	mov	r2, r3
 800a846:	685b      	ldr	r3, [r3, #4]
 800a848:	42a3      	cmp	r3, r4
 800a84a:	d1fb      	bne.n	800a844 <_malloc_r+0xdc>
 800a84c:	2300      	movs	r3, #0
 800a84e:	6053      	str	r3, [r2, #4]
 800a850:	e7de      	b.n	800a810 <_malloc_r+0xa8>
 800a852:	230c      	movs	r3, #12
 800a854:	6033      	str	r3, [r6, #0]
 800a856:	4630      	mov	r0, r6
 800a858:	f000 f80c 	bl	800a874 <__malloc_unlock>
 800a85c:	e794      	b.n	800a788 <_malloc_r+0x20>
 800a85e:	6005      	str	r5, [r0, #0]
 800a860:	e7d6      	b.n	800a810 <_malloc_r+0xa8>
 800a862:	bf00      	nop
 800a864:	20008080 	.word	0x20008080

0800a868 <__malloc_lock>:
 800a868:	4801      	ldr	r0, [pc, #4]	@ (800a870 <__malloc_lock+0x8>)
 800a86a:	f000 b84b 	b.w	800a904 <__retarget_lock_acquire_recursive>
 800a86e:	bf00      	nop
 800a870:	200081c0 	.word	0x200081c0

0800a874 <__malloc_unlock>:
 800a874:	4801      	ldr	r0, [pc, #4]	@ (800a87c <__malloc_unlock+0x8>)
 800a876:	f000 b846 	b.w	800a906 <__retarget_lock_release_recursive>
 800a87a:	bf00      	nop
 800a87c:	200081c0 	.word	0x200081c0

0800a880 <memset>:
 800a880:	4402      	add	r2, r0
 800a882:	4603      	mov	r3, r0
 800a884:	4293      	cmp	r3, r2
 800a886:	d100      	bne.n	800a88a <memset+0xa>
 800a888:	4770      	bx	lr
 800a88a:	f803 1b01 	strb.w	r1, [r3], #1
 800a88e:	e7f9      	b.n	800a884 <memset+0x4>

0800a890 <_sbrk_r>:
 800a890:	b538      	push	{r3, r4, r5, lr}
 800a892:	4d06      	ldr	r5, [pc, #24]	@ (800a8ac <_sbrk_r+0x1c>)
 800a894:	2300      	movs	r3, #0
 800a896:	4604      	mov	r4, r0
 800a898:	4608      	mov	r0, r1
 800a89a:	602b      	str	r3, [r5, #0]
 800a89c:	f7f6 fb5c 	bl	8000f58 <_sbrk>
 800a8a0:	1c43      	adds	r3, r0, #1
 800a8a2:	d102      	bne.n	800a8aa <_sbrk_r+0x1a>
 800a8a4:	682b      	ldr	r3, [r5, #0]
 800a8a6:	b103      	cbz	r3, 800a8aa <_sbrk_r+0x1a>
 800a8a8:	6023      	str	r3, [r4, #0]
 800a8aa:	bd38      	pop	{r3, r4, r5, pc}
 800a8ac:	200081bc 	.word	0x200081bc

0800a8b0 <__errno>:
 800a8b0:	4b01      	ldr	r3, [pc, #4]	@ (800a8b8 <__errno+0x8>)
 800a8b2:	6818      	ldr	r0, [r3, #0]
 800a8b4:	4770      	bx	lr
 800a8b6:	bf00      	nop
 800a8b8:	20000030 	.word	0x20000030

0800a8bc <__libc_init_array>:
 800a8bc:	b570      	push	{r4, r5, r6, lr}
 800a8be:	4d0d      	ldr	r5, [pc, #52]	@ (800a8f4 <__libc_init_array+0x38>)
 800a8c0:	4c0d      	ldr	r4, [pc, #52]	@ (800a8f8 <__libc_init_array+0x3c>)
 800a8c2:	1b64      	subs	r4, r4, r5
 800a8c4:	10a4      	asrs	r4, r4, #2
 800a8c6:	2600      	movs	r6, #0
 800a8c8:	42a6      	cmp	r6, r4
 800a8ca:	d109      	bne.n	800a8e0 <__libc_init_array+0x24>
 800a8cc:	4d0b      	ldr	r5, [pc, #44]	@ (800a8fc <__libc_init_array+0x40>)
 800a8ce:	4c0c      	ldr	r4, [pc, #48]	@ (800a900 <__libc_init_array+0x44>)
 800a8d0:	f000 f8ce 	bl	800aa70 <_init>
 800a8d4:	1b64      	subs	r4, r4, r5
 800a8d6:	10a4      	asrs	r4, r4, #2
 800a8d8:	2600      	movs	r6, #0
 800a8da:	42a6      	cmp	r6, r4
 800a8dc:	d105      	bne.n	800a8ea <__libc_init_array+0x2e>
 800a8de:	bd70      	pop	{r4, r5, r6, pc}
 800a8e0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a8e4:	4798      	blx	r3
 800a8e6:	3601      	adds	r6, #1
 800a8e8:	e7ee      	b.n	800a8c8 <__libc_init_array+0xc>
 800a8ea:	f855 3b04 	ldr.w	r3, [r5], #4
 800a8ee:	4798      	blx	r3
 800a8f0:	3601      	adds	r6, #1
 800a8f2:	e7f2      	b.n	800a8da <__libc_init_array+0x1e>
 800a8f4:	0800ab50 	.word	0x0800ab50
 800a8f8:	0800ab50 	.word	0x0800ab50
 800a8fc:	0800ab50 	.word	0x0800ab50
 800a900:	0800ab54 	.word	0x0800ab54

0800a904 <__retarget_lock_acquire_recursive>:
 800a904:	4770      	bx	lr

0800a906 <__retarget_lock_release_recursive>:
 800a906:	4770      	bx	lr

0800a908 <memcpy>:
 800a908:	440a      	add	r2, r1
 800a90a:	4291      	cmp	r1, r2
 800a90c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a910:	d100      	bne.n	800a914 <memcpy+0xc>
 800a912:	4770      	bx	lr
 800a914:	b510      	push	{r4, lr}
 800a916:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a91a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a91e:	4291      	cmp	r1, r2
 800a920:	d1f9      	bne.n	800a916 <memcpy+0xe>
 800a922:	bd10      	pop	{r4, pc}

0800a924 <__register_exitproc>:
 800a924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a928:	4d27      	ldr	r5, [pc, #156]	@ (800a9c8 <__register_exitproc+0xa4>)
 800a92a:	4607      	mov	r7, r0
 800a92c:	6828      	ldr	r0, [r5, #0]
 800a92e:	4691      	mov	r9, r2
 800a930:	460e      	mov	r6, r1
 800a932:	4698      	mov	r8, r3
 800a934:	f7ff ffe6 	bl	800a904 <__retarget_lock_acquire_recursive>
 800a938:	4a24      	ldr	r2, [pc, #144]	@ (800a9cc <__register_exitproc+0xa8>)
 800a93a:	6814      	ldr	r4, [r2, #0]
 800a93c:	b93c      	cbnz	r4, 800a94e <__register_exitproc+0x2a>
 800a93e:	4b24      	ldr	r3, [pc, #144]	@ (800a9d0 <__register_exitproc+0xac>)
 800a940:	6013      	str	r3, [r2, #0]
 800a942:	4a24      	ldr	r2, [pc, #144]	@ (800a9d4 <__register_exitproc+0xb0>)
 800a944:	b112      	cbz	r2, 800a94c <__register_exitproc+0x28>
 800a946:	6812      	ldr	r2, [r2, #0]
 800a948:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 800a94c:	4c20      	ldr	r4, [pc, #128]	@ (800a9d0 <__register_exitproc+0xac>)
 800a94e:	6863      	ldr	r3, [r4, #4]
 800a950:	2b1f      	cmp	r3, #31
 800a952:	dd06      	ble.n	800a962 <__register_exitproc+0x3e>
 800a954:	6828      	ldr	r0, [r5, #0]
 800a956:	f7ff ffd6 	bl	800a906 <__retarget_lock_release_recursive>
 800a95a:	f04f 30ff 	mov.w	r0, #4294967295
 800a95e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a962:	b32f      	cbz	r7, 800a9b0 <__register_exitproc+0x8c>
 800a964:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 800a968:	b968      	cbnz	r0, 800a986 <__register_exitproc+0x62>
 800a96a:	4b1b      	ldr	r3, [pc, #108]	@ (800a9d8 <__register_exitproc+0xb4>)
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d0f1      	beq.n	800a954 <__register_exitproc+0x30>
 800a970:	f44f 7084 	mov.w	r0, #264	@ 0x108
 800a974:	f7ff fec6 	bl	800a704 <malloc>
 800a978:	2800      	cmp	r0, #0
 800a97a:	d0eb      	beq.n	800a954 <__register_exitproc+0x30>
 800a97c:	2300      	movs	r3, #0
 800a97e:	e9c0 3340 	strd	r3, r3, [r0, #256]	@ 0x100
 800a982:	f8c4 0088 	str.w	r0, [r4, #136]	@ 0x88
 800a986:	6863      	ldr	r3, [r4, #4]
 800a988:	f840 9023 	str.w	r9, [r0, r3, lsl #2]
 800a98c:	2201      	movs	r2, #1
 800a98e:	409a      	lsls	r2, r3
 800a990:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 800a994:	f8d0 3100 	ldr.w	r3, [r0, #256]	@ 0x100
 800a998:	4313      	orrs	r3, r2
 800a99a:	f8c0 3100 	str.w	r3, [r0, #256]	@ 0x100
 800a99e:	2f02      	cmp	r7, #2
 800a9a0:	f8c1 8080 	str.w	r8, [r1, #128]	@ 0x80
 800a9a4:	bf02      	ittt	eq
 800a9a6:	f8d0 3104 	ldreq.w	r3, [r0, #260]	@ 0x104
 800a9aa:	4313      	orreq	r3, r2
 800a9ac:	f8c0 3104 	streq.w	r3, [r0, #260]	@ 0x104
 800a9b0:	6863      	ldr	r3, [r4, #4]
 800a9b2:	6828      	ldr	r0, [r5, #0]
 800a9b4:	1c5a      	adds	r2, r3, #1
 800a9b6:	3302      	adds	r3, #2
 800a9b8:	6062      	str	r2, [r4, #4]
 800a9ba:	f844 6023 	str.w	r6, [r4, r3, lsl #2]
 800a9be:	f7ff ffa2 	bl	800a906 <__retarget_lock_release_recursive>
 800a9c2:	2000      	movs	r0, #0
 800a9c4:	e7cb      	b.n	800a95e <__register_exitproc+0x3a>
 800a9c6:	bf00      	nop
 800a9c8:	20000080 	.word	0x20000080
 800a9cc:	20008250 	.word	0x20008250
 800a9d0:	200081c4 	.word	0x200081c4
 800a9d4:	00000000 	.word	0x00000000
 800a9d8:	0800a705 	.word	0x0800a705

0800a9dc <_free_r>:
 800a9dc:	b538      	push	{r3, r4, r5, lr}
 800a9de:	4605      	mov	r5, r0
 800a9e0:	2900      	cmp	r1, #0
 800a9e2:	d041      	beq.n	800aa68 <_free_r+0x8c>
 800a9e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9e8:	1f0c      	subs	r4, r1, #4
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	bfb8      	it	lt
 800a9ee:	18e4      	addlt	r4, r4, r3
 800a9f0:	f7ff ff3a 	bl	800a868 <__malloc_lock>
 800a9f4:	4a1d      	ldr	r2, [pc, #116]	@ (800aa6c <_free_r+0x90>)
 800a9f6:	6813      	ldr	r3, [r2, #0]
 800a9f8:	b933      	cbnz	r3, 800aa08 <_free_r+0x2c>
 800a9fa:	6063      	str	r3, [r4, #4]
 800a9fc:	6014      	str	r4, [r2, #0]
 800a9fe:	4628      	mov	r0, r5
 800aa00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa04:	f7ff bf36 	b.w	800a874 <__malloc_unlock>
 800aa08:	42a3      	cmp	r3, r4
 800aa0a:	d908      	bls.n	800aa1e <_free_r+0x42>
 800aa0c:	6820      	ldr	r0, [r4, #0]
 800aa0e:	1821      	adds	r1, r4, r0
 800aa10:	428b      	cmp	r3, r1
 800aa12:	bf01      	itttt	eq
 800aa14:	6819      	ldreq	r1, [r3, #0]
 800aa16:	685b      	ldreq	r3, [r3, #4]
 800aa18:	1809      	addeq	r1, r1, r0
 800aa1a:	6021      	streq	r1, [r4, #0]
 800aa1c:	e7ed      	b.n	800a9fa <_free_r+0x1e>
 800aa1e:	461a      	mov	r2, r3
 800aa20:	685b      	ldr	r3, [r3, #4]
 800aa22:	b10b      	cbz	r3, 800aa28 <_free_r+0x4c>
 800aa24:	42a3      	cmp	r3, r4
 800aa26:	d9fa      	bls.n	800aa1e <_free_r+0x42>
 800aa28:	6811      	ldr	r1, [r2, #0]
 800aa2a:	1850      	adds	r0, r2, r1
 800aa2c:	42a0      	cmp	r0, r4
 800aa2e:	d10b      	bne.n	800aa48 <_free_r+0x6c>
 800aa30:	6820      	ldr	r0, [r4, #0]
 800aa32:	4401      	add	r1, r0
 800aa34:	1850      	adds	r0, r2, r1
 800aa36:	4283      	cmp	r3, r0
 800aa38:	6011      	str	r1, [r2, #0]
 800aa3a:	d1e0      	bne.n	800a9fe <_free_r+0x22>
 800aa3c:	6818      	ldr	r0, [r3, #0]
 800aa3e:	685b      	ldr	r3, [r3, #4]
 800aa40:	6053      	str	r3, [r2, #4]
 800aa42:	4408      	add	r0, r1
 800aa44:	6010      	str	r0, [r2, #0]
 800aa46:	e7da      	b.n	800a9fe <_free_r+0x22>
 800aa48:	d902      	bls.n	800aa50 <_free_r+0x74>
 800aa4a:	230c      	movs	r3, #12
 800aa4c:	602b      	str	r3, [r5, #0]
 800aa4e:	e7d6      	b.n	800a9fe <_free_r+0x22>
 800aa50:	6820      	ldr	r0, [r4, #0]
 800aa52:	1821      	adds	r1, r4, r0
 800aa54:	428b      	cmp	r3, r1
 800aa56:	bf04      	itt	eq
 800aa58:	6819      	ldreq	r1, [r3, #0]
 800aa5a:	685b      	ldreq	r3, [r3, #4]
 800aa5c:	6063      	str	r3, [r4, #4]
 800aa5e:	bf04      	itt	eq
 800aa60:	1809      	addeq	r1, r1, r0
 800aa62:	6021      	streq	r1, [r4, #0]
 800aa64:	6054      	str	r4, [r2, #4]
 800aa66:	e7ca      	b.n	800a9fe <_free_r+0x22>
 800aa68:	bd38      	pop	{r3, r4, r5, pc}
 800aa6a:	bf00      	nop
 800aa6c:	20008080 	.word	0x20008080

0800aa70 <_init>:
 800aa70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa72:	bf00      	nop
 800aa74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa76:	bc08      	pop	{r3}
 800aa78:	469e      	mov	lr, r3
 800aa7a:	4770      	bx	lr

0800aa7c <_fini>:
 800aa7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa7e:	bf00      	nop
 800aa80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa82:	bc08      	pop	{r3}
 800aa84:	469e      	mov	lr, r3
 800aa86:	4770      	bx	lr
