{
  "module_name": "pinctrl-mdm9607.c",
  "hash_id": "5acea236c1e1983f26338a6771453d2f48364a998c4012d754989ad13420311c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-mdm9607.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\nstatic const struct pinctrl_pin_desc mdm9607_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"SDC1_CLK\"),\n\tPINCTRL_PIN(81, \"SDC1_CMD\"),\n\tPINCTRL_PIN(82, \"SDC1_DATA\"),\n\tPINCTRL_PIN(83, \"SDC2_CLK\"),\n\tPINCTRL_PIN(84, \"SDC2_CMD\"),\n\tPINCTRL_PIN(85, \"SDC2_DATA\"),\n\tPINCTRL_PIN(86, \"QDSD_CLK\"),\n\tPINCTRL_PIN(87, \"QDSD_CMD\"),\n\tPINCTRL_PIN(88, \"QDSD_DATA0\"),\n\tPINCTRL_PIN(89, \"QDSD_DATA1\"),\n\tPINCTRL_PIN(90, \"QDSD_DATA2\"),\n\tPINCTRL_PIN(91, \"QDSD_DATA3\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin)\t\\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\n\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\nDECLARE_MSM_GPIO_PINS(47);\nDECLARE_MSM_GPIO_PINS(48);\nDECLARE_MSM_GPIO_PINS(49);\nDECLARE_MSM_GPIO_PINS(50);\nDECLARE_MSM_GPIO_PINS(51);\nDECLARE_MSM_GPIO_PINS(52);\nDECLARE_MSM_GPIO_PINS(53);\nDECLARE_MSM_GPIO_PINS(54);\nDECLARE_MSM_GPIO_PINS(55);\nDECLARE_MSM_GPIO_PINS(56);\nDECLARE_MSM_GPIO_PINS(57);\nDECLARE_MSM_GPIO_PINS(58);\nDECLARE_MSM_GPIO_PINS(59);\nDECLARE_MSM_GPIO_PINS(60);\nDECLARE_MSM_GPIO_PINS(61);\nDECLARE_MSM_GPIO_PINS(62);\nDECLARE_MSM_GPIO_PINS(63);\nDECLARE_MSM_GPIO_PINS(64);\nDECLARE_MSM_GPIO_PINS(65);\nDECLARE_MSM_GPIO_PINS(66);\nDECLARE_MSM_GPIO_PINS(67);\nDECLARE_MSM_GPIO_PINS(68);\nDECLARE_MSM_GPIO_PINS(69);\nDECLARE_MSM_GPIO_PINS(70);\nDECLARE_MSM_GPIO_PINS(71);\nDECLARE_MSM_GPIO_PINS(72);\nDECLARE_MSM_GPIO_PINS(73);\nDECLARE_MSM_GPIO_PINS(74);\nDECLARE_MSM_GPIO_PINS(75);\nDECLARE_MSM_GPIO_PINS(76);\nDECLARE_MSM_GPIO_PINS(77);\nDECLARE_MSM_GPIO_PINS(78);\nDECLARE_MSM_GPIO_PINS(79);\n\nstatic const unsigned int sdc1_clk_pins[] = { 80 };\nstatic const unsigned int sdc1_cmd_pins[] = { 81 };\nstatic const unsigned int sdc1_data_pins[] = { 82 };\nstatic const unsigned int sdc2_clk_pins[] = { 83 };\nstatic const unsigned int sdc2_cmd_pins[] = { 84 };\nstatic const unsigned int sdc2_data_pins[] = { 85 };\nstatic const unsigned int qdsd_clk_pins[] = { 86 };\nstatic const unsigned int qdsd_cmd_pins[] = { 87 };\nstatic const unsigned int qdsd_data0_pins[] = { 88 };\nstatic const unsigned int qdsd_data1_pins[] = { 89 };\nstatic const unsigned int qdsd_data2_pins[] = { 90 };\nstatic const unsigned int qdsd_data3_pins[] = { 91 };\n\n#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9)\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\t\\\n\t\t\tmsm_mux_gpio,\t\t\t\t\\\n\t\t\tmsm_mux_##f1,\t\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\t\\\n\t\t\tmsm_mux_##f8,\t\t\t\t\\\n\t\t\tmsm_mux_##f9\t\t\t\t\\\n\t\t},\t\t\t\t\t\\\n\t\t.nfuncs = 10,\t\t\t\t\\\n\t\t.ctl_reg = 0x1000 * id,\t\t\\\n\t\t.io_reg = 0x4 + 0x1000 * id,\t\t\t\\\n\t\t.intr_cfg_reg = 0x8 + 0x1000 * id,\t\t\\\n\t\t.intr_status_reg = 0xc + 0x1000 * id,\t\t\\\n\t\t.intr_target_reg = 0x8 + 0x1000 * id,\t\t\\\n\t\t.mux_bit = 2,\t\t\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\t\t\\\n\t\t.intr_status_bit = 0,\t\t\t\t\\\n\t\t.intr_target_bit = 5,\t\t\t\t\\\n\t\t.intr_target_kpss_val = 4,\t\t\t\\\n\t\t.intr_raw_status_bit = 4,\t\t\t\\\n\t\t.intr_polarity_bit = 1,\t\t\t\t\\\n\t\t.intr_detection_bit = 2,\t\t\t\\\n\t\t.intr_detection_width = 2,\t\t\t\\\n\t}\n\n#define SDC_PINGROUP(pg_name, ctl, pull, drv)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = ctl,\t\t\t\t\\\n\t\t.io_reg = 0,\t\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = pull,\t\t\t\\\n\t\t.drv_bit = drv,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = -1,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_target_kpss_val = -1,\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\nenum mdm9607_functions {\n\tmsm_mux_adsp_ext,\n\tmsm_mux_atest_bbrx0,\n\tmsm_mux_atest_bbrx1,\n\tmsm_mux_atest_char,\n\tmsm_mux_atest_char0,\n\tmsm_mux_atest_char1,\n\tmsm_mux_atest_char2,\n\tmsm_mux_atest_char3,\n\tmsm_mux_atest_combodac_to_gpio_native,\n\tmsm_mux_atest_gpsadc_dtest0_native,\n\tmsm_mux_atest_gpsadc_dtest1_native,\n\tmsm_mux_atest_tsens,\n\tmsm_mux_backlight_en_b,\n\tmsm_mux_bimc_dte0,\n\tmsm_mux_bimc_dte1,\n\tmsm_mux_blsp1_spi,\n\tmsm_mux_blsp2_spi,\n\tmsm_mux_blsp3_spi,\n\tmsm_mux_blsp_i2c1,\n\tmsm_mux_blsp_i2c2,\n\tmsm_mux_blsp_i2c3,\n\tmsm_mux_blsp_i2c4,\n\tmsm_mux_blsp_i2c5,\n\tmsm_mux_blsp_i2c6,\n\tmsm_mux_blsp_spi1,\n\tmsm_mux_blsp_spi2,\n\tmsm_mux_blsp_spi3,\n\tmsm_mux_blsp_spi4,\n\tmsm_mux_blsp_spi5,\n\tmsm_mux_blsp_spi6,\n\tmsm_mux_blsp_uart1,\n\tmsm_mux_blsp_uart2,\n\tmsm_mux_blsp_uart3,\n\tmsm_mux_blsp_uart4,\n\tmsm_mux_blsp_uart5,\n\tmsm_mux_blsp_uart6,\n\tmsm_mux_blsp_uim1,\n\tmsm_mux_blsp_uim2,\n\tmsm_mux_codec_int,\n\tmsm_mux_codec_rst,\n\tmsm_mux_coex_uart,\n\tmsm_mux_cri_trng,\n\tmsm_mux_cri_trng0,\n\tmsm_mux_cri_trng1,\n\tmsm_mux_dbg_out,\n\tmsm_mux_ebi0_wrcdc,\n\tmsm_mux_ebi2_a,\n\tmsm_mux_ebi2_a_d_8_b,\n\tmsm_mux_ebi2_lcd,\n\tmsm_mux_ebi2_lcd_cs_n_b,\n\tmsm_mux_ebi2_lcd_te_b,\n\tmsm_mux_eth_irq,\n\tmsm_mux_eth_rst,\n\tmsm_mux_gcc_gp1_clk_a,\n\tmsm_mux_gcc_gp1_clk_b,\n\tmsm_mux_gcc_gp2_clk_a,\n\tmsm_mux_gcc_gp2_clk_b,\n\tmsm_mux_gcc_gp3_clk_a,\n\tmsm_mux_gcc_gp3_clk_b,\n\tmsm_mux_gcc_plltest,\n\tmsm_mux_gcc_tlmm,\n\tmsm_mux_gmac_mdio,\n\tmsm_mux_gpio,\n\tmsm_mux_gsm0_tx,\n\tmsm_mux_lcd_rst,\n\tmsm_mux_ldo_en,\n\tmsm_mux_ldo_update,\n\tmsm_mux_m_voc,\n\tmsm_mux_modem_tsync,\n\tmsm_mux_nav_ptp_pps_in_a,\n\tmsm_mux_nav_ptp_pps_in_b,\n\tmsm_mux_nav_tsync_out_a,\n\tmsm_mux_nav_tsync_out_b,\n\tmsm_mux_pa_indicator,\n\tmsm_mux_pbs0,\n\tmsm_mux_pbs1,\n\tmsm_mux_pbs2,\n\tmsm_mux_pri_mi2s_data0_a,\n\tmsm_mux_pri_mi2s_data1_a,\n\tmsm_mux_pri_mi2s_mclk_a,\n\tmsm_mux_pri_mi2s_sck_a,\n\tmsm_mux_pri_mi2s_ws_a,\n\tmsm_mux_prng_rosc,\n\tmsm_mux_ptp_pps_out_a,\n\tmsm_mux_ptp_pps_out_b,\n\tmsm_mux_pwr_crypto_enabled_a,\n\tmsm_mux_pwr_crypto_enabled_b,\n\tmsm_mux_pwr_modem_enabled_a,\n\tmsm_mux_pwr_modem_enabled_b,\n\tmsm_mux_pwr_nav_enabled_a,\n\tmsm_mux_pwr_nav_enabled_b,\n\tmsm_mux_qdss_cti_trig_in_a0,\n\tmsm_mux_qdss_cti_trig_in_a1,\n\tmsm_mux_qdss_cti_trig_in_b0,\n\tmsm_mux_qdss_cti_trig_in_b1,\n\tmsm_mux_qdss_cti_trig_out_a0,\n\tmsm_mux_qdss_cti_trig_out_a1,\n\tmsm_mux_qdss_cti_trig_out_b0,\n\tmsm_mux_qdss_cti_trig_out_b1,\n\tmsm_mux_qdss_traceclk_a,\n\tmsm_mux_qdss_traceclk_b,\n\tmsm_mux_qdss_tracectl_a,\n\tmsm_mux_qdss_tracectl_b,\n\tmsm_mux_qdss_tracedata_a,\n\tmsm_mux_qdss_tracedata_b,\n\tmsm_mux_rcm_marker1,\n\tmsm_mux_rcm_marker2,\n\tmsm_mux_sd_write,\n\tmsm_mux_sec_mi2s,\n\tmsm_mux_sensor_en,\n\tmsm_mux_sensor_int2,\n\tmsm_mux_sensor_int3,\n\tmsm_mux_sensor_rst,\n\tmsm_mux_ssbi1,\n\tmsm_mux_ssbi2,\n\tmsm_mux_touch_rst,\n\tmsm_mux_ts_int,\n\tmsm_mux_uim1_clk,\n\tmsm_mux_uim1_data,\n\tmsm_mux_uim1_present,\n\tmsm_mux_uim1_reset,\n\tmsm_mux_uim2_clk,\n\tmsm_mux_uim2_data,\n\tmsm_mux_uim2_present,\n\tmsm_mux_uim2_reset,\n\tmsm_mux_uim_batt,\n\tmsm_mux_wlan_en1,\n\tmsm_mux__,\n};\n\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\",\n\t\"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio77\",\n\t\"gpio78\", \"gpio79\",\n};\nstatic const char * const blsp_spi3_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n};\nstatic const char * const blsp_uart3_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n};\nstatic const char * const qdss_tracedata_a_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio4\", \"gpio5\", \"gpio20\", \"gpio21\", \"gpio22\",\n\t\"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio75\", \"gpio76\", \"gpio77\",\n\t\"gpio78\", \"gpio79\",\n};\nstatic const char * const bimc_dte1_groups[] = {\n\t\"gpio1\", \"gpio24\",\n};\nstatic const char * const blsp_i2c3_groups[] = {\n\t\"gpio2\", \"gpio3\",\n};\nstatic const char * const qdss_traceclk_a_groups[] = {\n\t\"gpio2\",\n};\nstatic const char * const bimc_dte0_groups[] = {\n\t\"gpio2\", \"gpio15\",\n};\nstatic const char * const qdss_cti_trig_in_a1_groups[] = {\n\t\"gpio3\",\n};\nstatic const char * const blsp_spi2_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n};\nstatic const char * const blsp_uart2_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n};\nstatic const char * const blsp_uim2_groups[] = {\n\t\"gpio4\", \"gpio5\",\n};\nstatic const char * const blsp_i2c2_groups[] = {\n\t\"gpio6\", \"gpio7\",\n};\nstatic const char * const qdss_tracectl_a_groups[] = {\n\t\"gpio6\",\n};\nstatic const char * const sensor_int2_groups[] = {\n\t\"gpio8\",\n};\nstatic const char * const blsp_spi5_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\",\n};\nstatic const char * const blsp_uart5_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\",\n};\nstatic const char * const ebi2_lcd_groups[] = {\n\t\"gpio8\", \"gpio11\", \"gpio74\", \"gpio78\",\n};\nstatic const char * const m_voc_groups[] = {\n\t\"gpio8\", \"gpio78\",\n};\nstatic const char * const sensor_int3_groups[] = {\n\t\"gpio9\",\n};\nstatic const char * const sensor_en_groups[] = {\n\t\"gpio10\",\n};\nstatic const char * const blsp_i2c5_groups[] = {\n\t\"gpio10\", \"gpio11\",\n};\nstatic const char * const ebi2_a_groups[] = {\n\t\"gpio10\",\n};\nstatic const char * const qdss_tracedata_b_groups[] = {\n\t\"gpio10\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\", \"gpio43\", \"gpio46\",\n\t\"gpio47\", \"gpio48\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\",\n\t\"gpio58\", \"gpio59\",\n};\nstatic const char * const sensor_rst_groups[] = {\n\t\"gpio11\",\n};\nstatic const char * const blsp2_spi_groups[] = {\n\t\"gpio11\", \"gpio13\", \"gpio77\",\n};\nstatic const char * const blsp_spi1_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio14\", \"gpio15\",\n};\nstatic const char * const blsp_uart1_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio14\", \"gpio15\",\n};\nstatic const char * const blsp_uim1_groups[] = {\n\t\"gpio12\", \"gpio13\",\n};\nstatic const char * const blsp3_spi_groups[] = {\n\t\"gpio12\", \"gpio26\", \"gpio76\",\n};\nstatic const char * const gcc_gp2_clk_b_groups[] = {\n\t\"gpio12\",\n};\nstatic const char * const gcc_gp3_clk_b_groups[] = {\n\t\"gpio13\",\n};\nstatic const char * const blsp_i2c1_groups[] = {\n\t\"gpio14\", \"gpio15\",\n};\nstatic const char * const gcc_gp1_clk_b_groups[] = {\n\t\"gpio14\",\n};\nstatic const char * const blsp_spi4_groups[] = {\n\t\"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\",\n};\nstatic const char * const blsp_uart4_groups[] = {\n\t\"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\",\n};\nstatic const char * const rcm_marker1_groups[] = {\n\t\"gpio18\",\n};\nstatic const char * const blsp_i2c4_groups[] = {\n\t\"gpio18\", \"gpio19\",\n};\nstatic const char * const qdss_cti_trig_out_a1_groups[] = {\n\t\"gpio18\",\n};\nstatic const char * const rcm_marker2_groups[] = {\n\t\"gpio19\",\n};\nstatic const char * const qdss_cti_trig_out_a0_groups[] = {\n\t\"gpio19\",\n};\nstatic const char * const blsp_spi6_groups[] = {\n\t\"gpio20\", \"gpio21\", \"gpio22\", \"gpio23\",\n};\nstatic const char * const blsp_uart6_groups[] = {\n\t\"gpio20\", \"gpio21\", \"gpio22\", \"gpio23\",\n};\nstatic const char * const pri_mi2s_ws_a_groups[] = {\n\t\"gpio20\",\n};\nstatic const char * const ebi2_lcd_te_b_groups[] = {\n\t\"gpio20\",\n};\nstatic const char * const blsp1_spi_groups[] = {\n\t\"gpio20\", \"gpio21\", \"gpio78\",\n};\nstatic const char * const backlight_en_b_groups[] = {\n\t\"gpio21\",\n};\nstatic const char * const pri_mi2s_data0_a_groups[] = {\n\t\"gpio21\",\n};\nstatic const char * const pri_mi2s_data1_a_groups[] = {\n\t\"gpio22\",\n};\nstatic const char * const blsp_i2c6_groups[] = {\n\t\"gpio22\", \"gpio23\",\n};\nstatic const char * const ebi2_a_d_8_b_groups[] = {\n\t\"gpio22\",\n};\nstatic const char * const pri_mi2s_sck_a_groups[] = {\n\t\"gpio23\",\n};\nstatic const char * const ebi2_lcd_cs_n_b_groups[] = {\n\t\"gpio23\",\n};\nstatic const char * const touch_rst_groups[] = {\n\t\"gpio24\",\n};\nstatic const char * const pri_mi2s_mclk_a_groups[] = {\n\t\"gpio24\",\n};\nstatic const char * const pwr_nav_enabled_a_groups[] = {\n\t\"gpio24\",\n};\nstatic const char * const ts_int_groups[] = {\n\t\"gpio25\",\n};\nstatic const char * const sd_write_groups[] = {\n\t\"gpio25\",\n};\nstatic const char * const pwr_crypto_enabled_a_groups[] = {\n\t\"gpio25\",\n};\nstatic const char * const codec_rst_groups[] = {\n\t\"gpio26\",\n};\nstatic const char * const adsp_ext_groups[] = {\n\t\"gpio26\",\n};\nstatic const char * const atest_combodac_to_gpio_native_groups[] = {\n\t\"gpio26\", \"gpio27\", \"gpio28\", \"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\",\n\t\"gpio33\", \"gpio34\", \"gpio35\", \"gpio41\", \"gpio45\", \"gpio49\", \"gpio50\",\n\t\"gpio51\", \"gpio52\", \"gpio54\", \"gpio55\", \"gpio57\", \"gpio59\",\n};\nstatic const char * const uim2_data_groups[] = {\n\t\"gpio27\",\n};\nstatic const char * const gmac_mdio_groups[] = {\n\t\"gpio27\", \"gpio28\",\n};\nstatic const char * const gcc_gp1_clk_a_groups[] = {\n\t\"gpio27\",\n};\nstatic const char * const uim2_clk_groups[] = {\n\t\"gpio28\",\n};\nstatic const char * const gcc_gp2_clk_a_groups[] = {\n\t\"gpio28\",\n};\nstatic const char * const eth_irq_groups[] = {\n\t\"gpio29\",\n};\nstatic const char * const uim2_reset_groups[] = {\n\t\"gpio29\",\n};\nstatic const char * const gcc_gp3_clk_a_groups[] = {\n\t\"gpio29\",\n};\nstatic const char * const eth_rst_groups[] = {\n\t\"gpio30\",\n};\nstatic const char * const uim2_present_groups[] = {\n\t\"gpio30\",\n};\nstatic const char * const prng_rosc_groups[] = {\n\t\"gpio30\",\n};\nstatic const char * const uim1_data_groups[] = {\n\t\"gpio31\",\n};\nstatic const char * const uim1_clk_groups[] = {\n\t\"gpio32\",\n};\nstatic const char * const uim1_reset_groups[] = {\n\t\"gpio33\",\n};\nstatic const char * const uim1_present_groups[] = {\n\t\"gpio34\",\n};\nstatic const char * const gcc_plltest_groups[] = {\n\t\"gpio34\", \"gpio35\",\n};\nstatic const char * const uim_batt_groups[] = {\n\t\"gpio35\",\n};\nstatic const char * const coex_uart_groups[] = {\n\t\"gpio36\", \"gpio37\",\n};\nstatic const char * const codec_int_groups[] = {\n\t\"gpio38\",\n};\nstatic const char * const qdss_cti_trig_in_a0_groups[] = {\n\t\"gpio38\",\n};\nstatic const char * const atest_bbrx1_groups[] = {\n\t\"gpio39\",\n};\nstatic const char * const cri_trng0_groups[] = {\n\t\"gpio40\",\n};\nstatic const char * const atest_bbrx0_groups[] = {\n\t\"gpio40\",\n};\nstatic const char * const cri_trng_groups[] = {\n\t\"gpio42\",\n};\nstatic const char * const qdss_cti_trig_in_b0_groups[] = {\n\t\"gpio44\",\n};\nstatic const char * const atest_gpsadc_dtest0_native_groups[] = {\n\t\"gpio44\",\n};\nstatic const char * const qdss_cti_trig_out_b0_groups[] = {\n\t\"gpio45\",\n};\nstatic const char * const qdss_tracectl_b_groups[] = {\n\t\"gpio49\",\n};\nstatic const char * const qdss_traceclk_b_groups[] = {\n\t\"gpio50\",\n};\nstatic const char * const pa_indicator_groups[] = {\n\t\"gpio51\",\n};\nstatic const char * const modem_tsync_groups[] = {\n\t\"gpio53\",\n};\nstatic const char * const nav_tsync_out_a_groups[] = {\n\t\"gpio53\",\n};\nstatic const char * const nav_ptp_pps_in_a_groups[] = {\n\t\"gpio53\",\n};\nstatic const char * const ptp_pps_out_a_groups[] = {\n\t\"gpio53\",\n};\nstatic const char * const gsm0_tx_groups[] = {\n\t\"gpio55\",\n};\nstatic const char * const qdss_cti_trig_in_b1_groups[] = {\n\t\"gpio56\",\n};\nstatic const char * const cri_trng1_groups[] = {\n\t\"gpio57\",\n};\nstatic const char * const qdss_cti_trig_out_b1_groups[] = {\n\t\"gpio57\",\n};\nstatic const char * const ssbi1_groups[] = {\n\t\"gpio58\",\n};\nstatic const char * const atest_gpsadc_dtest1_native_groups[] = {\n\t\"gpio58\",\n};\nstatic const char * const ssbi2_groups[] = {\n\t\"gpio59\",\n};\nstatic const char * const atest_char3_groups[] = {\n\t\"gpio60\",\n};\nstatic const char * const atest_char2_groups[] = {\n\t\"gpio61\",\n};\nstatic const char * const atest_char1_groups[] = {\n\t\"gpio62\",\n};\nstatic const char * const atest_char0_groups[] = {\n\t\"gpio63\",\n};\nstatic const char * const atest_char_groups[] = {\n\t\"gpio64\",\n};\nstatic const char * const ebi0_wrcdc_groups[] = {\n\t\"gpio70\",\n};\nstatic const char * const ldo_update_groups[] = {\n\t\"gpio72\",\n};\nstatic const char * const gcc_tlmm_groups[] = {\n\t\"gpio72\",\n};\nstatic const char * const ldo_en_groups[] = {\n\t\"gpio73\",\n};\nstatic const char * const dbg_out_groups[] = {\n\t\"gpio73\",\n};\nstatic const char * const atest_tsens_groups[] = {\n\t\"gpio73\",\n};\nstatic const char * const lcd_rst_groups[] = {\n\t\"gpio74\",\n};\nstatic const char * const wlan_en1_groups[] = {\n\t\"gpio75\",\n};\nstatic const char * const nav_tsync_out_b_groups[] = {\n\t\"gpio75\",\n};\nstatic const char * const nav_ptp_pps_in_b_groups[] = {\n\t\"gpio75\",\n};\nstatic const char * const ptp_pps_out_b_groups[] = {\n\t\"gpio75\",\n};\nstatic const char * const pbs0_groups[] = {\n\t\"gpio76\",\n};\nstatic const char * const sec_mi2s_groups[] = {\n\t\"gpio76\", \"gpio77\", \"gpio78\", \"gpio79\",\n};\nstatic const char * const pwr_modem_enabled_a_groups[] = {\n\t\"gpio76\",\n};\nstatic const char * const pbs1_groups[] = {\n\t\"gpio77\",\n};\nstatic const char * const pwr_modem_enabled_b_groups[] = {\n\t\"gpio77\",\n};\nstatic const char * const pbs2_groups[] = {\n\t\"gpio78\",\n};\nstatic const char * const pwr_nav_enabled_b_groups[] = {\n\t\"gpio78\",\n};\nstatic const char * const pwr_crypto_enabled_b_groups[] = {\n\t\"gpio79\",\n};\n\nstatic const struct pinfunction mdm9607_functions[] = {\n\tMSM_PIN_FUNCTION(adsp_ext),\n\tMSM_PIN_FUNCTION(atest_bbrx0),\n\tMSM_PIN_FUNCTION(atest_bbrx1),\n\tMSM_PIN_FUNCTION(atest_char),\n\tMSM_PIN_FUNCTION(atest_char0),\n\tMSM_PIN_FUNCTION(atest_char1),\n\tMSM_PIN_FUNCTION(atest_char2),\n\tMSM_PIN_FUNCTION(atest_char3),\n\tMSM_PIN_FUNCTION(atest_combodac_to_gpio_native),\n\tMSM_PIN_FUNCTION(atest_gpsadc_dtest0_native),\n\tMSM_PIN_FUNCTION(atest_gpsadc_dtest1_native),\n\tMSM_PIN_FUNCTION(atest_tsens),\n\tMSM_PIN_FUNCTION(backlight_en_b),\n\tMSM_PIN_FUNCTION(bimc_dte0),\n\tMSM_PIN_FUNCTION(bimc_dte1),\n\tMSM_PIN_FUNCTION(blsp1_spi),\n\tMSM_PIN_FUNCTION(blsp2_spi),\n\tMSM_PIN_FUNCTION(blsp3_spi),\n\tMSM_PIN_FUNCTION(blsp_i2c1),\n\tMSM_PIN_FUNCTION(blsp_i2c2),\n\tMSM_PIN_FUNCTION(blsp_i2c3),\n\tMSM_PIN_FUNCTION(blsp_i2c4),\n\tMSM_PIN_FUNCTION(blsp_i2c5),\n\tMSM_PIN_FUNCTION(blsp_i2c6),\n\tMSM_PIN_FUNCTION(blsp_spi1),\n\tMSM_PIN_FUNCTION(blsp_spi2),\n\tMSM_PIN_FUNCTION(blsp_spi3),\n\tMSM_PIN_FUNCTION(blsp_spi4),\n\tMSM_PIN_FUNCTION(blsp_spi5),\n\tMSM_PIN_FUNCTION(blsp_spi6),\n\tMSM_PIN_FUNCTION(blsp_uart1),\n\tMSM_PIN_FUNCTION(blsp_uart2),\n\tMSM_PIN_FUNCTION(blsp_uart3),\n\tMSM_PIN_FUNCTION(blsp_uart4),\n\tMSM_PIN_FUNCTION(blsp_uart5),\n\tMSM_PIN_FUNCTION(blsp_uart6),\n\tMSM_PIN_FUNCTION(blsp_uim1),\n\tMSM_PIN_FUNCTION(blsp_uim2),\n\tMSM_PIN_FUNCTION(codec_int),\n\tMSM_PIN_FUNCTION(codec_rst),\n\tMSM_PIN_FUNCTION(coex_uart),\n\tMSM_PIN_FUNCTION(cri_trng),\n\tMSM_PIN_FUNCTION(cri_trng0),\n\tMSM_PIN_FUNCTION(cri_trng1),\n\tMSM_PIN_FUNCTION(dbg_out),\n\tMSM_PIN_FUNCTION(ebi0_wrcdc),\n\tMSM_PIN_FUNCTION(ebi2_a),\n\tMSM_PIN_FUNCTION(ebi2_a_d_8_b),\n\tMSM_PIN_FUNCTION(ebi2_lcd),\n\tMSM_PIN_FUNCTION(ebi2_lcd_cs_n_b),\n\tMSM_PIN_FUNCTION(ebi2_lcd_te_b),\n\tMSM_PIN_FUNCTION(eth_irq),\n\tMSM_PIN_FUNCTION(eth_rst),\n\tMSM_PIN_FUNCTION(gcc_gp1_clk_a),\n\tMSM_PIN_FUNCTION(gcc_gp1_clk_b),\n\tMSM_PIN_FUNCTION(gcc_gp2_clk_a),\n\tMSM_PIN_FUNCTION(gcc_gp2_clk_b),\n\tMSM_PIN_FUNCTION(gcc_gp3_clk_a),\n\tMSM_PIN_FUNCTION(gcc_gp3_clk_b),\n\tMSM_PIN_FUNCTION(gcc_plltest),\n\tMSM_PIN_FUNCTION(gcc_tlmm),\n\tMSM_PIN_FUNCTION(gmac_mdio),\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(gsm0_tx),\n\tMSM_PIN_FUNCTION(lcd_rst),\n\tMSM_PIN_FUNCTION(ldo_en),\n\tMSM_PIN_FUNCTION(ldo_update),\n\tMSM_PIN_FUNCTION(m_voc),\n\tMSM_PIN_FUNCTION(modem_tsync),\n\tMSM_PIN_FUNCTION(nav_ptp_pps_in_a),\n\tMSM_PIN_FUNCTION(nav_ptp_pps_in_b),\n\tMSM_PIN_FUNCTION(nav_tsync_out_a),\n\tMSM_PIN_FUNCTION(nav_tsync_out_b),\n\tMSM_PIN_FUNCTION(pa_indicator),\n\tMSM_PIN_FUNCTION(pbs0),\n\tMSM_PIN_FUNCTION(pbs1),\n\tMSM_PIN_FUNCTION(pbs2),\n\tMSM_PIN_FUNCTION(pri_mi2s_data0_a),\n\tMSM_PIN_FUNCTION(pri_mi2s_data1_a),\n\tMSM_PIN_FUNCTION(pri_mi2s_mclk_a),\n\tMSM_PIN_FUNCTION(pri_mi2s_sck_a),\n\tMSM_PIN_FUNCTION(pri_mi2s_ws_a),\n\tMSM_PIN_FUNCTION(prng_rosc),\n\tMSM_PIN_FUNCTION(ptp_pps_out_a),\n\tMSM_PIN_FUNCTION(ptp_pps_out_b),\n\tMSM_PIN_FUNCTION(pwr_crypto_enabled_a),\n\tMSM_PIN_FUNCTION(pwr_crypto_enabled_b),\n\tMSM_PIN_FUNCTION(pwr_modem_enabled_a),\n\tMSM_PIN_FUNCTION(pwr_modem_enabled_b),\n\tMSM_PIN_FUNCTION(pwr_nav_enabled_a),\n\tMSM_PIN_FUNCTION(pwr_nav_enabled_b),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_a0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_a1),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_b0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_b1),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_a0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_a1),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_b0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_b1),\n\tMSM_PIN_FUNCTION(qdss_traceclk_a),\n\tMSM_PIN_FUNCTION(qdss_traceclk_b),\n\tMSM_PIN_FUNCTION(qdss_tracectl_a),\n\tMSM_PIN_FUNCTION(qdss_tracectl_b),\n\tMSM_PIN_FUNCTION(qdss_tracedata_a),\n\tMSM_PIN_FUNCTION(qdss_tracedata_b),\n\tMSM_PIN_FUNCTION(rcm_marker1),\n\tMSM_PIN_FUNCTION(rcm_marker2),\n\tMSM_PIN_FUNCTION(sd_write),\n\tMSM_PIN_FUNCTION(sec_mi2s),\n\tMSM_PIN_FUNCTION(sensor_en),\n\tMSM_PIN_FUNCTION(sensor_int2),\n\tMSM_PIN_FUNCTION(sensor_int3),\n\tMSM_PIN_FUNCTION(sensor_rst),\n\tMSM_PIN_FUNCTION(ssbi1),\n\tMSM_PIN_FUNCTION(ssbi2),\n\tMSM_PIN_FUNCTION(touch_rst),\n\tMSM_PIN_FUNCTION(ts_int),\n\tMSM_PIN_FUNCTION(uim1_clk),\n\tMSM_PIN_FUNCTION(uim1_data),\n\tMSM_PIN_FUNCTION(uim1_present),\n\tMSM_PIN_FUNCTION(uim1_reset),\n\tMSM_PIN_FUNCTION(uim2_clk),\n\tMSM_PIN_FUNCTION(uim2_data),\n\tMSM_PIN_FUNCTION(uim2_present),\n\tMSM_PIN_FUNCTION(uim2_reset),\n\tMSM_PIN_FUNCTION(uim_batt),\n\tMSM_PIN_FUNCTION(wlan_en1)\n};\n\nstatic const struct msm_pingroup mdm9607_groups[] = {\n\tPINGROUP(0, blsp_uart3, blsp_spi3, _, _, _, _, _, qdss_tracedata_a, _),\n\tPINGROUP(1, blsp_uart3, blsp_spi3, _, _, _, _, _, qdss_tracedata_a, bimc_dte1),\n\tPINGROUP(2, blsp_uart3, blsp_i2c3, blsp_spi3, _, _, _, _, _, qdss_traceclk_a),\n\tPINGROUP(3, blsp_uart3, blsp_i2c3, blsp_spi3, _, _, _, _, _, _),\n\tPINGROUP(4, blsp_spi2, blsp_uart2, blsp_uim2, _, _, _, _, qdss_tracedata_a, _),\n\tPINGROUP(5, blsp_spi2, blsp_uart2, blsp_uim2, _, _, _, _, qdss_tracedata_a, _),\n\tPINGROUP(6, blsp_spi2, blsp_uart2, blsp_i2c2, _, _, _, _, _, _),\n\tPINGROUP(7, blsp_spi2, blsp_uart2, blsp_i2c2, _, _, _, _, _, _),\n\tPINGROUP(8, blsp_spi5, blsp_uart5, ebi2_lcd, m_voc, _, _, _, _, _),\n\tPINGROUP(9, blsp_spi5, blsp_uart5, _, _, _, _, _, _, _),\n\tPINGROUP(10, blsp_spi5, blsp_i2c5, blsp_uart5, ebi2_a, _, _, qdss_tracedata_b, _, _),\n\tPINGROUP(11, blsp_spi5, blsp_i2c5, blsp_uart5, blsp2_spi, ebi2_lcd, _, _, _, _),\n\tPINGROUP(12, blsp_spi1, blsp_uart1, blsp_uim1, blsp3_spi, gcc_gp2_clk_b, _, _, _, _),\n\tPINGROUP(13, blsp_spi1, blsp_uart1, blsp_uim1, blsp2_spi, gcc_gp3_clk_b, _, _, _, _),\n\tPINGROUP(14, blsp_spi1, blsp_uart1, blsp_i2c1, gcc_gp1_clk_b, _, _, _, _, _),\n\tPINGROUP(15, blsp_spi1, blsp_uart1, blsp_i2c1, _, _, _, _, _, _),\n\tPINGROUP(16, blsp_spi4, blsp_uart4, _, _, _, _, _, _, _),\n\tPINGROUP(17, blsp_spi4, blsp_uart4, _, _, _, _, _, _, _),\n\tPINGROUP(18, blsp_spi4, blsp_uart4, blsp_i2c4, _, _, _, _, _, _),\n\tPINGROUP(19, blsp_spi4, blsp_uart4, blsp_i2c4, _, _, _, _, _, _),\n\tPINGROUP(20, blsp_spi6, blsp_uart6, pri_mi2s_ws_a, ebi2_lcd_te_b, blsp1_spi, _, _, _,\n\t\t qdss_tracedata_a),\n\tPINGROUP(21, blsp_spi6, blsp_uart6, pri_mi2s_data0_a, blsp1_spi, _, _, _, _, _),\n\tPINGROUP(22, blsp_spi6, blsp_uart6, pri_mi2s_data1_a, blsp_i2c6, ebi2_a_d_8_b, _, _, _, _),\n\tPINGROUP(23, blsp_spi6, blsp_uart6, pri_mi2s_sck_a, blsp_i2c6, ebi2_lcd_cs_n_b, _, _, _, _),\n\tPINGROUP(24, pri_mi2s_mclk_a, _, pwr_nav_enabled_a, _, _, _, _, qdss_tracedata_a,\n\t\t bimc_dte1),\n\tPINGROUP(25, sd_write, _, pwr_crypto_enabled_a, _, _, _, _, qdss_tracedata_a, _),\n\tPINGROUP(26, blsp3_spi, adsp_ext, _, qdss_tracedata_a, _, atest_combodac_to_gpio_native, _,\n\t\t _, _),\n\tPINGROUP(27, uim2_data, gmac_mdio, gcc_gp1_clk_a, _, _, atest_combodac_to_gpio_native, _, _,\n\t\t _),\n\tPINGROUP(28, uim2_clk, gmac_mdio, gcc_gp2_clk_a, _, _, atest_combodac_to_gpio_native, _, _,\n\t\t _),\n\tPINGROUP(29, uim2_reset, gcc_gp3_clk_a, _, _, atest_combodac_to_gpio_native, _, _, _, _),\n\tPINGROUP(30, uim2_present, prng_rosc, _, _, atest_combodac_to_gpio_native, _, _, _, _),\n\tPINGROUP(31, uim1_data, _, _, atest_combodac_to_gpio_native, _, _, _, _, _),\n\tPINGROUP(32, uim1_clk, _, _, atest_combodac_to_gpio_native, _, _, _, _, _),\n\tPINGROUP(33, uim1_reset, _, _, atest_combodac_to_gpio_native, _, _, _, _, _),\n\tPINGROUP(34, uim1_present, gcc_plltest, _, _, atest_combodac_to_gpio_native, _, _, _, _),\n\tPINGROUP(35, uim_batt, gcc_plltest, _, atest_combodac_to_gpio_native, _, _, _, _, _),\n\tPINGROUP(36, coex_uart, _, _, _, _, _, _, _, _),\n\tPINGROUP(37, coex_uart, _, _, _, _, _, _, _, _),\n\tPINGROUP(38, _, _, _, qdss_cti_trig_in_a0, _, _, _, _, _),\n\tPINGROUP(39, _, _, _, qdss_tracedata_b, _, atest_bbrx1, _, _, _),\n\tPINGROUP(40, _, cri_trng0, _, _, _, _, qdss_tracedata_b, _, atest_bbrx0),\n\tPINGROUP(41, _, _, _, _, _, qdss_tracedata_b, _, atest_combodac_to_gpio_native, _),\n\tPINGROUP(42, _, cri_trng, _, _, qdss_tracedata_b, _, _, _, _),\n\tPINGROUP(43, _, _, _, _, qdss_tracedata_b, _, _, _, _),\n\tPINGROUP(44, _, _, qdss_cti_trig_in_b0, _, atest_gpsadc_dtest0_native, _, _, _, _),\n\tPINGROUP(45, _, _, qdss_cti_trig_out_b0, _, atest_combodac_to_gpio_native, _, _, _, _),\n\tPINGROUP(46, _, _, qdss_tracedata_b, _, _, _, _, _, _),\n\tPINGROUP(47, _, _, qdss_tracedata_b, _, _, _, _, _, _),\n\tPINGROUP(48, _, _, qdss_tracedata_b, _, _, _, _, _, _),\n\tPINGROUP(49, _, _, qdss_tracectl_b, _, atest_combodac_to_gpio_native, _, _, _, _),\n\tPINGROUP(50, _, _, qdss_traceclk_b, _, atest_combodac_to_gpio_native, _, _, _, _),\n\tPINGROUP(51, _, pa_indicator, _, qdss_tracedata_b, _, atest_combodac_to_gpio_native, _, _,\n\t\t _),\n\tPINGROUP(52, _, _, _, qdss_tracedata_b, _, atest_combodac_to_gpio_native, _, _, _),\n\tPINGROUP(53, _, modem_tsync, nav_tsync_out_a, nav_ptp_pps_in_a, ptp_pps_out_a,\n\t\t qdss_tracedata_b, _, _, _),\n\tPINGROUP(54, _, qdss_tracedata_b, _, atest_combodac_to_gpio_native, _, _, _, _, _),\n\tPINGROUP(55, gsm0_tx, _, qdss_tracedata_b, _, atest_combodac_to_gpio_native, _, _, _, _),\n\tPINGROUP(56, _, _, qdss_cti_trig_in_b1, _, _, _, _, _, _),\n\tPINGROUP(57, _, cri_trng1, _, qdss_cti_trig_out_b1, _, atest_combodac_to_gpio_native, _, _,\n\t\t _),\n\tPINGROUP(58, _, ssbi1, _, qdss_tracedata_b, _, atest_gpsadc_dtest1_native, _, _, _),\n\tPINGROUP(59, _, ssbi2, _, qdss_tracedata_b, _, atest_combodac_to_gpio_native, _, _, _),\n\tPINGROUP(60, atest_char3, _, _, _, _, _, _, _, _),\n\tPINGROUP(61, atest_char2, _, _, _, _, _, _, _, _),\n\tPINGROUP(62, atest_char1, _, _, _, _, _, _, _, _),\n\tPINGROUP(63, atest_char0, _, _, _, _, _, _, _, _),\n\tPINGROUP(64, atest_char, _, _, _, _, _, _, _, _),\n\tPINGROUP(65, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(66, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(67, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(68, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(69, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(70, _, _, ebi0_wrcdc, _, _, _, _, _, _),\n\tPINGROUP(71, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(72, ldo_update, _, gcc_tlmm, _, _, _, _, _, _),\n\tPINGROUP(73, ldo_en, dbg_out, _, _, _, atest_tsens, _, _, _),\n\tPINGROUP(74, ebi2_lcd, _, _, _, _, _, _, _, _),\n\tPINGROUP(75, nav_tsync_out_b, nav_ptp_pps_in_b, ptp_pps_out_b, _, qdss_tracedata_a, _, _, _,\n\t\t _),\n\tPINGROUP(76, pbs0, sec_mi2s, blsp3_spi, pwr_modem_enabled_a, _, qdss_tracedata_a, _, _, _),\n\tPINGROUP(77, pbs1, sec_mi2s, blsp2_spi, pwr_modem_enabled_b, _, qdss_tracedata_a, _, _, _),\n\tPINGROUP(78, pbs2, sec_mi2s, blsp1_spi, ebi2_lcd, m_voc, pwr_nav_enabled_b, _,\n\t\t qdss_tracedata_a, _),\n\tPINGROUP(79, sec_mi2s, _, pwr_crypto_enabled_b, _, qdss_tracedata_a, _, _, _, _),\n\tSDC_PINGROUP(sdc1_clk, 0x10a000, 13, 6),\n\tSDC_PINGROUP(sdc1_cmd, 0x10a000, 11, 3),\n\tSDC_PINGROUP(sdc1_data, 0x10a000, 9, 0),\n\tSDC_PINGROUP(sdc2_clk, 0x109000, 14, 6),\n\tSDC_PINGROUP(sdc2_cmd, 0x109000, 11, 3),\n\tSDC_PINGROUP(sdc2_data, 0x109000, 9, 0),\n\tSDC_PINGROUP(qdsd_clk, 0x19c000, 3, 0),\n\tSDC_PINGROUP(qdsd_cmd, 0x19c000, 8, 5),\n\tSDC_PINGROUP(qdsd_data0, 0x19c000, 13, 10),\n\tSDC_PINGROUP(qdsd_data1, 0x19c000, 18, 15),\n\tSDC_PINGROUP(qdsd_data2, 0x19c000, 23, 20),\n\tSDC_PINGROUP(qdsd_data3, 0x19c000, 28, 25),\n};\n\nstatic const struct msm_pinctrl_soc_data mdm9607_pinctrl = {\n\t.pins = mdm9607_pins,\n\t.npins = ARRAY_SIZE(mdm9607_pins),\n\t.functions = mdm9607_functions,\n\t.nfunctions = ARRAY_SIZE(mdm9607_functions),\n\t.groups = mdm9607_groups,\n\t.ngroups = ARRAY_SIZE(mdm9607_groups),\n\t.ngpios = 80,\n};\n\nstatic int mdm9607_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &mdm9607_pinctrl);\n}\n\nstatic const struct of_device_id mdm9607_pinctrl_of_match[] = {\n\t{ .compatible = \"qcom,mdm9607-tlmm\", },\n\t{ }\n};\n\nstatic struct platform_driver mdm9607_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"mdm9607-pinctrl\",\n\t\t.of_match_table = mdm9607_pinctrl_of_match,\n\t},\n\t.probe = mdm9607_pinctrl_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init mdm9607_pinctrl_init(void)\n{\n\treturn platform_driver_register(&mdm9607_pinctrl_driver);\n}\narch_initcall(mdm9607_pinctrl_init);\n\nstatic void __exit mdm9607_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&mdm9607_pinctrl_driver);\n}\nmodule_exit(mdm9607_pinctrl_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm mdm9607 pinctrl driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DEVICE_TABLE(of, mdm9607_pinctrl_of_match);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}