//
// Verilog Module mopshub_lib.elinkCore
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 10:32:22 04/08/21
//
// using Mentor Graphics HDL Designer(TM) 2018.1 (Build 12)
//

`resetall
`timescale 1ns/10ps
module elinkCore( 
   output  wire    [9:0]     rx_fifo_data_out, 
   output  wire              rx_fifo_empty, 
   output  wire              rx_fifo_full, 
   input   wire              rx_elink, 
   input   wire    [1:0]     elink2bit, 
   input   wire              bitCLK, 
   input   wire              bitCLKx2, 
   input   wire              bitCLKx4, 
   input   wire              efifoRclk, 
   input   wire              rx_fifo_rd_enable, 
   input   wire              fifo_flush, 
   input   wire              rst, 
   output  wire              efifoPfull, 
   output  wire              tx_elink, 
   input   wire    [10-1:0]  tx_fifo_din, 
   input   wire              tx_fifo_wr_enable, 
   input   wire              efifoWclk
);

// ### Please start your Verilog code here ###
// Internal Declarations
endmodule
