
FreeRTOSEx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002950  080000c0  080000c0  000080c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  08002a10  08002a10  0000aa10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002b54  08002b54  0000ab54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002b58  08002b58  0000ab58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08002b5c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000155c  20000014  08002b70  00010014  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20001570  08002b70  00011570  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00010014  2**0
                  CONTENTS, READONLY
  9 .debug_line   0000866d  00000000  00000000  0001003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   000133e2  00000000  00000000  000186a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000353f  00000000  00000000  0002ba8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001120  00000000  00000000  0002efd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001358  00000000  00000000  000300f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000b7c2  00000000  00000000  00031448  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005463  00000000  00000000  0003cc0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      00000082  00000000  00000000  0004206d  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002cd0  00000000  00000000  000420f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080029f8 	.word	0x080029f8

080000e8 <frame_dummy>:
 80000e8:	b508      	push	{r3, lr}
 80000ea:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4803      	ldr	r0, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4904      	ldr	r1, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd08      	pop	{r3, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	080029f8 	.word	0x080029f8
 8000104:	20000018 	.word	0x20000018

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	3001      	adds	r0, #1
 800010e:	3101      	adds	r1, #1
 8000110:	2a00      	cmp	r2, #0
 8000112:	d001      	beq.n	8000118 <strcmp+0x10>
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			; (mov r8, r8)

08000130 <__aeabi_uidiv>:
 8000130:	2900      	cmp	r1, #0
 8000132:	d034      	beq.n	800019e <.udivsi3_skip_div0_test+0x6a>

08000134 <.udivsi3_skip_div0_test>:
 8000134:	2301      	movs	r3, #1
 8000136:	2200      	movs	r2, #0
 8000138:	b410      	push	{r4}
 800013a:	4288      	cmp	r0, r1
 800013c:	d32c      	bcc.n	8000198 <.udivsi3_skip_div0_test+0x64>
 800013e:	2401      	movs	r4, #1
 8000140:	0724      	lsls	r4, r4, #28
 8000142:	42a1      	cmp	r1, r4
 8000144:	d204      	bcs.n	8000150 <.udivsi3_skip_div0_test+0x1c>
 8000146:	4281      	cmp	r1, r0
 8000148:	d202      	bcs.n	8000150 <.udivsi3_skip_div0_test+0x1c>
 800014a:	0109      	lsls	r1, r1, #4
 800014c:	011b      	lsls	r3, r3, #4
 800014e:	e7f8      	b.n	8000142 <.udivsi3_skip_div0_test+0xe>
 8000150:	00e4      	lsls	r4, r4, #3
 8000152:	42a1      	cmp	r1, r4
 8000154:	d204      	bcs.n	8000160 <.udivsi3_skip_div0_test+0x2c>
 8000156:	4281      	cmp	r1, r0
 8000158:	d202      	bcs.n	8000160 <.udivsi3_skip_div0_test+0x2c>
 800015a:	0049      	lsls	r1, r1, #1
 800015c:	005b      	lsls	r3, r3, #1
 800015e:	e7f8      	b.n	8000152 <.udivsi3_skip_div0_test+0x1e>
 8000160:	4288      	cmp	r0, r1
 8000162:	d301      	bcc.n	8000168 <.udivsi3_skip_div0_test+0x34>
 8000164:	1a40      	subs	r0, r0, r1
 8000166:	431a      	orrs	r2, r3
 8000168:	084c      	lsrs	r4, r1, #1
 800016a:	42a0      	cmp	r0, r4
 800016c:	d302      	bcc.n	8000174 <.udivsi3_skip_div0_test+0x40>
 800016e:	1b00      	subs	r0, r0, r4
 8000170:	085c      	lsrs	r4, r3, #1
 8000172:	4322      	orrs	r2, r4
 8000174:	088c      	lsrs	r4, r1, #2
 8000176:	42a0      	cmp	r0, r4
 8000178:	d302      	bcc.n	8000180 <.udivsi3_skip_div0_test+0x4c>
 800017a:	1b00      	subs	r0, r0, r4
 800017c:	089c      	lsrs	r4, r3, #2
 800017e:	4322      	orrs	r2, r4
 8000180:	08cc      	lsrs	r4, r1, #3
 8000182:	42a0      	cmp	r0, r4
 8000184:	d302      	bcc.n	800018c <.udivsi3_skip_div0_test+0x58>
 8000186:	1b00      	subs	r0, r0, r4
 8000188:	08dc      	lsrs	r4, r3, #3
 800018a:	4322      	orrs	r2, r4
 800018c:	2800      	cmp	r0, #0
 800018e:	d003      	beq.n	8000198 <.udivsi3_skip_div0_test+0x64>
 8000190:	091b      	lsrs	r3, r3, #4
 8000192:	d001      	beq.n	8000198 <.udivsi3_skip_div0_test+0x64>
 8000194:	0909      	lsrs	r1, r1, #4
 8000196:	e7e3      	b.n	8000160 <.udivsi3_skip_div0_test+0x2c>
 8000198:	1c10      	adds	r0, r2, #0
 800019a:	bc10      	pop	{r4}
 800019c:	4770      	bx	lr
 800019e:	2800      	cmp	r0, #0
 80001a0:	d001      	beq.n	80001a6 <.udivsi3_skip_div0_test+0x72>
 80001a2:	2000      	movs	r0, #0
 80001a4:	43c0      	mvns	r0, r0
 80001a6:	b407      	push	{r0, r1, r2}
 80001a8:	4802      	ldr	r0, [pc, #8]	; (80001b4 <.udivsi3_skip_div0_test+0x80>)
 80001aa:	a102      	add	r1, pc, #8	; (adr r1, 80001b4 <.udivsi3_skip_div0_test+0x80>)
 80001ac:	1840      	adds	r0, r0, r1
 80001ae:	9002      	str	r0, [sp, #8]
 80001b0:	bd03      	pop	{r0, r1, pc}
 80001b2:	46c0      	nop			; (mov r8, r8)
 80001b4:	00000019 	.word	0x00000019

080001b8 <__aeabi_uidivmod>:
 80001b8:	2900      	cmp	r1, #0
 80001ba:	d0f0      	beq.n	800019e <.udivsi3_skip_div0_test+0x6a>
 80001bc:	b503      	push	{r0, r1, lr}
 80001be:	f7ff ffb9 	bl	8000134 <.udivsi3_skip_div0_test>
 80001c2:	bc0e      	pop	{r1, r2, r3}
 80001c4:	4342      	muls	r2, r0
 80001c6:	1a89      	subs	r1, r1, r2
 80001c8:	4718      	bx	r3
 80001ca:	46c0      	nop			; (mov r8, r8)

080001cc <__aeabi_idiv0>:
 80001cc:	4770      	bx	lr
 80001ce:	46c0      	nop			; (mov r8, r8)

080001d0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80001d0:	480d      	ldr	r0, [pc, #52]	; (8000208 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80001d2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80001d4:	480d      	ldr	r0, [pc, #52]	; (800020c <LoopForever+0x6>)
  ldr r1, =_edata
 80001d6:	490e      	ldr	r1, [pc, #56]	; (8000210 <LoopForever+0xa>)
  ldr r2, =_sidata
 80001d8:	4a0e      	ldr	r2, [pc, #56]	; (8000214 <LoopForever+0xe>)
  movs r3, #0
 80001da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80001dc:	e002      	b.n	80001e4 <LoopCopyDataInit>

080001de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80001de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80001e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80001e2:	3304      	adds	r3, #4

080001e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80001e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80001e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80001e8:	d3f9      	bcc.n	80001de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80001ea:	4a0b      	ldr	r2, [pc, #44]	; (8000218 <LoopForever+0x12>)
  ldr r4, =_ebss
 80001ec:	4c0b      	ldr	r4, [pc, #44]	; (800021c <LoopForever+0x16>)
  movs r3, #0
 80001ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80001f0:	e001      	b.n	80001f6 <LoopFillZerobss>

080001f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80001f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80001f4:	3204      	adds	r2, #4

080001f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80001f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80001f8:	d3fb      	bcc.n	80001f2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80001fa:	f000 f813 	bl	8000224 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80001fe:	f002 fb9d 	bl	800293c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000202:	f000 f93d 	bl	8000480 <main>

08000206 <LoopForever>:

LoopForever:
    b LoopForever
 8000206:	e7fe      	b.n	8000206 <LoopForever>

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000208:	20002000 	.word	0x20002000
  mov   sp, r0          /* set stack pointer */

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800020c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000210:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000214:	08002b5c 	.word	0x08002b5c
  adds r4, r0, r3
  cmp r4, r1
  bcc CopyDataInit
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000218:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 800021c:	20001570 	.word	0x20001570

08000220 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000220:	e7fe      	b.n	8000220 <ADC1_COMP_IRQHandler>
	...

08000224 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8000224:	4b11      	ldr	r3, [pc, #68]	; (800026c <SystemInit+0x48>)
 8000226:	2201      	movs	r2, #1
 8000228:	6819      	ldr	r1, [r3, #0]
 800022a:	4311      	orrs	r1, r2
 800022c:	6019      	str	r1, [r3, #0]

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 800022e:	6858      	ldr	r0, [r3, #4]
 8000230:	490f      	ldr	r1, [pc, #60]	; (8000270 <SystemInit+0x4c>)
 8000232:	4001      	ands	r1, r0
 8000234:	6059      	str	r1, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8000236:	6818      	ldr	r0, [r3, #0]
 8000238:	490e      	ldr	r1, [pc, #56]	; (8000274 <SystemInit+0x50>)
 800023a:	4001      	ands	r1, r0
 800023c:	6019      	str	r1, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800023e:	6818      	ldr	r0, [r3, #0]
 8000240:	490d      	ldr	r1, [pc, #52]	; (8000278 <SystemInit+0x54>)
 8000242:	4001      	ands	r1, r0
 8000244:	6019      	str	r1, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8000246:	6858      	ldr	r0, [r3, #4]
 8000248:	490c      	ldr	r1, [pc, #48]	; (800027c <SystemInit+0x58>)
 800024a:	4001      	ands	r1, r0
 800024c:	6059      	str	r1, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 800024e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000250:	200f      	movs	r0, #15
 8000252:	4381      	bics	r1, r0
 8000254:	62d9      	str	r1, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 8000256:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000258:	4909      	ldr	r1, [pc, #36]	; (8000280 <SystemInit+0x5c>)
 800025a:	4001      	ands	r1, r0
 800025c:	6319      	str	r1, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 800025e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000260:	4391      	bics	r1, r2

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000262:	2200      	movs	r2, #0
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8000264:	6359      	str	r1, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000266:	609a      	str	r2, [r3, #8]

}
 8000268:	4770      	bx	lr
 800026a:	46c0      	nop			; (mov r8, r8)
 800026c:	40021000 	.word	0x40021000
 8000270:	f8ffb80c 	.word	0xf8ffb80c
 8000274:	fef6ffff 	.word	0xfef6ffff
 8000278:	fffbffff 	.word	0xfffbffff
 800027c:	ffc0ffff 	.word	0xffc0ffff
 8000280:	fffffeac 	.word	0xfffffeac

08000284 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000284:	4770      	bx	lr

08000286 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8000286:	e7fe      	b.n	8000286 <HardFault_Handler>

08000288 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8000288:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800028a:	f002 fb39 	bl	8002900 <HAL_IncTick>
  osSystickHandler();
 800028e:	f001 f8f1 	bl	8001474 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000292:	bd08      	pop	{r3, pc}

08000294 <USART1_IRQHandler>:
/******************************************************************************/

/* USER CODE BEGIN 1 */

void USART1_IRQHandler(void)
{
 8000294:	b508      	push	{r3, lr}
	HAL_UART1_IRQ();
 8000296:	f000 f9ff 	bl	8000698 <HAL_UART1_IRQ>
}
 800029a:	bd08      	pop	{r3, pc}

0800029c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 800029c:	b508      	push	{r3, lr}
	HAL_UART2_IRQ();
 800029e:	f000 fa00 	bl	80006a2 <HAL_UART2_IRQ>
}
 80002a2:	bd08      	pop	{r3, pc}

080002a4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002a4:	4b0e      	ldr	r3, [pc, #56]	; (80002e0 <HAL_MspInit+0x3c>)
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002a6:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002a8:	6999      	ldr	r1, [r3, #24]
 80002aa:	2201      	movs	r2, #1
 80002ac:	4311      	orrs	r1, r2
 80002ae:	6199      	str	r1, [r3, #24]
 80002b0:	699b      	ldr	r3, [r3, #24]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80002b2:	2100      	movs	r1, #0
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002b4:	401a      	ands	r2, r3

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80002b6:	2005      	movs	r0, #5
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002b8:	9201      	str	r2, [sp, #4]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80002ba:	4240      	negs	r0, r0
 80002bc:	1c0a      	adds	r2, r1, #0
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002be:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80002c0:	f002 fa98 	bl	80027f4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80002c4:	2002      	movs	r0, #2
 80002c6:	4240      	negs	r0, r0
 80002c8:	2103      	movs	r1, #3
 80002ca:	2200      	movs	r2, #0
 80002cc:	f002 fa92 	bl	80027f4 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 80002d0:	2001      	movs	r0, #1
 80002d2:	4240      	negs	r0, r0
 80002d4:	2103      	movs	r1, #3
 80002d6:	2200      	movs	r2, #0
 80002d8:	f002 fa8c 	bl	80027f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002dc:	bd07      	pop	{r0, r1, r2, pc}
 80002de:	46c0      	nop			; (mov r8, r8)
 80002e0:	40021000 	.word	0x40021000

080002e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM1)
 80002e4:	6802      	ldr	r2, [r0, #0]
 80002e6:	4b08      	ldr	r3, [pc, #32]	; (8000308 <HAL_TIM_Base_MspInit+0x24>)

  /* USER CODE END MspInit 1 */
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80002e8:	b082      	sub	sp, #8

  if(htim_base->Instance==TIM1)
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d109      	bne.n	8000302 <HAL_TIM_Base_MspInit+0x1e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80002ee:	4b07      	ldr	r3, [pc, #28]	; (800030c <HAL_TIM_Base_MspInit+0x28>)
 80002f0:	2280      	movs	r2, #128	; 0x80
 80002f2:	6999      	ldr	r1, [r3, #24]
 80002f4:	0112      	lsls	r2, r2, #4
 80002f6:	4311      	orrs	r1, r2
 80002f8:	6199      	str	r1, [r3, #24]
 80002fa:	699b      	ldr	r3, [r3, #24]
 80002fc:	401a      	ands	r2, r3
 80002fe:	9201      	str	r2, [sp, #4]
 8000300:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000302:	b002      	add	sp, #8
 8000304:	4770      	bx	lr
 8000306:	46c0      	nop			; (mov r8, r8)
 8000308:	40012c00 	.word	0x40012c00
 800030c:	40021000 	.word	0x40021000

08000310 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000310:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8000312:	6802      	ldr	r2, [r0, #0]
 8000314:	4b14      	ldr	r3, [pc, #80]	; (8000368 <HAL_UART_MspInit+0x58>)
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000316:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8000318:	429a      	cmp	r2, r3
 800031a:	d122      	bne.n	8000362 <HAL_UART_MspInit+0x52>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800031c:	4b13      	ldr	r3, [pc, #76]	; (800036c <HAL_UART_MspInit+0x5c>)
 800031e:	2280      	movs	r2, #128	; 0x80
 8000320:	69d9      	ldr	r1, [r3, #28]
 8000322:	0292      	lsls	r2, r2, #10
 8000324:	4311      	orrs	r1, r2
 8000326:	61d9      	str	r1, [r3, #28]
 8000328:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800032a:	2090      	movs	r0, #144	; 0x90
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800032c:	401a      	ands	r2, r3
 800032e:	9200      	str	r2, [sp, #0]
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000330:	2503      	movs	r5, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000332:	2401      	movs	r4, #1
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000334:	9b00      	ldr	r3, [sp, #0]
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000336:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000338:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800033a:	05c0      	lsls	r0, r0, #23
 800033c:	a901      	add	r1, sp, #4
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800033e:	9303      	str	r3, [sp, #12]
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000340:	9501      	str	r5, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000342:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000344:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000346:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000348:	f002 f900 	bl	800254c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800034c:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800034e:	230c      	movs	r3, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000350:	05c0      	lsls	r0, r0, #23
 8000352:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000354:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000356:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000358:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800035a:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800035c:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800035e:	f002 f8f5 	bl	800254c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000362:	b006      	add	sp, #24
 8000364:	bd70      	pop	{r4, r5, r6, pc}
 8000366:	46c0      	nop			; (mov r8, r8)
 8000368:	40004400 	.word	0x40004400
 800036c:	40021000 	.word	0x40021000

08000370 <HAL_UART_MspDeInit>:
  }

}

void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8000370:	b508      	push	{r3, lr}

  if(huart->Instance==USART2)
 8000372:	6802      	ldr	r2, [r0, #0]
 8000374:	4b06      	ldr	r3, [pc, #24]	; (8000390 <HAL_UART_MspDeInit+0x20>)
 8000376:	429a      	cmp	r2, r3
 8000378:	d109      	bne.n	800038e <HAL_UART_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800037a:	4b06      	ldr	r3, [pc, #24]	; (8000394 <HAL_UART_MspDeInit+0x24>)
 800037c:	4a06      	ldr	r2, [pc, #24]	; (8000398 <HAL_UART_MspDeInit+0x28>)
 800037e:	69d9      	ldr	r1, [r3, #28]
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 8000380:	2090      	movs	r0, #144	; 0x90
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8000382:	400a      	ands	r2, r1
 8000384:	61da      	str	r2, [r3, #28]
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 8000386:	05c0      	lsls	r0, r0, #23
 8000388:	210f      	movs	r1, #15
 800038a:	f002 f991 	bl	80026b0 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 800038e:	bd08      	pop	{r3, pc}
 8000390:	40004400 	.word	0x40004400
 8000394:	40021000 	.word	0x40021000
 8000398:	fffdffff 	.word	0xfffdffff

0800039c <receiveDataUART>:
			IRDA_TO_UART_CP = FALSE;
//		}
	}
}

void receiveDataUART(void *pvParameters){
 800039c:	b570      	push	{r4, r5, r6, lr}
	char buffer[10];
	tBool messageStart = FALSE;
	while(1){
		if (uartRead(UART_2, SerialRXBuffer) == HAL_OK)
 800039e:	4c0e      	ldr	r4, [pc, #56]	; (80003d8 <receiveDataUART+0x3c>)
 80003a0:	2001      	movs	r0, #1
 80003a2:	1c21      	adds	r1, r4, #0
 80003a4:	f000 fa18 	bl	80007d8 <uartRead>
 80003a8:	2800      	cmp	r0, #0
 80003aa:	d10f      	bne.n	80003cc <receiveDataUART+0x30>
		{
//			if (CharDetected(SerialRXBuffer,'/'))
//			{
				//messageStart = FALSE;
				UART_TO_IRDA_CP = enterBridgeMode(SerialRXBuffer, strlen(SerialRXBuffer), IrDATXBuffer, strlen(IrDATXBuffer));
 80003ac:	1c20      	adds	r0, r4, #0
 80003ae:	f002 fb08 	bl	80029c2 <strlen>
 80003b2:	4d0a      	ldr	r5, [pc, #40]	; (80003dc <receiveDataUART+0x40>)
 80003b4:	1c06      	adds	r6, r0, #0
 80003b6:	1c28      	adds	r0, r5, #0
 80003b8:	f002 fb03 	bl	80029c2 <strlen>
 80003bc:	b2f1      	uxtb	r1, r6
 80003be:	b2c3      	uxtb	r3, r0
 80003c0:	1c2a      	adds	r2, r5, #0
 80003c2:	1c20      	adds	r0, r4, #0
 80003c4:	f000 f8d2 	bl	800056c <enterBridgeMode>
 80003c8:	4b05      	ldr	r3, [pc, #20]	; (80003e0 <receiveDataUART+0x44>)
 80003ca:	7018      	strb	r0, [r3, #0]
//					strcat(SerialRXBuffer, buffer);
//				}
//			}

		}
		vTaskDelay(1600 / portTICK_RATE_MS);
 80003cc:	20c8      	movs	r0, #200	; 0xc8
 80003ce:	00c0      	lsls	r0, r0, #3
 80003d0:	f000 fd4e 	bl	8000e70 <vTaskDelay>
	}
 80003d4:	e7e3      	b.n	800039e <receiveDataUART+0x2>
 80003d6:	46c0      	nop			; (mov r8, r8)
 80003d8:	20000d78 	.word	0x20000d78
 80003dc:	20000e58 	.word	0x20000e58
 80003e0:	20000e15 	.word	0x20000e15

080003e4 <sendDataUART>:
	GPIOWrite(GPIO_LED_3, GPIO_LOW);
    vTaskDelay(1600 / portTICK_RATE_MS);
  }
}

void sendDataUART(void *pvParameters){
 80003e4:	b510      	push	{r4, lr}
	while(1){
		strcpy(SerialTXBuffer, "DISPARO,DronA/");
 80003e6:	4c08      	ldr	r4, [pc, #32]	; (8000408 <sendDataUART+0x24>)
 80003e8:	4908      	ldr	r1, [pc, #32]	; (800040c <sendDataUART+0x28>)
 80003ea:	1c20      	adds	r0, r4, #0
 80003ec:	f002 fae1 	bl	80029b2 <strcpy>
//		if (IRDA_TO_UART_CP)
//		{
			uartWrite(UART_2, SerialTXBuffer);
 80003f0:	1c21      	adds	r1, r4, #0
 80003f2:	2001      	movs	r0, #1
 80003f4:	f000 fa0a 	bl	800080c <uartWrite>
			vTaskDelay(1600 / portTICK_RATE_MS);
 80003f8:	20c8      	movs	r0, #200	; 0xc8
 80003fa:	00c0      	lsls	r0, r0, #3
 80003fc:	f000 fd38 	bl	8000e70 <vTaskDelay>
			IRDA_TO_UART_CP = FALSE;
 8000400:	4b03      	ldr	r3, [pc, #12]	; (8000410 <sendDataUART+0x2c>)
 8000402:	2200      	movs	r2, #0
 8000404:	701a      	strb	r2, [r3, #0]
 8000406:	e7ee      	b.n	80003e6 <sendDataUART+0x2>
 8000408:	20000db1 	.word	0x20000db1
 800040c:	08002a48 	.word	0x08002a48
 8000410:	20000db0 	.word	0x20000db0

08000414 <SystemClock_Config>:
//
//}
/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8000414:	b510      	push	{r4, lr}
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000416:	2302      	movs	r3, #2
//
//}
/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8000418:	b096      	sub	sp, #88	; 0x58
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800041a:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800041c:	2310      	movs	r3, #16
 800041e:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000420:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000422:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000424:	a80a      	add	r0, sp, #40	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000426:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000428:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800042a:	f001 fde1 	bl	8001ff0 <HAL_RCC_OscConfig>
 800042e:	1e01      	subs	r1, r0, #0
 8000430:	d000      	beq.n	8000434 <SystemClock_Config+0x20>
 8000432:	e7fe      	b.n	8000432 <SystemClock_Config+0x1e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000434:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000436:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000438:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800043a:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800043c:	a801      	add	r0, sp, #4
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800043e:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000440:	f001 ffd8 	bl	80023f4 <HAL_RCC_ClockConfig>
 8000444:	2800      	cmp	r0, #0
 8000446:	d000      	beq.n	800044a <SystemClock_Config+0x36>
 8000448:	e7fe      	b.n	8000448 <SystemClock_Config+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800044a:	9007      	str	r0, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800044c:	a805      	add	r0, sp, #20
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800044e:	9405      	str	r4, [sp, #20]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000450:	f001 fd40 	bl	8001ed4 <HAL_RCCEx_PeriphCLKConfig>
 8000454:	1e04      	subs	r4, r0, #0
 8000456:	d000      	beq.n	800045a <SystemClock_Config+0x46>
 8000458:	e7fe      	b.n	8000458 <SystemClock_Config+0x44>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800045a:	f002 f861 	bl	8002520 <HAL_RCC_GetHCLKFreq>
 800045e:	21fa      	movs	r1, #250	; 0xfa
 8000460:	0089      	lsls	r1, r1, #2
 8000462:	f7ff fe65 	bl	8000130 <__aeabi_uidiv>
 8000466:	f002 fa01 	bl	800286c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800046a:	2004      	movs	r0, #4
 800046c:	f002 fa18 	bl	80028a0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 8000470:	2001      	movs	r0, #1
 8000472:	4240      	negs	r0, r0
 8000474:	2103      	movs	r1, #3
 8000476:	1c22      	adds	r2, r4, #0
 8000478:	f002 f9bc 	bl	80027f4 <HAL_NVIC_SetPriority>
}
 800047c:	b016      	add	sp, #88	; 0x58
 800047e:	bd10      	pop	{r4, pc}

08000480 <main>:




int main(void)
{
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	b08f      	sub	sp, #60	; 0x3c

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000484:	f002 fa2c 	bl	80028e0 <HAL_Init>


  /* Configure the system clock */
  SystemClock_Config();
 8000488:	f7ff ffc4 	bl	8000414 <SystemClock_Config>

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_SlaveConfigTypeDef sSlaveConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim1.Instance = TIM1;
 800048c:	4c28      	ldr	r4, [pc, #160]	; (8000530 <main+0xb0>)
 800048e:	4b29      	ldr	r3, [pc, #164]	; (8000534 <main+0xb4>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 0;
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000490:	1c20      	adds	r0, r4, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_SlaveConfigTypeDef sSlaveConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim1.Instance = TIM1;
 8000492:	6023      	str	r3, [r4, #0]
  htim1.Init.Prescaler = 0;
 8000494:	2300      	movs	r3, #0
 8000496:	6063      	str	r3, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000498:	60a3      	str	r3, [r4, #8]
  htim1.Init.Period = 0;
 800049a:	60e3      	str	r3, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800049c:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 800049e:	6163      	str	r3, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004a0:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80004a2:	f001 fbd9 	bl	8001c58 <HAL_TIM_Base_Init>
 80004a6:	2800      	cmp	r0, #0
 80004a8:	d000      	beq.n	80004ac <main+0x2c>
 80004aa:	e7fe      	b.n	80004aa <main+0x2a>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004ac:	2380      	movs	r3, #128	; 0x80
 80004ae:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80004b0:	1c20      	adds	r0, r4, #0
 80004b2:	a905      	add	r1, sp, #20
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004b4:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80004b6:	f001 fbf5 	bl	8001ca4 <HAL_TIM_ConfigClockSource>
 80004ba:	2800      	cmp	r0, #0
 80004bc:	d000      	beq.n	80004c0 <main+0x40>
 80004be:	e7fe      	b.n	80004be <main+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 80004c0:	9009      	str	r0, [sp, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80004c2:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchronization(&htim1, &sSlaveConfig) != HAL_OK)
 80004c4:	a909      	add	r1, sp, #36	; 0x24
 80004c6:	1c20      	adds	r0, r4, #0
 80004c8:	f001 fce4 	bl	8001e94 <HAL_TIM_SlaveConfigSynchronization>
 80004cc:	2800      	cmp	r0, #0
 80004ce:	d000      	beq.n	80004d2 <main+0x52>
 80004d0:	e7fe      	b.n	80004d0 <main+0x50>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004d2:	9003      	str	r0, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004d4:	9004      	str	r0, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80004d6:	a903      	add	r1, sp, #12
 80004d8:	1c20      	adds	r0, r4, #0
 80004da:	f001 fb4b 	bl	8001b74 <HAL_TIMEx_MasterConfigSynchronization>
 80004de:	1e04      	subs	r4, r0, #0
 80004e0:	d000      	beq.n	80004e4 <main+0x64>
 80004e2:	e7fe      	b.n	80004e2 <main+0x62>


  /* Initialize all configured peripherals */

  MX_TIM1_Init();
  GPIOInit();
 80004e4:	f000 fa40 	bl	8000968 <GPIOInit>
  uartInit();
 80004e8:	f000 f914 	bl	8000714 <uartInit>
  uartStart();
 80004ec:	f000 f956 	bl	800079c <uartStart>
  interruptsInit();
 80004f0:	f000 f8dc 	bl	80006ac <interruptsInit>
  interruptsStart();
 80004f4:	f000 f8ec 	bl	80006d0 <interruptsStart>


  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */
  pbq = xQueueCreate(10, sizeof(int));
 80004f8:	2104      	movs	r1, #4
 80004fa:	1c22      	adds	r2, r4, #0
 80004fc:	200a      	movs	r0, #10
 80004fe:	f000 fdb7 	bl	8001070 <xQueueGenericCreate>
 8000502:	4b0d      	ldr	r3, [pc, #52]	; (8000538 <main+0xb8>)
//  		  NULL,                     /* Pointer to tasks arguments (parameter) */
//  		  tskIDLE_PRIORITY + 2,           /* Task priority*/
//  		  NULL                              /* Task handle */
//    );

    xTaskCreate(
 8000504:	2505      	movs	r5, #5


  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */
  pbq = xQueueCreate(10, sizeof(int));
 8000506:	6018      	str	r0, [r3, #0]
//  		  NULL,                     /* Pointer to tasks arguments (parameter) */
//  		  tskIDLE_PRIORITY + 2,           /* Task priority*/
//  		  NULL                              /* Task handle */
//    );

    xTaskCreate(
 8000508:	490c      	ldr	r1, [pc, #48]	; (800053c <main+0xbc>)
 800050a:	2280      	movs	r2, #128	; 0x80
 800050c:	1c23      	adds	r3, r4, #0
 800050e:	9500      	str	r5, [sp, #0]
 8000510:	9401      	str	r4, [sp, #4]
 8000512:	480b      	ldr	r0, [pc, #44]	; (8000540 <main+0xc0>)
 8000514:	f000 faca 	bl	8000aac <xTaskCreate>
  		  NULL,                     /* Pointer to tasks arguments (parameter) */
  		  tskIDLE_PRIORITY + 5,           /* Task priority*/
  		  NULL                              /* Task handle */
    );

    xTaskCreate(
 8000518:	490a      	ldr	r1, [pc, #40]	; (8000544 <main+0xc4>)
 800051a:	2280      	movs	r2, #128	; 0x80
 800051c:	1c23      	adds	r3, r4, #0
 800051e:	9500      	str	r5, [sp, #0]
 8000520:	9401      	str	r4, [sp, #4]
 8000522:	4809      	ldr	r0, [pc, #36]	; (8000548 <main+0xc8>)
 8000524:	f000 fac2 	bl	8000aac <xTaskCreate>
//   		  tskIDLE_PRIORITY + 5,           /* Task priority*/
//   		  NULL                              /* Task handle */
//     );

    /* Start the RTOS Scheduler */
    vTaskStartScheduler();
 8000528:	f000 fb84 	bl	8000c34 <vTaskStartScheduler>
 800052c:	e7fe      	b.n	800052c <main+0xac>
 800052e:	46c0      	nop			; (mov r8, r8)
 8000530:	20000e18 	.word	0x20000e18
 8000534:	40012c00 	.word	0x40012c00
 8000538:	20000dac 	.word	0x20000dac
 800053c:	08002a57 	.word	0x08002a57
 8000540:	080003e5 	.word	0x080003e5
 8000544:	08002a64 	.word	0x08002a64
 8000548:	0800039d 	.word	0x0800039d

0800054c <searchForChar>:
	else
		return FALSE;
}

uint8_t searchForChar(char *searchedbuffer, uint8_t length, char character)
{
 800054c:	b530      	push	{r4, r5, lr}
	uint8_t i=0;
	tBool found = FALSE;
	char bufferchar;

	while((i < length) && (!found))
 800054e:	2300      	movs	r3, #0
 8000550:	b2dc      	uxtb	r4, r3
 8000552:	428c      	cmp	r4, r1
 8000554:	d207      	bcs.n	8000566 <searchForChar+0x1a>
 8000556:	3301      	adds	r3, #1
 8000558:	18c5      	adds	r5, r0, r3
 800055a:	3d01      	subs	r5, #1
	{
		bufferchar = *(searchedbuffer+i);
		if (bufferchar == character)
 800055c:	782d      	ldrb	r5, [r5, #0]
 800055e:	4295      	cmp	r5, r2
 8000560:	d1f6      	bne.n	8000550 <searchForChar+0x4>
 8000562:	1c20      	adds	r0, r4, #0
 8000564:	e000      	b.n	8000568 <searchForChar+0x1c>
			return i;
		}else
			i++;
			//(*RxBuffer)++;
	}
	return 0;
 8000566:	2000      	movs	r0, #0
}
 8000568:	bd30      	pop	{r4, r5, pc}
	...

0800056c <enterBridgeMode>:
static Muerto tMuerto;
static Disparo tDisparo;


tBool enterBridgeMode(char *RxBuffer, uint8_t Rxlength, char *TxBuffer, uint8_t TxLength)
{
 800056c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t posfin;
	uint8_t index = 0;
	char character = '/';
	tBool error = TRUE;

	index = searchForChar(RxBuffer, Rxlength, character);
 800056e:	222f      	movs	r2, #47	; 0x2f
static Muerto tMuerto;
static Disparo tDisparo;


tBool enterBridgeMode(char *RxBuffer, uint8_t Rxlength, char *TxBuffer, uint8_t TxLength)
{
 8000570:	af00      	add	r7, sp, #0
 8000572:	1c04      	adds	r4, r0, #0
	uint8_t posfin;
	uint8_t index = 0;
	char character = '/';
	tBool error = TRUE;

	index = searchForChar(RxBuffer, Rxlength, character);
 8000574:	f7ff ffea 	bl	800054c <searchForChar>

	char tempbuffer[index];
 8000578:	1dc3      	adds	r3, r0, #7
 800057a:	08db      	lsrs	r3, r3, #3
 800057c:	00db      	lsls	r3, r3, #3
	uint8_t posfin;
	uint8_t index = 0;
	char character = '/';
	tBool error = TRUE;

	index = searchForChar(RxBuffer, Rxlength, character);
 800057e:	1c06      	adds	r6, r0, #0

	char tempbuffer[index];
 8000580:	4668      	mov	r0, sp
 8000582:	1ac0      	subs	r0, r0, r3
 8000584:	4685      	mov	sp, r0

	strncpy (tempbuffer, RxBuffer, index);
 8000586:	1c32      	adds	r2, r6, #0
 8000588:	1c21      	adds	r1, r4, #0
 800058a:	f002 fa21 	bl	80029d0 <strncpy>

	posfin = strchr(tempbuffer,',');
 800058e:	212c      	movs	r1, #44	; 0x2c
 8000590:	4668      	mov	r0, sp
 8000592:	f002 fa02 	bl	800299a <strchr>
 8000596:	25ff      	movs	r5, #255	; 0xff
	strncpy(tag, tempbuffer, tempbuffer-posfin);
 8000598:	4669      	mov	r1, sp
 800059a:	2400      	movs	r4, #0
 800059c:	4028      	ands	r0, r5
 800059e:	1a0a      	subs	r2, r1, r0
 80005a0:	6078      	str	r0, [r7, #4]
 80005a2:	1c20      	adds	r0, r4, #0
 80005a4:	f002 fa14 	bl	80029d0 <strncpy>
	index += strlen(tag);
 80005a8:	1c20      	adds	r0, r4, #0
 80005aa:	f002 fa0a 	bl	80029c2 <strlen>

	if (strcmp(tag, "LED") == 0)
 80005ae:	4936      	ldr	r1, [pc, #216]	; (8000688 <enterBridgeMode+0x11c>)

	strncpy (tempbuffer, RxBuffer, index);

	posfin = strchr(tempbuffer,',');
	strncpy(tag, tempbuffer, tempbuffer-posfin);
	index += strlen(tag);
 80005b0:	1836      	adds	r6, r6, r0

	if (strcmp(tag, "LED") == 0)
 80005b2:	1c20      	adds	r0, r4, #0
 80005b4:	f7ff fda8 	bl	8000108 <strcmp>

	strncpy (tempbuffer, RxBuffer, index);

	posfin = strchr(tempbuffer,',');
	strncpy(tag, tempbuffer, tempbuffer-posfin);
	index += strlen(tag);
 80005b8:	b2f6      	uxtb	r6, r6

	if (strcmp(tag, "LED") == 0)
 80005ba:	1e04      	subs	r4, r0, #0
 80005bc:	d11d      	bne.n	80005fa <enterBridgeMode+0x8e>
	{
		posfin = strchr(posfin+1,',');
 80005be:	6878      	ldr	r0, [r7, #4]
 80005c0:	212c      	movs	r1, #44	; 0x2c
 80005c2:	3001      	adds	r0, #1
 80005c4:	f002 f9e9 	bl	800299a <strchr>
		strncpy(tLed.dron, &tempbuffer[index], tempbuffer-posfin);
 80005c8:	466a      	mov	r2, sp
 80005ca:	4028      	ands	r0, r5
 80005cc:	1991      	adds	r1, r2, r6
 80005ce:	6078      	str	r0, [r7, #4]
 80005d0:	1a12      	subs	r2, r2, r0
 80005d2:	1c20      	adds	r0, r4, #0
 80005d4:	f002 f9fc 	bl	80029d0 <strncpy>
		index += strlen(tLed.dron);
 80005d8:	1c20      	adds	r0, r4, #0
 80005da:	f002 f9f2 	bl	80029c2 <strlen>
 80005de:	6038      	str	r0, [r7, #0]
		posfin = strchr(posfin+1,',');
 80005e0:	6878      	ldr	r0, [r7, #4]
 80005e2:	212c      	movs	r1, #44	; 0x2c
 80005e4:	3001      	adds	r0, #1
 80005e6:	f002 f9d8 	bl	800299a <strchr>

	if (strcmp(tag, "LED") == 0)
	{
		posfin = strchr(posfin+1,',');
		strncpy(tLed.dron, &tempbuffer[index], tempbuffer-posfin);
		index += strlen(tLed.dron);
 80005ea:	683b      	ldr	r3, [r7, #0]
		posfin = strchr(posfin+1,',');
		strncpy(tLed.nLeds, &tempbuffer[index], tempbuffer-posfin);
 80005ec:	466a      	mov	r2, sp

	if (strcmp(tag, "LED") == 0)
	{
		posfin = strchr(posfin+1,',');
		strncpy(tLed.dron, &tempbuffer[index], tempbuffer-posfin);
		index += strlen(tLed.dron);
 80005ee:	18f1      	adds	r1, r6, r3
		posfin = strchr(posfin+1,',');
		strncpy(tLed.nLeds, &tempbuffer[index], tempbuffer-posfin);
 80005f0:	b2c9      	uxtb	r1, r1
 80005f2:	4005      	ands	r5, r0
 80005f4:	1851      	adds	r1, r2, r1
 80005f6:	1b52      	subs	r2, r2, r5
 80005f8:	e023      	b.n	8000642 <enterBridgeMode+0xd6>
	}

	else if (strcmp(tag, "MUERTO") == 0)
 80005fa:	2400      	movs	r4, #0
 80005fc:	1c20      	adds	r0, r4, #0
 80005fe:	4923      	ldr	r1, [pc, #140]	; (800068c <enterBridgeMode+0x120>)
 8000600:	f7ff fd82 	bl	8000108 <strcmp>
 8000604:	1e04      	subs	r4, r0, #0
 8000606:	d121      	bne.n	800064c <enterBridgeMode+0xe0>
	{
		posfin = strchr(posfin+1,',');
 8000608:	6878      	ldr	r0, [r7, #4]
 800060a:	212c      	movs	r1, #44	; 0x2c
 800060c:	3001      	adds	r0, #1
 800060e:	f002 f9c4 	bl	800299a <strchr>
		strncpy(tMuerto.mando, &tempbuffer[index], tempbuffer-posfin);
 8000612:	466b      	mov	r3, sp
 8000614:	4028      	ands	r0, r5
 8000616:	6078      	str	r0, [r7, #4]
 8000618:	1999      	adds	r1, r3, r6
 800061a:	1a1a      	subs	r2, r3, r0
 800061c:	1c20      	adds	r0, r4, #0
 800061e:	f002 f9d7 	bl	80029d0 <strncpy>
		index += strlen(tMuerto.mando);
 8000622:	1c20      	adds	r0, r4, #0
 8000624:	f002 f9cd 	bl	80029c2 <strlen>
 8000628:	6038      	str	r0, [r7, #0]
		posfin = strchr(posfin+1,',');
 800062a:	6878      	ldr	r0, [r7, #4]
 800062c:	212c      	movs	r1, #44	; 0x2c
 800062e:	3001      	adds	r0, #1
 8000630:	f002 f9b3 	bl	800299a <strchr>

	else if (strcmp(tag, "MUERTO") == 0)
	{
		posfin = strchr(posfin+1,',');
		strncpy(tMuerto.mando, &tempbuffer[index], tempbuffer-posfin);
		index += strlen(tMuerto.mando);
 8000634:	683a      	ldr	r2, [r7, #0]
		posfin = strchr(posfin+1,',');
		strncpy(tMuerto.dron, &tempbuffer[index], tempbuffer-posfin);
 8000636:	466b      	mov	r3, sp

	else if (strcmp(tag, "MUERTO") == 0)
	{
		posfin = strchr(posfin+1,',');
		strncpy(tMuerto.mando, &tempbuffer[index], tempbuffer-posfin);
		index += strlen(tMuerto.mando);
 8000638:	18b1      	adds	r1, r6, r2
		posfin = strchr(posfin+1,',');
		strncpy(tMuerto.dron, &tempbuffer[index], tempbuffer-posfin);
 800063a:	b2c9      	uxtb	r1, r1
 800063c:	4005      	ands	r5, r0
 800063e:	1859      	adds	r1, r3, r1
 8000640:	1b5a      	subs	r2, r3, r5
 8000642:	1c20      	adds	r0, r4, #0
 8000644:	f002 f9c4 	bl	80029d0 <strncpy>

	char* tag;
	uint8_t posfin;
	uint8_t index = 0;
	char character = '/';
	tBool error = TRUE;
 8000648:	2001      	movs	r0, #1
 800064a:	e01a      	b.n	8000682 <enterBridgeMode+0x116>
		strncpy(tMuerto.mando, &tempbuffer[index], tempbuffer-posfin);
		index += strlen(tMuerto.mando);
		posfin = strchr(posfin+1,',');
		strncpy(tMuerto.dron, &tempbuffer[index], tempbuffer-posfin);
	}
	else if (strcmp(tag, "DISPARO") == 0)
 800064c:	2400      	movs	r4, #0
 800064e:	1c20      	adds	r0, r4, #0
 8000650:	490f      	ldr	r1, [pc, #60]	; (8000690 <enterBridgeMode+0x124>)
 8000652:	f7ff fd59 	bl	8000108 <strcmp>
 8000656:	1e04      	subs	r4, r0, #0
 8000658:	d10b      	bne.n	8000672 <enterBridgeMode+0x106>
	{
		posfin = strchr(posfin+1,',');
 800065a:	6878      	ldr	r0, [r7, #4]
 800065c:	212c      	movs	r1, #44	; 0x2c
 800065e:	3001      	adds	r0, #1
 8000660:	f002 f99b 	bl	800299a <strchr>
 8000664:	4028      	ands	r0, r5
 8000666:	6078      	str	r0, [r7, #4]
		strncpy(tDisparo.dronToc, &tempbuffer[index], tempbuffer-posfin);
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	4668      	mov	r0, sp
 800066c:	1981      	adds	r1, r0, r6
 800066e:	1ac2      	subs	r2, r0, r3
 8000670:	e7d4      	b.n	800061c <enterBridgeMode+0xb0>
		index += strlen(tDisparo.dronToc);
		posfin = strchr(posfin+1,',');
		strncpy(tDisparo.dronDisp, &tempbuffer[index], tempbuffer-posfin);
	}
	else if (strcmp(tag, "FJUEGO") == 0)
 8000672:	2400      	movs	r4, #0
 8000674:	1c20      	adds	r0, r4, #0
 8000676:	4907      	ldr	r1, [pc, #28]	; (8000694 <enterBridgeMode+0x128>)
 8000678:	f7ff fd46 	bl	8000108 <strcmp>
 800067c:	4243      	negs	r3, r0
 800067e:	4158      	adcs	r0, r3

	char* tag;
	uint8_t posfin;
	uint8_t index = 0;
	char character = '/';
	tBool error = TRUE;
 8000680:	b2c0      	uxtb	r0, r0
		error = FALSE;
	}

	return error;

}
 8000682:	46bd      	mov	sp, r7
 8000684:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000686:	46c0      	nop			; (mov r8, r8)
 8000688:	08002a74 	.word	0x08002a74
 800068c:	08002a78 	.word	0x08002a78
 8000690:	08002a7f 	.word	0x08002a7f
 8000694:	08002a87 	.word	0x08002a87

08000698 <HAL_UART1_IRQ>:

};


void HAL_UART1_IRQ(void)
{
 8000698:	b508      	push	{r3, lr}
#ifdef IS_UART1
	uartInterruptHandler(UART_1);
 800069a:	2000      	movs	r0, #0
 800069c:	f000 f82c 	bl	80006f8 <uartInterruptHandler>
#endif
}
 80006a0:	bd08      	pop	{r3, pc}

080006a2 <HAL_UART2_IRQ>:

void HAL_UART2_IRQ(void)
{
 80006a2:	b508      	push	{r3, lr}
#ifdef IS_UART2
	uartInterruptHandler(UART_2);
 80006a4:	2001      	movs	r0, #1
 80006a6:	f000 f827 	bl	80006f8 <uartInterruptHandler>
#endif
}
 80006aa:	bd08      	pop	{r3, pc}

080006ac <interruptsInit>:
#include "interrupts_map.h"

extern tInterruptsInstanceMap interruptsInstanceMap[NUM_OF_IRQS];

void interruptsInit( void )
{
 80006ac:	b510      	push	{r4, lr}
 80006ae:	2400      	movs	r4, #0
	uint8_t i;

	for(i = 0; i < NUM_OF_IRQS; i++)
	{
		if (SVC_IRQn <= (interruptsInstanceMap[i].IRQn))
 80006b0:	4b06      	ldr	r3, [pc, #24]	; (80006cc <interruptsInit+0x20>)
 80006b2:	2000      	movs	r0, #0
 80006b4:	18e3      	adds	r3, r4, r3
 80006b6:	5618      	ldrsb	r0, [r3, r0]
 80006b8:	1d42      	adds	r2, r0, #5
 80006ba:	db03      	blt.n	80006c4 <interruptsInit+0x18>
		{
			HAL_NVIC_SetPriority(interruptsInstanceMap[i].IRQn, (uint32_t)interruptsInstanceMap[i].PreemptPriority, (uint32_t)interruptsInstanceMap[i].SubPriority);
 80006bc:	7859      	ldrb	r1, [r3, #1]
 80006be:	789a      	ldrb	r2, [r3, #2]
 80006c0:	f002 f898 	bl	80027f4 <HAL_NVIC_SetPriority>
 80006c4:	3404      	adds	r4, #4

void interruptsInit( void )
{
	uint8_t i;

	for(i = 0; i < NUM_OF_IRQS; i++)
 80006c6:	2c0c      	cmp	r4, #12
 80006c8:	d1f2      	bne.n	80006b0 <interruptsInit+0x4>
		{
			HAL_NVIC_SetPriority(interruptsInstanceMap[i].IRQn, (uint32_t)interruptsInstanceMap[i].PreemptPriority, (uint32_t)interruptsInstanceMap[i].SubPriority);
		}
	}

}
 80006ca:	bd10      	pop	{r4, pc}
 80006cc:	20000004 	.word	0x20000004

080006d0 <interruptsStart>:

void interruptsStart( void )
{
 80006d0:	b510      	push	{r4, lr}
 80006d2:	2400      	movs	r4, #0
 80006d4:	4b07      	ldr	r3, [pc, #28]	; (80006f4 <interruptsStart+0x24>)
 80006d6:	18e3      	adds	r3, r4, r3
	uint8_t i;

	for(i = 0; i < NUM_OF_IRQS; i++)
	{
		if (interruptsInstanceMap[i].State == IRQ_ENABLE)
 80006d8:	78da      	ldrb	r2, [r3, #3]
 80006da:	2a01      	cmp	r2, #1
 80006dc:	d105      	bne.n	80006ea <interruptsStart+0x1a>
		{
			if (IS_NVIC_DEVICE_IRQ(interruptsInstanceMap[i].IRQn))
 80006de:	2000      	movs	r0, #0
 80006e0:	5618      	ldrsb	r0, [r3, r0]
 80006e2:	2800      	cmp	r0, #0
 80006e4:	db01      	blt.n	80006ea <interruptsStart+0x1a>
			{
				HAL_NVIC_EnableIRQ(interruptsInstanceMap[i].IRQn);
 80006e6:	f002 f8b7 	bl	8002858 <HAL_NVIC_EnableIRQ>
 80006ea:	3404      	adds	r4, #4

void interruptsStart( void )
{
	uint8_t i;

	for(i = 0; i < NUM_OF_IRQS; i++)
 80006ec:	2c0c      	cmp	r4, #12
 80006ee:	d1f1      	bne.n	80006d4 <interruptsStart+0x4>
			}

		}
	}

}
 80006f0:	bd10      	pop	{r4, pc}
 80006f2:	46c0      	nop			; (mov r8, r8)
 80006f4:	20000004 	.word	0x20000004

080006f8 <uartInterruptHandler>:
uint8_t RxByte;
static eUart uartPortIRQ;


void uartInterruptHandler(eUart uartPort)
{
 80006f8:	b508      	push	{r3, lr}
    UART_HandleTypeDef* uart_instance; //HAL Uart
    //en caso de usar las callbacks, revisar el cdigo de MTG
    uart_instance = &uartHandlers[uartPort];
    uartPortIRQ = uartPort;
 80006fa:	4b04      	ldr	r3, [pc, #16]	; (800070c <uartInterruptHandler+0x14>)
 80006fc:	7018      	strb	r0, [r3, #0]

void uartInterruptHandler(eUart uartPort)
{
    UART_HandleTypeDef* uart_instance; //HAL Uart
    //en caso de usar las callbacks, revisar el cdigo de MTG
    uart_instance = &uartHandlers[uartPort];
 80006fe:	2370      	movs	r3, #112	; 0x70
 8000700:	4358      	muls	r0, r3
 8000702:	4b03      	ldr	r3, [pc, #12]	; (8000710 <uartInterruptHandler+0x18>)
 8000704:	18c0      	adds	r0, r0, r3
    uartPortIRQ = uartPort;
    HAL_UART_IRQHandler(uart_instance);
 8000706:	f001 f999 	bl	8001a3c <HAL_UART_IRQHandler>
}
 800070a:	bd08      	pop	{r3, pc}
 800070c:	20000030 	.word	0x20000030
 8000710:	20001488 	.word	0x20001488

08000714 <uartInit>:
    const tUartInstanceMap* uart_instance;
    uint8_t i;


	#ifdef IS_UART1
        __HAL_RCC_USART1_CLK_ENABLE();
 8000714:	4b1d      	ldr	r3, [pc, #116]	; (800078c <uartInit+0x78>)
    HAL_UART_IRQHandler(uart_instance);
}


void uartInit(void)
{
 8000716:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    const tUartInstanceMap* uart_instance;
    uint8_t i;


	#ifdef IS_UART1
        __HAL_RCC_USART1_CLK_ENABLE();
 8000718:	6999      	ldr	r1, [r3, #24]
 800071a:	2280      	movs	r2, #128	; 0x80
 800071c:	01d2      	lsls	r2, r2, #7
 800071e:	4311      	orrs	r1, r2
 8000720:	6199      	str	r1, [r3, #24]
 8000722:	6999      	ldr	r1, [r3, #24]
 8000724:	4c1a      	ldr	r4, [pc, #104]	; (8000790 <uartInit+0x7c>)
 8000726:	400a      	ands	r2, r1
 8000728:	9200      	str	r2, [sp, #0]
 800072a:	9a00      	ldr	r2, [sp, #0]
	#endif
	#ifdef IS_UART1
        __HAL_RCC_USART2_CLK_ENABLE();
 800072c:	69d9      	ldr	r1, [r3, #28]
 800072e:	2280      	movs	r2, #128	; 0x80
 8000730:	0292      	lsls	r2, r2, #10
 8000732:	4311      	orrs	r1, r2
 8000734:	61d9      	str	r1, [r3, #28]
 8000736:	69db      	ldr	r3, [r3, #28]
 8000738:	4d16      	ldr	r5, [pc, #88]	; (8000794 <uartInit+0x80>)
 800073a:	401a      	ands	r2, r3
 800073c:	9201      	str	r2, [sp, #4]
 800073e:	9b01      	ldr	r3, [sp, #4]
 8000740:	2600      	movs	r6, #0

    for(i=0; i<NUM_OF_UART; i++) {
        uart_handler = &uartHandlers[i];
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
 8000742:	6862      	ldr	r2, [r4, #4]
	#endif

    for(i=0; i<NUM_OF_UART; i++) {
        uart_handler = &uartHandlers[i];
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
 8000744:	6823      	ldr	r3, [r4, #0]
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
 8000746:	606a      	str	r2, [r5, #4]
        uart_handler->Init.WordLength = uart_instance->dataSize;
 8000748:	7a22      	ldrb	r2, [r4, #8]
        uart_handler->Init.StopBits   = uart_instance->stopBits;
        uart_handler->Init.Parity     = uart_instance->parity;
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
 800074a:	210c      	movs	r1, #12
    for(i=0; i<NUM_OF_UART; i++) {
        uart_handler = &uartHandlers[i];
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
        uart_handler->Init.WordLength = uart_instance->dataSize;
 800074c:	60aa      	str	r2, [r5, #8]
        uart_handler->Init.StopBits   = uart_instance->stopBits;
 800074e:	7aa2      	ldrb	r2, [r4, #10]
        uart_handler->Init.Parity     = uart_instance->parity;
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
 8000750:	6169      	str	r1, [r5, #20]
        uart_handler = &uartHandlers[i];
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
        uart_handler->Init.WordLength = uart_instance->dataSize;
        uart_handler->Init.StopBits   = uart_instance->stopBits;
 8000752:	60ea      	str	r2, [r5, #12]
        uart_handler->Init.Parity     = uart_instance->parity;
 8000754:	7a62      	ldrb	r2, [r4, #9]
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
        uart_handler->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
        //se pueden aadir los parmetros Init.CLKPolarity, Init.CLKPhase e Init.CLKLastBit

        __HAL_UART_ENABLE_IT(uart_handler, UART_IT_RXNE);
 8000756:	2120      	movs	r1, #32
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
        uart_handler->Init.WordLength = uart_instance->dataSize;
        uart_handler->Init.StopBits   = uart_instance->stopBits;
        uart_handler->Init.Parity     = uart_instance->parity;
 8000758:	612a      	str	r2, [r5, #16]
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 800075a:	2200      	movs	r2, #0
 800075c:	61aa      	str	r2, [r5, #24]
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
        uart_handler->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800075e:	626a      	str	r2, [r5, #36]	; 0x24
        //se pueden aadir los parmetros Init.CLKPolarity, Init.CLKPhase e Init.CLKLastBit

        __HAL_UART_ENABLE_IT(uart_handler, UART_IT_RXNE);
 8000760:	681a      	ldr	r2, [r3, #0]
 8000762:	4f0d      	ldr	r7, [pc, #52]	; (8000798 <uartInit+0x84>)
 8000764:	430a      	orrs	r2, r1
	#endif

    for(i=0; i<NUM_OF_UART; i++) {
        uart_handler = &uartHandlers[i];
        uart_instance = &UARTInstanceMap[i];
        uart_handler->Instance        = uart_instance->port;
 8000766:	602b      	str	r3, [r5, #0]
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
        uart_handler->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
        //se pueden aadir los parmetros Init.CLKPolarity, Init.CLKPhase e Init.CLKLastBit

        __HAL_UART_ENABLE_IT(uart_handler, UART_IT_RXNE);
 8000768:	601a      	str	r2, [r3, #0]
 800076a:	19f0      	adds	r0, r6, r7

		CreateFIFO(&uartCircularBuffers[i].rxBuffer,
 800076c:	8aa2      	ldrh	r2, [r4, #20]
 800076e:	69a1      	ldr	r1, [r4, #24]
 8000770:	370c      	adds	r7, #12
 8000772:	f000 f91f 	bl	80009b4 <CreateFIFO>
 8000776:	19b8      	adds	r0, r7, r6
                UARTInstanceMap[i].rxBufferPtr,
                UARTInstanceMap[i].rxBufferSize);

		CreateFIFO(&uartCircularBuffers[i].txBuffer,
 8000778:	89a2      	ldrh	r2, [r4, #12]
 800077a:	6921      	ldr	r1, [r4, #16]
 800077c:	3618      	adds	r6, #24
 800077e:	f000 f919 	bl	80009b4 <CreateFIFO>
 8000782:	342c      	adds	r4, #44	; 0x2c
 8000784:	3570      	adds	r5, #112	; 0x70
	#endif
	#ifdef IS_UART1
        __HAL_RCC_USART2_CLK_ENABLE();
	#endif

    for(i=0; i<NUM_OF_UART; i++) {
 8000786:	2e30      	cmp	r6, #48	; 0x30
 8000788:	d1db      	bne.n	8000742 <uartInit+0x2e>

		CreateFIFO(&uartCircularBuffers[i].txBuffer,
                UARTInstanceMap[i].txBufferPtr,
                UARTInstanceMap[i].txBufferSize);
    }
}
 800078a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800078c:	40021000 	.word	0x40021000
 8000790:	08002a90 	.word	0x08002a90
 8000794:	20001488 	.word	0x20001488
 8000798:	20001458 	.word	0x20001458

0800079c <uartStart>:

    return HAL_OK;
}

HAL_StatusTypeDef uartStart(void)
{
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	4c0c      	ldr	r4, [pc, #48]	; (80007d0 <uartStart+0x34>)
 80007a0:	1c26      	adds	r6, r4, #0
 80007a2:	36e0      	adds	r6, #224	; 0xe0
    uint8_t i;
    UART_HandleTypeDef* uart_handler;

    for(i=0; i<NUM_OF_UART; i++){
        uart_handler = &uartHandlers[i];
        if(HAL_UART_DeInit(uart_handler) != HAL_OK)
 80007a4:	1c20      	adds	r0, r4, #0
 80007a6:	f000 fe7f 	bl	80014a8 <HAL_UART_DeInit>
 80007aa:	2800      	cmp	r0, #0
 80007ac:	d001      	beq.n	80007b2 <uartStart+0x16>
        {
            return HAL_ERROR;
 80007ae:	2501      	movs	r5, #1
 80007b0:	e00c      	b.n	80007cc <uartStart+0x30>
        }
        if(HAL_UART_Init(uart_handler) != HAL_OK)
 80007b2:	1c20      	adds	r0, r4, #0
 80007b4:	f001 f890 	bl	80018d8 <HAL_UART_Init>
 80007b8:	1e05      	subs	r5, r0, #0
 80007ba:	d1f8      	bne.n	80007ae <uartStart+0x12>
        {
            return HAL_ERROR;
        }
        HAL_UART_Receive_IT(uart_handler, &RxByte, 1 );
 80007bc:	1c20      	adds	r0, r4, #0
 80007be:	4905      	ldr	r1, [pc, #20]	; (80007d4 <uartStart+0x38>)
 80007c0:	2201      	movs	r2, #1
 80007c2:	3470      	adds	r4, #112	; 0x70
 80007c4:	f000 feba 	bl	800153c <HAL_UART_Receive_IT>
HAL_StatusTypeDef uartStart(void)
{
    uint8_t i;
    UART_HandleTypeDef* uart_handler;

    for(i=0; i<NUM_OF_UART; i++){
 80007c8:	42b4      	cmp	r4, r6
 80007ca:	d1eb      	bne.n	80007a4 <uartStart+0x8>
            return HAL_ERROR;
        }
        HAL_UART_Receive_IT(uart_handler, &RxByte, 1 );
    }
    return HAL_OK;
}
 80007cc:	1c28      	adds	r0, r5, #0
 80007ce:	bd70      	pop	{r4, r5, r6, pc}
 80007d0:	20001488 	.word	0x20001488
 80007d4:	20001568 	.word	0x20001568

080007d8 <uartRead>:

HAL_StatusTypeDef uartRead(eUart uartPort, char* buffer)
{
 80007d8:	b570      	push	{r4, r5, r6, lr}
    uint32_t i;
    uint8_t byte;
    uint32_t bufferSize = 30;
    uint8_t result;

    if(GetFIFOPendingBytes(&uartCircularBuffers[uartPort].rxBuffer) < bufferSize ){
 80007da:	2518      	movs	r5, #24
 80007dc:	4345      	muls	r5, r0
 80007de:	4b0a      	ldr	r3, [pc, #40]	; (8000808 <uartRead+0x30>)
    }
    return HAL_OK;
}

HAL_StatusTypeDef uartRead(eUart uartPort, char* buffer)
{
 80007e0:	1c0e      	adds	r6, r1, #0
    uint32_t i;
    uint8_t byte;
    uint32_t bufferSize = 30;
    uint8_t result;

    if(GetFIFOPendingBytes(&uartCircularBuffers[uartPort].rxBuffer) < bufferSize ){
 80007e2:	18ed      	adds	r5, r5, r3
 80007e4:	1c28      	adds	r0, r5, #0
 80007e6:	f000 f90c 	bl	8000a02 <GetFIFOPendingBytes>
        result =  HAL_ERROR;
 80007ea:	2301      	movs	r3, #1
    uint32_t i;
    uint8_t byte;
    uint32_t bufferSize = 30;
    uint8_t result;

    if(GetFIFOPendingBytes(&uartCircularBuffers[uartPort].rxBuffer) < bufferSize ){
 80007ec:	281d      	cmp	r0, #29
 80007ee:	d908      	bls.n	8000802 <uartRead+0x2a>
 80007f0:	2400      	movs	r4, #0
        result =  HAL_ERROR;
    }else{
        for(i=0; i<bufferSize; i++){
            byte = GetFIFOByte(&uartCircularBuffers[uartPort].rxBuffer);
 80007f2:	1c28      	adds	r0, r5, #0
 80007f4:	f000 f8e5 	bl	80009c2 <GetFIFOByte>
            buffer[i] = byte;
 80007f8:	5530      	strb	r0, [r6, r4]
    uint8_t result;

    if(GetFIFOPendingBytes(&uartCircularBuffers[uartPort].rxBuffer) < bufferSize ){
        result =  HAL_ERROR;
    }else{
        for(i=0; i<bufferSize; i++){
 80007fa:	3401      	adds	r4, #1
 80007fc:	2c1e      	cmp	r4, #30
 80007fe:	d1f8      	bne.n	80007f2 <uartRead+0x1a>
            byte = GetFIFOByte(&uartCircularBuffers[uartPort].rxBuffer);
            buffer[i] = byte;
        }
        result = HAL_OK;
 8000800:	2300      	movs	r3, #0
    }

    return result;
}
 8000802:	1c18      	adds	r0, r3, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	46c0      	nop			; (mov r8, r8)
 8000808:	20001458 	.word	0x20001458

0800080c <uartWrite>:

HAL_StatusTypeDef uartWrite(eUart uartPort, char* buffer)
{
 800080c:	b538      	push	{r3, r4, r5, lr}
    HAL_StatusTypeDef error;
    error = HAL_UART_Transmit_IT(&uartHandlers[uartPort], (uint8_t*)buffer, strlen(buffer));
 800080e:	2470      	movs	r4, #112	; 0x70
 8000810:	4344      	muls	r4, r0
 8000812:	4b0c      	ldr	r3, [pc, #48]	; (8000844 <uartWrite+0x38>)
 8000814:	1c08      	adds	r0, r1, #0

    return result;
}

HAL_StatusTypeDef uartWrite(eUart uartPort, char* buffer)
{
 8000816:	1c0d      	adds	r5, r1, #0
    HAL_StatusTypeDef error;
    error = HAL_UART_Transmit_IT(&uartHandlers[uartPort], (uint8_t*)buffer, strlen(buffer));
 8000818:	18e4      	adds	r4, r4, r3
 800081a:	f002 f8d2 	bl	80029c2 <strlen>
 800081e:	1c29      	adds	r1, r5, #0
 8000820:	b282      	uxth	r2, r0
 8000822:	1c20      	adds	r0, r4, #0
 8000824:	f000 fe5d 	bl	80014e2 <HAL_UART_Transmit_IT>
 8000828:	1c05      	adds	r5, r0, #0
    while (HAL_UART_GetState(&uartHandlers[uartPort]) == HAL_UART_STATE_BUSY_TX ||
 800082a:	1c20      	adds	r0, r4, #0
 800082c:	f000 fedc 	bl	80015e8 <HAL_UART_GetState>
 8000830:	2821      	cmp	r0, #33	; 0x21
 8000832:	d0fa      	beq.n	800082a <uartWrite+0x1e>
    HAL_UART_GetState(&uartHandlers[uartPort]) == HAL_UART_STATE_BUSY_TX_RX);
 8000834:	1c20      	adds	r0, r4, #0
 8000836:	f000 fed7 	bl	80015e8 <HAL_UART_GetState>

HAL_StatusTypeDef uartWrite(eUart uartPort, char* buffer)
{
    HAL_StatusTypeDef error;
    error = HAL_UART_Transmit_IT(&uartHandlers[uartPort], (uint8_t*)buffer, strlen(buffer));
    while (HAL_UART_GetState(&uartHandlers[uartPort]) == HAL_UART_STATE_BUSY_TX ||
 800083a:	2823      	cmp	r0, #35	; 0x23
 800083c:	d0f5      	beq.n	800082a <uartWrite+0x1e>
    HAL_UART_GetState(&uartHandlers[uartPort]) == HAL_UART_STATE_BUSY_TX_RX);
    return error;

}
 800083e:	1c28      	adds	r0, r5, #0
 8000840:	bd38      	pop	{r3, r4, r5, pc}
 8000842:	46c0      	nop			; (mov r8, r8)
 8000844:	20001488 	.word	0x20001488

08000848 <HAL_UART_TxCpltCallback>:
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{

}
 8000848:	4770      	bx	lr
	...

0800084c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *uart_handler)
{
 800084c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	if(GetFIFOFreeBytes(&uartCircularBuffers[uartPortIRQ].rxBuffer) > 0){
 800084e:	4e0c      	ldr	r6, [pc, #48]	; (8000880 <HAL_UART_RxCpltCallback+0x34>)
{

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *uart_handler)
{
 8000850:	9001      	str	r0, [sp, #4]

	if(GetFIFOFreeBytes(&uartCircularBuffers[uartPortIRQ].rxBuffer) > 0){
 8000852:	7830      	ldrb	r0, [r6, #0]
 8000854:	2518      	movs	r5, #24
 8000856:	4368      	muls	r0, r5
 8000858:	4f0a      	ldr	r7, [pc, #40]	; (8000884 <HAL_UART_RxCpltCallback+0x38>)
 800085a:	19c0      	adds	r0, r0, r7
 800085c:	f000 f8d3 	bl	8000a06 <GetFIFOFreeBytes>
 8000860:	4c09      	ldr	r4, [pc, #36]	; (8000888 <HAL_UART_RxCpltCallback+0x3c>)
 8000862:	2800      	cmp	r0, #0
 8000864:	d005      	beq.n	8000872 <HAL_UART_RxCpltCallback+0x26>
		AddFIFOByte(&uartCircularBuffers[uartPortIRQ].rxBuffer, RxByte);
 8000866:	7830      	ldrb	r0, [r6, #0]
 8000868:	7821      	ldrb	r1, [r4, #0]
 800086a:	4345      	muls	r5, r0
 800086c:	19e8      	adds	r0, r5, r7
 800086e:	f000 f8b8 	bl	80009e2 <AddFIFOByte>
	}

	 HAL_UART_Receive_IT(uart_handler, &RxByte, 1 );
 8000872:	9801      	ldr	r0, [sp, #4]
 8000874:	1c21      	adds	r1, r4, #0
 8000876:	2201      	movs	r2, #1
 8000878:	f000 fe60 	bl	800153c <HAL_UART_Receive_IT>

}
 800087c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	20000030 	.word	0x20000030
 8000884:	20001458 	.word	0x20001458
 8000888:	20001568 	.word	0x20001568

0800088c <InitGPIOClock>:

void InitGPIOClock(eGPIO port)
{
	/* Enable the GPIO Clock */
#ifdef GPIOA
	if ( GPIOInstanceMap[port].port == GPIOA ){
 800088c:	4b25      	ldr	r3, [pc, #148]	; (8000924 <InitGPIOClock+0x98>)
 800088e:	0100      	lsls	r0, r0, #4
 8000890:	58c3      	ldr	r3, [r0, r3]
 8000892:	2290      	movs	r2, #144	; 0x90

extern const tGPIOInstanceMap GPIOInstanceMap[NUM_OF_GPIO];


void InitGPIOClock(eGPIO port)
{
 8000894:	b086      	sub	sp, #24
	/* Enable the GPIO Clock */
#ifdef GPIOA
	if ( GPIOInstanceMap[port].port == GPIOA ){
 8000896:	05d2      	lsls	r2, r2, #23
 8000898:	4293      	cmp	r3, r2
 800089a:	d10a      	bne.n	80008b2 <InitGPIOClock+0x26>
		__GPIOA_CLK_ENABLE();
 800089c:	4b22      	ldr	r3, [pc, #136]	; (8000928 <InitGPIOClock+0x9c>)
 800089e:	2280      	movs	r2, #128	; 0x80
 80008a0:	6959      	ldr	r1, [r3, #20]
 80008a2:	0292      	lsls	r2, r2, #10
 80008a4:	4311      	orrs	r1, r2
 80008a6:	6159      	str	r1, [r3, #20]
 80008a8:	695b      	ldr	r3, [r3, #20]
 80008aa:	401a      	ands	r2, r3
 80008ac:	9201      	str	r2, [sp, #4]
 80008ae:	9b01      	ldr	r3, [sp, #4]
 80008b0:	e036      	b.n	8000920 <InitGPIOClock+0x94>
	}
#endif //GPIOA

#ifdef GPIOB
	if( GPIOInstanceMap[port].port == GPIOB ){
 80008b2:	4a1e      	ldr	r2, [pc, #120]	; (800092c <InitGPIOClock+0xa0>)
 80008b4:	4293      	cmp	r3, r2
 80008b6:	d10a      	bne.n	80008ce <InitGPIOClock+0x42>
		__GPIOB_CLK_ENABLE();
 80008b8:	4b1b      	ldr	r3, [pc, #108]	; (8000928 <InitGPIOClock+0x9c>)
 80008ba:	2280      	movs	r2, #128	; 0x80
 80008bc:	6959      	ldr	r1, [r3, #20]
 80008be:	02d2      	lsls	r2, r2, #11
 80008c0:	4311      	orrs	r1, r2
 80008c2:	6159      	str	r1, [r3, #20]
 80008c4:	695b      	ldr	r3, [r3, #20]
 80008c6:	401a      	ands	r2, r3
 80008c8:	9202      	str	r2, [sp, #8]
 80008ca:	9b02      	ldr	r3, [sp, #8]
 80008cc:	e028      	b.n	8000920 <InitGPIOClock+0x94>
	}
#endif //GPIOB

#ifdef GPIOC
	if( GPIOInstanceMap[port].port == GPIOC ){
 80008ce:	4a18      	ldr	r2, [pc, #96]	; (8000930 <InitGPIOClock+0xa4>)
 80008d0:	4293      	cmp	r3, r2
 80008d2:	d10a      	bne.n	80008ea <InitGPIOClock+0x5e>
		__GPIOC_CLK_ENABLE();
 80008d4:	4b14      	ldr	r3, [pc, #80]	; (8000928 <InitGPIOClock+0x9c>)
 80008d6:	2280      	movs	r2, #128	; 0x80
 80008d8:	6959      	ldr	r1, [r3, #20]
 80008da:	0312      	lsls	r2, r2, #12
 80008dc:	4311      	orrs	r1, r2
 80008de:	6159      	str	r1, [r3, #20]
 80008e0:	695b      	ldr	r3, [r3, #20]
 80008e2:	401a      	ands	r2, r3
 80008e4:	9203      	str	r2, [sp, #12]
 80008e6:	9b03      	ldr	r3, [sp, #12]
 80008e8:	e01a      	b.n	8000920 <InitGPIOClock+0x94>
	}
#endif //GPIOC

#ifdef GPIOD
	if( GPIOInstanceMap[port].port == GPIOD ){
 80008ea:	4a12      	ldr	r2, [pc, #72]	; (8000934 <InitGPIOClock+0xa8>)
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d10a      	bne.n	8000906 <InitGPIOClock+0x7a>
		__GPIOD_CLK_ENABLE();
 80008f0:	4b0d      	ldr	r3, [pc, #52]	; (8000928 <InitGPIOClock+0x9c>)
 80008f2:	2280      	movs	r2, #128	; 0x80
 80008f4:	6959      	ldr	r1, [r3, #20]
 80008f6:	0352      	lsls	r2, r2, #13
 80008f8:	4311      	orrs	r1, r2
 80008fa:	6159      	str	r1, [r3, #20]
 80008fc:	695b      	ldr	r3, [r3, #20]
 80008fe:	401a      	ands	r2, r3
 8000900:	9204      	str	r2, [sp, #16]
 8000902:	9b04      	ldr	r3, [sp, #16]
 8000904:	e00c      	b.n	8000920 <InitGPIOClock+0x94>
	}
#endif //GPIOD

#ifdef GPIOF
	if( GPIOInstanceMap[port].port == GPIOF ){
 8000906:	4a0c      	ldr	r2, [pc, #48]	; (8000938 <InitGPIOClock+0xac>)
 8000908:	4293      	cmp	r3, r2
 800090a:	d109      	bne.n	8000920 <InitGPIOClock+0x94>
		__GPIOF_CLK_ENABLE();
 800090c:	4b06      	ldr	r3, [pc, #24]	; (8000928 <InitGPIOClock+0x9c>)
 800090e:	2280      	movs	r2, #128	; 0x80
 8000910:	6959      	ldr	r1, [r3, #20]
 8000912:	03d2      	lsls	r2, r2, #15
 8000914:	4311      	orrs	r1, r2
 8000916:	6159      	str	r1, [r3, #20]
 8000918:	695b      	ldr	r3, [r3, #20]
 800091a:	401a      	ands	r2, r3
 800091c:	9205      	str	r2, [sp, #20]
 800091e:	9b05      	ldr	r3, [sp, #20]
	}
#endif //GPIOF

}
 8000920:	b006      	add	sp, #24
 8000922:	4770      	bx	lr
 8000924:	08002ae8 	.word	0x08002ae8
 8000928:	40021000 	.word	0x40021000
 800092c:	48000400 	.word	0x48000400
 8000930:	48000800 	.word	0x48000800
 8000934:	48000c00 	.word	0x48000c00
 8000938:	48001400 	.word	0x48001400

0800093c <GPIOWrite>:
		/* No else needed */
	}
}

void GPIOWrite(eGPIO port, eGPIOValue value)
{
 800093c:	b510      	push	{r4, lr}
 800093e:	1e0a      	subs	r2, r1, #0
	if ( value != GPIO_DEFAULT )
 8000940:	2a03      	cmp	r2, #3
 8000942:	d00e      	beq.n	8000962 <GPIOWrite+0x26>
 8000944:	4c07      	ldr	r4, [pc, #28]	; (8000964 <GPIOWrite+0x28>)
 8000946:	0103      	lsls	r3, r0, #4
	{
		if ( value != GPIO_TOGGLE )
		{
			HAL_GPIO_WritePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin, value);
 8000948:	58e0      	ldr	r0, [r4, r3]
 800094a:	18e3      	adds	r3, r4, r3
 800094c:	8899      	ldrh	r1, [r3, #4]

void GPIOWrite(eGPIO port, eGPIOValue value)
{
	if ( value != GPIO_DEFAULT )
	{
		if ( value != GPIO_TOGGLE )
 800094e:	2a02      	cmp	r2, #2
 8000950:	d002      	beq.n	8000958 <GPIOWrite+0x1c>
		{
			HAL_GPIO_WritePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin, value);
 8000952:	f001 ff21 	bl	8002798 <HAL_GPIO_WritePin>
 8000956:	e004      	b.n	8000962 <GPIOWrite+0x26>
		{
//			  GPIOWrite(port, GPIO_HIGH);
//			  HAL_Delay(200);
//			  GPIOWrite(port, GPIO_LOW);
//			  HAL_Delay(200);
			HAL_GPIO_TogglePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin);
 8000958:	f001 ff24 	bl	80027a4 <HAL_GPIO_TogglePin>
			HAL_Delay(100);
 800095c:	2064      	movs	r0, #100	; 0x64
 800095e:	f001 ffdd 	bl	800291c <HAL_Delay>
		}
	}
}
 8000962:	bd10      	pop	{r4, pc}
 8000964:	08002ae8 	.word	0x08002ae8

08000968 <GPIOInit>:

}


void GPIOInit( void )
{
 8000968:	b530      	push	{r4, r5, lr}
 800096a:	4c11      	ldr	r4, [pc, #68]	; (80009b0 <GPIOInit+0x48>)
 800096c:	b087      	sub	sp, #28
	uint8_t 			port;
	GPIO_InitTypeDef  	GPIO_InitStructure;

	for (port = 0; port < NUM_OF_GPIO; port++)
 800096e:	2500      	movs	r5, #0
	{
		/* Enable GPIO clock of corresponding port */
		InitGPIOClock(port);
 8000970:	1c28      	adds	r0, r5, #0
 8000972:	f7ff ff8b 	bl	800088c <InitGPIOClock>

		/* Configure the GPIO parameters */
        GPIO_InitStructure.Pin =  	(uint32_t)GPIOInstanceMap[port].pin;
 8000976:	8823      	ldrh	r3, [r4, #0]
		GPIO_InitStructure.Mode = 	(uint32_t)GPIOInstanceMap[port].mode;
		GPIO_InitStructure.Speed = 	(uint32_t)GPIOInstanceMap[port].speed;
		GPIO_InitStructure.Pull = 	(uint32_t)GPIOInstanceMap[port].pupd;
		GPIO_InitStructure.Alternate = (uint32_t)GPIOInstanceMap[port].alternate;

		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 8000978:	a901      	add	r1, sp, #4
	{
		/* Enable GPIO clock of corresponding port */
		InitGPIOClock(port);

		/* Configure the GPIO parameters */
        GPIO_InitStructure.Pin =  	(uint32_t)GPIOInstanceMap[port].pin;
 800097a:	9301      	str	r3, [sp, #4]
		GPIO_InitStructure.Mode = 	(uint32_t)GPIOInstanceMap[port].mode;
 800097c:	6863      	ldr	r3, [r4, #4]
 800097e:	9302      	str	r3, [sp, #8]
		GPIO_InitStructure.Speed = 	(uint32_t)GPIOInstanceMap[port].speed;
 8000980:	7a23      	ldrb	r3, [r4, #8]
 8000982:	9304      	str	r3, [sp, #16]
		GPIO_InitStructure.Pull = 	(uint32_t)GPIOInstanceMap[port].pupd;
 8000984:	7a63      	ldrb	r3, [r4, #9]
 8000986:	9303      	str	r3, [sp, #12]
		GPIO_InitStructure.Alternate = (uint32_t)GPIOInstanceMap[port].alternate;
 8000988:	7aa3      	ldrb	r3, [r4, #10]
 800098a:	9305      	str	r3, [sp, #20]
 800098c:	1f23      	subs	r3, r4, #4

		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 800098e:	6818      	ldr	r0, [r3, #0]
 8000990:	f001 fddc 	bl	800254c <HAL_GPIO_Init>

		/* Set GPIO initial value */
		if ( GPIOInstanceMap[port].initialValue != GPIO_DEFAULT )
 8000994:	7ae1      	ldrb	r1, [r4, #11]
 8000996:	2903      	cmp	r1, #3
 8000998:	d002      	beq.n	80009a0 <GPIOInit+0x38>
		{
			GPIOWrite(port, GPIOInstanceMap[port].initialValue);
 800099a:	1c28      	adds	r0, r5, #0
 800099c:	f7ff ffce 	bl	800093c <GPIOWrite>
void GPIOInit( void )
{
	uint8_t 			port;
	GPIO_InitTypeDef  	GPIO_InitStructure;

	for (port = 0; port < NUM_OF_GPIO; port++)
 80009a0:	3501      	adds	r5, #1
 80009a2:	b2ed      	uxtb	r5, r5
 80009a4:	3410      	adds	r4, #16
 80009a6:	2d06      	cmp	r5, #6
 80009a8:	d1e2      	bne.n	8000970 <GPIOInit+0x8>
		{
			GPIOWrite(port, GPIOInstanceMap[port].initialValue);
		}
		/* No else needed */
	}
}
 80009aa:	b007      	add	sp, #28
 80009ac:	bd30      	pop	{r4, r5, pc}
 80009ae:	46c0      	nop			; (mov r8, r8)
 80009b0:	08002aec 	.word	0x08002aec

080009b4 <CreateFIFO>:

void CreateFIFO(CircularBuffer* buffer, uint8_t* bufferPtr, uint16_t size)
{
	buffer->bufferPtr = bufferPtr;
	buffer->bufferLen = size;
	buffer->rxPtr = 0;
 80009b4:	2300      	movs	r3, #0
//#include "interrupts.h"


void CreateFIFO(CircularBuffer* buffer, uint8_t* bufferPtr, uint16_t size)
{
	buffer->bufferPtr = bufferPtr;
 80009b6:	6041      	str	r1, [r0, #4]
	buffer->bufferLen = size;
 80009b8:	8102      	strh	r2, [r0, #8]
	buffer->rxPtr = 0;
 80009ba:	8003      	strh	r3, [r0, #0]
	buffer->txPtr = 0;
 80009bc:	8043      	strh	r3, [r0, #2]
    buffer->numOfBytes = 0;
 80009be:	8143      	strh	r3, [r0, #10]
}
 80009c0:	4770      	bx	lr

080009c2 <GetFIFOByte>:
	buffer->txPtr = 0;
    buffer->numOfBytes = 0;
}

uint8_t GetFIFOByte(CircularBuffer* buffer)
{
 80009c2:	b538      	push	{r3, r4, r5, lr}
    uint8_t result;
	//interruptsDisable();
    result = buffer->bufferPtr[buffer->rxPtr];
 80009c4:	6842      	ldr	r2, [r0, #4]
 80009c6:	8803      	ldrh	r3, [r0, #0]
	buffer->txPtr = 0;
    buffer->numOfBytes = 0;
}

uint8_t GetFIFOByte(CircularBuffer* buffer)
{
 80009c8:	1c04      	adds	r4, r0, #0
    uint8_t result;
	//interruptsDisable();
    result = buffer->bufferPtr[buffer->rxPtr];
 80009ca:	5cd5      	ldrb	r5, [r2, r3]
    buffer->numOfBytes--;
 80009cc:	8942      	ldrh	r2, [r0, #10]
    buffer->rxPtr++;
 80009ce:	3301      	adds	r3, #1
uint8_t GetFIFOByte(CircularBuffer* buffer)
{
    uint8_t result;
	//interruptsDisable();
    result = buffer->bufferPtr[buffer->rxPtr];
    buffer->numOfBytes--;
 80009d0:	3a01      	subs	r2, #1
 80009d2:	8142      	strh	r2, [r0, #10]
    buffer->rxPtr++;
    buffer->rxPtr %= buffer->bufferLen;
 80009d4:	8921      	ldrh	r1, [r4, #8]
 80009d6:	b298      	uxth	r0, r3
 80009d8:	f7ff fbee 	bl	80001b8 <__aeabi_uidivmod>
    //interruptsEnable();
    return result;
}
 80009dc:	1c28      	adds	r0, r5, #0
    uint8_t result;
	//interruptsDisable();
    result = buffer->bufferPtr[buffer->rxPtr];
    buffer->numOfBytes--;
    buffer->rxPtr++;
    buffer->rxPtr %= buffer->bufferLen;
 80009de:	8021      	strh	r1, [r4, #0]
    //interruptsEnable();
    return result;
}
 80009e0:	bd38      	pop	{r3, r4, r5, pc}

080009e2 <AddFIFOByte>:

void AddFIFOByte(CircularBuffer* buffer, uint8_t data)
{
 80009e2:	b510      	push	{r4, lr}
	//interruptsDisable();
    buffer->bufferPtr[buffer->txPtr]= data;
 80009e4:	6842      	ldr	r2, [r0, #4]
 80009e6:	8843      	ldrh	r3, [r0, #2]
    //interruptsEnable();
    return result;
}

void AddFIFOByte(CircularBuffer* buffer, uint8_t data)
{
 80009e8:	1c04      	adds	r4, r0, #0
	//interruptsDisable();
    buffer->bufferPtr[buffer->txPtr]= data;
 80009ea:	54d1      	strb	r1, [r2, r3]
    buffer->numOfBytes++;
 80009ec:	8943      	ldrh	r3, [r0, #10]
 80009ee:	3301      	adds	r3, #1
 80009f0:	8143      	strh	r3, [r0, #10]
    buffer->txPtr++;
 80009f2:	8840      	ldrh	r0, [r0, #2]
    buffer->txPtr %= buffer->bufferLen;
 80009f4:	8921      	ldrh	r1, [r4, #8]
void AddFIFOByte(CircularBuffer* buffer, uint8_t data)
{
	//interruptsDisable();
    buffer->bufferPtr[buffer->txPtr]= data;
    buffer->numOfBytes++;
    buffer->txPtr++;
 80009f6:	3001      	adds	r0, #1
    buffer->txPtr %= buffer->bufferLen;
 80009f8:	b280      	uxth	r0, r0
 80009fa:	f7ff fbdd 	bl	80001b8 <__aeabi_uidivmod>
 80009fe:	8061      	strh	r1, [r4, #2]
	//interruptsEnable();
}
 8000a00:	bd10      	pop	{r4, pc}

08000a02 <GetFIFOPendingBytes>:



uint16_t GetFIFOPendingBytes(CircularBuffer* buffer)
{
    return buffer->numOfBytes;
 8000a02:	8940      	ldrh	r0, [r0, #10]
}
 8000a04:	4770      	bx	lr

08000a06 <GetFIFOFreeBytes>:

uint16_t GetFIFOFreeBytes(CircularBuffer* buffer)
{
    return (buffer->bufferLen)-(buffer->numOfBytes);
 8000a06:	8902      	ldrh	r2, [r0, #8]
 8000a08:	8943      	ldrh	r3, [r0, #10]
 8000a0a:	1ad0      	subs	r0, r2, r3
 8000a0c:	b280      	uxth	r0, r0
}
 8000a0e:	4770      	bx	lr

08000a10 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000a10:	4a07      	ldr	r2, [pc, #28]	; (8000a30 <prvResetNextTaskUnblockTime+0x20>)
 8000a12:	6813      	ldr	r3, [r2, #0]
 8000a14:	6819      	ldr	r1, [r3, #0]
 8000a16:	4b07      	ldr	r3, [pc, #28]	; (8000a34 <prvResetNextTaskUnblockTime+0x24>)
 8000a18:	2900      	cmp	r1, #0
 8000a1a:	d102      	bne.n	8000a22 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	4252      	negs	r2, r2
 8000a20:	e003      	b.n	8000a2a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8000a22:	6812      	ldr	r2, [r2, #0]
 8000a24:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8000a26:	68d2      	ldr	r2, [r2, #12]
 8000a28:	6852      	ldr	r2, [r2, #4]
 8000a2a:	601a      	str	r2, [r3, #0]
	}
}
 8000a2c:	4770      	bx	lr
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	20000038 	.word	0x20000038
 8000a34:	20000120 	.word	0x20000120

08000a38 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8000a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8000a3a:	4b16      	ldr	r3, [pc, #88]	; (8000a94 <prvAddCurrentTaskToDelayedList+0x5c>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8000a3c:	4d16      	ldr	r5, [pc, #88]	; (8000a98 <prvAddCurrentTaskToDelayedList+0x60>)


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8000a3e:	681e      	ldr	r6, [r3, #0]
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8000a40:	1c04      	adds	r4, r0, #0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8000a42:	6828      	ldr	r0, [r5, #0]
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8000a44:	1c0f      	adds	r7, r1, #0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8000a46:	3004      	adds	r0, #4
 8000a48:	f000 fd04 	bl	8001454 <uxListRemove>
 8000a4c:	1c2b      	adds	r3, r5, #0
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8000a4e:	1c62      	adds	r2, r4, #1
 8000a50:	d107      	bne.n	8000a62 <prvAddCurrentTaskToDelayedList+0x2a>
 8000a52:	2f00      	cmp	r7, #0
 8000a54:	d005      	beq.n	8000a62 <prvAddCurrentTaskToDelayedList+0x2a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8000a56:	6829      	ldr	r1, [r5, #0]
 8000a58:	4810      	ldr	r0, [pc, #64]	; (8000a9c <prvAddCurrentTaskToDelayedList+0x64>)
 8000a5a:	3104      	adds	r1, #4
 8000a5c:	f000 fcd6 	bl	800140c <vListInsertEnd>
 8000a60:	e016      	b.n	8000a90 <prvAddCurrentTaskToDelayedList+0x58>
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8000a62:	681a      	ldr	r2, [r3, #0]
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8000a64:	19a4      	adds	r4, r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8000a66:	6054      	str	r4, [r2, #4]

			if( xTimeToWake < xConstTickCount )
 8000a68:	42b4      	cmp	r4, r6
 8000a6a:	d206      	bcs.n	8000a7a <prvAddCurrentTaskToDelayedList+0x42>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8000a6c:	4a0c      	ldr	r2, [pc, #48]	; (8000aa0 <prvAddCurrentTaskToDelayedList+0x68>)
 8000a6e:	6810      	ldr	r0, [r2, #0]
 8000a70:	6819      	ldr	r1, [r3, #0]
 8000a72:	3104      	adds	r1, #4
 8000a74:	f000 fcd6 	bl	8001424 <vListInsert>
 8000a78:	e00a      	b.n	8000a90 <prvAddCurrentTaskToDelayedList+0x58>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8000a7a:	4a0a      	ldr	r2, [pc, #40]	; (8000aa4 <prvAddCurrentTaskToDelayedList+0x6c>)
 8000a7c:	6810      	ldr	r0, [r2, #0]
 8000a7e:	6819      	ldr	r1, [r3, #0]
 8000a80:	3104      	adds	r1, #4
 8000a82:	f000 fccf 	bl	8001424 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8000a86:	4b08      	ldr	r3, [pc, #32]	; (8000aa8 <prvAddCurrentTaskToDelayedList+0x70>)
 8000a88:	681a      	ldr	r2, [r3, #0]
 8000a8a:	4294      	cmp	r4, r2
 8000a8c:	d200      	bcs.n	8000a90 <prvAddCurrentTaskToDelayedList+0x58>
				{
					xNextTaskUnblockTime = xTimeToWake;
 8000a8e:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8000a90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000a92:	46c0      	nop			; (mov r8, r8)
 8000a94:	2000011c 	.word	0x2000011c
 8000a98:	20000104 	.word	0x20000104
 8000a9c:	20000144 	.word	0x20000144
 8000aa0:	20000058 	.word	0x20000058
 8000aa4:	20000038 	.word	0x20000038
 8000aa8:	20000120 	.word	0x20000120

08000aac <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8000aac:	b5f0      	push	{r4, r5, r6, r7, lr}
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000aae:	0096      	lsls	r6, r2, #2
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8000ab0:	b085      	sub	sp, #20
 8000ab2:	9002      	str	r0, [sp, #8]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000ab4:	1c30      	adds	r0, r6, #0
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8000ab6:	1c0f      	adds	r7, r1, #0
 8000ab8:	9303      	str	r3, [sp, #12]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000aba:	f000 fb1d 	bl	80010f8 <pvPortMalloc>
 8000abe:	1e05      	subs	r5, r0, #0

			if( pxStack != NULL )
 8000ac0:	d100      	bne.n	8000ac4 <xTaskCreate+0x18>
 8000ac2:	e098      	b.n	8000bf6 <xTaskCreate+0x14a>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8000ac4:	2054      	movs	r0, #84	; 0x54
 8000ac6:	f000 fb17 	bl	80010f8 <pvPortMalloc>
 8000aca:	1e04      	subs	r4, r0, #0

				if( pxNewTCB != NULL )
 8000acc:	d007      	beq.n	8000ade <xTaskCreate+0x32>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8000ace:	3e04      	subs	r6, #4
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8000ad0:	2307      	movs	r3, #7
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */

				if( pxNewTCB != NULL )
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8000ad2:	6305      	str	r5, [r0, #48]	; 0x30
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8000ad4:	19ad      	adds	r5, r5, r6
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8000ad6:	439d      	bics	r5, r3
 8000ad8:	9501      	str	r5, [sp, #4]
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000ada:	2300      	movs	r3, #0
 8000adc:	e006      	b.n	8000aec <xTaskCreate+0x40>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8000ade:	1c28      	adds	r0, r5, #0
 8000ae0:	f000 fb8e 	bl	8001200 <vPortFree>
 8000ae4:	e087      	b.n	8000bf6 <xTaskCreate+0x14a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	2b10      	cmp	r3, #16
 8000aea:	d006      	beq.n	8000afa <xTaskCreate+0x4e>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8000aec:	5cf9      	ldrb	r1, [r7, r3]
 8000aee:	18e2      	adds	r2, r4, r3
 8000af0:	3234      	adds	r2, #52	; 0x34
 8000af2:	7011      	strb	r1, [r2, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8000af4:	5cfa      	ldrb	r2, [r7, r3]
 8000af6:	2a00      	cmp	r2, #0
 8000af8:	d1f5      	bne.n	8000ae6 <xTaskCreate+0x3a>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8000afa:	1c23      	adds	r3, r4, #0
 8000afc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8000afe:	2600      	movs	r6, #0
 8000b00:	3343      	adds	r3, #67	; 0x43
 8000b02:	701e      	strb	r6, [r3, #0]
 8000b04:	2d06      	cmp	r5, #6
 8000b06:	d900      	bls.n	8000b0a <xTaskCreate+0x5e>
 8000b08:	2506      	movs	r5, #6
		pxNewTCB->uxBasePriority = uxPriority;
		pxNewTCB->uxMutexesHeld = 0;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8000b0a:	1d21      	adds	r1, r4, #4
 8000b0c:	1c08      	adds	r0, r1, #0
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8000b0e:	62e5      	str	r5, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8000b10:	6465      	str	r5, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8000b12:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8000b14:	9100      	str	r1, [sp, #0]
 8000b16:	f000 fc76 	bl	8001406 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8000b1a:	1c20      	adds	r0, r4, #0
 8000b1c:	3018      	adds	r0, #24
 8000b1e:	f000 fc72 	bl	8001406 <vListInitialiseItem>
	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000b22:	2307      	movs	r3, #7
 8000b24:	1b5d      	subs	r5, r3, r5
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8000b26:	1c23      	adds	r3, r4, #0
 8000b28:	3350      	adds	r3, #80	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8000b2a:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000b2c:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8000b2e:	6264      	str	r4, [r4, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8000b30:	64e6      	str	r6, [r4, #76]	; 0x4c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8000b32:	9a03      	ldr	r2, [sp, #12]
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8000b34:	701e      	strb	r6, [r3, #0]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8000b36:	9801      	ldr	r0, [sp, #4]
 8000b38:	9902      	ldr	r1, [sp, #8]
 8000b3a:	f000 fbb1 	bl	80012a0 <pxPortInitialiseStack>
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8000b3e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8000b40:	6020      	str	r0, [r4, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8000b42:	2a00      	cmp	r2, #0
 8000b44:	d000      	beq.n	8000b48 <xTaskCreate+0x9c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8000b46:	6014      	str	r4, [r2, #0]

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8000b48:	f000 fbc8 	bl	80012dc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8000b4c:	4b2c      	ldr	r3, [pc, #176]	; (8000c00 <xTaskCreate+0x154>)
		if( pxCurrentTCB == NULL )
 8000b4e:	4d2d      	ldr	r5, [pc, #180]	; (8000c04 <xTaskCreate+0x158>)
{
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
	{
		uxCurrentNumberOfTasks++;
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	3201      	adds	r2, #1
 8000b54:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8000b56:	682a      	ldr	r2, [r5, #0]
 8000b58:	2a00      	cmp	r2, #0
 8000b5a:	d122      	bne.n	8000ba2 <xTaskCreate+0xf6>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8000b5c:	602c      	str	r4, [r5, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	2b01      	cmp	r3, #1
 8000b62:	d128      	bne.n	8000bb6 <xTaskCreate+0x10a>
 8000b64:	4e28      	ldr	r6, [pc, #160]	; (8000c08 <xTaskCreate+0x15c>)
 8000b66:	1c37      	adds	r7, r6, #0
 8000b68:	378c      	adds	r7, #140	; 0x8c
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8000b6a:	1c30      	adds	r0, r6, #0
 8000b6c:	3614      	adds	r6, #20
 8000b6e:	f000 fc3f 	bl	80013f0 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8000b72:	42be      	cmp	r6, r7
 8000b74:	d1f9      	bne.n	8000b6a <xTaskCreate+0xbe>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8000b76:	4e25      	ldr	r6, [pc, #148]	; (8000c0c <xTaskCreate+0x160>)
 8000b78:	1c30      	adds	r0, r6, #0
 8000b7a:	f000 fc39 	bl	80013f0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8000b7e:	4f24      	ldr	r7, [pc, #144]	; (8000c10 <xTaskCreate+0x164>)
 8000b80:	1c38      	adds	r0, r7, #0
 8000b82:	f000 fc35 	bl	80013f0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8000b86:	4823      	ldr	r0, [pc, #140]	; (8000c14 <xTaskCreate+0x168>)
 8000b88:	f000 fc32 	bl	80013f0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8000b8c:	4822      	ldr	r0, [pc, #136]	; (8000c18 <xTaskCreate+0x16c>)
 8000b8e:	f000 fc2f 	bl	80013f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8000b92:	4822      	ldr	r0, [pc, #136]	; (8000c1c <xTaskCreate+0x170>)
 8000b94:	f000 fc2c 	bl	80013f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8000b98:	4b21      	ldr	r3, [pc, #132]	; (8000c20 <xTaskCreate+0x174>)
 8000b9a:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8000b9c:	4b21      	ldr	r3, [pc, #132]	; (8000c24 <xTaskCreate+0x178>)
 8000b9e:	601f      	str	r7, [r3, #0]
 8000ba0:	e009      	b.n	8000bb6 <xTaskCreate+0x10a>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8000ba2:	4b21      	ldr	r3, [pc, #132]	; (8000c28 <xTaskCreate+0x17c>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d105      	bne.n	8000bb6 <xTaskCreate+0x10a>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8000baa:	682b      	ldr	r3, [r5, #0]
 8000bac:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bb0:	428b      	cmp	r3, r1
 8000bb2:	d800      	bhi.n	8000bb6 <xTaskCreate+0x10a>
				{
					pxCurrentTCB = pxNewTCB;
 8000bb4:	602c      	str	r4, [r5, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8000bb6:	4b1d      	ldr	r3, [pc, #116]	; (8000c2c <xTaskCreate+0x180>)
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	3201      	adds	r2, #1
 8000bbc:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8000bbe:	4a1c      	ldr	r2, [pc, #112]	; (8000c30 <xTaskCreate+0x184>)
 8000bc0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000bc2:	6811      	ldr	r1, [r2, #0]
 8000bc4:	428b      	cmp	r3, r1
 8000bc6:	d900      	bls.n	8000bca <xTaskCreate+0x11e>
 8000bc8:	6013      	str	r3, [r2, #0]
 8000bca:	2014      	movs	r0, #20
 8000bcc:	4343      	muls	r3, r0
 8000bce:	4a0e      	ldr	r2, [pc, #56]	; (8000c08 <xTaskCreate+0x15c>)
 8000bd0:	9900      	ldr	r1, [sp, #0]
 8000bd2:	18d0      	adds	r0, r2, r3
 8000bd4:	f000 fc1a 	bl	800140c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8000bd8:	f000 fb8c 	bl	80012f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8000bdc:	4b12      	ldr	r3, [pc, #72]	; (8000c28 <xTaskCreate+0x17c>)
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
			prvAddNewTaskToReadyList( pxNewTCB );
			xReturn = pdPASS;
 8000bde:	2601      	movs	r6, #1

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();

	if( xSchedulerRunning != pdFALSE )
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d009      	beq.n	8000bfa <xTaskCreate+0x14e>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8000be6:	682b      	ldr	r3, [r5, #0]
 8000be8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bea:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000bec:	429a      	cmp	r2, r3
 8000bee:	d204      	bcs.n	8000bfa <xTaskCreate+0x14e>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8000bf0:	f000 fb68 	bl	80012c4 <vPortYield>
 8000bf4:	e001      	b.n	8000bfa <xTaskCreate+0x14e>
			prvAddNewTaskToReadyList( pxNewTCB );
			xReturn = pdPASS;
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8000bf6:	2601      	movs	r6, #1
 8000bf8:	4276      	negs	r6, r6
		}

		return xReturn;
	}
 8000bfa:	1c30      	adds	r0, r6, #0
 8000bfc:	b005      	add	sp, #20
 8000bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c00:	20000128 	.word	0x20000128
 8000c04:	20000104 	.word	0x20000104
 8000c08:	20000060 	.word	0x20000060
 8000c0c:	20000044 	.word	0x20000044
 8000c10:	2000012c 	.word	0x2000012c
 8000c14:	20000108 	.word	0x20000108
 8000c18:	200000ec 	.word	0x200000ec
 8000c1c:	20000144 	.word	0x20000144
 8000c20:	20000038 	.word	0x20000038
 8000c24:	20000058 	.word	0x20000058
 8000c28:	2000003c 	.word	0x2000003c
 8000c2c:	20000124 	.word	0x20000124
 8000c30:	20000158 	.word	0x20000158

08000c34 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8000c34:	b507      	push	{r0, r1, r2, lr}
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8000c36:	4a0f      	ldr	r2, [pc, #60]	; (8000c74 <vTaskStartScheduler+0x40>)
 8000c38:	2300      	movs	r3, #0
 8000c3a:	9201      	str	r2, [sp, #4]
 8000c3c:	9300      	str	r3, [sp, #0]
 8000c3e:	480e      	ldr	r0, [pc, #56]	; (8000c78 <vTaskStartScheduler+0x44>)
 8000c40:	490e      	ldr	r1, [pc, #56]	; (8000c7c <vTaskStartScheduler+0x48>)
 8000c42:	2280      	movs	r2, #128	; 0x80
 8000c44:	f7ff ff32 	bl	8000aac <xTaskCreate>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8000c48:	2801      	cmp	r0, #1
 8000c4a:	d10d      	bne.n	8000c68 <vTaskStartScheduler+0x34>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8000c4c:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8000c4e:	4b0c      	ldr	r3, [pc, #48]	; (8000c80 <vTaskStartScheduler+0x4c>)
 8000c50:	2201      	movs	r2, #1
 8000c52:	4252      	negs	r2, r2
 8000c54:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8000c56:	4b0b      	ldr	r3, [pc, #44]	; (8000c84 <vTaskStartScheduler+0x50>)
 8000c58:	2201      	movs	r2, #1
 8000c5a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8000c5c:	4b0a      	ldr	r3, [pc, #40]	; (8000c88 <vTaskStartScheduler+0x54>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8000c62:	f000 fbab 	bl	80013bc <xPortStartScheduler>
 8000c66:	e003      	b.n	8000c70 <vTaskStartScheduler+0x3c>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8000c68:	3001      	adds	r0, #1
 8000c6a:	d101      	bne.n	8000c70 <vTaskStartScheduler+0x3c>
 8000c6c:	b672      	cpsid	i
 8000c6e:	e7fe      	b.n	8000c6e <vTaskStartScheduler+0x3a>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8000c70:	bd07      	pop	{r0, r1, r2, pc}
 8000c72:	46c0      	nop			; (mov r8, r8)
 8000c74:	20000140 	.word	0x20000140
 8000c78:	08000ea5 	.word	0x08000ea5
 8000c7c:	08002b48 	.word	0x08002b48
 8000c80:	20000120 	.word	0x20000120
 8000c84:	2000003c 	.word	0x2000003c
 8000c88:	2000011c 	.word	0x2000011c

08000c8c <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8000c8c:	4b02      	ldr	r3, [pc, #8]	; (8000c98 <vTaskSuspendAll+0xc>)
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	3201      	adds	r2, #1
 8000c92:	601a      	str	r2, [r3, #0]
}
 8000c94:	4770      	bx	lr
 8000c96:	46c0      	nop			; (mov r8, r8)
 8000c98:	20000040 	.word	0x20000040

08000c9c <xTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000c9c:	4b34      	ldr	r3, [pc, #208]	; (8000d70 <xTaskIncrementTick+0xd4>)

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8000c9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d133      	bne.n	8000d0e <xTaskIncrementTick+0x72>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8000ca6:	4b33      	ldr	r3, [pc, #204]	; (8000d74 <xTaskIncrementTick+0xd8>)
 8000ca8:	681e      	ldr	r6, [r3, #0]
 8000caa:	3601      	adds	r6, #1

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8000cac:	601e      	str	r6, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d111      	bne.n	8000cd6 <xTaskIncrementTick+0x3a>
		{
			taskSWITCH_DELAYED_LISTS();
 8000cb2:	4b31      	ldr	r3, [pc, #196]	; (8000d78 <xTaskIncrementTick+0xdc>)
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	6812      	ldr	r2, [r2, #0]
 8000cb8:	2a00      	cmp	r2, #0
 8000cba:	d001      	beq.n	8000cc0 <xTaskIncrementTick+0x24>
 8000cbc:	b672      	cpsid	i
 8000cbe:	e7fe      	b.n	8000cbe <xTaskIncrementTick+0x22>
 8000cc0:	4a2e      	ldr	r2, [pc, #184]	; (8000d7c <xTaskIncrementTick+0xe0>)
 8000cc2:	6819      	ldr	r1, [r3, #0]
 8000cc4:	6810      	ldr	r0, [r2, #0]
 8000cc6:	6018      	str	r0, [r3, #0]
 8000cc8:	4b2d      	ldr	r3, [pc, #180]	; (8000d80 <xTaskIncrementTick+0xe4>)
 8000cca:	6011      	str	r1, [r2, #0]
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	3201      	adds	r2, #1
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	f7ff fe9d 	bl	8000a10 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8000cd6:	4f2b      	ldr	r7, [pc, #172]	; (8000d84 <xTaskIncrementTick+0xe8>)

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8000cd8:	2500      	movs	r5, #0

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	429e      	cmp	r6, r3
 8000cde:	d30b      	bcc.n	8000cf8 <xTaskIncrementTick+0x5c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000ce0:	4b25      	ldr	r3, [pc, #148]	; (8000d78 <xTaskIncrementTick+0xdc>)
 8000ce2:	681a      	ldr	r2, [r3, #0]
 8000ce4:	6812      	ldr	r2, [r2, #0]
 8000ce6:	2a00      	cmp	r2, #0
 8000ce8:	d03d      	beq.n	8000d66 <xTaskIncrementTick+0xca>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	68db      	ldr	r3, [r3, #12]
 8000cee:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8000cf0:	6863      	ldr	r3, [r4, #4]

					if( xConstTickCount < xItemValue )
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d216      	bcs.n	8000d24 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000cf6:	603b      	str	r3, [r7, #0]
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8000cf8:	4b23      	ldr	r3, [pc, #140]	; (8000d88 <xTaskIncrementTick+0xec>)
 8000cfa:	2214      	movs	r2, #20
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d00:	4353      	muls	r3, r2
 8000d02:	4a22      	ldr	r2, [pc, #136]	; (8000d8c <xTaskIncrementTick+0xf0>)
 8000d04:	58d3      	ldr	r3, [r2, r3]
 8000d06:	2b01      	cmp	r3, #1
 8000d08:	d906      	bls.n	8000d18 <xTaskIncrementTick+0x7c>
			{
				xSwitchRequired = pdTRUE;
 8000d0a:	2501      	movs	r5, #1
 8000d0c:	e004      	b.n	8000d18 <xTaskIncrementTick+0x7c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8000d0e:	4b20      	ldr	r3, [pc, #128]	; (8000d90 <xTaskIncrementTick+0xf4>)

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8000d10:	2500      	movs	r5, #0
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	3201      	adds	r2, #1
 8000d16:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8000d18:	4b1e      	ldr	r3, [pc, #120]	; (8000d94 <xTaskIncrementTick+0xf8>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d025      	beq.n	8000d6c <xTaskIncrementTick+0xd0>
		{
			xSwitchRequired = pdTRUE;
 8000d20:	2501      	movs	r5, #1
 8000d22:	e023      	b.n	8000d6c <xTaskIncrementTick+0xd0>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000d24:	1d22      	adds	r2, r4, #4
 8000d26:	1c10      	adds	r0, r2, #0
 8000d28:	9201      	str	r2, [sp, #4]
 8000d2a:	f000 fb93 	bl	8001454 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8000d2e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d003      	beq.n	8000d3c <xTaskIncrementTick+0xa0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8000d34:	1c20      	adds	r0, r4, #0
 8000d36:	3018      	adds	r0, #24
 8000d38:	f000 fb8c 	bl	8001454 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8000d3c:	4a16      	ldr	r2, [pc, #88]	; (8000d98 <xTaskIncrementTick+0xfc>)
 8000d3e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000d40:	6811      	ldr	r1, [r2, #0]
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d900      	bls.n	8000d48 <xTaskIncrementTick+0xac>
 8000d46:	6013      	str	r3, [r2, #0]
 8000d48:	2014      	movs	r0, #20
 8000d4a:	4343      	muls	r3, r0
 8000d4c:	4a0f      	ldr	r2, [pc, #60]	; (8000d8c <xTaskIncrementTick+0xf0>)
 8000d4e:	9901      	ldr	r1, [sp, #4]
 8000d50:	18d0      	adds	r0, r2, r3
 8000d52:	f000 fb5b 	bl	800140c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8000d56:	4b0c      	ldr	r3, [pc, #48]	; (8000d88 <xTaskIncrementTick+0xec>)
 8000d58:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	d3be      	bcc.n	8000ce0 <xTaskIncrementTick+0x44>
						{
							xSwitchRequired = pdTRUE;
 8000d62:	2501      	movs	r5, #1
 8000d64:	e7bc      	b.n	8000ce0 <xTaskIncrementTick+0x44>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000d66:	2301      	movs	r3, #1
 8000d68:	425b      	negs	r3, r3
 8000d6a:	e7c4      	b.n	8000cf6 <xTaskIncrementTick+0x5a>
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
 8000d6c:	1c28      	adds	r0, r5, #0
 8000d6e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000d70:	20000040 	.word	0x20000040
 8000d74:	2000011c 	.word	0x2000011c
 8000d78:	20000038 	.word	0x20000038
 8000d7c:	20000058 	.word	0x20000058
 8000d80:	20000034 	.word	0x20000034
 8000d84:	20000120 	.word	0x20000120
 8000d88:	20000104 	.word	0x20000104
 8000d8c:	20000060 	.word	0x20000060
 8000d90:	2000005c 	.word	0x2000005c
 8000d94:	2000015c 	.word	0x2000015c
 8000d98:	20000158 	.word	0x20000158

08000d9c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8000d9c:	b538      	push	{r3, r4, r5, lr}
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8000d9e:	4c2c      	ldr	r4, [pc, #176]	; (8000e50 <xTaskResumeAll+0xb4>)
 8000da0:	6823      	ldr	r3, [r4, #0]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d101      	bne.n	8000daa <xTaskResumeAll+0xe>
 8000da6:	b672      	cpsid	i
 8000da8:	e7fe      	b.n	8000da8 <xTaskResumeAll+0xc>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8000daa:	f000 fa97 	bl	80012dc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8000dae:	6823      	ldr	r3, [r4, #0]
 8000db0:	3b01      	subs	r3, #1
 8000db2:	6023      	str	r3, [r4, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000db4:	6824      	ldr	r4, [r4, #0]
 8000db6:	2c00      	cmp	r4, #0
 8000db8:	d001      	beq.n	8000dbe <xTaskResumeAll+0x22>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;
 8000dba:	2400      	movs	r4, #0
 8000dbc:	e043      	b.n	8000e46 <xTaskResumeAll+0xaa>
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8000dbe:	4b25      	ldr	r3, [pc, #148]	; (8000e54 <xTaskResumeAll+0xb8>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d0f9      	beq.n	8000dba <xTaskResumeAll+0x1e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8000dc6:	4b24      	ldr	r3, [pc, #144]	; (8000e58 <xTaskResumeAll+0xbc>)
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	2a00      	cmp	r2, #0
 8000dcc:	d020      	beq.n	8000e10 <xTaskResumeAll+0x74>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8000dce:	68db      	ldr	r3, [r3, #12]
 8000dd0:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8000dd2:	1c20      	adds	r0, r4, #0
 8000dd4:	3018      	adds	r0, #24
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000dd6:	1d25      	adds	r5, r4, #4
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8000dd8:	f000 fb3c 	bl	8001454 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000ddc:	1c28      	adds	r0, r5, #0
 8000dde:	f000 fb39 	bl	8001454 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8000de2:	4a1e      	ldr	r2, [pc, #120]	; (8000e5c <xTaskResumeAll+0xc0>)
 8000de4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000de6:	6811      	ldr	r1, [r2, #0]
 8000de8:	428b      	cmp	r3, r1
 8000dea:	d900      	bls.n	8000dee <xTaskResumeAll+0x52>
 8000dec:	6013      	str	r3, [r2, #0]
 8000dee:	2014      	movs	r0, #20
 8000df0:	4343      	muls	r3, r0
 8000df2:	481b      	ldr	r0, [pc, #108]	; (8000e60 <xTaskResumeAll+0xc4>)
 8000df4:	1c29      	adds	r1, r5, #0
 8000df6:	18c0      	adds	r0, r0, r3
 8000df8:	f000 fb08 	bl	800140c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8000dfc:	4b19      	ldr	r3, [pc, #100]	; (8000e64 <xTaskResumeAll+0xc8>)
 8000dfe:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d3de      	bcc.n	8000dc6 <xTaskResumeAll+0x2a>
					{
						xYieldPending = pdTRUE;
 8000e08:	4b17      	ldr	r3, [pc, #92]	; (8000e68 <xTaskResumeAll+0xcc>)
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	601a      	str	r2, [r3, #0]
 8000e0e:	e7da      	b.n	8000dc6 <xTaskResumeAll+0x2a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8000e10:	2c00      	cmp	r4, #0
 8000e12:	d001      	beq.n	8000e18 <xTaskResumeAll+0x7c>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8000e14:	f7ff fdfc 	bl	8000a10 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8000e18:	4b14      	ldr	r3, [pc, #80]	; (8000e6c <xTaskResumeAll+0xd0>)
 8000e1a:	681c      	ldr	r4, [r3, #0]
 8000e1c:	1c1d      	adds	r5, r3, #0

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8000e1e:	2c00      	cmp	r4, #0
 8000e20:	d00a      	beq.n	8000e38 <xTaskResumeAll+0x9c>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8000e22:	f7ff ff3b 	bl	8000c9c <xTaskIncrementTick>
 8000e26:	2800      	cmp	r0, #0
 8000e28:	d002      	beq.n	8000e30 <xTaskResumeAll+0x94>
							{
								xYieldPending = pdTRUE;
 8000e2a:	4b0f      	ldr	r3, [pc, #60]	; (8000e68 <xTaskResumeAll+0xcc>)
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8000e30:	3c01      	subs	r4, #1
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8000e32:	2c00      	cmp	r4, #0
 8000e34:	d1f5      	bne.n	8000e22 <xTaskResumeAll+0x86>

						uxPendedTicks = 0;
 8000e36:	602c      	str	r4, [r5, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8000e38:	4b0b      	ldr	r3, [pc, #44]	; (8000e68 <xTaskResumeAll+0xcc>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d0bc      	beq.n	8000dba <xTaskResumeAll+0x1e>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8000e40:	f000 fa40 	bl	80012c4 <vPortYield>

				if( xYieldPending != pdFALSE )
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8000e44:	2401      	movs	r4, #1
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8000e46:	f000 fa55 	bl	80012f4 <vPortExitCritical>

	return xAlreadyYielded;
}
 8000e4a:	1c20      	adds	r0, r4, #0
 8000e4c:	bd38      	pop	{r3, r4, r5, pc}
 8000e4e:	46c0      	nop			; (mov r8, r8)
 8000e50:	20000040 	.word	0x20000040
 8000e54:	20000128 	.word	0x20000128
 8000e58:	20000108 	.word	0x20000108
 8000e5c:	20000158 	.word	0x20000158
 8000e60:	20000060 	.word	0x20000060
 8000e64:	20000104 	.word	0x20000104
 8000e68:	2000015c 	.word	0x2000015c
 8000e6c:	2000005c 	.word	0x2000005c

08000e70 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8000e70:	b538      	push	{r3, r4, r5, lr}
 8000e72:	1e05      	subs	r5, r0, #0
	BaseType_t xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8000e74:	d102      	bne.n	8000e7c <vTaskDelay+0xc>

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
		{
			portYIELD_WITHIN_API();
 8000e76:	f000 fa25 	bl	80012c4 <vPortYield>
 8000e7a:	e00f      	b.n	8000e9c <vTaskDelay+0x2c>
	BaseType_t xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8000e7c:	4b08      	ldr	r3, [pc, #32]	; (8000ea0 <vTaskDelay+0x30>)
 8000e7e:	681c      	ldr	r4, [r3, #0]
 8000e80:	2c00      	cmp	r4, #0
 8000e82:	d001      	beq.n	8000e88 <vTaskDelay+0x18>
 8000e84:	b672      	cpsid	i
 8000e86:	e7fe      	b.n	8000e86 <vTaskDelay+0x16>
			vTaskSuspendAll();
 8000e88:	f7ff ff00 	bl	8000c8c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8000e8c:	1c28      	adds	r0, r5, #0
 8000e8e:	1c21      	adds	r1, r4, #0
 8000e90:	f7ff fdd2 	bl	8000a38 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8000e94:	f7ff ff82 	bl	8000d9c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8000e98:	2800      	cmp	r0, #0
 8000e9a:	d0ec      	beq.n	8000e76 <vTaskDelay+0x6>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8000e9c:	bd38      	pop	{r3, r4, r5, pc}
 8000e9e:	46c0      	nop			; (mov r8, r8)
 8000ea0:	20000040 	.word	0x20000040

08000ea4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8000ea4:	b570      	push	{r4, r5, r6, lr}
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8000ea6:	4d15      	ldr	r5, [pc, #84]	; (8000efc <prvIdleTask+0x58>)
 8000ea8:	682b      	ldr	r3, [r5, #0]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d01e      	beq.n	8000eec <prvIdleTask+0x48>
		{
			vTaskSuspendAll();
 8000eae:	f7ff feed 	bl	8000c8c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8000eb2:	4c13      	ldr	r4, [pc, #76]	; (8000f00 <prvIdleTask+0x5c>)
 8000eb4:	6826      	ldr	r6, [r4, #0]
			}
			( void ) xTaskResumeAll();
 8000eb6:	f7ff ff71 	bl	8000d9c <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8000eba:	2e00      	cmp	r6, #0
 8000ebc:	d0f3      	beq.n	8000ea6 <prvIdleTask+0x2>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8000ebe:	f000 fa0d 	bl	80012dc <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8000ec2:	68e3      	ldr	r3, [r4, #12]
 8000ec4:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000ec6:	1d20      	adds	r0, r4, #4
 8000ec8:	f000 fac4 	bl	8001454 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8000ecc:	4b0d      	ldr	r3, [pc, #52]	; (8000f04 <prvIdleTask+0x60>)
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	3a01      	subs	r2, #1
 8000ed2:	601a      	str	r2, [r3, #0]
					--uxDeletedTasksWaitingCleanUp;
 8000ed4:	682b      	ldr	r3, [r5, #0]
 8000ed6:	3b01      	subs	r3, #1
 8000ed8:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
 8000eda:	f000 fa0b 	bl	80012f4 <vPortExitCritical>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8000ede:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8000ee0:	f000 f98e 	bl	8001200 <vPortFree>
			vPortFree( pxTCB );
 8000ee4:	1c20      	adds	r0, r4, #0
 8000ee6:	f000 f98b 	bl	8001200 <vPortFree>
 8000eea:	e7dc      	b.n	8000ea6 <prvIdleTask+0x2>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8000eec:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <prvIdleTask+0x64>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d9d8      	bls.n	8000ea6 <prvIdleTask+0x2>
			{
				taskYIELD();
 8000ef4:	f000 f9e6 	bl	80012c4 <vPortYield>
 8000ef8:	e7d5      	b.n	8000ea6 <prvIdleTask+0x2>
 8000efa:	46c0      	nop			; (mov r8, r8)
 8000efc:	20000100 	.word	0x20000100
 8000f00:	200000ec 	.word	0x200000ec
 8000f04:	20000128 	.word	0x20000128
 8000f08:	20000060 	.word	0x20000060

08000f0c <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8000f0c:	4b14      	ldr	r3, [pc, #80]	; (8000f60 <vTaskSwitchContext+0x54>)

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8000f0e:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	4b14      	ldr	r3, [pc, #80]	; (8000f64 <vTaskSwitchContext+0x58>)
 8000f14:	2a00      	cmp	r2, #0
 8000f16:	d002      	beq.n	8000f1e <vTaskSwitchContext+0x12>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8000f18:	2201      	movs	r2, #1
 8000f1a:	601a      	str	r2, [r3, #0]
 8000f1c:	e01e      	b.n	8000f5c <vTaskSwitchContext+0x50>
	}
	else
	{
		xYieldPending = pdFALSE;
 8000f1e:	601a      	str	r2, [r3, #0]
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8000f20:	4a11      	ldr	r2, [pc, #68]	; (8000f68 <vTaskSwitchContext+0x5c>)
 8000f22:	6813      	ldr	r3, [r2, #0]
 8000f24:	1c10      	adds	r0, r2, #0
 8000f26:	2214      	movs	r2, #20
 8000f28:	435a      	muls	r2, r3
 8000f2a:	4910      	ldr	r1, [pc, #64]	; (8000f6c <vTaskSwitchContext+0x60>)
 8000f2c:	5854      	ldr	r4, [r2, r1]
 8000f2e:	2c00      	cmp	r4, #0
 8000f30:	d105      	bne.n	8000f3e <vTaskSwitchContext+0x32>
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d101      	bne.n	8000f3a <vTaskSwitchContext+0x2e>
 8000f36:	b672      	cpsid	i
 8000f38:	e7fe      	b.n	8000f38 <vTaskSwitchContext+0x2c>
 8000f3a:	3b01      	subs	r3, #1
 8000f3c:	e7f3      	b.n	8000f26 <vTaskSwitchContext+0x1a>
 8000f3e:	188a      	adds	r2, r1, r2
 8000f40:	6851      	ldr	r1, [r2, #4]
 8000f42:	1c14      	adds	r4, r2, #0
 8000f44:	6849      	ldr	r1, [r1, #4]
 8000f46:	3408      	adds	r4, #8
 8000f48:	6051      	str	r1, [r2, #4]
 8000f4a:	42a1      	cmp	r1, r4
 8000f4c:	d101      	bne.n	8000f52 <vTaskSwitchContext+0x46>
 8000f4e:	6849      	ldr	r1, [r1, #4]
 8000f50:	6051      	str	r1, [r2, #4]
 8000f52:	6852      	ldr	r2, [r2, #4]
 8000f54:	68d1      	ldr	r1, [r2, #12]
 8000f56:	4a06      	ldr	r2, [pc, #24]	; (8000f70 <vTaskSwitchContext+0x64>)
 8000f58:	6011      	str	r1, [r2, #0]
 8000f5a:	6003      	str	r3, [r0, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8000f5c:	bd10      	pop	{r4, pc}
 8000f5e:	46c0      	nop			; (mov r8, r8)
 8000f60:	20000040 	.word	0x20000040
 8000f64:	2000015c 	.word	0x2000015c
 8000f68:	20000158 	.word	0x20000158
 8000f6c:	20000060 	.word	0x20000060
 8000f70:	20000104 	.word	0x20000104

08000f74 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8000f74:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8000f76:	68c3      	ldr	r3, [r0, #12]
 8000f78:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8000f7a:	2c00      	cmp	r4, #0
 8000f7c:	d101      	bne.n	8000f82 <xTaskRemoveFromEventList+0xe>
 8000f7e:	b672      	cpsid	i
 8000f80:	e7fe      	b.n	8000f80 <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8000f82:	1c25      	adds	r5, r4, #0
 8000f84:	3518      	adds	r5, #24
 8000f86:	1c28      	adds	r0, r5, #0
 8000f88:	f000 fa64 	bl	8001454 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000f8c:	4b10      	ldr	r3, [pc, #64]	; (8000fd0 <xTaskRemoveFromEventList+0x5c>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d10e      	bne.n	8000fb2 <xTaskRemoveFromEventList+0x3e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8000f94:	1d25      	adds	r5, r4, #4
 8000f96:	1c28      	adds	r0, r5, #0
 8000f98:	f000 fa5c 	bl	8001454 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8000f9c:	4a0d      	ldr	r2, [pc, #52]	; (8000fd4 <xTaskRemoveFromEventList+0x60>)
 8000f9e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000fa0:	6811      	ldr	r1, [r2, #0]
 8000fa2:	428b      	cmp	r3, r1
 8000fa4:	d900      	bls.n	8000fa8 <xTaskRemoveFromEventList+0x34>
 8000fa6:	6013      	str	r3, [r2, #0]
 8000fa8:	2014      	movs	r0, #20
 8000faa:	4343      	muls	r3, r0
 8000fac:	480a      	ldr	r0, [pc, #40]	; (8000fd8 <xTaskRemoveFromEventList+0x64>)
 8000fae:	18c0      	adds	r0, r0, r3
 8000fb0:	e000      	b.n	8000fb4 <xTaskRemoveFromEventList+0x40>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8000fb2:	480a      	ldr	r0, [pc, #40]	; (8000fdc <xTaskRemoveFromEventList+0x68>)
 8000fb4:	1c29      	adds	r1, r5, #0
 8000fb6:	f000 fa29 	bl	800140c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8000fba:	4b09      	ldr	r3, [pc, #36]	; (8000fe0 <xTaskRemoveFromEventList+0x6c>)
 8000fbc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000fbe:	681b      	ldr	r3, [r3, #0]
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xReturn = pdFALSE;
 8000fc0:	2000      	movs	r0, #0
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8000fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d902      	bls.n	8000fce <xTaskRemoveFromEventList+0x5a>
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8000fc8:	4b06      	ldr	r3, [pc, #24]	; (8000fe4 <xTaskRemoveFromEventList+0x70>)
 8000fca:	2001      	movs	r0, #1
 8000fcc:	6018      	str	r0, [r3, #0]
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
}
 8000fce:	bd38      	pop	{r3, r4, r5, pc}
 8000fd0:	20000040 	.word	0x20000040
 8000fd4:	20000158 	.word	0x20000158
 8000fd8:	20000060 	.word	0x20000060
 8000fdc:	20000108 	.word	0x20000108
 8000fe0:	20000104 	.word	0x20000104
 8000fe4:	2000015c 	.word	0x2000015c

08000fe8 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8000fe8:	4b05      	ldr	r3, [pc, #20]	; (8001000 <xTaskGetSchedulerState+0x18>)
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8000fea:	2001      	movs	r0, #1

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d004      	beq.n	8000ffc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000ff2:	4b04      	ldr	r3, [pc, #16]	; (8001004 <xTaskGetSchedulerState+0x1c>)
 8000ff4:	6818      	ldr	r0, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
 8000ff6:	4243      	negs	r3, r0
 8000ff8:	4158      	adcs	r0, r3
 8000ffa:	0040      	lsls	r0, r0, #1
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
 8000ffc:	4770      	bx	lr
 8000ffe:	46c0      	nop			; (mov r8, r8)
 8001000:	2000003c 	.word	0x2000003c
 8001004:	20000040 	.word	0x20000040

08001008 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001008:	b538      	push	{r3, r4, r5, lr}
 800100a:	1c04      	adds	r4, r0, #0
 800100c:	1c0d      	adds	r5, r1, #0
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 800100e:	2800      	cmp	r0, #0
 8001010:	d101      	bne.n	8001016 <xQueueGenericReset+0xe>
 8001012:	b672      	cpsid	i
 8001014:	e7fe      	b.n	8001014 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
 8001016:	f000 f961 	bl	80012dc <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800101a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800101c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800101e:	6823      	ldr	r3, [r4, #0]
 8001020:	4351      	muls	r1, r2
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001022:	1a8a      	subs	r2, r1, r2

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001024:	1858      	adds	r0, r3, r1
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001026:	60a3      	str	r3, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001028:	189b      	adds	r3, r3, r2
		pxQueue->cRxLock = queueUNLOCKED;
 800102a:	1c22      	adds	r2, r4, #0

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800102c:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800102e:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001030:	3244      	adds	r2, #68	; 0x44
 8001032:	23ff      	movs	r3, #255	; 0xff
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001034:	2000      	movs	r0, #0
 8001036:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
		pxQueue->cRxLock = queueUNLOCKED;
 8001038:	7013      	strb	r3, [r2, #0]
		pxQueue->cTxLock = queueUNLOCKED;
 800103a:	7053      	strb	r3, [r2, #1]

		if( xNewQueue == pdFALSE )
 800103c:	4285      	cmp	r5, r0
 800103e:	d10b      	bne.n	8001058 <xQueueGenericReset+0x50>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001040:	6921      	ldr	r1, [r4, #16]
 8001042:	4281      	cmp	r1, r0
 8001044:	d010      	beq.n	8001068 <xQueueGenericReset+0x60>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001046:	1c20      	adds	r0, r4, #0
 8001048:	3010      	adds	r0, #16
 800104a:	f7ff ff93 	bl	8000f74 <xTaskRemoveFromEventList>
 800104e:	2800      	cmp	r0, #0
 8001050:	d00a      	beq.n	8001068 <xQueueGenericReset+0x60>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001052:	f000 f937 	bl	80012c4 <vPortYield>
 8001056:	e007      	b.n	8001068 <xQueueGenericReset+0x60>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001058:	1c20      	adds	r0, r4, #0
 800105a:	3010      	adds	r0, #16
 800105c:	f000 f9c8 	bl	80013f0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001060:	1c20      	adds	r0, r4, #0
 8001062:	3024      	adds	r0, #36	; 0x24
 8001064:	f000 f9c4 	bl	80013f0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001068:	f000 f944 	bl	80012f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
 800106c:	2001      	movs	r0, #1
 800106e:	bd38      	pop	{r3, r4, r5, pc}

08001070 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001070:	b570      	push	{r4, r5, r6, lr}
 8001072:	1c06      	adds	r6, r0, #0
 8001074:	1c0d      	adds	r5, r1, #0
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001076:	2800      	cmp	r0, #0
 8001078:	d101      	bne.n	800107e <xQueueGenericCreate+0xe>
 800107a:	b672      	cpsid	i
 800107c:	e7fe      	b.n	800107c <xQueueGenericCreate+0xc>

		if( uxItemSize == ( UBaseType_t ) 0 )
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800107e:	2000      	movs	r0, #0
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		if( uxItemSize == ( UBaseType_t ) 0 )
 8001080:	4281      	cmp	r1, r0
 8001082:	d001      	beq.n	8001088 <xQueueGenericCreate+0x18>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001084:	1c08      	adds	r0, r1, #0
 8001086:	4370      	muls	r0, r6
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8001088:	3048      	adds	r0, #72	; 0x48
 800108a:	f000 f835 	bl	80010f8 <pvPortMalloc>
 800108e:	1e04      	subs	r4, r0, #0

		if( pxNewQueue != NULL )
 8001090:	d00c      	beq.n	80010ac <xQueueGenericCreate+0x3c>
{
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001092:	2d00      	cmp	r5, #0
 8001094:	d101      	bne.n	800109a <xQueueGenericCreate+0x2a>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001096:	6020      	str	r0, [r4, #0]
 8001098:	e002      	b.n	80010a0 <xQueueGenericCreate+0x30>

		if( pxNewQueue != NULL )
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800109a:	1c03      	adds	r3, r0, #0
 800109c:	3348      	adds	r3, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800109e:	6003      	str	r3, [r0, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80010a0:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80010a2:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80010a4:	1c20      	adds	r0, r4, #0
 80010a6:	2101      	movs	r1, #1
 80010a8:	f7ff ffae 	bl	8001008 <xQueueGenericReset>

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
		}

		return pxNewQueue;
	}
 80010ac:	1c20      	adds	r0, r4, #0
 80010ae:	bd70      	pop	{r4, r5, r6, pc}

080010b0 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80010b0:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80010b2:	4b0f      	ldr	r3, [pc, #60]	; (80010f0 <prvInsertBlockIntoFreeList+0x40>)
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	4282      	cmp	r2, r0
 80010b8:	d201      	bcs.n	80010be <prvInsertBlockIntoFreeList+0xe>
 80010ba:	1c13      	adds	r3, r2, #0
 80010bc:	e7fa      	b.n	80010b4 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80010be:	6859      	ldr	r1, [r3, #4]
 80010c0:	185c      	adds	r4, r3, r1
 80010c2:	4284      	cmp	r4, r0
 80010c4:	d103      	bne.n	80010ce <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80010c6:	6840      	ldr	r0, [r0, #4]
 80010c8:	1841      	adds	r1, r0, r1
 80010ca:	6059      	str	r1, [r3, #4]
 80010cc:	1c18      	adds	r0, r3, #0
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80010ce:	6841      	ldr	r1, [r0, #4]
 80010d0:	1844      	adds	r4, r0, r1
 80010d2:	4294      	cmp	r4, r2
 80010d4:	d107      	bne.n	80010e6 <prvInsertBlockIntoFreeList+0x36>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80010d6:	4c07      	ldr	r4, [pc, #28]	; (80010f4 <prvInsertBlockIntoFreeList+0x44>)
 80010d8:	6824      	ldr	r4, [r4, #0]
 80010da:	42a2      	cmp	r2, r4
 80010dc:	d003      	beq.n	80010e6 <prvInsertBlockIntoFreeList+0x36>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80010de:	6854      	ldr	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80010e0:	6812      	ldr	r2, [r2, #0]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80010e2:	1861      	adds	r1, r4, r1
 80010e4:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80010e6:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80010e8:	4283      	cmp	r3, r0
 80010ea:	d000      	beq.n	80010ee <prvInsertBlockIntoFreeList+0x3e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80010ec:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80010ee:	bd10      	pop	{r4, pc}
 80010f0:	20000168 	.word	0x20000168
 80010f4:	20000164 	.word	0x20000164

080010f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80010f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80010fa:	1c06      	adds	r6, r0, #0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 80010fc:	f7ff fdc6 	bl	8000c8c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001100:	4839      	ldr	r0, [pc, #228]	; (80011e8 <pvPortMalloc+0xf0>)
 8001102:	4c3a      	ldr	r4, [pc, #232]	; (80011ec <pvPortMalloc+0xf4>)
 8001104:	6803      	ldr	r3, [r0, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d121      	bne.n	800114e <pvPortMalloc+0x56>
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800110a:	4a39      	ldr	r2, [pc, #228]	; (80011f0 <pvPortMalloc+0xf8>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800110c:	2107      	movs	r1, #7
 800110e:	420a      	tst	r2, r1
 8001110:	d007      	beq.n	8001122 <pvPortMalloc+0x2a>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001112:	1853      	adds	r3, r2, r1
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001114:	438b      	bics	r3, r1
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001116:	21c0      	movs	r1, #192	; 0xc0
 8001118:	0109      	lsls	r1, r1, #4
 800111a:	1852      	adds	r2, r2, r1
 800111c:	1ad1      	subs	r1, r2, r3
	uxAddress = ( size_t ) ucHeap;

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800111e:	1c1a      	adds	r2, r3, #0
 8001120:	e001      	b.n	8001126 <pvPortMalloc+0x2e>
static void prvHeapInit( void )
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001122:	21c0      	movs	r1, #192	; 0xc0
 8001124:	0109      	lsls	r1, r1, #4

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001126:	4d33      	ldr	r5, [pc, #204]	; (80011f4 <pvPortMalloc+0xfc>)
	xStart.xBlockSize = ( size_t ) 0;
 8001128:	2300      	movs	r3, #0

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800112a:	1851      	adds	r1, r2, r1
	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;
 800112c:	606b      	str	r3, [r5, #4]

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800112e:	602a      	str	r2, [r5, #0]
	xStart.xBlockSize = ( size_t ) 0;

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
 8001130:	3908      	subs	r1, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001132:	2507      	movs	r5, #7
 8001134:	43a9      	bics	r1, r5
	pxEnd = ( void * ) uxAddress;
	pxEnd->xBlockSize = 0;
 8001136:	604b      	str	r3, [r1, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001138:	600b      	str	r3, [r1, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800113a:	1a8b      	subs	r3, r1, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800113c:	c20a      	stmia	r2!, {r1, r3}

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800113e:	4a2e      	ldr	r2, [pc, #184]	; (80011f8 <pvPortMalloc+0x100>)
	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
 8001140:	6001      	str	r1, [r0, #0]
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001142:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001144:	4a2d      	ldr	r2, [pc, #180]	; (80011fc <pvPortMalloc+0x104>)
 8001146:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001148:	2380      	movs	r3, #128	; 0x80
 800114a:	061b      	lsls	r3, r3, #24
 800114c:	6023      	str	r3, [r4, #0]

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800114e:	6825      	ldr	r5, [r4, #0]
 8001150:	4235      	tst	r5, r6
 8001152:	d140      	bne.n	80011d6 <pvPortMalloc+0xde>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8001154:	2e00      	cmp	r6, #0
 8001156:	d03f      	beq.n	80011d8 <pvPortMalloc+0xe0>
			{
				xWantedSize += xHeapStructSize;
 8001158:	1c33      	adds	r3, r6, #0
 800115a:	3308      	adds	r3, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800115c:	2207      	movs	r2, #7
 800115e:	4213      	tst	r3, r2
 8001160:	d001      	beq.n	8001166 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001162:	4393      	bics	r3, r2
 8001164:	3308      	adds	r3, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001166:	2b00      	cmp	r3, #0
 8001168:	d033      	beq.n	80011d2 <pvPortMalloc+0xda>
 800116a:	4f24      	ldr	r7, [pc, #144]	; (80011fc <pvPortMalloc+0x104>)
 800116c:	683e      	ldr	r6, [r7, #0]
 800116e:	42b3      	cmp	r3, r6
 8001170:	d831      	bhi.n	80011d6 <pvPortMalloc+0xde>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 8001172:	4a20      	ldr	r2, [pc, #128]	; (80011f4 <pvPortMalloc+0xfc>)
 8001174:	6814      	ldr	r4, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001176:	6861      	ldr	r1, [r4, #4]
 8001178:	9100      	str	r1, [sp, #0]
 800117a:	4299      	cmp	r1, r3
 800117c:	d303      	bcc.n	8001186 <pvPortMalloc+0x8e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800117e:	6800      	ldr	r0, [r0, #0]
 8001180:	4284      	cmp	r4, r0
 8001182:	d106      	bne.n	8001192 <pvPortMalloc+0x9a>
 8001184:	e027      	b.n	80011d6 <pvPortMalloc+0xde>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001186:	6821      	ldr	r1, [r4, #0]
 8001188:	2900      	cmp	r1, #0
 800118a:	d0f8      	beq.n	800117e <pvPortMalloc+0x86>
 800118c:	1c22      	adds	r2, r4, #0
				{
					pxPreviousBlock = pxBlock;
					pxBlock = pxBlock->pxNextFreeBlock;
 800118e:	1c0c      	adds	r4, r1, #0
 8001190:	e7f1      	b.n	8001176 <pvPortMalloc+0x7e>
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001192:	6811      	ldr	r1, [r2, #0]
 8001194:	9101      	str	r1, [sp, #4]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001196:	6821      	ldr	r1, [r4, #0]
 8001198:	6011      	str	r1, [r2, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800119a:	9900      	ldr	r1, [sp, #0]
 800119c:	1aca      	subs	r2, r1, r3
 800119e:	2a10      	cmp	r2, #16
 80011a0:	d908      	bls.n	80011b4 <pvPortMalloc+0xbc>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80011a2:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80011a4:	0741      	lsls	r1, r0, #29
 80011a6:	d001      	beq.n	80011ac <pvPortMalloc+0xb4>
 80011a8:	b672      	cpsid	i
 80011aa:	e7fe      	b.n	80011aa <pvPortMalloc+0xb2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80011ac:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80011ae:	6063      	str	r3, [r4, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80011b0:	f7ff ff7e 	bl	80010b0 <prvInsertBlockIntoFreeList>
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80011b4:	4a10      	ldr	r2, [pc, #64]	; (80011f8 <pvPortMalloc+0x100>)
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80011b6:	6863      	ldr	r3, [r4, #4]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80011b8:	6811      	ldr	r1, [r2, #0]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80011ba:	1af6      	subs	r6, r6, r3
 80011bc:	603e      	str	r6, [r7, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80011be:	428e      	cmp	r6, r1
 80011c0:	d200      	bcs.n	80011c4 <pvPortMalloc+0xcc>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80011c2:	6016      	str	r6, [r2, #0]
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80011c4:	9e01      	ldr	r6, [sp, #4]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80011c6:	431d      	orrs	r5, r3
					pxBlock->pxNextFreeBlock = NULL;
 80011c8:	2300      	movs	r3, #0
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80011ca:	3608      	adds	r6, #8
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80011cc:	6065      	str	r5, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80011ce:	6023      	str	r3, [r4, #0]
 80011d0:	e002      	b.n	80011d8 <pvPortMalloc+0xe0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80011d2:	1c1e      	adds	r6, r3, #0
 80011d4:	e000      	b.n	80011d8 <pvPortMalloc+0xe0>
 80011d6:	2600      	movs	r6, #0
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80011d8:	f7ff fde0 	bl	8000d9c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80011dc:	0773      	lsls	r3, r6, #29
 80011de:	d001      	beq.n	80011e4 <pvPortMalloc+0xec>
 80011e0:	b672      	cpsid	i
 80011e2:	e7fe      	b.n	80011e2 <pvPortMalloc+0xea>
	return pvReturn;
}
 80011e4:	1c30      	adds	r0, r6, #0
 80011e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80011e8:	20000164 	.word	0x20000164
 80011ec:	20000d70 	.word	0x20000d70
 80011f0:	20000170 	.word	0x20000170
 80011f4:	20000168 	.word	0x20000168
 80011f8:	20000d74 	.word	0x20000d74
 80011fc:	20000160 	.word	0x20000160

08001200 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8001200:	b510      	push	{r4, lr}
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
 8001202:	2800      	cmp	r0, #0
 8001204:	d01b      	beq.n	800123e <vPortFree+0x3e>

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001206:	1c04      	adds	r4, r0, #0
 8001208:	4a0d      	ldr	r2, [pc, #52]	; (8001240 <vPortFree+0x40>)
 800120a:	3c08      	subs	r4, #8
 800120c:	6863      	ldr	r3, [r4, #4]
 800120e:	6812      	ldr	r2, [r2, #0]
 8001210:	4213      	tst	r3, r2
 8001212:	d101      	bne.n	8001218 <vPortFree+0x18>
 8001214:	b672      	cpsid	i
 8001216:	e7fe      	b.n	8001216 <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001218:	6820      	ldr	r0, [r4, #0]
 800121a:	2800      	cmp	r0, #0
 800121c:	d001      	beq.n	8001222 <vPortFree+0x22>
 800121e:	b672      	cpsid	i
 8001220:	e7fe      	b.n	8001220 <vPortFree+0x20>
		{
			if( pxLink->pxNextFreeBlock == NULL )
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001222:	4393      	bics	r3, r2
 8001224:	6063      	str	r3, [r4, #4]

				vTaskSuspendAll();
 8001226:	f7ff fd31 	bl	8000c8c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800122a:	4b06      	ldr	r3, [pc, #24]	; (8001244 <vPortFree+0x44>)
 800122c:	6861      	ldr	r1, [r4, #4]
 800122e:	6818      	ldr	r0, [r3, #0]
 8001230:	180a      	adds	r2, r1, r0
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001232:	1c20      	adds	r0, r4, #0
				pxLink->xBlockSize &= ~xBlockAllocatedBit;

				vTaskSuspendAll();
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001234:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001236:	f7ff ff3b 	bl	80010b0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800123a:	f7ff fdaf 	bl	8000d9c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800123e:	bd10      	pop	{r4, pc}
 8001240:	20000d70 	.word	0x20000d70
 8001244:	20000160 	.word	0x20000160

08001248 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001248:	4b03      	ldr	r3, [pc, #12]	; (8001258 <prvTaskExitError+0x10>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	3301      	adds	r3, #1
 800124e:	d001      	beq.n	8001254 <prvTaskExitError+0xc>
 8001250:	b672      	cpsid	i
 8001252:	e7fe      	b.n	8001252 <prvTaskExitError+0xa>
	portDISABLE_INTERRUPTS();
 8001254:	b672      	cpsid	i
 8001256:	e7fe      	b.n	8001256 <prvTaskExitError+0xe>
 8001258:	20000010 	.word	0x20000010
 800125c:	00000000 	.word	0x00000000

08001260 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8001260:	4a0b      	ldr	r2, [pc, #44]	; (8001290 <pxCurrentTCBConst2>)
 8001262:	6813      	ldr	r3, [r2, #0]
 8001264:	6818      	ldr	r0, [r3, #0]
 8001266:	3020      	adds	r0, #32
 8001268:	f380 8809 	msr	PSP, r0
 800126c:	2002      	movs	r0, #2
 800126e:	f380 8814 	msr	CONTROL, r0
 8001272:	f3bf 8f6f 	isb	sy
 8001276:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8001278:	46ae      	mov	lr, r5
 800127a:	bc08      	pop	{r3}
 800127c:	bc04      	pop	{r2}
 800127e:	b662      	cpsie	i
 8001280:	4718      	bx	r3
 8001282:	46c0      	nop			; (mov r8, r8)
 8001284:	46c0      	nop			; (mov r8, r8)
 8001286:	46c0      	nop			; (mov r8, r8)
 8001288:	46c0      	nop			; (mov r8, r8)
 800128a:	46c0      	nop			; (mov r8, r8)
 800128c:	46c0      	nop			; (mov r8, r8)
 800128e:	46c0      	nop			; (mov r8, r8)

08001290 <pxCurrentTCBConst2>:
 8001290:	20000104 	.word	0x20000104
 8001294:	46c0      	nop			; (mov r8, r8)
 8001296:	46c0      	nop			; (mov r8, r8)
 8001298:	46c0      	nop			; (mov r8, r8)
 800129a:	46c0      	nop			; (mov r8, r8)
 800129c:	46c0      	nop			; (mov r8, r8)
 800129e:	46c0      	nop			; (mov r8, r8)

080012a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80012a0:	b510      	push	{r4, lr}
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80012a2:	2480      	movs	r4, #128	; 0x80
 80012a4:	1f03      	subs	r3, r0, #4
 80012a6:	0464      	lsls	r4, r4, #17
 80012a8:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 80012aa:	3b04      	subs	r3, #4
 80012ac:	6019      	str	r1, [r3, #0]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80012ae:	4903      	ldr	r1, [pc, #12]	; (80012bc <pxPortInitialiseStack+0x1c>)
 80012b0:	3b04      	subs	r3, #4
 80012b2:	6019      	str	r1, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80012b4:	3b14      	subs	r3, #20
	pxTopOfStack -= 8; /* R11..R4. */

	return pxTopOfStack;
 80012b6:	3840      	subs	r0, #64	; 0x40
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80012b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */

	return pxTopOfStack;
}
 80012ba:	bd10      	pop	{r4, pc}
 80012bc:	08001249 	.word	0x08001249

080012c0 <SVC_Handler>:

void vPortSVCHandler( void )
{
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 80012c0:	4770      	bx	lr
	...

080012c4 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 80012c4:	4b04      	ldr	r3, [pc, #16]	; (80012d8 <vPortYield+0x14>)
 80012c6:	2280      	movs	r2, #128	; 0x80
 80012c8:	0552      	lsls	r2, r2, #21
 80012ca:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 80012cc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80012d0:	f3bf 8f6f 	isb	sy
}
 80012d4:	4770      	bx	lr
 80012d6:	46c0      	nop			; (mov r8, r8)
 80012d8:	e000ed04 	.word	0xe000ed04

080012dc <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
 80012dc:	b672      	cpsid	i
    uxCriticalNesting++;
 80012de:	4b04      	ldr	r3, [pc, #16]	; (80012f0 <vPortEnterCritical+0x14>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	3201      	adds	r2, #1
 80012e4:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
 80012e6:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80012ea:	f3bf 8f6f 	isb	sy
}
 80012ee:	4770      	bx	lr
 80012f0:	20000010 	.word	0x20000010

080012f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 80012f4:	4a05      	ldr	r2, [pc, #20]	; (800130c <vPortExitCritical+0x18>)
 80012f6:	6813      	ldr	r3, [r2, #0]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d101      	bne.n	8001300 <vPortExitCritical+0xc>
 80012fc:	b672      	cpsid	i
 80012fe:	e7fe      	b.n	80012fe <vPortExitCritical+0xa>
    uxCriticalNesting--;
 8001300:	3b01      	subs	r3, #1
 8001302:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
 8001304:	2b00      	cmp	r3, #0
 8001306:	d100      	bne.n	800130a <vPortExitCritical+0x16>
    {
        portENABLE_INTERRUPTS();
 8001308:	b662      	cpsie	i
    }
}
 800130a:	4770      	bx	lr
 800130c:	20000010 	.word	0x20000010

08001310 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8001310:	f3ef 8010 	mrs	r0, PRIMASK
 8001314:	b672      	cpsid	i
 8001316:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
 8001318:	2000      	movs	r0, #0

0800131a <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
 800131a:	f380 8810 	msr	PRIMASK, r0
 800131e:	4770      	bx	lr

08001320 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001320:	f3ef 8009 	mrs	r0, PSP
 8001324:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <pxCurrentTCBConst>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	3820      	subs	r0, #32
 800132a:	6010      	str	r0, [r2, #0]
 800132c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800132e:	4644      	mov	r4, r8
 8001330:	464d      	mov	r5, r9
 8001332:	4656      	mov	r6, sl
 8001334:	465f      	mov	r7, fp
 8001336:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8001338:	b508      	push	{r3, lr}
 800133a:	b672      	cpsid	i
 800133c:	f7ff fde6 	bl	8000f0c <vTaskSwitchContext>
 8001340:	b662      	cpsie	i
 8001342:	bc0c      	pop	{r2, r3}
 8001344:	6811      	ldr	r1, [r2, #0]
 8001346:	6808      	ldr	r0, [r1, #0]
 8001348:	3010      	adds	r0, #16
 800134a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800134c:	46a0      	mov	r8, r4
 800134e:	46a9      	mov	r9, r5
 8001350:	46b2      	mov	sl, r6
 8001352:	46bb      	mov	fp, r7
 8001354:	f380 8809 	msr	PSP, r0
 8001358:	3820      	subs	r0, #32
 800135a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800135c:	4718      	bx	r3
 800135e:	46c0      	nop			; (mov r8, r8)

08001360 <pxCurrentTCBConst>:
 8001360:	20000104 	.word	0x20000104
 8001364:	46c0      	nop			; (mov r8, r8)
 8001366:	46c0      	nop			; (mov r8, r8)
 8001368:	46c0      	nop			; (mov r8, r8)
 800136a:	46c0      	nop			; (mov r8, r8)
 800136c:	46c0      	nop			; (mov r8, r8)
 800136e:	46c0      	nop			; (mov r8, r8)

08001370 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001370:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8001372:	f7ff ffcd 	bl	8001310 <ulSetInterruptMaskFromISR>
 8001376:	1c04      	adds	r4, r0, #0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8001378:	f7ff fc90 	bl	8000c9c <xTaskIncrementTick>
 800137c:	2800      	cmp	r0, #0
 800137e:	d003      	beq.n	8001388 <xPortSysTickHandler+0x18>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8001380:	2280      	movs	r2, #128	; 0x80
 8001382:	4b03      	ldr	r3, [pc, #12]	; (8001390 <xPortSysTickHandler+0x20>)
 8001384:	0552      	lsls	r2, r2, #21
 8001386:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8001388:	1c20      	adds	r0, r4, #0
 800138a:	f7ff ffc6 	bl	800131a <vClearInterruptMaskFromISR>
}
 800138e:	bd10      	pop	{r4, pc}
 8001390:	e000ed04 	.word	0xe000ed04

08001394 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8001394:	b508      	push	{r3, lr}
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */
	/* Configure SysTick to interrupt at the requested rate. */

	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001396:	4b06      	ldr	r3, [pc, #24]	; (80013b0 <vPortSetupTimerInterrupt+0x1c>)
 8001398:	21fa      	movs	r1, #250	; 0xfa
 800139a:	6818      	ldr	r0, [r3, #0]
 800139c:	0089      	lsls	r1, r1, #2
 800139e:	f7fe fec7 	bl	8000130 <__aeabi_uidiv>
 80013a2:	4b04      	ldr	r3, [pc, #16]	; (80013b4 <vPortSetupTimerInterrupt+0x20>)
 80013a4:	3801      	subs	r0, #1
 80013a6:	6018      	str	r0, [r3, #0]
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80013a8:	4b03      	ldr	r3, [pc, #12]	; (80013b8 <vPortSetupTimerInterrupt+0x24>)
 80013aa:	2207      	movs	r2, #7
 80013ac:	601a      	str	r2, [r3, #0]
}
 80013ae:	bd08      	pop	{r3, pc}
 80013b0:	20000000 	.word	0x20000000
 80013b4:	e000e014 	.word	0xe000e014
 80013b8:	e000e010 	.word	0xe000e010

080013bc <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80013bc:	b508      	push	{r3, lr}
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80013be:	4b0a      	ldr	r3, [pc, #40]	; (80013e8 <xPortStartScheduler+0x2c>)
 80013c0:	22ff      	movs	r2, #255	; 0xff
 80013c2:	6819      	ldr	r1, [r3, #0]
 80013c4:	0412      	lsls	r2, r2, #16
 80013c6:	430a      	orrs	r2, r1
 80013c8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 80013ca:	6819      	ldr	r1, [r3, #0]
 80013cc:	22ff      	movs	r2, #255	; 0xff
 80013ce:	0612      	lsls	r2, r2, #24
 80013d0:	430a      	orrs	r2, r1
 80013d2:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80013d4:	f7ff ffde 	bl	8001394 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80013d8:	4b04      	ldr	r3, [pc, #16]	; (80013ec <xPortStartScheduler+0x30>)
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 80013de:	f7ff ff3f 	bl	8001260 <vPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 80013e2:	f7ff ff31 	bl	8001248 <prvTaskExitError>
 80013e6:	46c0      	nop			; (mov r8, r8)
 80013e8:	e000ed20 	.word	0xe000ed20
 80013ec:	20000010 	.word	0x20000010

080013f0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80013f0:	1c03      	adds	r3, r0, #0
 80013f2:	3308      	adds	r3, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80013f4:	2201      	movs	r2, #1
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80013f6:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80013f8:	4252      	negs	r2, r2

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80013fa:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80013fc:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80013fe:	2300      	movs	r3, #0
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001400:	6082      	str	r2, [r0, #8]
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001402:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001404:	4770      	bx	lr

08001406 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001406:	2300      	movs	r3, #0
 8001408:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800140a:	4770      	bx	lr

0800140c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800140c:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800140e:	689a      	ldr	r2, [r3, #8]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001410:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001412:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001414:	689a      	ldr	r2, [r3, #8]
 8001416:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001418:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800141a:	6803      	ldr	r3, [r0, #0]

	pxIndex->pxPrevious->pxNext = pxNewListItem;
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800141c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800141e:	3301      	adds	r3, #1
 8001420:	6003      	str	r3, [r0, #0]
}
 8001422:	4770      	bx	lr

08001424 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001424:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001426:	680c      	ldr	r4, [r1, #0]
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001428:	1c03      	adds	r3, r0, #0
 800142a:	3308      	adds	r3, #8
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800142c:	1c62      	adds	r2, r4, #1
 800142e:	d101      	bne.n	8001434 <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001430:	6903      	ldr	r3, [r0, #16]
 8001432:	e005      	b.n	8001440 <vListInsert+0x1c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001434:	685a      	ldr	r2, [r3, #4]
 8001436:	6815      	ldr	r5, [r2, #0]
 8001438:	42a5      	cmp	r5, r4
 800143a:	d801      	bhi.n	8001440 <vListInsert+0x1c>
 800143c:	1c13      	adds	r3, r2, #0
 800143e:	e7f9      	b.n	8001434 <vListInsert+0x10>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001440:	685a      	ldr	r2, [r3, #4]
 8001442:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001444:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001446:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8001448:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800144a:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxPrevious = pxIterator;
	pxIterator->pxNext = pxNewListItem;

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800144c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800144e:	3301      	adds	r3, #1
 8001450:	6003      	str	r3, [r0, #0]
}
 8001452:	bd30      	pop	{r4, r5, pc}

08001454 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001454:	6841      	ldr	r1, [r0, #4]
 8001456:	6882      	ldr	r2, [r0, #8]

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001458:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800145a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800145c:	6882      	ldr	r2, [r0, #8]
 800145e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001460:	6859      	ldr	r1, [r3, #4]
 8001462:	4281      	cmp	r1, r0
 8001464:	d100      	bne.n	8001468 <uxListRemove+0x14>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001466:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001468:	2200      	movs	r2, #0
 800146a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800146c:	6818      	ldr	r0, [r3, #0]
 800146e:	3801      	subs	r0, #1
 8001470:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8001472:	4770      	bx	lr

08001474 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8001474:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001476:	f7ff fdb7 	bl	8000fe8 <xTaskGetSchedulerState>
 800147a:	2801      	cmp	r0, #1
 800147c:	d001      	beq.n	8001482 <osSystickHandler+0xe>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 800147e:	f7ff ff77 	bl	8001370 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8001482:	bd08      	pop	{r3, pc}

08001484 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8001484:	4770      	bx	lr
	...

08001488 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001488:	6803      	ldr	r3, [r0, #0]
 800148a:	4a06      	ldr	r2, [pc, #24]	; (80014a4 <UART_EndRxTransfer+0x1c>)
 800148c:	6819      	ldr	r1, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800148e:	306a      	adds	r0, #106	; 0x6a
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001490:	400a      	ands	r2, r1
 8001492:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001494:	689a      	ldr	r2, [r3, #8]
 8001496:	2101      	movs	r1, #1
 8001498:	438a      	bics	r2, r1
 800149a:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800149c:	2320      	movs	r3, #32
 800149e:	7003      	strb	r3, [r0, #0]
}
 80014a0:	4770      	bx	lr
 80014a2:	46c0      	nop			; (mov r8, r8)
 80014a4:	fffffedf 	.word	0xfffffedf

080014a8 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80014a8:	b570      	push	{r4, r5, r6, lr}
 80014aa:	1e05      	subs	r5, r0, #0
  /* Check the UART handle allocation */
  if(huart == NULL)
 80014ac:	d017      	beq.n	80014de <HAL_UART_DeInit+0x36>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80014ae:	1c06      	adds	r6, r0, #0
 80014b0:	3669      	adds	r6, #105	; 0x69
 80014b2:	2324      	movs	r3, #36	; 0x24
 80014b4:	7033      	strb	r3, [r6, #0]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80014b6:	6803      	ldr	r3, [r0, #0]
 80014b8:	2101      	movs	r1, #1
 80014ba:	681a      	ldr	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80014bc:	2400      	movs	r4, #0
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80014be:	438a      	bics	r2, r1
 80014c0:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80014c2:	601c      	str	r4, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80014c4:	605c      	str	r4, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80014c6:	609c      	str	r4, [r3, #8]

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80014c8:	f7fe ff52 	bl	8000370 <HAL_UART_MspDeInit>

  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState    = HAL_UART_STATE_RESET;
  huart->RxState   = HAL_UART_STATE_RESET;
 80014cc:	1c2b      	adds	r3, r5, #0
  huart->Instance->CR3 = 0x0U;

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014ce:	66ec      	str	r4, [r5, #108]	; 0x6c
  huart->gState    = HAL_UART_STATE_RESET;
  huart->RxState   = HAL_UART_STATE_RESET;
 80014d0:	336a      	adds	r3, #106	; 0x6a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80014d2:	3568      	adds	r5, #104	; 0x68

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);

  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState    = HAL_UART_STATE_RESET;
 80014d4:	7034      	strb	r4, [r6, #0]
  huart->RxState   = HAL_UART_STATE_RESET;

  /* Process Unlock */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 80014d6:	1c20      	adds	r0, r4, #0
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);

  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState    = HAL_UART_STATE_RESET;
  huart->RxState   = HAL_UART_STATE_RESET;
 80014d8:	701c      	strb	r4, [r3, #0]

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80014da:	702c      	strb	r4, [r5, #0]

  return HAL_OK;
 80014dc:	e000      	b.n	80014e0 <HAL_UART_DeInit+0x38>
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 80014de:	2001      	movs	r0, #1

  /* Process Unlock */
  __HAL_UNLOCK(huart);

  return HAL_OK;
}
 80014e0:	bd70      	pop	{r4, r5, r6, pc}

080014e2 <HAL_UART_Transmit_IT>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80014e2:	b570      	push	{r4, r5, r6, lr}
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80014e4:	1c05      	adds	r5, r0, #0
 80014e6:	3569      	adds	r5, #105	; 0x69
 80014e8:	782c      	ldrb	r4, [r5, #0]
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80014ea:	1c03      	adds	r3, r0, #0

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80014ec:	2002      	movs	r0, #2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80014ee:	2c20      	cmp	r4, #32
 80014f0:	d123      	bne.n	800153a <HAL_UART_Transmit_IT+0x58>
  {
    if((pData == NULL ) || (Size == 0U))
    {
      return HAL_ERROR;
 80014f2:	2001      	movs	r0, #1
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U))
 80014f4:	2900      	cmp	r1, #0
 80014f6:	d020      	beq.n	800153a <HAL_UART_Transmit_IT+0x58>
 80014f8:	2a00      	cmp	r2, #0
 80014fa:	d01e      	beq.n	800153a <HAL_UART_Transmit_IT+0x58>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be filled into TDR will be 
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80014fc:	689e      	ldr	r6, [r3, #8]
 80014fe:	2480      	movs	r4, #128	; 0x80
 8001500:	0164      	lsls	r4, r4, #5
 8001502:	42a6      	cmp	r6, r4
 8001504:	d104      	bne.n	8001510 <HAL_UART_Transmit_IT+0x2e>
 8001506:	691c      	ldr	r4, [r3, #16]
 8001508:	2c00      	cmp	r4, #0
 800150a:	d101      	bne.n	8001510 <HAL_UART_Transmit_IT+0x2e>
    {
      if((((uint32_t)pData)&1U) != 0U)
 800150c:	4201      	tst	r1, r0
 800150e:	d114      	bne.n	800153a <HAL_UART_Transmit_IT+0x58>
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001510:	1c1c      	adds	r4, r3, #0
 8001512:	3468      	adds	r4, #104	; 0x68
 8001514:	7826      	ldrb	r6, [r4, #0]

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001516:	2002      	movs	r0, #2
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001518:	2e01      	cmp	r6, #1
 800151a:	d00e      	beq.n	800153a <HAL_UART_Transmit_IT+0x58>

    huart->pTxBuffPtr = pData;
 800151c:	64d9      	str	r1, [r3, #76]	; 0x4c
    huart->TxXferSize = Size;
 800151e:	1c19      	adds	r1, r3, #0
 8001520:	3150      	adds	r1, #80	; 0x50
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001522:	2000      	movs	r0, #0
    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
 8001524:	804a      	strh	r2, [r1, #2]

    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
 8001526:	800a      	strh	r2, [r1, #0]
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001528:	66d8      	str	r0, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800152a:	2221      	movs	r2, #33	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Transmit Data Register Empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800152c:	681b      	ldr	r3, [r3, #0]
    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800152e:	702a      	strb	r2, [r5, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Transmit Data Register Empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	2180      	movs	r1, #128	; 0x80
 8001534:	430a      	orrs	r2, r1

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001536:	7020      	strb	r0, [r4, #0]

    /* Enable the UART Transmit Data Register Empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001538:	601a      	str	r2, [r3, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 800153a:	bd70      	pop	{r4, r5, r6, pc}

0800153c <HAL_UART_Receive_IT>:
  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800153c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800153e:	1c06      	adds	r6, r0, #0
 8001540:	366a      	adds	r6, #106	; 0x6a
 8001542:	7834      	ldrb	r4, [r6, #0]
  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001544:	1c03      	adds	r3, r0, #0

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001546:	2002      	movs	r0, #2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8001548:	2c20      	cmp	r4, #32
 800154a:	d13e      	bne.n	80015ca <HAL_UART_Receive_IT+0x8e>
  {
    if((pData == NULL ) || (Size == 0U))
    {
      return HAL_ERROR;
 800154c:	2001      	movs	r0, #1
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U))
 800154e:	2900      	cmp	r1, #0
 8001550:	d03b      	beq.n	80015ca <HAL_UART_Receive_IT+0x8e>
 8001552:	2a00      	cmp	r2, #0
 8001554:	d039      	beq.n	80015ca <HAL_UART_Receive_IT+0x8e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be received from RDR will be 
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001556:	689d      	ldr	r5, [r3, #8]
 8001558:	2480      	movs	r4, #128	; 0x80
 800155a:	0164      	lsls	r4, r4, #5
 800155c:	42a5      	cmp	r5, r4
 800155e:	d104      	bne.n	800156a <HAL_UART_Receive_IT+0x2e>
 8001560:	691c      	ldr	r4, [r3, #16]
 8001562:	2c00      	cmp	r4, #0
 8001564:	d101      	bne.n	800156a <HAL_UART_Receive_IT+0x2e>
    {
      if((((uint32_t)pData)&1U) != 0U)
 8001566:	4201      	tst	r1, r0
 8001568:	d12f      	bne.n	80015ca <HAL_UART_Receive_IT+0x8e>
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800156a:	1c1c      	adds	r4, r3, #0
 800156c:	3468      	adds	r4, #104	; 0x68
 800156e:	7827      	ldrb	r7, [r4, #0]

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001570:	2002      	movs	r0, #2
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001572:	2f01      	cmp	r7, #1
 8001574:	d029      	beq.n	80015ca <HAL_UART_Receive_IT+0x8e>
 8001576:	2001      	movs	r0, #1
 8001578:	7020      	strb	r0, [r4, #0]

    huart->pRxBuffPtr = pData;
 800157a:	6559      	str	r1, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 800157c:	1c19      	adds	r1, r3, #0
 800157e:	3158      	adds	r1, #88	; 0x58
 8001580:	800a      	strh	r2, [r1, #0]
    huart->RxXferCount = Size;
 8001582:	804a      	strh	r2, [r1, #2]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8001584:	2280      	movs	r2, #128	; 0x80
 8001586:	0152      	lsls	r2, r2, #5
 8001588:	4295      	cmp	r5, r2
 800158a:	d106      	bne.n	800159a <HAL_UART_Receive_IT+0x5e>
 800158c:	691a      	ldr	r2, [r3, #16]
 800158e:	2a00      	cmp	r2, #0
 8001590:	d101      	bne.n	8001596 <HAL_UART_Receive_IT+0x5a>
 8001592:	490e      	ldr	r1, [pc, #56]	; (80015cc <HAL_UART_Receive_IT+0x90>)
 8001594:	e007      	b.n	80015a6 <HAL_UART_Receive_IT+0x6a>
 8001596:	21ff      	movs	r1, #255	; 0xff
 8001598:	e005      	b.n	80015a6 <HAL_UART_Receive_IT+0x6a>
 800159a:	2d00      	cmp	r5, #0
 800159c:	d106      	bne.n	80015ac <HAL_UART_Receive_IT+0x70>
 800159e:	691a      	ldr	r2, [r3, #16]
 80015a0:	2a00      	cmp	r2, #0
 80015a2:	d0f8      	beq.n	8001596 <HAL_UART_Receive_IT+0x5a>
 80015a4:	217f      	movs	r1, #127	; 0x7f
 80015a6:	1c1a      	adds	r2, r3, #0
 80015a8:	325c      	adds	r2, #92	; 0x5c
 80015aa:	8011      	strh	r1, [r2, #0]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015ac:	2000      	movs	r0, #0
 80015ae:	66d8      	str	r0, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80015b0:	2222      	movs	r2, #34	; 0x22

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80015b2:	681b      	ldr	r3, [r3, #0]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80015b4:	7032      	strb	r2, [r6, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80015b6:	689a      	ldr	r2, [r3, #8]
 80015b8:	2101      	movs	r1, #1
 80015ba:	430a      	orrs	r2, r1

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80015bc:	7020      	strb	r0, [r4, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80015be:	609a      	str	r2, [r3, #8]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80015c0:	6819      	ldr	r1, [r3, #0]
 80015c2:	2290      	movs	r2, #144	; 0x90
 80015c4:	0052      	lsls	r2, r2, #1
 80015c6:	430a      	orrs	r2, r1
 80015c8:	601a      	str	r2, [r3, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 80015ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015cc:	000001ff 	.word	0x000001ff

080015d0 <HAL_UART_ErrorCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80015d0:	4770      	bx	lr

080015d2 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80015d2:	6a40      	ldr	r0, [r0, #36]	; 0x24
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80015d4:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
  huart->RxXferCount = 0U;
 80015d6:	1c02      	adds	r2, r0, #0
 80015d8:	2300      	movs	r3, #0
 80015da:	325a      	adds	r2, #90	; 0x5a
 80015dc:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 80015de:	3a08      	subs	r2, #8
 80015e0:	8013      	strh	r3, [r2, #0]

  HAL_UART_ErrorCallback(huart);
 80015e2:	f7ff fff5 	bl	80015d0 <HAL_UART_ErrorCallback>
}
 80015e6:	bd08      	pop	{r3, pc}

080015e8 <HAL_UART_GetState>:
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
  uint32_t temp1= 0x00U, temp2 = 0x00U;
  temp1 = huart->gState;
 80015e8:	1c03      	adds	r3, r0, #0
 80015ea:	3369      	adds	r3, #105	; 0x69
  temp2 = huart->RxState;
 80015ec:	306a      	adds	r0, #106	; 0x6a
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
  uint32_t temp1= 0x00U, temp2 = 0x00U;
  temp1 = huart->gState;
 80015ee:	781b      	ldrb	r3, [r3, #0]
  temp2 = huart->RxState;
 80015f0:	7800      	ldrb	r0, [r0, #0]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 80015f2:	4318      	orrs	r0, r3
}
 80015f4:	4770      	bx	lr
	...

080015f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80015f8:	b570      	push	{r4, r5, r6, lr}
 80015fa:	1c04      	adds	r4, r0, #0
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80015fc:	68a2      	ldr	r2, [r4, #8]
 80015fe:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001600:	6805      	ldr	r5, [r0, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001602:	4311      	orrs	r1, r2
 8001604:	6962      	ldr	r2, [r4, #20]
 8001606:	69c3      	ldr	r3, [r0, #28]
 8001608:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800160a:	6828      	ldr	r0, [r5, #0]
 800160c:	4a3f      	ldr	r2, [pc, #252]	; (800170c <UART_SetConfig+0x114>)
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800160e:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001610:	4002      	ands	r2, r0
 8001612:	430a      	orrs	r2, r1
 8001614:	602a      	str	r2, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001616:	6869      	ldr	r1, [r5, #4]
 8001618:	4a3d      	ldr	r2, [pc, #244]	; (8001710 <UART_SetConfig+0x118>)
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800161a:	4e3e      	ldr	r6, [pc, #248]	; (8001714 <UART_SetConfig+0x11c>)
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800161c:	400a      	ands	r2, r1
 800161e:	68e1      	ldr	r1, [r4, #12]
 8001620:	430a      	orrs	r2, r1
 8001622:	606a      	str	r2, [r5, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001624:	6a21      	ldr	r1, [r4, #32]
 8001626:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001628:	68a8      	ldr	r0, [r5, #8]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800162a:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800162c:	4a3a      	ldr	r2, [pc, #232]	; (8001718 <UART_SetConfig+0x120>)
 800162e:	4002      	ands	r2, r0
 8001630:	430a      	orrs	r2, r1
 8001632:	60aa      	str	r2, [r5, #8]
 8001634:	2280      	movs	r2, #128	; 0x80
 8001636:	0212      	lsls	r2, r2, #8

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001638:	42b5      	cmp	r5, r6
 800163a:	d108      	bne.n	800164e <UART_SetConfig+0x56>
 800163c:	4937      	ldr	r1, [pc, #220]	; (800171c <UART_SetConfig+0x124>)
 800163e:	6b08      	ldr	r0, [r1, #48]	; 0x30
 8001640:	2103      	movs	r1, #3
 8001642:	4001      	ands	r1, r0
 8001644:	4836      	ldr	r0, [pc, #216]	; (8001720 <UART_SetConfig+0x128>)
 8001646:	5c40      	ldrb	r0, [r0, r1]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001648:	4293      	cmp	r3, r2
 800164a:	d134      	bne.n	80016b6 <UART_SetConfig+0xbe>
 800164c:	e003      	b.n	8001656 <UART_SetConfig+0x5e>
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800164e:	4935      	ldr	r1, [pc, #212]	; (8001724 <UART_SetConfig+0x12c>)
 8001650:	428d      	cmp	r5, r1
 8001652:	d123      	bne.n	800169c <UART_SetConfig+0xa4>
 8001654:	e008      	b.n	8001668 <UART_SetConfig+0x70>
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
  {
    switch (clocksource)
 8001656:	2808      	cmp	r0, #8
 8001658:	d822      	bhi.n	80016a0 <UART_SetConfig+0xa8>
 800165a:	f7fe fd5f 	bl	800011c <__gnu_thumb1_case_uqi>
 800165e:	2107      	.short	0x2107
 8001660:	210e210a 	.word	0x210e210a
 8001664:	2121      	.short	0x2121
 8001666:	15          	.byte	0x15
 8001667:	00          	.byte	0x00

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001668:	4293      	cmp	r3, r2
 800166a:	d12d      	bne.n	80016c8 <UART_SetConfig+0xd0>
  {
    switch (clocksource)
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800166c:	f000 ff5e 	bl	800252c <HAL_RCC_GetPCLK1Freq>
 8001670:	e005      	b.n	800167e <UART_SetConfig+0x86>
        break;
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001672:	6861      	ldr	r1, [r4, #4]
 8001674:	4b2c      	ldr	r3, [pc, #176]	; (8001728 <UART_SetConfig+0x130>)
 8001676:	0848      	lsrs	r0, r1, #1
 8001678:	e004      	b.n	8001684 <UART_SetConfig+0x8c>
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800167a:	f000 fe89 	bl	8002390 <HAL_RCC_GetSysClockFreq>
 800167e:	6861      	ldr	r1, [r4, #4]
 8001680:	0040      	lsls	r0, r0, #1
 8001682:	084b      	lsrs	r3, r1, #1
 8001684:	18c0      	adds	r0, r0, r3
 8001686:	e004      	b.n	8001692 <UART_SetConfig+0x9a>
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001688:	6861      	ldr	r1, [r4, #4]
 800168a:	2280      	movs	r2, #128	; 0x80
 800168c:	0848      	lsrs	r0, r1, #1
 800168e:	0252      	lsls	r2, r2, #9
 8001690:	1880      	adds	r0, r0, r2
 8001692:	f7fe fd4d 	bl	8000130 <__aeabi_uidiv>
 8001696:	b283      	uxth	r3, r0
{
  uint32_t tmpreg                     = 0x00000000U;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000U;
  uint16_t usartdiv                   = 0x0000U;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001698:	2000      	movs	r0, #0
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
        break;
 800169a:	e003      	b.n	80016a4 <UART_SetConfig+0xac>

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800169c:	4293      	cmp	r3, r2
 800169e:	d132      	bne.n	8001706 <UART_SetConfig+0x10e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80016a0:	2001      	movs	r0, #1
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg                     = 0x00000000U;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000U;
  uint16_t usartdiv                   = 0x0000U;
 80016a2:	2300      	movs	r3, #0
      default:
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 80016a4:	220f      	movs	r2, #15
 80016a6:	1c1d      	adds	r5, r3, #0
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80016a8:	4013      	ands	r3, r2
      default:
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 80016aa:	4395      	bics	r5, r2
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
 80016ac:	6821      	ldr	r1, [r4, #0]
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80016ae:	105b      	asrs	r3, r3, #1
    huart->Instance->BRR = brrtemp;
 80016b0:	432b      	orrs	r3, r5
 80016b2:	60cb      	str	r3, [r1, #12]
 80016b4:	e028      	b.n	8001708 <UART_SetConfig+0x110>
  }
  else
  {
    switch (clocksource)
 80016b6:	2808      	cmp	r0, #8
 80016b8:	d825      	bhi.n	8001706 <UART_SetConfig+0x10e>
 80016ba:	f7fe fd2f 	bl	800011c <__gnu_thumb1_case_uqi>
 80016be:	2405      	.short	0x2405
 80016c0:	2413240f 	.word	0x2413240f
 80016c4:	2424      	.short	0x2424
 80016c6:	19          	.byte	0x19
 80016c7:	00          	.byte	0x00
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80016c8:	f000 ff30 	bl	800252c <HAL_RCC_GetPCLK1Freq>
 80016cc:	6861      	ldr	r1, [r4, #4]
 80016ce:	084b      	lsrs	r3, r1, #1
 80016d0:	18c0      	adds	r0, r0, r3
 80016d2:	f7fe fd2d 	bl	8000130 <__aeabi_uidiv>
 80016d6:	b280      	uxth	r0, r0
 80016d8:	60e8      	str	r0, [r5, #12]
 80016da:	e012      	b.n	8001702 <UART_SetConfig+0x10a>
        break;
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80016dc:	6861      	ldr	r1, [r4, #4]
 80016de:	4b13      	ldr	r3, [pc, #76]	; (800172c <UART_SetConfig+0x134>)
 80016e0:	0848      	lsrs	r0, r1, #1
 80016e2:	e003      	b.n	80016ec <UART_SetConfig+0xf4>
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80016e4:	f000 fe54 	bl	8002390 <HAL_RCC_GetSysClockFreq>
 80016e8:	6861      	ldr	r1, [r4, #4]
 80016ea:	084b      	lsrs	r3, r1, #1
 80016ec:	18c0      	adds	r0, r0, r3
 80016ee:	e004      	b.n	80016fa <UART_SetConfig+0x102>
        break;
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80016f0:	6861      	ldr	r1, [r4, #4]
 80016f2:	2280      	movs	r2, #128	; 0x80
 80016f4:	0848      	lsrs	r0, r1, #1
 80016f6:	0212      	lsls	r2, r2, #8
 80016f8:	1880      	adds	r0, r0, r2
 80016fa:	f7fe fd19 	bl	8000130 <__aeabi_uidiv>
 80016fe:	b280      	uxth	r0, r0
 8001700:	60f0      	str	r0, [r6, #12]
{
  uint32_t tmpreg                     = 0x00000000U;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000U;
  uint16_t usartdiv                   = 0x0000U;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001702:	2000      	movs	r0, #0
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
        break;
 8001704:	e000      	b.n	8001708 <UART_SetConfig+0x110>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001706:	2001      	movs	r0, #1
    }
  }

  return ret;

}
 8001708:	bd70      	pop	{r4, r5, r6, pc}
 800170a:	46c0      	nop			; (mov r8, r8)
 800170c:	ffff69f3 	.word	0xffff69f3
 8001710:	ffffcfff 	.word	0xffffcfff
 8001714:	40013800 	.word	0x40013800
 8001718:	fffff4ff 	.word	0xfffff4ff
 800171c:	40021000 	.word	0x40021000
 8001720:	08002b4d 	.word	0x08002b4d
 8001724:	40004400 	.word	0x40004400
 8001728:	00f42400 	.word	0x00f42400
 800172c:	007a1200 	.word	0x007a1200

08001730 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001730:	6a43      	ldr	r3, [r0, #36]	; 0x24
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001732:	b530      	push	{r4, r5, lr}
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001734:	07da      	lsls	r2, r3, #31
 8001736:	d506      	bpl.n	8001746 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001738:	6802      	ldr	r2, [r0, #0]
 800173a:	4928      	ldr	r1, [pc, #160]	; (80017dc <UART_AdvFeatureConfig+0xac>)
 800173c:	6854      	ldr	r4, [r2, #4]
 800173e:	4021      	ands	r1, r4
 8001740:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001742:	4321      	orrs	r1, r4
 8001744:	6051      	str	r1, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001746:	079a      	lsls	r2, r3, #30
 8001748:	d506      	bpl.n	8001758 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800174a:	6802      	ldr	r2, [r0, #0]
 800174c:	4924      	ldr	r1, [pc, #144]	; (80017e0 <UART_AdvFeatureConfig+0xb0>)
 800174e:	6854      	ldr	r4, [r2, #4]
 8001750:	4021      	ands	r1, r4
 8001752:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001754:	4321      	orrs	r1, r4
 8001756:	6051      	str	r1, [r2, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001758:	075a      	lsls	r2, r3, #29
 800175a:	d506      	bpl.n	800176a <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800175c:	6802      	ldr	r2, [r0, #0]
 800175e:	4921      	ldr	r1, [pc, #132]	; (80017e4 <UART_AdvFeatureConfig+0xb4>)
 8001760:	6854      	ldr	r4, [r2, #4]
 8001762:	4021      	ands	r1, r4
 8001764:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001766:	4321      	orrs	r1, r4
 8001768:	6051      	str	r1, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800176a:	071a      	lsls	r2, r3, #28
 800176c:	d506      	bpl.n	800177c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800176e:	6802      	ldr	r2, [r0, #0]
 8001770:	491d      	ldr	r1, [pc, #116]	; (80017e8 <UART_AdvFeatureConfig+0xb8>)
 8001772:	6854      	ldr	r4, [r2, #4]
 8001774:	4021      	ands	r1, r4
 8001776:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001778:	4321      	orrs	r1, r4
 800177a:	6051      	str	r1, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800177c:	06da      	lsls	r2, r3, #27
 800177e:	d506      	bpl.n	800178e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001780:	6802      	ldr	r2, [r0, #0]
 8001782:	491a      	ldr	r1, [pc, #104]	; (80017ec <UART_AdvFeatureConfig+0xbc>)
 8001784:	6894      	ldr	r4, [r2, #8]
 8001786:	4021      	ands	r1, r4
 8001788:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800178a:	4321      	orrs	r1, r4
 800178c:	6091      	str	r1, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800178e:	069a      	lsls	r2, r3, #26
 8001790:	d506      	bpl.n	80017a0 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001792:	6802      	ldr	r2, [r0, #0]
 8001794:	4916      	ldr	r1, [pc, #88]	; (80017f0 <UART_AdvFeatureConfig+0xc0>)
 8001796:	6894      	ldr	r4, [r2, #8]
 8001798:	4021      	ands	r1, r4
 800179a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800179c:	4321      	orrs	r1, r4
 800179e:	6091      	str	r1, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80017a0:	065a      	lsls	r2, r3, #25
 80017a2:	d510      	bpl.n	80017c6 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80017a4:	6802      	ldr	r2, [r0, #0]
 80017a6:	4c13      	ldr	r4, [pc, #76]	; (80017f4 <UART_AdvFeatureConfig+0xc4>)
 80017a8:	6855      	ldr	r5, [r2, #4]
 80017aa:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80017ac:	402c      	ands	r4, r5
 80017ae:	430c      	orrs	r4, r1
 80017b0:	6054      	str	r4, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80017b2:	2480      	movs	r4, #128	; 0x80
 80017b4:	0364      	lsls	r4, r4, #13
 80017b6:	42a1      	cmp	r1, r4
 80017b8:	d105      	bne.n	80017c6 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80017ba:	6854      	ldr	r4, [r2, #4]
 80017bc:	490e      	ldr	r1, [pc, #56]	; (80017f8 <UART_AdvFeatureConfig+0xc8>)
 80017be:	4021      	ands	r1, r4
 80017c0:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80017c2:	4321      	orrs	r1, r4
 80017c4:	6051      	str	r1, [r2, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80017c6:	061a      	lsls	r2, r3, #24
 80017c8:	d506      	bpl.n	80017d8 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80017ca:	6803      	ldr	r3, [r0, #0]
 80017cc:	4a0b      	ldr	r2, [pc, #44]	; (80017fc <UART_AdvFeatureConfig+0xcc>)
 80017ce:	6859      	ldr	r1, [r3, #4]
 80017d0:	400a      	ands	r2, r1
 80017d2:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80017d4:	430a      	orrs	r2, r1
 80017d6:	605a      	str	r2, [r3, #4]
  }
}
 80017d8:	bd30      	pop	{r4, r5, pc}
 80017da:	46c0      	nop			; (mov r8, r8)
 80017dc:	fffdffff 	.word	0xfffdffff
 80017e0:	fffeffff 	.word	0xfffeffff
 80017e4:	fffbffff 	.word	0xfffbffff
 80017e8:	ffff7fff 	.word	0xffff7fff
 80017ec:	ffffefff 	.word	0xffffefff
 80017f0:	ffffdfff 	.word	0xffffdfff
 80017f4:	ffefffff 	.word	0xffefffff
 80017f8:	ff9fffff 	.word	0xff9fffff
 80017fc:	fff7ffff 	.word	0xfff7ffff

08001800 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001802:	1c04      	adds	r4, r0, #0
 8001804:	1c0e      	adds	r6, r1, #0
 8001806:	1c15      	adds	r5, r2, #0
 8001808:	1c1f      	adds	r7, r3, #0
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800180a:	6822      	ldr	r2, [r4, #0]
 800180c:	69d3      	ldr	r3, [r2, #28]
 800180e:	4033      	ands	r3, r6
 8001810:	1b9b      	subs	r3, r3, r6
 8001812:	4259      	negs	r1, r3
 8001814:	414b      	adcs	r3, r1
 8001816:	42ab      	cmp	r3, r5
 8001818:	d11f      	bne.n	800185a <UART_WaitOnFlagUntilTimeout+0x5a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800181a:	9b06      	ldr	r3, [sp, #24]
 800181c:	3301      	adds	r3, #1
 800181e:	d0f5      	beq.n	800180c <UART_WaitOnFlagUntilTimeout+0xc>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001820:	9b06      	ldr	r3, [sp, #24]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d112      	bne.n	800184c <UART_WaitOnFlagUntilTimeout+0x4c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001826:	6823      	ldr	r3, [r4, #0]
 8001828:	4a0d      	ldr	r2, [pc, #52]	; (8001860 <UART_WaitOnFlagUntilTimeout+0x60>)
 800182a:	6819      	ldr	r1, [r3, #0]

        huart->gState  = HAL_UART_STATE_READY;
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800182c:	2003      	movs	r0, #3
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800182e:	400a      	ands	r2, r1
 8001830:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001832:	689a      	ldr	r2, [r3, #8]
 8001834:	2101      	movs	r1, #1
 8001836:	438a      	bics	r2, r1
 8001838:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 800183a:	1c22      	adds	r2, r4, #0
 800183c:	2320      	movs	r3, #32
 800183e:	3269      	adds	r2, #105	; 0x69
 8001840:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001842:	3468      	adds	r4, #104	; 0x68
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

        huart->gState  = HAL_UART_STATE_READY;
        huart->RxState = HAL_UART_STATE_READY;
 8001844:	7053      	strb	r3, [r2, #1]

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001846:	2300      	movs	r3, #0
 8001848:	7023      	strb	r3, [r4, #0]
 800184a:	e007      	b.n	800185c <UART_WaitOnFlagUntilTimeout+0x5c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800184c:	f001 f860 	bl	8002910 <HAL_GetTick>
 8001850:	9b06      	ldr	r3, [sp, #24]
 8001852:	1bc0      	subs	r0, r0, r7
 8001854:	4298      	cmp	r0, r3
 8001856:	d9d8      	bls.n	800180a <UART_WaitOnFlagUntilTimeout+0xa>
 8001858:	e7e5      	b.n	8001826 <UART_WaitOnFlagUntilTimeout+0x26>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800185a:	2000      	movs	r0, #0
}
 800185c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800185e:	46c0      	nop			; (mov r8, r8)
 8001860:	fffffe5f 	.word	0xfffffe5f

08001864 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001864:	b573      	push	{r0, r1, r4, r5, r6, lr}
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001866:	2600      	movs	r6, #0
 8001868:	66c6      	str	r6, [r0, #108]	; 0x6c
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800186a:	1c04      	adds	r4, r0, #0
  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800186c:	f001 f850 	bl	8002910 <HAL_GetTick>

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8001870:	6823      	ldr	r3, [r4, #0]
 8001872:	4a17      	ldr	r2, [pc, #92]	; (80018d0 <UART_CheckIdleState+0x6c>)
  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8001874:	1c05      	adds	r5, r0, #0

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8001876:	4293      	cmp	r3, r2
 8001878:	d008      	beq.n	800188c <UART_CheckIdleState+0x28>
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 800187a:	1c22      	adds	r2, r4, #0
 800187c:	3269      	adds	r2, #105	; 0x69
 800187e:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8001880:	3468      	adds	r4, #104	; 0x68
 8001882:	2000      	movs	r0, #0
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8001884:	7013      	strb	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8001886:	7053      	strb	r3, [r2, #1]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8001888:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
 800188a:	e020      	b.n	80018ce <UART_CheckIdleState+0x6a>
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
  {
    /* Check if the Transmitter is enabled */
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	071a      	lsls	r2, r3, #28
 8001890:	d404      	bmi.n	800189c <UART_CheckIdleState+0x38>
        return HAL_TIMEOUT;
      }
    }

    /* Check if the Receiver is enabled */
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001892:	6823      	ldr	r3, [r4, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	075a      	lsls	r2, r3, #29
 8001898:	d5ef      	bpl.n	800187a <UART_CheckIdleState+0x16>
 800189a:	e00c      	b.n	80018b6 <UART_CheckIdleState+0x52>
  {
    /* Check if the Transmitter is enabled */
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
    {
      /* Wait until TEACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800189c:	4b0d      	ldr	r3, [pc, #52]	; (80018d4 <UART_CheckIdleState+0x70>)
 800189e:	2180      	movs	r1, #128	; 0x80
 80018a0:	9300      	str	r3, [sp, #0]
 80018a2:	1c20      	adds	r0, r4, #0
 80018a4:	0389      	lsls	r1, r1, #14
 80018a6:	1c32      	adds	r2, r6, #0
 80018a8:	1c2b      	adds	r3, r5, #0
 80018aa:	f7ff ffa9 	bl	8001800 <UART_WaitOnFlagUntilTimeout>
 80018ae:	2800      	cmp	r0, #0
 80018b0:	d0ef      	beq.n	8001892 <UART_CheckIdleState+0x2e>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 80018b2:	2003      	movs	r0, #3
 80018b4:	e00b      	b.n	80018ce <UART_CheckIdleState+0x6a>

    /* Check if the Receiver is enabled */
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
    {
      /* Wait until REACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80018b6:	4b07      	ldr	r3, [pc, #28]	; (80018d4 <UART_CheckIdleState+0x70>)
 80018b8:	2180      	movs	r1, #128	; 0x80
 80018ba:	9300      	str	r3, [sp, #0]
 80018bc:	1c20      	adds	r0, r4, #0
 80018be:	03c9      	lsls	r1, r1, #15
 80018c0:	2200      	movs	r2, #0
 80018c2:	1c2b      	adds	r3, r5, #0
 80018c4:	f7ff ff9c 	bl	8001800 <UART_WaitOnFlagUntilTimeout>
 80018c8:	2800      	cmp	r0, #0
 80018ca:	d1f2      	bne.n	80018b2 <UART_CheckIdleState+0x4e>
 80018cc:	e7d5      	b.n	800187a <UART_CheckIdleState+0x16>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
}
 80018ce:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 80018d0:	40013800 	.word	0x40013800
 80018d4:	01ffffff 	.word	0x01ffffff

080018d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80018d8:	b538      	push	{r3, r4, r5, lr}
 80018da:	1e04      	subs	r4, r0, #0
  /* Check the UART handle allocation */
  if(huart == NULL)
 80018dc:	d101      	bne.n	80018e2 <HAL_UART_Init+0xa>
  {
    return HAL_ERROR;
 80018de:	2001      	movs	r0, #1
 80018e0:	e02c      	b.n	800193c <HAL_UART_Init+0x64>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 80018e2:	1c05      	adds	r5, r0, #0
 80018e4:	3569      	adds	r5, #105	; 0x69
 80018e6:	782b      	ldrb	r3, [r5, #0]
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d104      	bne.n	80018f8 <HAL_UART_Init+0x20>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80018ee:	1c02      	adds	r2, r0, #0
 80018f0:	3268      	adds	r2, #104	; 0x68
 80018f2:	7013      	strb	r3, [r2, #0]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80018f4:	f7fe fd0c 	bl	8000310 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80018f8:	2324      	movs	r3, #36	; 0x24
 80018fa:	702b      	strb	r3, [r5, #0]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80018fc:	6823      	ldr	r3, [r4, #0]
 80018fe:	2101      	movs	r1, #1
 8001900:	681a      	ldr	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001902:	1c20      	adds	r0, r4, #0
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8001904:	438a      	bics	r2, r1
 8001906:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001908:	f7ff fe76 	bl	80015f8 <UART_SetConfig>
 800190c:	2801      	cmp	r0, #1
 800190e:	d0e6      	beq.n	80018de <HAL_UART_Init+0x6>
  {
    return HAL_ERROR;
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001910:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001912:	2b00      	cmp	r3, #0
 8001914:	d002      	beq.n	800191c <HAL_UART_Init+0x44>
  {
    UART_AdvFeatureConfig(huart);
 8001916:	1c20      	adds	r0, r4, #0
 8001918:	f7ff ff0a 	bl	8001730 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register. */
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800191c:	6823      	ldr	r3, [r4, #0]
 800191e:	4a08      	ldr	r2, [pc, #32]	; (8001940 <HAL_UART_Init+0x68>)
 8001920:	6859      	ldr	r1, [r3, #4]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001922:	1c20      	adds	r0, r4, #0

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register. */
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001924:	400a      	ands	r2, r1
 8001926:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001928:	689a      	ldr	r2, [r3, #8]
 800192a:	212a      	movs	r1, #42	; 0x2a
 800192c:	438a      	bics	r2, r1
 800192e:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif
#endif

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	2101      	movs	r1, #1
 8001934:	430a      	orrs	r2, r1
 8001936:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001938:	f7ff ff94 	bl	8001864 <UART_CheckIdleState>
}
 800193c:	bd38      	pop	{r3, r4, r5, pc}
 800193e:	46c0      	nop			; (mov r8, r8)
 8001940:	ffffb7ff 	.word	0xffffb7ff

08001944 <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001944:	b530      	push	{r4, r5, lr}
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001946:	1c02      	adds	r2, r0, #0
 8001948:	3269      	adds	r2, #105	; 0x69
 800194a:	7812      	ldrb	r2, [r2, #0]
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800194c:	1c03      	adds	r3, r0, #0
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 800194e:	2002      	movs	r0, #2
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001950:	2a21      	cmp	r2, #33	; 0x21
 8001952:	d128      	bne.n	80019a6 <UART_Transmit_IT+0x62>
  {
    if(huart->TxXferCount == 0U)
 8001954:	1c1c      	adds	r4, r3, #0
 8001956:	3452      	adds	r4, #82	; 0x52
 8001958:	8820      	ldrh	r0, [r4, #0]
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	b280      	uxth	r0, r0
 800195e:	2800      	cmp	r0, #0
 8001960:	d108      	bne.n	8001974 <UART_Transmit_IT+0x30>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001962:	6813      	ldr	r3, [r2, #0]
 8001964:	2180      	movs	r1, #128	; 0x80
 8001966:	438b      	bics	r3, r1
 8001968:	6013      	str	r3, [r2, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800196a:	6813      	ldr	r3, [r2, #0]
 800196c:	2140      	movs	r1, #64	; 0x40
 800196e:	430b      	orrs	r3, r1
 8001970:	6013      	str	r3, [r2, #0]

      return HAL_OK;
 8001972:	e018      	b.n	80019a6 <UART_Transmit_IT+0x62>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001974:	689d      	ldr	r5, [r3, #8]
 8001976:	2080      	movs	r0, #128	; 0x80
 8001978:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800197a:	0140      	lsls	r0, r0, #5
 800197c:	4285      	cmp	r5, r0
 800197e:	d109      	bne.n	8001994 <UART_Transmit_IT+0x50>
 8001980:	6918      	ldr	r0, [r3, #16]
 8001982:	2800      	cmp	r0, #0
 8001984:	d106      	bne.n	8001994 <UART_Transmit_IT+0x50>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001986:	8808      	ldrh	r0, [r1, #0]
        huart->pTxBuffPtr += 2U;
 8001988:	3102      	adds	r1, #2
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800198a:	05c0      	lsls	r0, r0, #23
 800198c:	0dc0      	lsrs	r0, r0, #23
 800198e:	8510      	strh	r0, [r2, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8001990:	64d9      	str	r1, [r3, #76]	; 0x4c
 8001992:	e003      	b.n	800199c <UART_Transmit_IT+0x58>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8001994:	1c48      	adds	r0, r1, #1
 8001996:	64d8      	str	r0, [r3, #76]	; 0x4c
 8001998:	780b      	ldrb	r3, [r1, #0]
 800199a:	8513      	strh	r3, [r2, #40]	; 0x28
      }
      huart->TxXferCount--;
 800199c:	8823      	ldrh	r3, [r4, #0]

      return HAL_OK;
 800199e:	2000      	movs	r0, #0
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
      }
      huart->TxXferCount--;
 80019a0:	3b01      	subs	r3, #1
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	8023      	strh	r3, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 80019a6:	bd30      	pop	{r4, r5, pc}

080019a8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80019a8:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80019aa:	6803      	ldr	r3, [r0, #0]
 80019ac:	2140      	movs	r1, #64	; 0x40
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	438a      	bics	r2, r1
 80019b2:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80019b4:	1c03      	adds	r3, r0, #0
 80019b6:	3369      	adds	r3, #105	; 0x69
 80019b8:	2220      	movs	r2, #32
 80019ba:	701a      	strb	r2, [r3, #0]

  HAL_UART_TxCpltCallback(huart);
 80019bc:	f7fe ff44 	bl	8000848 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 80019c0:	2000      	movs	r0, #0
 80019c2:	bd08      	pop	{r3, pc}

080019c4 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80019c4:	b538      	push	{r3, r4, r5, lr}
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80019c6:	1c02      	adds	r2, r0, #0
 80019c8:	326a      	adds	r2, #106	; 0x6a
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
 80019ca:	1c03      	adds	r3, r0, #0
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80019cc:	7811      	ldrb	r1, [r2, #0]
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
 80019ce:	335c      	adds	r3, #92	; 0x5c
 80019d0:	881c      	ldrh	r4, [r3, #0]
 80019d2:	6803      	ldr	r3, [r0, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80019d4:	2922      	cmp	r1, #34	; 0x22
 80019d6:	d128      	bne.n	8001a2a <UART_Receive_IT+0x66>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80019d8:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019da:	6885      	ldr	r5, [r0, #8]
 80019dc:	4021      	ands	r1, r4
 80019de:	2480      	movs	r4, #128	; 0x80
 80019e0:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80019e2:	0164      	lsls	r4, r4, #5
 80019e4:	42a5      	cmp	r5, r4
 80019e6:	d106      	bne.n	80019f6 <UART_Receive_IT+0x32>
 80019e8:	6904      	ldr	r4, [r0, #16]
 80019ea:	2c00      	cmp	r4, #0
 80019ec:	d103      	bne.n	80019f6 <UART_Receive_IT+0x32>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 80019ee:	8019      	strh	r1, [r3, #0]
      huart->pRxBuffPtr +=2U;
 80019f0:	3302      	adds	r3, #2
 80019f2:	6543      	str	r3, [r0, #84]	; 0x54
 80019f4:	e002      	b.n	80019fc <UART_Receive_IT+0x38>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 80019f6:	1c5c      	adds	r4, r3, #1
 80019f8:	6544      	str	r4, [r0, #84]	; 0x54
 80019fa:	7019      	strb	r1, [r3, #0]
    }

    if(--huart->RxXferCount == 0U)
 80019fc:	1c01      	adds	r1, r0, #0
 80019fe:	315a      	adds	r1, #90	; 0x5a
 8001a00:	880b      	ldrh	r3, [r1, #0]
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 8001a02:	2400      	movs	r4, #0
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 8001a04:	3b01      	subs	r3, #1
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	800b      	strh	r3, [r1, #0]
 8001a0a:	42a3      	cmp	r3, r4
 8001a0c:	d112      	bne.n	8001a34 <UART_Receive_IT+0x70>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001a0e:	6803      	ldr	r3, [r0, #0]
 8001a10:	4909      	ldr	r1, [pc, #36]	; (8001a38 <UART_Receive_IT+0x74>)
 8001a12:	681d      	ldr	r5, [r3, #0]
 8001a14:	4029      	ands	r1, r5
 8001a16:	6019      	str	r1, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a18:	6899      	ldr	r1, [r3, #8]
 8001a1a:	2501      	movs	r5, #1
 8001a1c:	43a9      	bics	r1, r5
 8001a1e:	6099      	str	r1, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001a20:	2320      	movs	r3, #32
 8001a22:	7013      	strb	r3, [r2, #0]

      HAL_UART_RxCpltCallback(huart);
 8001a24:	f7fe ff12 	bl	800084c <HAL_UART_RxCpltCallback>
 8001a28:	e004      	b.n	8001a34 <UART_Receive_IT+0x70>
    return HAL_OK;
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8001a2a:	699a      	ldr	r2, [r3, #24]
 8001a2c:	2108      	movs	r1, #8
 8001a2e:	430a      	orrs	r2, r1
 8001a30:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 8001a32:	2402      	movs	r4, #2
  }
}
 8001a34:	1c20      	adds	r0, r4, #0
 8001a36:	bd38      	pop	{r3, r4, r5, pc}
 8001a38:	fffffedf 	.word	0xfffffedf

08001a3c <HAL_UART_IRQHandler>:
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001a3c:	6802      	ldr	r2, [r0, #0]
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001a3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001a40:	69d3      	ldr	r3, [r2, #28]
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001a42:	1c04      	adds	r4, r0, #0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
  uint32_t cr3its;
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8001a44:	200f      	movs	r0, #15
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001a46:	6811      	ldr	r1, [r2, #0]
  uint32_t cr3its;
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8001a48:	4018      	ands	r0, r3
  if (errorflags == RESET)
 8001a4a:	d108      	bne.n	8001a5e <HAL_UART_IRQHandler+0x22>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001a4c:	2520      	movs	r5, #32
 8001a4e:	422b      	tst	r3, r5
 8001a50:	d005      	beq.n	8001a5e <HAL_UART_IRQHandler+0x22>
 8001a52:	4229      	tst	r1, r5
 8001a54:	d003      	beq.n	8001a5e <HAL_UART_IRQHandler+0x22>
    {
      UART_Receive_IT(huart);
 8001a56:	1c20      	adds	r0, r4, #0
 8001a58:	f7ff ffb4 	bl	80019c4 <UART_Receive_IT>
      return;
 8001a5c:	e086      	b.n	8001b6c <HAL_UART_IRQHandler+0x130>
    }
  }  

  /* If some errors occur */
  cr3its = READ_REG(huart->Instance->CR3);
 8001a5e:	6895      	ldr	r5, [r2, #8]
  if(   (errorflags != RESET)
 8001a60:	2800      	cmp	r0, #0
 8001a62:	d062      	beq.n	8001b2a <HAL_UART_IRQHandler+0xee>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8001a64:	2601      	movs	r6, #1
 8001a66:	1c28      	adds	r0, r5, #0
 8001a68:	4030      	ands	r0, r6
 8001a6a:	d103      	bne.n	8001a74 <HAL_UART_IRQHandler+0x38>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8001a6c:	2790      	movs	r7, #144	; 0x90
 8001a6e:	40b7      	lsls	r7, r6
 8001a70:	4239      	tst	r1, r7
 8001a72:	d05a      	beq.n	8001b2a <HAL_UART_IRQHandler+0xee>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001a74:	2501      	movs	r5, #1
 8001a76:	4233      	tst	r3, r6
 8001a78:	d005      	beq.n	8001a86 <HAL_UART_IRQHandler+0x4a>
 8001a7a:	05ce      	lsls	r6, r1, #23
 8001a7c:	d503      	bpl.n	8001a86 <HAL_UART_IRQHandler+0x4a>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8001a7e:	6215      	str	r5, [r2, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001a80:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8001a82:	4335      	orrs	r5, r6
 8001a84:	66e5      	str	r5, [r4, #108]	; 0x6c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001a86:	2502      	movs	r5, #2
 8001a88:	422b      	tst	r3, r5
 8001a8a:	d006      	beq.n	8001a9a <HAL_UART_IRQHandler+0x5e>
 8001a8c:	2800      	cmp	r0, #0
 8001a8e:	d004      	beq.n	8001a9a <HAL_UART_IRQHandler+0x5e>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8001a90:	6215      	str	r5, [r2, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001a92:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 8001a94:	2604      	movs	r6, #4
 8001a96:	4335      	orrs	r5, r6
 8001a98:	66e5      	str	r5, [r4, #108]	; 0x6c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001a9a:	2504      	movs	r5, #4
 8001a9c:	422b      	tst	r3, r5
 8001a9e:	d006      	beq.n	8001aae <HAL_UART_IRQHandler+0x72>
 8001aa0:	2800      	cmp	r0, #0
 8001aa2:	d004      	beq.n	8001aae <HAL_UART_IRQHandler+0x72>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8001aa4:	6215      	str	r5, [r2, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001aa6:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 8001aa8:	2602      	movs	r6, #2
 8001aaa:	4335      	orrs	r5, r6
 8001aac:	66e5      	str	r5, [r4, #108]	; 0x6c
    }
    
    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8001aae:	071d      	lsls	r5, r3, #28
 8001ab0:	d508      	bpl.n	8001ac4 <HAL_UART_IRQHandler+0x88>
 8001ab2:	068e      	lsls	r6, r1, #26
 8001ab4:	d401      	bmi.n	8001aba <HAL_UART_IRQHandler+0x7e>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001ab6:	2800      	cmp	r0, #0
 8001ab8:	d004      	beq.n	8001ac4 <HAL_UART_IRQHandler+0x88>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8001aba:	2008      	movs	r0, #8
 8001abc:	6210      	str	r0, [r2, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001abe:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001ac0:	4310      	orrs	r0, r2
 8001ac2:	66e0      	str	r0, [r4, #108]	; 0x6c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001ac4:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001ac6:	2a00      	cmp	r2, #0
 8001ac8:	d050      	beq.n	8001b6c <HAL_UART_IRQHandler+0x130>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001aca:	2220      	movs	r2, #32
 8001acc:	4213      	tst	r3, r2
 8001ace:	d004      	beq.n	8001ada <HAL_UART_IRQHandler+0x9e>
 8001ad0:	4211      	tst	r1, r2
 8001ad2:	d002      	beq.n	8001ada <HAL_UART_IRQHandler+0x9e>
      {
        UART_Receive_IT(huart);
 8001ad4:	1c20      	adds	r0, r4, #0
 8001ad6:	f7ff ff75 	bl	80019c4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001ada:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
      {  
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001adc:	1c20      	adds	r0, r4, #0
        UART_Receive_IT(huart);
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001ade:	071a      	lsls	r2, r3, #28
 8001ae0:	d404      	bmi.n	8001aec <HAL_UART_IRQHandler+0xb0>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8001ae2:	6823      	ldr	r3, [r4, #0]
 8001ae4:	689d      	ldr	r5, [r3, #8]
 8001ae6:	2340      	movs	r3, #64	; 0x40
 8001ae8:	401d      	ands	r5, r3
        UART_Receive_IT(huart);
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001aea:	d01a      	beq.n	8001b22 <HAL_UART_IRQHandler+0xe6>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
      {  
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001aec:	f7ff fccc 	bl	8001488 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001af0:	6823      	ldr	r3, [r4, #0]
 8001af2:	2240      	movs	r2, #64	; 0x40
 8001af4:	6899      	ldr	r1, [r3, #8]
 8001af6:	4211      	tst	r1, r2
 8001af8:	d00f      	beq.n	8001b1a <HAL_UART_IRQHandler+0xde>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001afa:	6899      	ldr	r1, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8001afc:	6e60      	ldr	r0, [r4, #100]	; 0x64
        UART_EndRxTransfer(huart);

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001afe:	4391      	bics	r1, r2
 8001b00:	6099      	str	r1, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8001b02:	2800      	cmp	r0, #0
 8001b04:	d009      	beq.n	8001b1a <HAL_UART_IRQHandler+0xde>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001b06:	4b1a      	ldr	r3, [pc, #104]	; (8001b70 <HAL_UART_IRQHandler+0x134>)
 8001b08:	6343      	str	r3, [r0, #52]	; 0x34

            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001b0a:	f000 fe4f 	bl	80027ac <HAL_DMA_Abort_IT>
 8001b0e:	2800      	cmp	r0, #0
 8001b10:	d02c      	beq.n	8001b6c <HAL_UART_IRQHandler+0x130>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001b12:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8001b14:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001b16:	4798      	blx	r3
 8001b18:	e028      	b.n	8001b6c <HAL_UART_IRQHandler+0x130>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8001b1a:	1c20      	adds	r0, r4, #0
 8001b1c:	f7ff fd58 	bl	80015d0 <HAL_UART_ErrorCallback>
 8001b20:	e024      	b.n	8001b6c <HAL_UART_IRQHandler+0x130>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8001b22:	f7ff fd55 	bl	80015d0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b26:	66e5      	str	r5, [r4, #108]	; 0x6c
 8001b28:	e020      	b.n	8001b6c <HAL_UART_IRQHandler+0x130>

  } /* End if some error occurs */

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8001b2a:	2080      	movs	r0, #128	; 0x80
 8001b2c:	0340      	lsls	r0, r0, #13
 8001b2e:	4203      	tst	r3, r0
 8001b30:	d00b      	beq.n	8001b4a <HAL_UART_IRQHandler+0x10e>
 8001b32:	026e      	lsls	r6, r5, #9
 8001b34:	d509      	bpl.n	8001b4a <HAL_UART_IRQHandler+0x10e>
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 8001b36:	6210      	str	r0, [r2, #32]
    /* Set the UART state ready to be able to start again the process */
    huart->gState  = HAL_UART_STATE_READY;
 8001b38:	1c22      	adds	r2, r4, #0
 8001b3a:	3269      	adds	r2, #105	; 0x69
 8001b3c:	2320      	movs	r3, #32
 8001b3e:	7013      	strb	r3, [r2, #0]
    huart->RxState = HAL_UART_STATE_READY;
    HAL_UARTEx_WakeupCallback(huart);
 8001b40:	1c20      	adds	r0, r4, #0
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
    /* Set the UART state ready to be able to start again the process */
    huart->gState  = HAL_UART_STATE_READY;
    huart->RxState = HAL_UART_STATE_READY;
 8001b42:	7053      	strb	r3, [r2, #1]
    HAL_UARTEx_WakeupCallback(huart);
 8001b44:	f7ff fc9e 	bl	8001484 <HAL_UARTEx_WakeupCallback>
    return;
 8001b48:	e010      	b.n	8001b6c <HAL_UART_IRQHandler+0x130>
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001b4a:	2280      	movs	r2, #128	; 0x80
 8001b4c:	4213      	tst	r3, r2
 8001b4e:	d005      	beq.n	8001b5c <HAL_UART_IRQHandler+0x120>
 8001b50:	4211      	tst	r1, r2
 8001b52:	d003      	beq.n	8001b5c <HAL_UART_IRQHandler+0x120>
  {
    UART_Transmit_IT(huart);
 8001b54:	1c20      	adds	r0, r4, #0
 8001b56:	f7ff fef5 	bl	8001944 <UART_Transmit_IT>
    return;
 8001b5a:	e007      	b.n	8001b6c <HAL_UART_IRQHandler+0x130>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001b5c:	2240      	movs	r2, #64	; 0x40
 8001b5e:	4213      	tst	r3, r2
 8001b60:	d004      	beq.n	8001b6c <HAL_UART_IRQHandler+0x130>
 8001b62:	4211      	tst	r1, r2
 8001b64:	d002      	beq.n	8001b6c <HAL_UART_IRQHandler+0x130>
  {
    UART_EndTransmit_IT(huart);
 8001b66:	1c20      	adds	r0, r4, #0
 8001b68:	f7ff ff1e 	bl	80019a8 <UART_EndTransmit_IT>
    return;
  }

}
 8001b6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b6e:	46c0      	nop			; (mov r8, r8)
 8001b70:	080015d3 	.word	0x080015d3

08001b74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8001b74:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8001b76:	1c02      	adds	r2, r0, #0
 8001b78:	323c      	adds	r2, #60	; 0x3c
 8001b7a:	7814      	ldrb	r4, [r2, #0]
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8001b7c:	1c03      	adds	r3, r0, #0
 8001b7e:	2002      	movs	r0, #2
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8001b80:	2c01      	cmp	r4, #1
 8001b82:	d017      	beq.n	8001bb4 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8001b84:	1c1c      	adds	r4, r3, #0
 8001b86:	343d      	adds	r4, #61	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001b88:	681b      	ldr	r3, [r3, #0]
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);

  htim->State = HAL_TIM_STATE_BUSY;
 8001b8a:	7020      	strb	r0, [r4, #0]

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001b8c:	6858      	ldr	r0, [r3, #4]
 8001b8e:	2570      	movs	r5, #112	; 0x70
 8001b90:	43a8      	bics	r0, r5
 8001b92:	6058      	str	r0, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001b94:	6858      	ldr	r0, [r3, #4]
 8001b96:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001b98:	6849      	ldr	r1, [r1, #4]
  htim->State = HAL_TIM_STATE_BUSY;

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001b9a:	4328      	orrs	r0, r5
 8001b9c:	6058      	str	r0, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001b9e:	6898      	ldr	r0, [r3, #8]
 8001ba0:	2580      	movs	r5, #128	; 0x80
 8001ba2:	43a8      	bics	r0, r5
 8001ba4:	6098      	str	r0, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001ba6:	6898      	ldr	r0, [r3, #8]
 8001ba8:	4301      	orrs	r1, r0
 8001baa:	6099      	str	r1, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8001bac:	2000      	movs	r0, #0
  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;

  htim->State = HAL_TIM_STATE_READY;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	7023      	strb	r3, [r4, #0]

  __HAL_UNLOCK(htim);
 8001bb2:	7010      	strb	r0, [r2, #0]

  return HAL_OK;
}
 8001bb4:	bd30      	pop	{r4, r5, pc}
	...

08001bb8 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001bb8:	4a20      	ldr	r2, [pc, #128]	; (8001c3c <TIM_Base_SetConfig+0x84>)
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001bba:	b510      	push	{r4, lr}
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
 8001bbc:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001bbe:	4290      	cmp	r0, r2
 8001bc0:	d006      	beq.n	8001bd0 <TIM_Base_SetConfig+0x18>
 8001bc2:	2480      	movs	r4, #128	; 0x80
 8001bc4:	05e4      	lsls	r4, r4, #23
 8001bc6:	42a0      	cmp	r0, r4
 8001bc8:	d002      	beq.n	8001bd0 <TIM_Base_SetConfig+0x18>
 8001bca:	4c1d      	ldr	r4, [pc, #116]	; (8001c40 <TIM_Base_SetConfig+0x88>)
 8001bcc:	42a0      	cmp	r0, r4
 8001bce:	d10c      	bne.n	8001bea <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001bd0:	2470      	movs	r4, #112	; 0x70
 8001bd2:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8001bd4:	684c      	ldr	r4, [r1, #4]
 8001bd6:	4323      	orrs	r3, r4
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001bd8:	4290      	cmp	r0, r2
 8001bda:	d012      	beq.n	8001c02 <TIM_Base_SetConfig+0x4a>
 8001bdc:	2480      	movs	r4, #128	; 0x80
 8001bde:	05e4      	lsls	r4, r4, #23
 8001be0:	42a0      	cmp	r0, r4
 8001be2:	d00e      	beq.n	8001c02 <TIM_Base_SetConfig+0x4a>
 8001be4:	4c16      	ldr	r4, [pc, #88]	; (8001c40 <TIM_Base_SetConfig+0x88>)
 8001be6:	42a0      	cmp	r0, r4
 8001be8:	d00b      	beq.n	8001c02 <TIM_Base_SetConfig+0x4a>
 8001bea:	4c16      	ldr	r4, [pc, #88]	; (8001c44 <TIM_Base_SetConfig+0x8c>)
 8001bec:	42a0      	cmp	r0, r4
 8001bee:	d008      	beq.n	8001c02 <TIM_Base_SetConfig+0x4a>
 8001bf0:	4c15      	ldr	r4, [pc, #84]	; (8001c48 <TIM_Base_SetConfig+0x90>)
 8001bf2:	42a0      	cmp	r0, r4
 8001bf4:	d005      	beq.n	8001c02 <TIM_Base_SetConfig+0x4a>
 8001bf6:	4c15      	ldr	r4, [pc, #84]	; (8001c4c <TIM_Base_SetConfig+0x94>)
 8001bf8:	42a0      	cmp	r0, r4
 8001bfa:	d002      	beq.n	8001c02 <TIM_Base_SetConfig+0x4a>
 8001bfc:	4c14      	ldr	r4, [pc, #80]	; (8001c50 <TIM_Base_SetConfig+0x98>)
 8001bfe:	42a0      	cmp	r0, r4
 8001c00:	d103      	bne.n	8001c0a <TIM_Base_SetConfig+0x52>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c02:	4c14      	ldr	r4, [pc, #80]	; (8001c54 <TIM_Base_SetConfig+0x9c>)
 8001c04:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c06:	68cc      	ldr	r4, [r1, #12]
 8001c08:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c0a:	2480      	movs	r4, #128	; 0x80
 8001c0c:	43a3      	bics	r3, r4
 8001c0e:	694c      	ldr	r4, [r1, #20]
 8001c10:	4323      	orrs	r3, r4

  TIMx->CR1 = tmpcr1;
 8001c12:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001c14:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c16:	688b      	ldr	r3, [r1, #8]
 8001c18:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001c1a:	6284      	str	r4, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c1c:	4290      	cmp	r0, r2
 8001c1e:	d008      	beq.n	8001c32 <TIM_Base_SetConfig+0x7a>
 8001c20:	4b09      	ldr	r3, [pc, #36]	; (8001c48 <TIM_Base_SetConfig+0x90>)
 8001c22:	4298      	cmp	r0, r3
 8001c24:	d005      	beq.n	8001c32 <TIM_Base_SetConfig+0x7a>
 8001c26:	4b09      	ldr	r3, [pc, #36]	; (8001c4c <TIM_Base_SetConfig+0x94>)
 8001c28:	4298      	cmp	r0, r3
 8001c2a:	d002      	beq.n	8001c32 <TIM_Base_SetConfig+0x7a>
 8001c2c:	4b08      	ldr	r3, [pc, #32]	; (8001c50 <TIM_Base_SetConfig+0x98>)
 8001c2e:	4298      	cmp	r0, r3
 8001c30:	d101      	bne.n	8001c36 <TIM_Base_SetConfig+0x7e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001c32:	690b      	ldr	r3, [r1, #16]
 8001c34:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001c36:	2301      	movs	r3, #1
 8001c38:	6143      	str	r3, [r0, #20]
}
 8001c3a:	bd10      	pop	{r4, pc}
 8001c3c:	40012c00 	.word	0x40012c00
 8001c40:	40000400 	.word	0x40000400
 8001c44:	40002000 	.word	0x40002000
 8001c48:	40014000 	.word	0x40014000
 8001c4c:	40014400 	.word	0x40014400
 8001c50:	40014800 	.word	0x40014800
 8001c54:	fffffcff 	.word	0xfffffcff

08001c58 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c58:	b538      	push	{r3, r4, r5, lr}
 8001c5a:	1e04      	subs	r4, r0, #0
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001c5c:	d014      	beq.n	8001c88 <HAL_TIM_Base_Init+0x30>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8001c5e:	1c05      	adds	r5, r0, #0
 8001c60:	353d      	adds	r5, #61	; 0x3d
 8001c62:	782b      	ldrb	r3, [r5, #0]
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d104      	bne.n	8001c74 <HAL_TIM_Base_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c6a:	1c02      	adds	r2, r0, #0
 8001c6c:	323c      	adds	r2, #60	; 0x3c
 8001c6e:	7013      	strb	r3, [r2, #0]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c70:	f7fe fb38 	bl	80002e4 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001c74:	2302      	movs	r3, #2

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c76:	1c21      	adds	r1, r4, #0
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001c78:	702b      	strb	r3, [r5, #0]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c7a:	c901      	ldmia	r1!, {r0}
 8001c7c:	f7ff ff9c 	bl	8001bb8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001c80:	2301      	movs	r3, #1
 8001c82:	702b      	strb	r3, [r5, #0]

  return HAL_OK;
 8001c84:	2000      	movs	r0, #0
 8001c86:	e000      	b.n	8001c8a <HAL_TIM_Base_Init+0x32>
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8001c88:	2001      	movs	r0, #1

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;

  return HAL_OK;
}
 8001c8a:	bd38      	pop	{r3, r4, r5, pc}

08001c8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001c8c:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8001c8e:	6885      	ldr	r5, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001c90:	4c03      	ldr	r4, [pc, #12]	; (8001ca0 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001c92:	021b      	lsls	r3, r3, #8
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001c94:	402c      	ands	r4, r5

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001c96:	4321      	orrs	r1, r4
 8001c98:	430a      	orrs	r2, r1
 8001c9a:	431a      	orrs	r2, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001c9c:	6082      	str	r2, [r0, #8]
}
 8001c9e:	bd30      	pop	{r4, r5, pc}
 8001ca0:	ffff00ff 	.word	0xffff00ff

08001ca4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8001ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpsmcr = 0U;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001ca6:	1c05      	adds	r5, r0, #0
 8001ca8:	353c      	adds	r5, #60	; 0x3c
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8001caa:	1c0b      	adds	r3, r1, #0
  uint32_t tmpsmcr = 0U;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001cac:	7829      	ldrb	r1, [r5, #0]
 8001cae:	2202      	movs	r2, #2
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8001cb0:	1c04      	adds	r4, r0, #0
  uint32_t tmpsmcr = 0U;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001cb2:	1c10      	adds	r0, r2, #0
 8001cb4:	2901      	cmp	r1, #1
 8001cb6:	d100      	bne.n	8001cba <HAL_TIM_ConfigClockSource+0x16>
 8001cb8:	e099      	b.n	8001dee <HAL_TIM_ConfigClockSource+0x14a>

  htim->State = HAL_TIM_STATE_BUSY;
 8001cba:	1c26      	adds	r6, r4, #0

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001cbc:	6820      	ldr	r0, [r4, #0]
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0U;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001cbe:	2101      	movs	r1, #1

  htim->State = HAL_TIM_STATE_BUSY;
 8001cc0:	363d      	adds	r6, #61	; 0x3d
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0U;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001cc2:	7029      	strb	r1, [r5, #0]

  htim->State = HAL_TIM_STATE_BUSY;
 8001cc4:	7032      	strb	r2, [r6, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001cc6:	6887      	ldr	r7, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001cc8:	4a49      	ldr	r2, [pc, #292]	; (8001df0 <HAL_TIM_ConfigClockSource+0x14c>)
 8001cca:	403a      	ands	r2, r7
  htim->Instance->SMCR = tmpsmcr;
 8001ccc:	6082      	str	r2, [r0, #8]

  switch (sClockSourceConfig->ClockSource)
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	2a40      	cmp	r2, #64	; 0x40
 8001cd2:	d068      	beq.n	8001da6 <HAL_TIM_ConfigClockSource+0x102>
 8001cd4:	d813      	bhi.n	8001cfe <HAL_TIM_ConfigClockSource+0x5a>
 8001cd6:	2a10      	cmp	r2, #16
 8001cd8:	d07a      	beq.n	8001dd0 <HAL_TIM_ConfigClockSource+0x12c>
 8001cda:	d807      	bhi.n	8001cec <HAL_TIM_ConfigClockSource+0x48>
 8001cdc:	2a00      	cmp	r2, #0
 8001cde:	d000      	beq.n	8001ce2 <HAL_TIM_ConfigClockSource+0x3e>
 8001ce0:	e081      	b.n	8001de6 <HAL_TIM_ConfigClockSource+0x142>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001ce2:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001ce4:	2270      	movs	r2, #112	; 0x70
 8001ce6:	4393      	bics	r3, r2
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001ce8:	2207      	movs	r2, #7
 8001cea:	e07a      	b.n	8001de2 <HAL_TIM_ConfigClockSource+0x13e>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;

  switch (sClockSourceConfig->ClockSource)
 8001cec:	2a20      	cmp	r2, #32
 8001cee:	d074      	beq.n	8001dda <HAL_TIM_ConfigClockSource+0x136>
 8001cf0:	2a30      	cmp	r2, #48	; 0x30
 8001cf2:	d178      	bne.n	8001de6 <HAL_TIM_ConfigClockSource+0x142>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001cf4:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001cf6:	2270      	movs	r2, #112	; 0x70
 8001cf8:	4393      	bics	r3, r2
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001cfa:	2237      	movs	r2, #55	; 0x37
 8001cfc:	e071      	b.n	8001de2 <HAL_TIM_ConfigClockSource+0x13e>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;

  switch (sClockSourceConfig->ClockSource)
 8001cfe:	2a70      	cmp	r2, #112	; 0x70
 8001d00:	d031      	beq.n	8001d66 <HAL_TIM_ConfigClockSource+0xc2>
 8001d02:	d81a      	bhi.n	8001d3a <HAL_TIM_ConfigClockSource+0x96>
 8001d04:	2a50      	cmp	r2, #80	; 0x50
 8001d06:	d039      	beq.n	8001d7c <HAL_TIM_ConfigClockSource+0xd8>
 8001d08:	2a60      	cmp	r2, #96	; 0x60
 8001d0a:	d16c      	bne.n	8001de6 <HAL_TIM_ConfigClockSource+0x142>

       /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001d0c:	6859      	ldr	r1, [r3, #4]
 8001d0e:	68dc      	ldr	r4, [r3, #12]
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d10:	6a03      	ldr	r3, [r0, #32]
 8001d12:	2210      	movs	r2, #16
 8001d14:	4393      	bics	r3, r2
 8001d16:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001d18:	6987      	ldr	r7, [r0, #24]
  tmpccer = TIMx->CCER;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001d1a:	4a36      	ldr	r2, [pc, #216]	; (8001df4 <HAL_TIM_ConfigClockSource+0x150>)
  uint32_t tmpccer = 0U;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 8001d1c:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001d1e:	0324      	lsls	r4, r4, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001d20:	403a      	ands	r2, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001d22:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001d24:	24a0      	movs	r4, #160	; 0xa0
 8001d26:	43a3      	bics	r3, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8001d28:	0109      	lsls	r1, r1, #4
 8001d2a:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001d2c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001d2e:	6203      	str	r3, [r0, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001d30:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001d32:	2270      	movs	r2, #112	; 0x70
 8001d34:	4393      	bics	r3, r2
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001d36:	2267      	movs	r2, #103	; 0x67
 8001d38:	e053      	b.n	8001de2 <HAL_TIM_ConfigClockSource+0x13e>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;

  switch (sClockSourceConfig->ClockSource)
 8001d3a:	2180      	movs	r1, #128	; 0x80
 8001d3c:	0149      	lsls	r1, r1, #5
 8001d3e:	428a      	cmp	r2, r1
 8001d40:	d00d      	beq.n	8001d5e <HAL_TIM_ConfigClockSource+0xba>
 8001d42:	2180      	movs	r1, #128	; 0x80
 8001d44:	0189      	lsls	r1, r1, #6
 8001d46:	428a      	cmp	r2, r1
 8001d48:	d14d      	bne.n	8001de6 <HAL_TIM_ConfigClockSource+0x142>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
      
      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001d4a:	6899      	ldr	r1, [r3, #8]
 8001d4c:	685a      	ldr	r2, [r3, #4]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	f7ff ff9c 	bl	8001c8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001d54:	6823      	ldr	r3, [r4, #0]
 8001d56:	2280      	movs	r2, #128	; 0x80
 8001d58:	6899      	ldr	r1, [r3, #8]
 8001d5a:	01d2      	lsls	r2, r2, #7
 8001d5c:	e00b      	b.n	8001d76 <HAL_TIM_ConfigClockSource+0xd2>
  {
  case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
      /* Disable slave mode to clock the prescaler directly with the internal clock */
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001d5e:	6883      	ldr	r3, [r0, #8]
 8001d60:	2207      	movs	r2, #7
 8001d62:	4393      	bics	r3, r2
 8001d64:	e03e      	b.n	8001de4 <HAL_TIM_ConfigClockSource+0x140>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
      
      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001d66:	6899      	ldr	r1, [r3, #8]
 8001d68:	685a      	ldr	r2, [r3, #4]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	f7ff ff8e 	bl	8001c8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Get the TIMx SMCR register value */
      tmpsmcr = htim->Instance->SMCR;
 8001d70:	6823      	ldr	r3, [r4, #0]
      /* Reset the SMS and TS Bits */
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001d72:	2277      	movs	r2, #119	; 0x77
      TIM_ETR_SetConfig(htim->Instance,
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Get the TIMx SMCR register value */
      tmpsmcr = htim->Instance->SMCR;
 8001d74:	6899      	ldr	r1, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance,
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001d76:	430a      	orrs	r2, r1
 8001d78:	609a      	str	r2, [r3, #8]
    }
    break;
 8001d7a:	e034      	b.n	8001de6 <HAL_TIM_ConfigClockSource+0x142>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
      
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d7c:	685c      	ldr	r4, [r3, #4]
 8001d7e:	68df      	ldr	r7, [r3, #12]
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001d80:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d82:	6a02      	ldr	r2, [r0, #32]
 8001d84:	438a      	bics	r2, r1
 8001d86:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001d88:	6982      	ldr	r2, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001d8a:	21f0      	movs	r1, #240	; 0xf0
 8001d8c:	438a      	bics	r2, r1
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001d8e:	0139      	lsls	r1, r7, #4
 8001d90:	430a      	orrs	r2, r1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001d92:	210a      	movs	r1, #10
 8001d94:	438b      	bics	r3, r1
  tmpccer |= TIM_ICPolarity;
 8001d96:	4323      	orrs	r3, r4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001d98:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001d9a:	6203      	str	r3, [r0, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001d9c:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001d9e:	2270      	movs	r2, #112	; 0x70
 8001da0:	4393      	bics	r3, r2
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001da2:	2257      	movs	r2, #87	; 0x57
 8001da4:	e01d      	b.n	8001de2 <HAL_TIM_ConfigClockSource+0x13e>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001da6:	685c      	ldr	r4, [r3, #4]
 8001da8:	68df      	ldr	r7, [r3, #12]
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001daa:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001dac:	6a02      	ldr	r2, [r0, #32]
 8001dae:	438a      	bics	r2, r1
 8001db0:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001db2:	6982      	ldr	r2, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001db4:	21f0      	movs	r1, #240	; 0xf0
 8001db6:	438a      	bics	r2, r1
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001db8:	0139      	lsls	r1, r7, #4
 8001dba:	430a      	orrs	r2, r1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001dbc:	210a      	movs	r1, #10
 8001dbe:	438b      	bics	r3, r1
  tmpccer |= TIM_ICPolarity;
 8001dc0:	4323      	orrs	r3, r4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001dc2:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001dc4:	6203      	str	r3, [r0, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001dc6:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001dc8:	2270      	movs	r2, #112	; 0x70
 8001dca:	4393      	bics	r3, r2
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001dcc:	2247      	movs	r2, #71	; 0x47
 8001dce:	e008      	b.n	8001de2 <HAL_TIM_ConfigClockSource+0x13e>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001dd0:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001dd2:	2270      	movs	r2, #112	; 0x70
 8001dd4:	4393      	bics	r3, r2
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001dd6:	2217      	movs	r2, #23
 8001dd8:	e003      	b.n	8001de2 <HAL_TIM_ConfigClockSource+0x13e>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001dda:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001ddc:	2270      	movs	r2, #112	; 0x70
 8001dde:	4393      	bics	r3, r2
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001de0:	2227      	movs	r2, #39	; 0x27
 8001de2:	4313      	orrs	r3, r2
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8001de4:	6083      	str	r3, [r0, #8]
    break;

  default:
    break;
  }
  htim->State = HAL_TIM_STATE_READY;
 8001de6:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8001de8:	2000      	movs	r0, #0
    break;

  default:
    break;
  }
  htim->State = HAL_TIM_STATE_READY;
 8001dea:	7033      	strb	r3, [r6, #0]

  __HAL_UNLOCK(htim);
 8001dec:	7028      	strb	r0, [r5, #0]

  return HAL_OK;
}
 8001dee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001df0:	ffff0088 	.word	0xffff0088
 8001df4:	ffff0fff 	.word	0xffff0fff

08001df8 <TIM_SlaveTimer_SetConfig>:
  uint32_t tmpsmcr = 0U;
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001df8:	6800      	ldr	r0, [r0, #0]
  TIMx->CCER = tmpccer;
}

static void TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                              TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 8001dfa:	b538      	push	{r3, r4, r5, lr}
 8001dfc:	1c0b      	adds	r3, r1, #0
  uint32_t tmpsmcr = 0U;
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001dfe:	6881      	ldr	r1, [r0, #8]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e00:	2270      	movs	r2, #112	; 0x70
 8001e02:	4391      	bics	r1, r2
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8001e04:	685a      	ldr	r2, [r3, #4]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8001e06:	2407      	movs	r4, #7
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8001e08:	4311      	orrs	r1, r2

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8001e0a:	43a1      	bics	r1, r4
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8001e0c:	681c      	ldr	r4, [r3, #0]
 8001e0e:	4321      	orrs	r1, r4

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001e10:	6081      	str	r1, [r0, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8001e12:	2a50      	cmp	r2, #80	; 0x50
 8001e14:	d01a      	beq.n	8001e4c <TIM_SlaveTimer_SetConfig+0x54>
 8001e16:	d80f      	bhi.n	8001e38 <TIM_SlaveTimer_SetConfig+0x40>
 8001e18:	2a40      	cmp	r2, #64	; 0x40
 8001e1a:	d138      	bne.n	8001e8e <TIM_SlaveTimer_SetConfig+0x96>
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8001e1c:	6a02      	ldr	r2, [r0, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8001e1e:	6a01      	ldr	r1, [r0, #32]
 8001e20:	2401      	movs	r4, #1
 8001e22:	43a1      	bics	r1, r4
 8001e24:	6201      	str	r1, [r0, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8001e26:	6981      	ldr	r1, [r0, #24]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8001e28:	691b      	ldr	r3, [r3, #16]
      tmpccer = htim->Instance->CCER;
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
      tmpccmr1 = htim->Instance->CCMR1;

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e2a:	24f0      	movs	r4, #240	; 0xf0
 8001e2c:	43a1      	bics	r1, r4
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8001e2e:	011b      	lsls	r3, r3, #4
 8001e30:	430b      	orrs	r3, r1

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8001e32:	6183      	str	r3, [r0, #24]
      htim->Instance->CCER = tmpccer;
 8001e34:	6202      	str	r2, [r0, #32]

    }
    break;
 8001e36:	e02a      	b.n	8001e8e <TIM_SlaveTimer_SetConfig+0x96>

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8001e38:	2a60      	cmp	r2, #96	; 0x60
 8001e3a:	d016      	beq.n	8001e6a <TIM_SlaveTimer_SetConfig+0x72>
 8001e3c:	2a70      	cmp	r2, #112	; 0x70
 8001e3e:	d126      	bne.n	8001e8e <TIM_SlaveTimer_SetConfig+0x96>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e40:	68d9      	ldr	r1, [r3, #12]
 8001e42:	689a      	ldr	r2, [r3, #8]
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	f7ff ff21 	bl	8001c8c <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
    }
    break;
 8001e4a:	e020      	b.n	8001e8e <TIM_SlaveTimer_SetConfig+0x96>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e4c:	691c      	ldr	r4, [r3, #16]
 8001e4e:	6899      	ldr	r1, [r3, #8]
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001e50:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e52:	6a02      	ldr	r2, [r0, #32]
 8001e54:	2501      	movs	r5, #1
 8001e56:	43aa      	bics	r2, r5
 8001e58:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e5a:	6982      	ldr	r2, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e5c:	25f0      	movs	r5, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001e5e:	0124      	lsls	r4, r4, #4
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e60:	43aa      	bics	r2, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001e62:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001e64:	240a      	movs	r4, #10
 8001e66:	43a3      	bics	r3, r4
 8001e68:	e00e      	b.n	8001e88 <TIM_SlaveTimer_SetConfig+0x90>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e6a:	6899      	ldr	r1, [r3, #8]
 8001e6c:	691c      	ldr	r4, [r3, #16]
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e6e:	6a03      	ldr	r3, [r0, #32]
 8001e70:	2210      	movs	r2, #16
 8001e72:	4393      	bics	r3, r2
 8001e74:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e76:	6985      	ldr	r5, [r0, #24]
  tmpccer = TIMx->CCER;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001e78:	4a05      	ldr	r2, [pc, #20]	; (8001e90 <TIM_SlaveTimer_SetConfig+0x98>)
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001e7a:	0324      	lsls	r4, r4, #12
  uint32_t tmpccer = 0U;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 8001e7c:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001e7e:	402a      	ands	r2, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001e80:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001e82:	24a0      	movs	r4, #160	; 0xa0
 8001e84:	43a3      	bics	r3, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8001e86:	0109      	lsls	r1, r1, #4
 8001e88:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001e8a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001e8c:	6203      	str	r3, [r0, #32]
    break;

  default:
    break;
  }
}
 8001e8e:	bd38      	pop	{r3, r4, r5, pc}
 8001e90:	ffff0fff 	.word	0xffff0fff

08001e94 <HAL_TIM_SlaveConfigSynchronization>:
  *         timer input or external trigger input) and the ) and the Slave 
  *         mode (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 8001e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8001e96:	1c05      	adds	r5, r0, #0
 8001e98:	353c      	adds	r5, #60	; 0x3c
 8001e9a:	782b      	ldrb	r3, [r5, #0]
  *         timer input or external trigger input) and the ) and the Slave 
  *         mode (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 8001e9c:	1c04      	adds	r4, r0, #0
 8001e9e:	2002      	movs	r0, #2
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d013      	beq.n	8001ecc <HAL_TIM_SlaveConfigSynchronization+0x38>

  htim->State = HAL_TIM_STATE_BUSY;
 8001ea4:	1c26      	adds	r6, r4, #0
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8001ea6:	2701      	movs	r7, #1

  htim->State = HAL_TIM_STATE_BUSY;
 8001ea8:	363d      	adds	r6, #61	; 0x3d
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8001eaa:	702f      	strb	r7, [r5, #0]

  htim->State = HAL_TIM_STATE_BUSY;
 8001eac:	7030      	strb	r0, [r6, #0]

  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 8001eae:	1c20      	adds	r0, r4, #0
 8001eb0:	f7ff ffa2 	bl	8001df8 <TIM_SlaveTimer_SetConfig>

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8001eb4:	6823      	ldr	r3, [r4, #0]
 8001eb6:	2140      	movs	r1, #64	; 0x40
 8001eb8:	68da      	ldr	r2, [r3, #12]
  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);

  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8001eba:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_BUSY;

  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8001ebc:	438a      	bics	r2, r1
 8001ebe:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8001ec0:	68d9      	ldr	r1, [r3, #12]
 8001ec2:	4a03      	ldr	r2, [pc, #12]	; (8001ed0 <HAL_TIM_SlaveConfigSynchronization+0x3c>)
 8001ec4:	400a      	ands	r2, r1
 8001ec6:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8001ec8:	7037      	strb	r7, [r6, #0]

  __HAL_UNLOCK(htim);
 8001eca:	7028      	strb	r0, [r5, #0]

  return HAL_OK;
    }
 8001ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ece:	46c0      	nop			; (mov r8, r8)
 8001ed0:	ffffbfff 	.word	0xffffbfff

08001ed4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ed4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ed6:	1c04      	adds	r4, r0, #0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001ed8:	6800      	ldr	r0, [r0, #0]
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001eda:	b085      	sub	sp, #20

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001edc:	03c0      	lsls	r0, r0, #15
 8001ede:	d55c      	bpl.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ee0:	4d3d      	ldr	r5, [pc, #244]	; (8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8001ee2:	2380      	movs	r3, #128	; 0x80
 8001ee4:	69ea      	ldr	r2, [r5, #28]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001ee6:	2100      	movs	r1, #0

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ee8:	055b      	lsls	r3, r3, #21
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001eea:	9101      	str	r1, [sp, #4]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eec:	421a      	tst	r2, r3
 8001eee:	d108      	bne.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ef0:	69ea      	ldr	r2, [r5, #28]
 8001ef2:	431a      	orrs	r2, r3
 8001ef4:	61ea      	str	r2, [r5, #28]
 8001ef6:	69ea      	ldr	r2, [r5, #28]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	9303      	str	r3, [sp, #12]
      pwrclkchanged = SET;
 8001efc:	2201      	movs	r2, #1
    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001efe:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8001f00:	9201      	str	r2, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f02:	4e36      	ldr	r6, [pc, #216]	; (8001fdc <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8001f04:	2380      	movs	r3, #128	; 0x80
 8001f06:	6832      	ldr	r2, [r6, #0]
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	421a      	tst	r2, r3
 8001f0c:	d007      	beq.n	8001f1e <HAL_RCCEx_PeriphCLKConfig+0x4a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f0e:	6a2a      	ldr	r2, [r5, #32]
 8001f10:	21c0      	movs	r1, #192	; 0xc0
 8001f12:	0089      	lsls	r1, r1, #2
 8001f14:	4b30      	ldr	r3, [pc, #192]	; (8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8001f16:	400a      	ands	r2, r1
 8001f18:	4e31      	ldr	r6, [pc, #196]	; (8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f1a:	d110      	bne.n	8001f3e <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8001f1c:	e013      	b.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x72>
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f1e:	6832      	ldr	r2, [r6, #0]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	6033      	str	r3, [r6, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f24:	f000 fcf4 	bl	8002910 <HAL_GetTick>
 8001f28:	1c07      	adds	r7, r0, #0
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f2a:	6833      	ldr	r3, [r6, #0]
 8001f2c:	05d8      	lsls	r0, r3, #23
 8001f2e:	d4ee      	bmi.n	8001f0e <HAL_RCCEx_PeriphCLKConfig+0x3a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f30:	f000 fcee 	bl	8002910 <HAL_GetTick>
 8001f34:	1bc0      	subs	r0, r0, r7
 8001f36:	2864      	cmp	r0, #100	; 0x64
 8001f38:	d9f7      	bls.n	8001f2a <HAL_RCCEx_PeriphCLKConfig+0x56>
        {
          return HAL_TIMEOUT;
 8001f3a:	2003      	movs	r0, #3
 8001f3c:	e04a      	b.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x100>
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f3e:	6860      	ldr	r0, [r4, #4]
 8001f40:	4001      	ands	r1, r0
 8001f42:	428a      	cmp	r2, r1
 8001f44:	d10d      	bne.n	8001f62 <HAL_RCCEx_PeriphCLKConfig+0x8e>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f46:	6a2a      	ldr	r2, [r5, #32]
 8001f48:	6861      	ldr	r1, [r4, #4]
 8001f4a:	4016      	ands	r6, r2

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f4c:	9a01      	ldr	r2, [sp, #4]
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f4e:	430e      	orrs	r6, r1
 8001f50:	4b21      	ldr	r3, [pc, #132]	; (8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8001f52:	622e      	str	r6, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f54:	2a01      	cmp	r2, #1
 8001f56:	d120      	bne.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f58:	69d9      	ldr	r1, [r3, #28]
 8001f5a:	4a22      	ldr	r2, [pc, #136]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8001f5c:	400a      	ands	r2, r1
 8001f5e:	61da      	str	r2, [r3, #28]
 8001f60:	e01b      	b.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f62:	6a1a      	ldr	r2, [r3, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f64:	2080      	movs	r0, #128	; 0x80
 8001f66:	6a1f      	ldr	r7, [r3, #32]
 8001f68:	0240      	lsls	r0, r0, #9
 8001f6a:	4338      	orrs	r0, r7
 8001f6c:	6218      	str	r0, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f6e:	6a1f      	ldr	r7, [r3, #32]
 8001f70:	481d      	ldr	r0, [pc, #116]	; (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x114>)
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f72:	1c11      	adds	r1, r2, #0
 8001f74:	4031      	ands	r1, r6
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f76:	4038      	ands	r0, r7
 8001f78:	6218      	str	r0, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001f7a:	6219      	str	r1, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001f7c:	07d1      	lsls	r1, r2, #31
 8001f7e:	d5e2      	bpl.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f80:	f000 fcc6 	bl	8002910 <HAL_GetTick>
 8001f84:	1c07      	adds	r7, r0, #0
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f86:	6a2b      	ldr	r3, [r5, #32]
 8001f88:	079a      	lsls	r2, r3, #30
 8001f8a:	d4dc      	bmi.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f8c:	f000 fcc0 	bl	8002910 <HAL_GetTick>
 8001f90:	4b16      	ldr	r3, [pc, #88]	; (8001fec <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8001f92:	1bc0      	subs	r0, r0, r7
 8001f94:	4298      	cmp	r0, r3
 8001f96:	d9f6      	bls.n	8001f86 <HAL_RCCEx_PeriphCLKConfig+0xb2>
 8001f98:	e7cf      	b.n	8001f3a <HAL_RCCEx_PeriphCLKConfig+0x66>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f9a:	6823      	ldr	r3, [r4, #0]
 8001f9c:	07d8      	lsls	r0, r3, #31
 8001f9e:	d506      	bpl.n	8001fae <HAL_RCCEx_PeriphCLKConfig+0xda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001fa0:	4a0d      	ldr	r2, [pc, #52]	; (8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8001fa2:	2003      	movs	r0, #3
 8001fa4:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001fa6:	4381      	bics	r1, r0
 8001fa8:	68a0      	ldr	r0, [r4, #8]
 8001faa:	4301      	orrs	r1, r0
 8001fac:	6311      	str	r1, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001fae:	0699      	lsls	r1, r3, #26
 8001fb0:	d506      	bpl.n	8001fc0 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001fb2:	4a09      	ldr	r2, [pc, #36]	; (8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8001fb4:	2010      	movs	r0, #16
 8001fb6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001fb8:	4381      	bics	r1, r0
 8001fba:	68e0      	ldr	r0, [r4, #12]
 8001fbc:	4301      	orrs	r1, r0
 8001fbe:	6311      	str	r1, [r2, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001fc0:	2000      	movs	r0, #0
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001fc2:	0559      	lsls	r1, r3, #21
 8001fc4:	d506      	bpl.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001fc6:	4b04      	ldr	r3, [pc, #16]	; (8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8001fc8:	2140      	movs	r1, #64	; 0x40
 8001fca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fcc:	438a      	bics	r2, r1
 8001fce:	6921      	ldr	r1, [r4, #16]
 8001fd0:	430a      	orrs	r2, r1
 8001fd2:	631a      	str	r2, [r3, #48]	; 0x30
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
}
 8001fd4:	b005      	add	sp, #20
 8001fd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fd8:	40021000 	.word	0x40021000
 8001fdc:	40007000 	.word	0x40007000
 8001fe0:	fffffcff 	.word	0xfffffcff
 8001fe4:	efffffff 	.word	0xefffffff
 8001fe8:	fffeffff 	.word	0xfffeffff
 8001fec:	00001388 	.word	0x00001388

08001ff0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ff2:	1c05      	adds	r5, r0, #0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ff4:	6800      	ldr	r0, [r0, #0]
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ff6:	b085      	sub	sp, #20
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ff8:	07c0      	lsls	r0, r0, #31
 8001ffa:	d403      	bmi.n	8002004 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ffc:	6829      	ldr	r1, [r5, #0]
 8001ffe:	0789      	lsls	r1, r1, #30
 8002000:	d44d      	bmi.n	800209e <HAL_RCC_OscConfig+0xae>
 8002002:	e091      	b.n	8002128 <HAL_RCC_OscConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002004:	4cb4      	ldr	r4, [pc, #720]	; (80022d8 <HAL_RCC_OscConfig+0x2e8>)
 8002006:	230c      	movs	r3, #12
 8002008:	6862      	ldr	r2, [r4, #4]
 800200a:	401a      	ands	r2, r3
 800200c:	2a04      	cmp	r2, #4
 800200e:	d006      	beq.n	800201e <HAL_RCC_OscConfig+0x2e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002010:	6862      	ldr	r2, [r4, #4]
 8002012:	4013      	ands	r3, r2
 8002014:	2b08      	cmp	r3, #8
 8002016:	d109      	bne.n	800202c <HAL_RCC_OscConfig+0x3c>
 8002018:	6863      	ldr	r3, [r4, #4]
 800201a:	03da      	lsls	r2, r3, #15
 800201c:	d506      	bpl.n	800202c <HAL_RCC_OscConfig+0x3c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800201e:	6823      	ldr	r3, [r4, #0]
 8002020:	0398      	lsls	r0, r3, #14
 8002022:	d5eb      	bpl.n	8001ffc <HAL_RCC_OscConfig+0xc>
 8002024:	6869      	ldr	r1, [r5, #4]
 8002026:	2900      	cmp	r1, #0
 8002028:	d1e8      	bne.n	8001ffc <HAL_RCC_OscConfig+0xc>
 800202a:	e1a8      	b.n	800237e <HAL_RCC_OscConfig+0x38e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800202c:	686b      	ldr	r3, [r5, #4]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d013      	beq.n	800205a <HAL_RCC_OscConfig+0x6a>
 8002032:	6822      	ldr	r2, [r4, #0]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d10a      	bne.n	800204e <HAL_RCC_OscConfig+0x5e>
 8002038:	4ba8      	ldr	r3, [pc, #672]	; (80022dc <HAL_RCC_OscConfig+0x2ec>)
 800203a:	4013      	ands	r3, r2
 800203c:	6023      	str	r3, [r4, #0]
 800203e:	6822      	ldr	r2, [r4, #0]
 8002040:	4ba7      	ldr	r3, [pc, #668]	; (80022e0 <HAL_RCC_OscConfig+0x2f0>)
 8002042:	4013      	ands	r3, r2
 8002044:	6023      	str	r3, [r4, #0]
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002046:	f000 fc63 	bl	8002910 <HAL_GetTick>
 800204a:	1c06      	adds	r6, r0, #0
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800204c:	e023      	b.n	8002096 <HAL_RCC_OscConfig+0xa6>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800204e:	2b05      	cmp	r3, #5
 8002050:	d108      	bne.n	8002064 <HAL_RCC_OscConfig+0x74>
 8002052:	2380      	movs	r3, #128	; 0x80
 8002054:	02db      	lsls	r3, r3, #11
 8002056:	4313      	orrs	r3, r2
 8002058:	6023      	str	r3, [r4, #0]
 800205a:	6822      	ldr	r2, [r4, #0]
 800205c:	2380      	movs	r3, #128	; 0x80
 800205e:	025b      	lsls	r3, r3, #9
 8002060:	4313      	orrs	r3, r2
 8002062:	e005      	b.n	8002070 <HAL_RCC_OscConfig+0x80>
 8002064:	4b9d      	ldr	r3, [pc, #628]	; (80022dc <HAL_RCC_OscConfig+0x2ec>)
 8002066:	4013      	ands	r3, r2
 8002068:	6023      	str	r3, [r4, #0]
 800206a:	6822      	ldr	r2, [r4, #0]
 800206c:	4b9c      	ldr	r3, [pc, #624]	; (80022e0 <HAL_RCC_OscConfig+0x2f0>)
 800206e:	4013      	ands	r3, r2
 8002070:	6023      	str	r3, [r4, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002072:	f000 fc4d 	bl	8002910 <HAL_GetTick>
 8002076:	1c06      	adds	r6, r0, #0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002078:	6823      	ldr	r3, [r4, #0]
 800207a:	039a      	lsls	r2, r3, #14
 800207c:	d4be      	bmi.n	8001ffc <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800207e:	f000 fc47 	bl	8002910 <HAL_GetTick>
 8002082:	1b80      	subs	r0, r0, r6
 8002084:	2864      	cmp	r0, #100	; 0x64
 8002086:	d9f7      	bls.n	8002078 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8002088:	2003      	movs	r0, #3
 800208a:	e179      	b.n	8002380 <HAL_RCC_OscConfig+0x390>
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800208c:	f000 fc40 	bl	8002910 <HAL_GetTick>
 8002090:	1b80      	subs	r0, r0, r6
 8002092:	2864      	cmp	r0, #100	; 0x64
 8002094:	d8f8      	bhi.n	8002088 <HAL_RCC_OscConfig+0x98>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002096:	6823      	ldr	r3, [r4, #0]
 8002098:	0398      	lsls	r0, r3, #14
 800209a:	d4f7      	bmi.n	800208c <HAL_RCC_OscConfig+0x9c>
 800209c:	e7ae      	b.n	8001ffc <HAL_RCC_OscConfig+0xc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800209e:	4c8e      	ldr	r4, [pc, #568]	; (80022d8 <HAL_RCC_OscConfig+0x2e8>)
 80020a0:	230c      	movs	r3, #12
 80020a2:	6862      	ldr	r2, [r4, #4]
 80020a4:	421a      	tst	r2, r3
 80020a6:	d006      	beq.n	80020b6 <HAL_RCC_OscConfig+0xc6>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80020a8:	6862      	ldr	r2, [r4, #4]
 80020aa:	4013      	ands	r3, r2
 80020ac:	2b08      	cmp	r3, #8
 80020ae:	d111      	bne.n	80020d4 <HAL_RCC_OscConfig+0xe4>
 80020b0:	6863      	ldr	r3, [r4, #4]
 80020b2:	03d9      	lsls	r1, r3, #15
 80020b4:	d40e      	bmi.n	80020d4 <HAL_RCC_OscConfig+0xe4>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020b6:	6823      	ldr	r3, [r4, #0]
 80020b8:	079a      	lsls	r2, r3, #30
 80020ba:	d503      	bpl.n	80020c4 <HAL_RCC_OscConfig+0xd4>
 80020bc:	68eb      	ldr	r3, [r5, #12]
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d000      	beq.n	80020c4 <HAL_RCC_OscConfig+0xd4>
 80020c2:	e15c      	b.n	800237e <HAL_RCC_OscConfig+0x38e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020c4:	6823      	ldr	r3, [r4, #0]
 80020c6:	6928      	ldr	r0, [r5, #16]
 80020c8:	21f8      	movs	r1, #248	; 0xf8
 80020ca:	00c2      	lsls	r2, r0, #3
 80020cc:	438b      	bics	r3, r1
 80020ce:	4313      	orrs	r3, r2
 80020d0:	6023      	str	r3, [r4, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020d2:	e029      	b.n	8002128 <HAL_RCC_OscConfig+0x138>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020d4:	68e9      	ldr	r1, [r5, #12]
 80020d6:	2301      	movs	r3, #1
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020d8:	6822      	ldr	r2, [r4, #0]
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020da:	2900      	cmp	r1, #0
 80020dc:	d016      	beq.n	800210c <HAL_RCC_OscConfig+0x11c>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020de:	4313      	orrs	r3, r2
 80020e0:	6023      	str	r3, [r4, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e2:	f000 fc15 	bl	8002910 <HAL_GetTick>
 80020e6:	1c06      	adds	r6, r0, #0
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020e8:	6822      	ldr	r2, [r4, #0]
 80020ea:	4b7b      	ldr	r3, [pc, #492]	; (80022d8 <HAL_RCC_OscConfig+0x2e8>)
 80020ec:	0790      	lsls	r0, r2, #30
 80020ee:	d405      	bmi.n	80020fc <HAL_RCC_OscConfig+0x10c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020f0:	f000 fc0e 	bl	8002910 <HAL_GetTick>
 80020f4:	1b80      	subs	r0, r0, r6
 80020f6:	2802      	cmp	r0, #2
 80020f8:	d9f6      	bls.n	80020e8 <HAL_RCC_OscConfig+0xf8>
 80020fa:	e7c5      	b.n	8002088 <HAL_RCC_OscConfig+0x98>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020fc:	6928      	ldr	r0, [r5, #16]
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	00c1      	lsls	r1, r0, #3
 8002102:	20f8      	movs	r0, #248	; 0xf8
 8002104:	4382      	bics	r2, r0
 8002106:	430a      	orrs	r2, r1
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	e00d      	b.n	8002128 <HAL_RCC_OscConfig+0x138>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800210c:	439a      	bics	r2, r3
 800210e:	6022      	str	r2, [r4, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002110:	f000 fbfe 	bl	8002910 <HAL_GetTick>
 8002114:	1c06      	adds	r6, r0, #0
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002116:	6823      	ldr	r3, [r4, #0]
 8002118:	0799      	lsls	r1, r3, #30
 800211a:	d505      	bpl.n	8002128 <HAL_RCC_OscConfig+0x138>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800211c:	f000 fbf8 	bl	8002910 <HAL_GetTick>
 8002120:	1b80      	subs	r0, r0, r6
 8002122:	2802      	cmp	r0, #2
 8002124:	d9f7      	bls.n	8002116 <HAL_RCC_OscConfig+0x126>
 8002126:	e7af      	b.n	8002088 <HAL_RCC_OscConfig+0x98>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002128:	682a      	ldr	r2, [r5, #0]
 800212a:	0712      	lsls	r2, r2, #28
 800212c:	d403      	bmi.n	8002136 <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800212e:	682b      	ldr	r3, [r5, #0]
 8002130:	075b      	lsls	r3, r3, #29
 8002132:	d422      	bmi.n	800217a <HAL_RCC_OscConfig+0x18a>
 8002134:	e088      	b.n	8002248 <HAL_RCC_OscConfig+0x258>
 8002136:	4c68      	ldr	r4, [pc, #416]	; (80022d8 <HAL_RCC_OscConfig+0x2e8>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002138:	69e8      	ldr	r0, [r5, #28]
 800213a:	2301      	movs	r3, #1
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800213c:	6a62      	ldr	r2, [r4, #36]	; 0x24
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800213e:	2800      	cmp	r0, #0
 8002140:	d00d      	beq.n	800215e <HAL_RCC_OscConfig+0x16e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002142:	4313      	orrs	r3, r2
 8002144:	6263      	str	r3, [r4, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002146:	f000 fbe3 	bl	8002910 <HAL_GetTick>
 800214a:	1c06      	adds	r6, r0, #0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800214c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800214e:	0799      	lsls	r1, r3, #30
 8002150:	d4ed      	bmi.n	800212e <HAL_RCC_OscConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002152:	f000 fbdd 	bl	8002910 <HAL_GetTick>
 8002156:	1b80      	subs	r0, r0, r6
 8002158:	2802      	cmp	r0, #2
 800215a:	d9f7      	bls.n	800214c <HAL_RCC_OscConfig+0x15c>
 800215c:	e794      	b.n	8002088 <HAL_RCC_OscConfig+0x98>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800215e:	439a      	bics	r2, r3
 8002160:	6262      	str	r2, [r4, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002162:	f000 fbd5 	bl	8002910 <HAL_GetTick>
 8002166:	1c06      	adds	r6, r0, #0
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002168:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800216a:	079a      	lsls	r2, r3, #30
 800216c:	d5df      	bpl.n	800212e <HAL_RCC_OscConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800216e:	f000 fbcf 	bl	8002910 <HAL_GetTick>
 8002172:	1b80      	subs	r0, r0, r6
 8002174:	2802      	cmp	r0, #2
 8002176:	d9f7      	bls.n	8002168 <HAL_RCC_OscConfig+0x178>
 8002178:	e786      	b.n	8002088 <HAL_RCC_OscConfig+0x98>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800217a:	4c57      	ldr	r4, [pc, #348]	; (80022d8 <HAL_RCC_OscConfig+0x2e8>)
 800217c:	2380      	movs	r3, #128	; 0x80
 800217e:	69e2      	ldr	r2, [r4, #28]
 8002180:	055b      	lsls	r3, r3, #21
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
  {
    FlagStatus       pwrclkchanged = RESET;
 8002182:	2700      	movs	r7, #0
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002184:	421a      	tst	r2, r3
 8002186:	d107      	bne.n	8002198 <HAL_RCC_OscConfig+0x1a8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002188:	69e2      	ldr	r2, [r4, #28]
      pwrclkchanged = SET;
 800218a:	2701      	movs	r7, #1

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800218c:	431a      	orrs	r2, r3
 800218e:	61e2      	str	r2, [r4, #28]
 8002190:	69e2      	ldr	r2, [r4, #28]
 8002192:	4013      	ands	r3, r2
 8002194:	9303      	str	r3, [sp, #12]
 8002196:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002198:	4e52      	ldr	r6, [pc, #328]	; (80022e4 <HAL_RCC_OscConfig+0x2f4>)
 800219a:	2380      	movs	r3, #128	; 0x80
 800219c:	6832      	ldr	r2, [r6, #0]
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	421a      	tst	r2, r3
 80021a2:	d005      	beq.n	80021b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021a4:	68ab      	ldr	r3, [r5, #8]
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d112      	bne.n	80021d0 <HAL_RCC_OscConfig+0x1e0>
 80021aa:	6a22      	ldr	r2, [r4, #32]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	e02d      	b.n	800220c <HAL_RCC_OscConfig+0x21c>
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021b0:	6832      	ldr	r2, [r6, #0]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	6033      	str	r3, [r6, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021b6:	f000 fbab 	bl	8002910 <HAL_GetTick>
 80021ba:	9001      	str	r0, [sp, #4]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021bc:	6833      	ldr	r3, [r6, #0]
 80021be:	05d8      	lsls	r0, r3, #23
 80021c0:	d4f0      	bmi.n	80021a4 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021c2:	f000 fba5 	bl	8002910 <HAL_GetTick>
 80021c6:	9b01      	ldr	r3, [sp, #4]
 80021c8:	1ac0      	subs	r0, r0, r3
 80021ca:	2864      	cmp	r0, #100	; 0x64
 80021cc:	d9f6      	bls.n	80021bc <HAL_RCC_OscConfig+0x1cc>
 80021ce:	e75b      	b.n	8002088 <HAL_RCC_OscConfig+0x98>
 80021d0:	2201      	movs	r2, #1
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d10a      	bne.n	80021ec <HAL_RCC_OscConfig+0x1fc>
 80021d6:	6a23      	ldr	r3, [r4, #32]
 80021d8:	4393      	bics	r3, r2
 80021da:	6223      	str	r3, [r4, #32]
 80021dc:	6a23      	ldr	r3, [r4, #32]
 80021de:	2204      	movs	r2, #4
 80021e0:	4393      	bics	r3, r2
 80021e2:	6223      	str	r3, [r4, #32]
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021e4:	f000 fb94 	bl	8002910 <HAL_GetTick>
 80021e8:	1c06      	adds	r6, r0, #0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021ea:	e024      	b.n	8002236 <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021ec:	2b05      	cmp	r3, #5
 80021ee:	d107      	bne.n	8002200 <HAL_RCC_OscConfig+0x210>
 80021f0:	6a23      	ldr	r3, [r4, #32]
 80021f2:	2104      	movs	r1, #4
 80021f4:	430b      	orrs	r3, r1
 80021f6:	6223      	str	r3, [r4, #32]
 80021f8:	6a23      	ldr	r3, [r4, #32]
 80021fa:	431a      	orrs	r2, r3
 80021fc:	6222      	str	r2, [r4, #32]
 80021fe:	e006      	b.n	800220e <HAL_RCC_OscConfig+0x21e>
 8002200:	6a23      	ldr	r3, [r4, #32]
 8002202:	4393      	bics	r3, r2
 8002204:	6223      	str	r3, [r4, #32]
 8002206:	6a23      	ldr	r3, [r4, #32]
 8002208:	2204      	movs	r2, #4
 800220a:	4393      	bics	r3, r2
 800220c:	6223      	str	r3, [r4, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800220e:	f000 fb7f 	bl	8002910 <HAL_GetTick>
 8002212:	1c06      	adds	r6, r0, #0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002214:	6a23      	ldr	r3, [r4, #32]
 8002216:	0799      	lsls	r1, r3, #30
 8002218:	d410      	bmi.n	800223c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800221a:	f000 fb79 	bl	8002910 <HAL_GetTick>
 800221e:	4b32      	ldr	r3, [pc, #200]	; (80022e8 <HAL_RCC_OscConfig+0x2f8>)
 8002220:	1b80      	subs	r0, r0, r6
 8002222:	4298      	cmp	r0, r3
 8002224:	d9f6      	bls.n	8002214 <HAL_RCC_OscConfig+0x224>
 8002226:	e72f      	b.n	8002088 <HAL_RCC_OscConfig+0x98>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002228:	f000 fb72 	bl	8002910 <HAL_GetTick>
 800222c:	4b2e      	ldr	r3, [pc, #184]	; (80022e8 <HAL_RCC_OscConfig+0x2f8>)
 800222e:	1b80      	subs	r0, r0, r6
 8002230:	4298      	cmp	r0, r3
 8002232:	d900      	bls.n	8002236 <HAL_RCC_OscConfig+0x246>
 8002234:	e728      	b.n	8002088 <HAL_RCC_OscConfig+0x98>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002236:	6a23      	ldr	r3, [r4, #32]
 8002238:	079a      	lsls	r2, r3, #30
 800223a:	d4f5      	bmi.n	8002228 <HAL_RCC_OscConfig+0x238>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800223c:	2f01      	cmp	r7, #1
 800223e:	d103      	bne.n	8002248 <HAL_RCC_OscConfig+0x258>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002240:	69e2      	ldr	r2, [r4, #28]
 8002242:	4b2a      	ldr	r3, [pc, #168]	; (80022ec <HAL_RCC_OscConfig+0x2fc>)
 8002244:	4013      	ands	r3, r2
 8002246:	61e3      	str	r3, [r4, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002248:	682b      	ldr	r3, [r5, #0]
 800224a:	06db      	lsls	r3, r3, #27
 800224c:	d53f      	bpl.n	80022ce <HAL_RCC_OscConfig+0x2de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800224e:	696a      	ldr	r2, [r5, #20]
 8002250:	4c21      	ldr	r4, [pc, #132]	; (80022d8 <HAL_RCC_OscConfig+0x2e8>)
 8002252:	2304      	movs	r3, #4
 8002254:	2a01      	cmp	r2, #1
 8002256:	d11a      	bne.n	800228e <HAL_RCC_OscConfig+0x29e>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002258:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800225a:	430b      	orrs	r3, r1
 800225c:	6363      	str	r3, [r4, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800225e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002260:	431a      	orrs	r2, r3
 8002262:	6362      	str	r2, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002264:	f000 fb54 	bl	8002910 <HAL_GetTick>
 8002268:	1c06      	adds	r6, r0, #0
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800226a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800226c:	4b1a      	ldr	r3, [pc, #104]	; (80022d8 <HAL_RCC_OscConfig+0x2e8>)
 800226e:	0790      	lsls	r0, r2, #30
 8002270:	d405      	bmi.n	800227e <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002272:	f000 fb4d 	bl	8002910 <HAL_GetTick>
 8002276:	1b80      	subs	r0, r0, r6
 8002278:	2802      	cmp	r0, #2
 800227a:	d9f6      	bls.n	800226a <HAL_RCC_OscConfig+0x27a>
 800227c:	e704      	b.n	8002088 <HAL_RCC_OscConfig+0x98>
          return HAL_TIMEOUT;
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800227e:	69a8      	ldr	r0, [r5, #24]
 8002280:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002282:	00c1      	lsls	r1, r0, #3
 8002284:	20f8      	movs	r0, #248	; 0xf8
 8002286:	4382      	bics	r2, r0
 8002288:	430a      	orrs	r2, r1
 800228a:	635a      	str	r2, [r3, #52]	; 0x34
 800228c:	e01f      	b.n	80022ce <HAL_RCC_OscConfig+0x2de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800228e:	3205      	adds	r2, #5
 8002290:	d10a      	bne.n	80022a8 <HAL_RCC_OscConfig+0x2b8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002292:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002294:	439a      	bics	r2, r3
 8002296:	6362      	str	r2, [r4, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002298:	69a9      	ldr	r1, [r5, #24]
 800229a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800229c:	00ca      	lsls	r2, r1, #3
 800229e:	21f8      	movs	r1, #248	; 0xf8
 80022a0:	438b      	bics	r3, r1
 80022a2:	4313      	orrs	r3, r2
 80022a4:	6363      	str	r3, [r4, #52]	; 0x34
 80022a6:	e012      	b.n	80022ce <HAL_RCC_OscConfig+0x2de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80022a8:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80022aa:	4313      	orrs	r3, r2
 80022ac:	6363      	str	r3, [r4, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80022ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80022b0:	2201      	movs	r2, #1
 80022b2:	4393      	bics	r3, r2
 80022b4:	6363      	str	r3, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022b6:	f000 fb2b 	bl	8002910 <HAL_GetTick>
 80022ba:	1c06      	adds	r6, r0, #0
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80022bc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80022be:	079a      	lsls	r2, r3, #30
 80022c0:	d505      	bpl.n	80022ce <HAL_RCC_OscConfig+0x2de>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80022c2:	f000 fb25 	bl	8002910 <HAL_GetTick>
 80022c6:	1b80      	subs	r0, r0, r6
 80022c8:	2802      	cmp	r0, #2
 80022ca:	d9f7      	bls.n	80022bc <HAL_RCC_OscConfig+0x2cc>
 80022cc:	e6dc      	b.n	8002088 <HAL_RCC_OscConfig+0x98>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022ce:	6a2a      	ldr	r2, [r5, #32]
 80022d0:	2a00      	cmp	r2, #0
 80022d2:	d10d      	bne.n	80022f0 <HAL_RCC_OscConfig+0x300>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80022d4:	2000      	movs	r0, #0
 80022d6:	e053      	b.n	8002380 <HAL_RCC_OscConfig+0x390>
 80022d8:	40021000 	.word	0x40021000
 80022dc:	fffeffff 	.word	0xfffeffff
 80022e0:	fffbffff 	.word	0xfffbffff
 80022e4:	40007000 	.word	0x40007000
 80022e8:	00001388 	.word	0x00001388
 80022ec:	efffffff 	.word	0xefffffff
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022f0:	4c24      	ldr	r4, [pc, #144]	; (8002384 <HAL_RCC_OscConfig+0x394>)
 80022f2:	230c      	movs	r3, #12
 80022f4:	6861      	ldr	r1, [r4, #4]
 80022f6:	400b      	ands	r3, r1
 80022f8:	2b08      	cmp	r3, #8
 80022fa:	d040      	beq.n	800237e <HAL_RCC_OscConfig+0x38e>
 80022fc:	4b22      	ldr	r3, [pc, #136]	; (8002388 <HAL_RCC_OscConfig+0x398>)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022fe:	2a02      	cmp	r2, #2
 8002300:	d12e      	bne.n	8002360 <HAL_RCC_OscConfig+0x370>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002302:	6822      	ldr	r2, [r4, #0]
 8002304:	4013      	ands	r3, r2
 8002306:	6023      	str	r3, [r4, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002308:	f000 fb02 	bl	8002910 <HAL_GetTick>
 800230c:	1c06      	adds	r6, r0, #0
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800230e:	6822      	ldr	r2, [r4, #0]
 8002310:	4b1c      	ldr	r3, [pc, #112]	; (8002384 <HAL_RCC_OscConfig+0x394>)
 8002312:	0190      	lsls	r0, r2, #6
 8002314:	d505      	bpl.n	8002322 <HAL_RCC_OscConfig+0x332>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002316:	f000 fafb 	bl	8002910 <HAL_GetTick>
 800231a:	1b80      	subs	r0, r0, r6
 800231c:	2802      	cmp	r0, #2
 800231e:	d9f6      	bls.n	800230e <HAL_RCC_OscConfig+0x31e>
 8002320:	e6b2      	b.n	8002088 <HAL_RCC_OscConfig+0x98>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002324:	210f      	movs	r1, #15
 8002326:	438a      	bics	r2, r1
 8002328:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 800232a:	430a      	orrs	r2, r1
 800232c:	62da      	str	r2, [r3, #44]	; 0x2c
 800232e:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8002330:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8002332:	6858      	ldr	r0, [r3, #4]
 8002334:	4311      	orrs	r1, r2
 8002336:	4a15      	ldr	r2, [pc, #84]	; (800238c <HAL_RCC_OscConfig+0x39c>)
 8002338:	4002      	ands	r2, r0
 800233a:	430a      	orrs	r2, r1
 800233c:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800233e:	6819      	ldr	r1, [r3, #0]
 8002340:	2280      	movs	r2, #128	; 0x80
 8002342:	0452      	lsls	r2, r2, #17
 8002344:	430a      	orrs	r2, r1
 8002346:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002348:	f000 fae2 	bl	8002910 <HAL_GetTick>
 800234c:	1c05      	adds	r5, r0, #0
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800234e:	6823      	ldr	r3, [r4, #0]
 8002350:	019a      	lsls	r2, r3, #6
 8002352:	d4bf      	bmi.n	80022d4 <HAL_RCC_OscConfig+0x2e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002354:	f000 fadc 	bl	8002910 <HAL_GetTick>
 8002358:	1b40      	subs	r0, r0, r5
 800235a:	2802      	cmp	r0, #2
 800235c:	d9f7      	bls.n	800234e <HAL_RCC_OscConfig+0x35e>
 800235e:	e693      	b.n	8002088 <HAL_RCC_OscConfig+0x98>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002360:	6822      	ldr	r2, [r4, #0]
 8002362:	4013      	ands	r3, r2
 8002364:	6023      	str	r3, [r4, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002366:	f000 fad3 	bl	8002910 <HAL_GetTick>
 800236a:	1c05      	adds	r5, r0, #0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800236c:	6823      	ldr	r3, [r4, #0]
 800236e:	0198      	lsls	r0, r3, #6
 8002370:	d5b0      	bpl.n	80022d4 <HAL_RCC_OscConfig+0x2e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002372:	f000 facd 	bl	8002910 <HAL_GetTick>
 8002376:	1b40      	subs	r0, r0, r5
 8002378:	2802      	cmp	r0, #2
 800237a:	d9f7      	bls.n	800236c <HAL_RCC_OscConfig+0x37c>
 800237c:	e684      	b.n	8002088 <HAL_RCC_OscConfig+0x98>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800237e:	2001      	movs	r0, #1
    }
  }
  
  return HAL_OK;
}
 8002380:	b005      	add	sp, #20
 8002382:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002384:	40021000 	.word	0x40021000
 8002388:	feffffff 	.word	0xfeffffff
 800238c:	ffc2ffff 	.word	0xffc2ffff

08002390 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002390:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002392:	4c14      	ldr	r4, [pc, #80]	; (80023e4 <HAL_RCC_GetSysClockFreq+0x54>)
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002394:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002396:	1c21      	adds	r1, r4, #0
 8002398:	2210      	movs	r2, #16
 800239a:	4668      	mov	r0, sp
 800239c:	f000 faf4 	bl	8002988 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80023a0:	ad04      	add	r5, sp, #16
 80023a2:	1c21      	adds	r1, r4, #0
 80023a4:	3110      	adds	r1, #16
 80023a6:	2210      	movs	r2, #16
 80023a8:	1c28      	adds	r0, r5, #0
 80023aa:	f000 faed 	bl	8002988 <memcpy>
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80023ae:	4a0e      	ldr	r2, [pc, #56]	; (80023e8 <HAL_RCC_GetSysClockFreq+0x58>)
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023b0:	210c      	movs	r1, #12
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80023b2:	6853      	ldr	r3, [r2, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023b4:	4019      	ands	r1, r3
 80023b6:	2908      	cmp	r1, #8
 80023b8:	d110      	bne.n	80023dc <HAL_RCC_GetSysClockFreq+0x4c>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80023ba:	0299      	lsls	r1, r3, #10
 80023bc:	0f09      	lsrs	r1, r1, #28
 80023be:	4668      	mov	r0, sp
 80023c0:	5c44      	ldrb	r4, [r0, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80023c2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80023c4:	220f      	movs	r2, #15
 80023c6:	400a      	ands	r2, r1
 80023c8:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80023ca:	03da      	lsls	r2, r3, #15
 80023cc:	d503      	bpl.n	80023d6 <HAL_RCC_GetSysClockFreq+0x46>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80023ce:	4807      	ldr	r0, [pc, #28]	; (80023ec <HAL_RCC_GetSysClockFreq+0x5c>)
 80023d0:	f7fd feae 	bl	8000130 <__aeabi_uidiv>
 80023d4:	e000      	b.n	80023d8 <HAL_RCC_GetSysClockFreq+0x48>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 80023d6:	4806      	ldr	r0, [pc, #24]	; (80023f0 <HAL_RCC_GetSysClockFreq+0x60>)
 80023d8:	4360      	muls	r0, r4
 80023da:	e000      	b.n	80023de <HAL_RCC_GetSysClockFreq+0x4e>
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023dc:	4803      	ldr	r0, [pc, #12]	; (80023ec <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80023de:	b009      	add	sp, #36	; 0x24
 80023e0:	bd30      	pop	{r4, r5, pc}
 80023e2:	46c0      	nop			; (mov r8, r8)
 80023e4:	08002a10 	.word	0x08002a10
 80023e8:	40021000 	.word	0x40021000
 80023ec:	007a1200 	.word	0x007a1200
 80023f0:	003d0900 	.word	0x003d0900

080023f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80023f6:	4f44      	ldr	r7, [pc, #272]	; (8002508 <HAL_RCC_ClockConfig+0x114>)
 80023f8:	2301      	movs	r3, #1
 80023fa:	683a      	ldr	r2, [r7, #0]
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023fc:	1c05      	adds	r5, r0, #0
 80023fe:	1c0e      	adds	r6, r1, #0
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002400:	401a      	ands	r2, r3
 8002402:	4291      	cmp	r1, r2
 8002404:	d80a      	bhi.n	800241c <HAL_RCC_ClockConfig+0x28>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002406:	682b      	ldr	r3, [r5, #0]
 8002408:	0798      	lsls	r0, r3, #30
 800240a:	d511      	bpl.n	8002430 <HAL_RCC_ClockConfig+0x3c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800240c:	4a3f      	ldr	r2, [pc, #252]	; (800250c <HAL_RCC_ClockConfig+0x118>)
 800240e:	20f0      	movs	r0, #240	; 0xf0
 8002410:	6851      	ldr	r1, [r2, #4]
 8002412:	4381      	bics	r1, r0
 8002414:	68a8      	ldr	r0, [r5, #8]
 8002416:	4301      	orrs	r1, r0
 8002418:	6051      	str	r1, [r2, #4]
 800241a:	e009      	b.n	8002430 <HAL_RCC_ClockConfig+0x3c>

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800241c:	683a      	ldr	r2, [r7, #0]
 800241e:	439a      	bics	r2, r3
 8002420:	430a      	orrs	r2, r1
 8002422:	603a      	str	r2, [r7, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002424:	683a      	ldr	r2, [r7, #0]
 8002426:	4013      	ands	r3, r2
 8002428:	428b      	cmp	r3, r1
 800242a:	d0ec      	beq.n	8002406 <HAL_RCC_ClockConfig+0x12>
    {
      return HAL_ERROR;
 800242c:	2001      	movs	r0, #1
 800242e:	e06a      	b.n	8002506 <HAL_RCC_ClockConfig+0x112>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002430:	07d9      	lsls	r1, r3, #31
 8002432:	d406      	bmi.n	8002442 <HAL_RCC_ClockConfig+0x4e>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002434:	6839      	ldr	r1, [r7, #0]
 8002436:	2301      	movs	r3, #1
 8002438:	4a33      	ldr	r2, [pc, #204]	; (8002508 <HAL_RCC_ClockConfig+0x114>)
 800243a:	4019      	ands	r1, r3
 800243c:	428e      	cmp	r6, r1
 800243e:	d344      	bcc.n	80024ca <HAL_RCC_ClockConfig+0xd6>
 8002440:	e049      	b.n	80024d6 <HAL_RCC_ClockConfig+0xe2>
 8002442:	4c32      	ldr	r4, [pc, #200]	; (800250c <HAL_RCC_ClockConfig+0x118>)
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002444:	686b      	ldr	r3, [r5, #4]
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002446:	6822      	ldr	r2, [r4, #0]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002448:	2b01      	cmp	r3, #1
 800244a:	d102      	bne.n	8002452 <HAL_RCC_ClockConfig+0x5e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800244c:	0390      	lsls	r0, r2, #14
 800244e:	d407      	bmi.n	8002460 <HAL_RCC_ClockConfig+0x6c>
 8002450:	e7ec      	b.n	800242c <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002452:	2b02      	cmp	r3, #2
 8002454:	d102      	bne.n	800245c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002456:	0191      	lsls	r1, r2, #6
 8002458:	d402      	bmi.n	8002460 <HAL_RCC_ClockConfig+0x6c>
 800245a:	e7e7      	b.n	800242c <HAL_RCC_ClockConfig+0x38>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800245c:	0790      	lsls	r0, r2, #30
 800245e:	d5e5      	bpl.n	800242c <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002460:	6862      	ldr	r2, [r4, #4]
 8002462:	2103      	movs	r1, #3
 8002464:	438a      	bics	r2, r1
 8002466:	4313      	orrs	r3, r2
 8002468:	6063      	str	r3, [r4, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800246a:	f000 fa51 	bl	8002910 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800246e:	686b      	ldr	r3, [r5, #4]
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002470:	9001      	str	r0, [sp, #4]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002472:	2b01      	cmp	r3, #1
 8002474:	d10d      	bne.n	8002492 <HAL_RCC_ClockConfig+0x9e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002476:	6862      	ldr	r2, [r4, #4]
 8002478:	230c      	movs	r3, #12
 800247a:	4013      	ands	r3, r2
 800247c:	2b04      	cmp	r3, #4
 800247e:	d0d9      	beq.n	8002434 <HAL_RCC_ClockConfig+0x40>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002480:	f000 fa46 	bl	8002910 <HAL_GetTick>
 8002484:	9901      	ldr	r1, [sp, #4]
 8002486:	4b22      	ldr	r3, [pc, #136]	; (8002510 <HAL_RCC_ClockConfig+0x11c>)
 8002488:	1a40      	subs	r0, r0, r1
 800248a:	4298      	cmp	r0, r3
 800248c:	d9f3      	bls.n	8002476 <HAL_RCC_ClockConfig+0x82>
        {
          return HAL_TIMEOUT;
 800248e:	2003      	movs	r0, #3
 8002490:	e039      	b.n	8002506 <HAL_RCC_ClockConfig+0x112>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002492:	2b02      	cmp	r3, #2
 8002494:	d00b      	beq.n	80024ae <HAL_RCC_ClockConfig+0xba>
      }
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002496:	6862      	ldr	r2, [r4, #4]
 8002498:	230c      	movs	r3, #12
 800249a:	421a      	tst	r2, r3
 800249c:	d10d      	bne.n	80024ba <HAL_RCC_ClockConfig+0xc6>
 800249e:	e7c9      	b.n	8002434 <HAL_RCC_ClockConfig+0x40>
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024a0:	f000 fa36 	bl	8002910 <HAL_GetTick>
 80024a4:	9a01      	ldr	r2, [sp, #4]
 80024a6:	4b1a      	ldr	r3, [pc, #104]	; (8002510 <HAL_RCC_ClockConfig+0x11c>)
 80024a8:	1a80      	subs	r0, r0, r2
 80024aa:	4298      	cmp	r0, r3
 80024ac:	d8ef      	bhi.n	800248e <HAL_RCC_ClockConfig+0x9a>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024ae:	6862      	ldr	r2, [r4, #4]
 80024b0:	230c      	movs	r3, #12
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b08      	cmp	r3, #8
 80024b6:	d1f3      	bne.n	80024a0 <HAL_RCC_ClockConfig+0xac>
 80024b8:	e7bc      	b.n	8002434 <HAL_RCC_ClockConfig+0x40>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024ba:	f000 fa29 	bl	8002910 <HAL_GetTick>
 80024be:	9b01      	ldr	r3, [sp, #4]
 80024c0:	1ac0      	subs	r0, r0, r3
 80024c2:	4b13      	ldr	r3, [pc, #76]	; (8002510 <HAL_RCC_ClockConfig+0x11c>)
 80024c4:	4298      	cmp	r0, r3
 80024c6:	d9e6      	bls.n	8002496 <HAL_RCC_ClockConfig+0xa2>
 80024c8:	e7e1      	b.n	800248e <HAL_RCC_ClockConfig+0x9a>
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ca:	6811      	ldr	r1, [r2, #0]
 80024cc:	4399      	bics	r1, r3
 80024ce:	6011      	str	r1, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80024d0:	6812      	ldr	r2, [r2, #0]
 80024d2:	421a      	tst	r2, r3
 80024d4:	d1aa      	bne.n	800242c <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024d6:	6828      	ldr	r0, [r5, #0]
 80024d8:	4c0c      	ldr	r4, [pc, #48]	; (800250c <HAL_RCC_ClockConfig+0x118>)
 80024da:	0740      	lsls	r0, r0, #29
 80024dc:	d505      	bpl.n	80024ea <HAL_RCC_ClockConfig+0xf6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80024de:	6862      	ldr	r2, [r4, #4]
 80024e0:	4b0c      	ldr	r3, [pc, #48]	; (8002514 <HAL_RCC_ClockConfig+0x120>)
 80024e2:	4013      	ands	r3, r2
 80024e4:	68ea      	ldr	r2, [r5, #12]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	6063      	str	r3, [r4, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80024ea:	f7ff ff51 	bl	8002390 <HAL_RCC_GetSysClockFreq>
 80024ee:	6863      	ldr	r3, [r4, #4]
 80024f0:	4a09      	ldr	r2, [pc, #36]	; (8002518 <HAL_RCC_ClockConfig+0x124>)
 80024f2:	061b      	lsls	r3, r3, #24
 80024f4:	0f1b      	lsrs	r3, r3, #28
 80024f6:	5cd3      	ldrb	r3, [r2, r3]
 80024f8:	40d8      	lsrs	r0, r3
 80024fa:	4b08      	ldr	r3, [pc, #32]	; (800251c <HAL_RCC_ClockConfig+0x128>)
 80024fc:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80024fe:	2003      	movs	r0, #3
 8002500:	f000 f9dc 	bl	80028bc <HAL_InitTick>
  
  return HAL_OK;
 8002504:	2000      	movs	r0, #0
}
 8002506:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002508:	40022000 	.word	0x40022000
 800250c:	40021000 	.word	0x40021000
 8002510:	00001388 	.word	0x00001388
 8002514:	fffff8ff 	.word	0xfffff8ff
 8002518:	08002a30 	.word	0x08002a30
 800251c:	20000000 	.word	0x20000000

08002520 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8002520:	4b01      	ldr	r3, [pc, #4]	; (8002528 <HAL_RCC_GetHCLKFreq+0x8>)
 8002522:	6818      	ldr	r0, [r3, #0]
}
 8002524:	4770      	bx	lr
 8002526:	46c0      	nop			; (mov r8, r8)
 8002528:	20000000 	.word	0x20000000

0800252c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800252c:	4b04      	ldr	r3, [pc, #16]	; (8002540 <HAL_RCC_GetPCLK1Freq+0x14>)
 800252e:	4a05      	ldr	r2, [pc, #20]	; (8002544 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	055b      	lsls	r3, r3, #21
 8002534:	0f5b      	lsrs	r3, r3, #29
 8002536:	5cd3      	ldrb	r3, [r2, r3]
 8002538:	4a03      	ldr	r2, [pc, #12]	; (8002548 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800253a:	6810      	ldr	r0, [r2, #0]
 800253c:	40d8      	lsrs	r0, r3
}    
 800253e:	4770      	bx	lr
 8002540:	40021000 	.word	0x40021000
 8002544:	08002a40 	.word	0x08002a40
 8002548:	20000000 	.word	0x20000000

0800254c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 800254c:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800254e:	680a      	ldr	r2, [r1, #0]
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8002550:	b087      	sub	sp, #28
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002552:	9203      	str	r2, [sp, #12]
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
  uint32_t position = 0x00U;
 8002554:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002556:	9a03      	ldr	r2, [sp, #12]
 8002558:	40da      	lsrs	r2, r3
 800255a:	d100      	bne.n	800255e <HAL_GPIO_Init+0x12>
 800255c:	e09a      	b.n	8002694 <HAL_GPIO_Init+0x148>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800255e:	2201      	movs	r2, #1
 8002560:	9c03      	ldr	r4, [sp, #12]
 8002562:	409a      	lsls	r2, r3
 8002564:	4014      	ands	r4, r2
 8002566:	9201      	str	r2, [sp, #4]
 8002568:	9402      	str	r4, [sp, #8]
    
    if(iocurrent)
 800256a:	d100      	bne.n	800256e <HAL_GPIO_Init+0x22>
 800256c:	e090      	b.n	8002690 <HAL_GPIO_Init+0x144>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 800256e:	684a      	ldr	r2, [r1, #4]
 8002570:	2410      	movs	r4, #16
 8002572:	1c15      	adds	r5, r2, #0
 8002574:	43a5      	bics	r5, r4
 8002576:	9500      	str	r5, [sp, #0]
 8002578:	2d02      	cmp	r5, #2
 800257a:	d10f      	bne.n	800259c <HAL_GPIO_Init+0x50>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 800257c:	08dc      	lsrs	r4, r3, #3
 800257e:	00a4      	lsls	r4, r4, #2
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8002580:	2507      	movs	r5, #7
 8002582:	1904      	adds	r4, r0, r4
 8002584:	401d      	ands	r5, r3
 8002586:	00ad      	lsls	r5, r5, #2
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8002588:	6a26      	ldr	r6, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800258a:	270f      	movs	r7, #15
 800258c:	40af      	lsls	r7, r5
 800258e:	43be      	bics	r6, r7
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8002590:	690f      	ldr	r7, [r1, #16]
 8002592:	40af      	lsls	r7, r5
 8002594:	1c3d      	adds	r5, r7, #0
 8002596:	1c37      	adds	r7, r6, #0
 8002598:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3U] = temp;
 800259a:	6227      	str	r7, [r4, #32]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800259c:	6804      	ldr	r4, [r0, #0]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 800259e:	2703      	movs	r7, #3
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025a0:	46a4      	mov	ip, r4
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80025a2:	1c3d      	adds	r5, r7, #0
 80025a4:	005c      	lsls	r4, r3, #1
 80025a6:	40a5      	lsls	r5, r4
 80025a8:	43ed      	mvns	r5, r5
 80025aa:	4666      	mov	r6, ip
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025ac:	4017      	ands	r7, r2
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80025ae:	402e      	ands	r6, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025b0:	40a7      	lsls	r7, r4
 80025b2:	4337      	orrs	r7, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80025b4:	9e00      	ldr	r6, [sp, #0]

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 80025b6:	6007      	str	r7, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80025b8:	3e01      	subs	r6, #1
 80025ba:	2e01      	cmp	r6, #1
 80025bc:	d80d      	bhi.n	80025da <HAL_GPIO_Init+0x8e>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025be:	6887      	ldr	r7, [r0, #8]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80025c0:	68ce      	ldr	r6, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025c2:	402f      	ands	r7, r5
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80025c4:	40a6      	lsls	r6, r4
 80025c6:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 80025c8:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025ca:	6847      	ldr	r7, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80025cc:	9e01      	ldr	r6, [sp, #4]
 80025ce:	43b7      	bics	r7, r6
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80025d0:	06d6      	lsls	r6, r2, #27
 80025d2:	0ff6      	lsrs	r6, r6, #31
 80025d4:	409e      	lsls	r6, r3
 80025d6:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 80025d8:	6046      	str	r6, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80025da:	68c6      	ldr	r6, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80025dc:	688f      	ldr	r7, [r1, #8]
        GPIOx->OTYPER = temp;
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025de:	4035      	ands	r5, r6
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80025e0:	40a7      	lsls	r7, r4
 80025e2:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80025e4:	60c5      	str	r5, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80025e6:	00d4      	lsls	r4, r2, #3
 80025e8:	d552      	bpl.n	8002690 <HAL_GPIO_Init+0x144>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ea:	4d2b      	ldr	r5, [pc, #172]	; (8002698 <HAL_GPIO_Init+0x14c>)
 80025ec:	2401      	movs	r4, #1
 80025ee:	69ae      	ldr	r6, [r5, #24]
 80025f0:	4326      	orrs	r6, r4
 80025f2:	61ae      	str	r6, [r5, #24]
 80025f4:	69ad      	ldr	r5, [r5, #24]
 80025f6:	4e29      	ldr	r6, [pc, #164]	; (800269c <HAL_GPIO_Init+0x150>)
 80025f8:	4025      	ands	r5, r4
 80025fa:	9505      	str	r5, [sp, #20]
 80025fc:	9d05      	ldr	r5, [sp, #20]
  
        temp = SYSCFG->EXTICR[position >> 2];
 80025fe:	089d      	lsrs	r5, r3, #2
 8002600:	00ad      	lsls	r5, r5, #2
 8002602:	19ad      	adds	r5, r5, r6
 8002604:	68af      	ldr	r7, [r5, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8002606:	2603      	movs	r6, #3
 8002608:	401e      	ands	r6, r3
 800260a:	00b6      	lsls	r6, r6, #2
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
 800260c:	9700      	str	r7, [sp, #0]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800260e:	270f      	movs	r7, #15
 8002610:	40b7      	lsls	r7, r6
 8002612:	9601      	str	r6, [sp, #4]
 8002614:	9e00      	ldr	r6, [sp, #0]
 8002616:	43be      	bics	r6, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002618:	2790      	movs	r7, #144	; 0x90
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800261a:	46b4      	mov	ip, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800261c:	05ff      	lsls	r7, r7, #23
 800261e:	42b8      	cmp	r0, r7
 8002620:	d00b      	beq.n	800263a <HAL_GPIO_Init+0xee>
 8002622:	4f1f      	ldr	r7, [pc, #124]	; (80026a0 <HAL_GPIO_Init+0x154>)
 8002624:	42b8      	cmp	r0, r7
 8002626:	d00b      	beq.n	8002640 <HAL_GPIO_Init+0xf4>
 8002628:	4c1e      	ldr	r4, [pc, #120]	; (80026a4 <HAL_GPIO_Init+0x158>)
 800262a:	42a0      	cmp	r0, r4
 800262c:	d007      	beq.n	800263e <HAL_GPIO_Init+0xf2>
 800262e:	4f1e      	ldr	r7, [pc, #120]	; (80026a8 <HAL_GPIO_Init+0x15c>)
 8002630:	2405      	movs	r4, #5
 8002632:	42b8      	cmp	r0, r7
 8002634:	d104      	bne.n	8002640 <HAL_GPIO_Init+0xf4>
 8002636:	2403      	movs	r4, #3
 8002638:	e002      	b.n	8002640 <HAL_GPIO_Init+0xf4>
 800263a:	2400      	movs	r4, #0
 800263c:	e000      	b.n	8002640 <HAL_GPIO_Init+0xf4>
 800263e:	2402      	movs	r4, #2
 8002640:	9f01      	ldr	r7, [sp, #4]
 8002642:	4666      	mov	r6, ip
 8002644:	40bc      	lsls	r4, r7
 8002646:	4334      	orrs	r4, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 8002648:	60ac      	str	r4, [r5, #8]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800264a:	9f02      	ldr	r7, [sp, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800264c:	4c17      	ldr	r4, [pc, #92]	; (80026ac <HAL_GPIO_Init+0x160>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800264e:	43fd      	mvns	r5, r7
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002650:	6826      	ldr	r6, [r4, #0]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002652:	03d7      	lsls	r7, r2, #15
 8002654:	d401      	bmi.n	800265a <HAL_GPIO_Init+0x10e>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002656:	402e      	ands	r6, r5
 8002658:	e001      	b.n	800265e <HAL_GPIO_Init+0x112>
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(temp, iocurrent); 
 800265a:	9f02      	ldr	r7, [sp, #8]
 800265c:	433e      	orrs	r6, r7
        }
        EXTI->IMR = temp;
 800265e:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 8002660:	6866      	ldr	r6, [r4, #4]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002662:	0397      	lsls	r7, r2, #14
 8002664:	d401      	bmi.n	800266a <HAL_GPIO_Init+0x11e>
          SET_BIT(temp, iocurrent); 
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8002666:	402e      	ands	r6, r5
 8002668:	e001      	b.n	800266e <HAL_GPIO_Init+0x122>
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        { 
          SET_BIT(temp, iocurrent); 
 800266a:	9f02      	ldr	r7, [sp, #8]
 800266c:	433e      	orrs	r6, r7
        }
        EXTI->EMR = temp;
 800266e:	6066      	str	r6, [r4, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002670:	68a6      	ldr	r6, [r4, #8]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002672:	02d7      	lsls	r7, r2, #11
 8002674:	d401      	bmi.n	800267a <HAL_GPIO_Init+0x12e>
        }
        EXTI->EMR = temp;
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8002676:	402e      	ands	r6, r5
 8002678:	e001      	b.n	800267e <HAL_GPIO_Init+0x132>
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(temp, iocurrent); 
 800267a:	9f02      	ldr	r7, [sp, #8]
 800267c:	433e      	orrs	r6, r7
        }
        EXTI->RTSR = temp;
 800267e:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8002680:	68e6      	ldr	r6, [r4, #12]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002682:	0297      	lsls	r7, r2, #10
 8002684:	d401      	bmi.n	800268a <HAL_GPIO_Init+0x13e>
          SET_BIT(temp, iocurrent); 
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8002686:	4035      	ands	r5, r6
 8002688:	e001      	b.n	800268e <HAL_GPIO_Init+0x142>
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(temp, iocurrent); 
 800268a:	9d02      	ldr	r5, [sp, #8]
 800268c:	4335      	orrs	r5, r6
        }
        EXTI->FTSR = temp;
 800268e:	60e5      	str	r5, [r4, #12]
      }
    }
    
    position++;
 8002690:	3301      	adds	r3, #1
 8002692:	e760      	b.n	8002556 <HAL_GPIO_Init+0xa>
  } 
}
 8002694:	b007      	add	sp, #28
 8002696:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002698:	40021000 	.word	0x40021000
 800269c:	40010000 	.word	0x40010000
 80026a0:	48000400 	.word	0x48000400
 80026a4:	48000800 	.word	0x48000800
 80026a8:	48000c00 	.word	0x48000c00
 80026ac:	40010400 	.word	0x40010400

080026b0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80026b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026b2:	b085      	sub	sp, #20
 80026b4:	9103      	str	r1, [sp, #12]
  uint32_t position = 0x00U;
 80026b6:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != RESET)
 80026b8:	9a03      	ldr	r2, [sp, #12]
 80026ba:	40da      	lsrs	r2, r3
 80026bc:	d060      	beq.n	8002780 <HAL_GPIO_DeInit+0xd0>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1U << position);
 80026be:	2101      	movs	r1, #1
 80026c0:	9a03      	ldr	r2, [sp, #12]
 80026c2:	4099      	lsls	r1, r3
 80026c4:	400a      	ands	r2, r1
 80026c6:	9101      	str	r1, [sp, #4]
 80026c8:	9202      	str	r2, [sp, #8]

    if (iocurrent)
 80026ca:	d057      	beq.n	800277c <HAL_GPIO_DeInit+0xcc>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floting Mode */
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2U)); 
 80026cc:	2403      	movs	r4, #3
 80026ce:	005a      	lsls	r2, r3, #1
 80026d0:	1c26      	adds	r6, r4, #0
 80026d2:	6805      	ldr	r5, [r0, #0]
 80026d4:	4096      	lsls	r6, r2
 80026d6:	43f2      	mvns	r2, r6
 80026d8:	4015      	ands	r5, r2
  
      /* Configure the default Alternate Function in current IO */ 
      CLEAR_BIT(GPIOx->AFR[position >> 3U], 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026da:	08de      	lsrs	r6, r3, #3

    if (iocurrent)
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floting Mode */
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2U)); 
 80026dc:	6005      	str	r5, [r0, #0]
 80026de:	00b6      	lsls	r6, r6, #2
  
      /* Configure the default Alternate Function in current IO */ 
      CLEAR_BIT(GPIOx->AFR[position >> 3U], 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026e0:	2507      	movs	r5, #7
 80026e2:	1986      	adds	r6, r0, r6
 80026e4:	401d      	ands	r5, r3
 80026e6:	6a37      	ldr	r7, [r6, #32]
 80026e8:	00ad      	lsls	r5, r5, #2
 80026ea:	46ac      	mov	ip, r5
 80026ec:	250f      	movs	r5, #15
 80026ee:	9700      	str	r7, [sp, #0]
 80026f0:	1c29      	adds	r1, r5, #0
 80026f2:	4667      	mov	r7, ip
 80026f4:	40b9      	lsls	r1, r7
 80026f6:	9f00      	ldr	r7, [sp, #0]
 80026f8:	438f      	bics	r7, r1
 80026fa:	6237      	str	r7, [r6, #32]
  
      /* Configure the default value for IO Speed */
      CLEAR_BIT(GPIOx->OSPEEDR, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026fc:	6886      	ldr	r6, [r0, #8]
                  
      /* Configure the default value IO Output Type */
      CLEAR_BIT(GPIOx->OTYPER, GPIO_OTYPER_OT_0 << position) ;
 80026fe:	9901      	ldr	r1, [sp, #4]
  
      /* Configure the default Alternate Function in current IO */ 
      CLEAR_BIT(GPIOx->AFR[position >> 3U], 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
  
      /* Configure the default value for IO Speed */
      CLEAR_BIT(GPIOx->OSPEEDR, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002700:	4016      	ands	r6, r2
 8002702:	6086      	str	r6, [r0, #8]
                  
      /* Configure the default value IO Output Type */
      CLEAR_BIT(GPIOx->OTYPER, GPIO_OTYPER_OT_0 << position) ;
 8002704:	6846      	ldr	r6, [r0, #4]
 8002706:	438e      	bics	r6, r1
 8002708:	6046      	str	r6, [r0, #4]
  
      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      CLEAR_BIT(GPIOx->PUPDR, GPIO_PUPDR_PUPDR0 << (position * 2U));
 800270a:	68c1      	ldr	r1, [r0, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 800270c:	1c1e      	adds	r6, r3, #0
                  
      /* Configure the default value IO Output Type */
      CLEAR_BIT(GPIOx->OTYPER, GPIO_OTYPER_OT_0 << position) ;
  
      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      CLEAR_BIT(GPIOx->PUPDR, GPIO_PUPDR_PUPDR0 << (position * 2U));
 800270e:	400a      	ands	r2, r1
 8002710:	60c2      	str	r2, [r0, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002712:	0899      	lsrs	r1, r3, #2
 8002714:	4a1b      	ldr	r2, [pc, #108]	; (8002784 <HAL_GPIO_DeInit+0xd4>)
 8002716:	0089      	lsls	r1, r1, #2
 8002718:	1889      	adds	r1, r1, r2
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 800271a:	4026      	ands	r6, r4
      CLEAR_BIT(GPIOx->PUPDR, GPIO_PUPDR_PUPDR0 << (position * 2U));

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2U];
 800271c:	688f      	ldr	r7, [r1, #8]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 800271e:	00b6      	lsls	r6, r6, #2
 8002720:	40b5      	lsls	r5, r6
 8002722:	402f      	ands	r7, r5
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002724:	2290      	movs	r2, #144	; 0x90

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 8002726:	9701      	str	r7, [sp, #4]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002728:	05d2      	lsls	r2, r2, #23
 800272a:	4290      	cmp	r0, r2
 800272c:	d00b      	beq.n	8002746 <HAL_GPIO_DeInit+0x96>
 800272e:	4a16      	ldr	r2, [pc, #88]	; (8002788 <HAL_GPIO_DeInit+0xd8>)
 8002730:	4290      	cmp	r0, r2
 8002732:	d00a      	beq.n	800274a <HAL_GPIO_DeInit+0x9a>
 8002734:	4a15      	ldr	r2, [pc, #84]	; (800278c <HAL_GPIO_DeInit+0xdc>)
 8002736:	4290      	cmp	r0, r2
 8002738:	d009      	beq.n	800274e <HAL_GPIO_DeInit+0x9e>
 800273a:	4f15      	ldr	r7, [pc, #84]	; (8002790 <HAL_GPIO_DeInit+0xe0>)
 800273c:	2205      	movs	r2, #5
 800273e:	42b8      	cmp	r0, r7
 8002740:	d106      	bne.n	8002750 <HAL_GPIO_DeInit+0xa0>
 8002742:	1c22      	adds	r2, r4, #0
 8002744:	e004      	b.n	8002750 <HAL_GPIO_DeInit+0xa0>
 8002746:	2200      	movs	r2, #0
 8002748:	e002      	b.n	8002750 <HAL_GPIO_DeInit+0xa0>
 800274a:	2201      	movs	r2, #1
 800274c:	e000      	b.n	8002750 <HAL_GPIO_DeInit+0xa0>
 800274e:	2202      	movs	r2, #2
 8002750:	9c01      	ldr	r4, [sp, #4]
 8002752:	40b2      	lsls	r2, r6
 8002754:	4294      	cmp	r4, r2
 8002756:	d111      	bne.n	800277c <HAL_GPIO_DeInit+0xcc>
      {
        tmp = (0x0FU) << (4U * (position & 0x03U));
        CLEAR_BIT(SYSCFG->EXTICR[position >> 2U], tmp);
 8002758:	688a      	ldr	r2, [r1, #8]
 800275a:	43aa      	bics	r2, r5
 800275c:	608a      	str	r2, [r1, #8]
        
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 800275e:	4a0d      	ldr	r2, [pc, #52]	; (8002794 <HAL_GPIO_DeInit+0xe4>)
 8002760:	9d02      	ldr	r5, [sp, #8]
 8002762:	6814      	ldr	r4, [r2, #0]
 8002764:	43e9      	mvns	r1, r5
 8002766:	400c      	ands	r4, r1
 8002768:	6014      	str	r4, [r2, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 800276a:	6854      	ldr	r4, [r2, #4]
 800276c:	400c      	ands	r4, r1
 800276e:	6054      	str	r4, [r2, #4]
        
        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8002770:	6894      	ldr	r4, [r2, #8]
 8002772:	400c      	ands	r4, r1
 8002774:	6094      	str	r4, [r2, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8002776:	68d4      	ldr	r4, [r2, #12]
 8002778:	4021      	ands	r1, r4
 800277a:	60d1      	str	r1, [r2, #12]
      }
    }
    
    position++;
 800277c:	3301      	adds	r3, #1
 800277e:	e79b      	b.n	80026b8 <HAL_GPIO_DeInit+0x8>
  }
}
 8002780:	b005      	add	sp, #20
 8002782:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002784:	40010000 	.word	0x40010000
 8002788:	48000400 	.word	0x48000400
 800278c:	48000800 	.word	0x48000800
 8002790:	48000c00 	.word	0x48000c00
 8002794:	40010400 	.word	0x40010400

08002798 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002798:	2a00      	cmp	r2, #0
 800279a:	d001      	beq.n	80027a0 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800279c:	6181      	str	r1, [r0, #24]
 800279e:	e000      	b.n	80027a2 <HAL_GPIO_WritePin+0xa>
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80027a0:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80027a2:	4770      	bx	lr

080027a4 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80027a4:	6943      	ldr	r3, [r0, #20]
 80027a6:	4059      	eors	r1, r3
 80027a8:	6141      	str	r1, [r0, #20]
}
 80027aa:	4770      	bx	lr

080027ac <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80027ac:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80027ae:	1c81      	adds	r1, r0, #2
 80027b0:	7fcb      	ldrb	r3, [r1, #31]
 80027b2:	2b02      	cmp	r3, #2
 80027b4:	d003      	beq.n	80027be <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027b6:	2304      	movs	r3, #4
 80027b8:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 80027ba:	2001      	movs	r0, #1
 80027bc:	e018      	b.n	80027f0 <HAL_DMA_Abort_IT+0x44>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80027be:	6803      	ldr	r3, [r0, #0]
 80027c0:	240e      	movs	r4, #14
 80027c2:	681a      	ldr	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80027c4:	6c05      	ldr	r5, [r0, #64]	; 0x40
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80027c6:	43a2      	bics	r2, r4
 80027c8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80027ca:	681c      	ldr	r4, [r3, #0]
 80027cc:	2201      	movs	r2, #1
 80027ce:	4394      	bics	r4, r2
 80027d0:	601c      	str	r4, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80027d2:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80027d4:	1c14      	adds	r4, r2, #0
 80027d6:	40ac      	lsls	r4, r5
 80027d8:	605c      	str	r4, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027da:	1883      	adds	r3, r0, r2
 80027dc:	2400      	movs	r4, #0
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027de:	77ca      	strb	r2, [r1, #31]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027e0:	77dc      	strb	r4, [r3, #31]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80027e2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80027e4:	42a3      	cmp	r3, r4
 80027e6:	d002      	beq.n	80027ee <HAL_DMA_Abort_IT+0x42>
    {
      hdma->XferAbortCallback(hdma);
 80027e8:	4798      	blx	r3
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
 80027ea:	1c20      	adds	r0, r4, #0
 80027ec:	e000      	b.n	80027f0 <HAL_DMA_Abort_IT+0x44>
 80027ee:	1c18      	adds	r0, r3, #0
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 80027f0:	bd38      	pop	{r3, r4, r5, pc}
	...

080027f4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027f4:	b570      	push	{r4, r5, r6, lr}
 80027f6:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80027f8:	2800      	cmp	r0, #0
 80027fa:	da15      	bge.n	8002828 <HAL_NVIC_SetPriority+0x34>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027fc:	b2c0      	uxtb	r0, r0
 80027fe:	230f      	movs	r3, #15
 8002800:	4003      	ands	r3, r0
 8002802:	3b08      	subs	r3, #8
 8002804:	4a12      	ldr	r2, [pc, #72]	; (8002850 <HAL_NVIC_SetPriority+0x5c>)
 8002806:	089b      	lsrs	r3, r3, #2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	189b      	adds	r3, r3, r2
 800280c:	2203      	movs	r2, #3
 800280e:	4010      	ands	r0, r2
 8002810:	24ff      	movs	r4, #255	; 0xff
 8002812:	00c2      	lsls	r2, r0, #3
 8002814:	69dd      	ldr	r5, [r3, #28]
 8002816:	1c20      	adds	r0, r4, #0
 8002818:	4090      	lsls	r0, r2
 800281a:	4385      	bics	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800281c:	400c      	ands	r4, r1
 800281e:	4094      	lsls	r4, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002820:	1c2a      	adds	r2, r5, #0
 8002822:	4322      	orrs	r2, r4
 8002824:	61da      	str	r2, [r3, #28]
 8002826:	e012      	b.n	800284e <HAL_NVIC_SetPriority+0x5a>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002828:	0882      	lsrs	r2, r0, #2
 800282a:	4b0a      	ldr	r3, [pc, #40]	; (8002854 <HAL_NVIC_SetPriority+0x60>)
 800282c:	2403      	movs	r4, #3
 800282e:	0092      	lsls	r2, r2, #2
 8002830:	18d2      	adds	r2, r2, r3
 8002832:	4020      	ands	r0, r4
 8002834:	23c0      	movs	r3, #192	; 0xc0
 8002836:	40a0      	lsls	r0, r4
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	24ff      	movs	r4, #255	; 0xff
 800283c:	58d5      	ldr	r5, [r2, r3]
 800283e:	1c26      	adds	r6, r4, #0
 8002840:	4086      	lsls	r6, r0
 8002842:	43b5      	bics	r5, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002844:	400c      	ands	r4, r1
 8002846:	4084      	lsls	r4, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002848:	1c28      	adds	r0, r5, #0
 800284a:	4320      	orrs	r0, r4
 800284c:	50d0      	str	r0, [r2, r3]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 800284e:	bd70      	pop	{r4, r5, r6, pc}
 8002850:	e000ed00 	.word	0xe000ed00
 8002854:	e000e100 	.word	0xe000e100

08002858 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002858:	231f      	movs	r3, #31
 800285a:	4018      	ands	r0, r3
 800285c:	2301      	movs	r3, #1
 800285e:	4083      	lsls	r3, r0
 8002860:	1c18      	adds	r0, r3, #0
 8002862:	4b01      	ldr	r3, [pc, #4]	; (8002868 <HAL_NVIC_EnableIRQ+0x10>)
 8002864:	6018      	str	r0, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002866:	4770      	bx	lr
 8002868:	e000e100 	.word	0xe000e100

0800286c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800286c:	4b09      	ldr	r3, [pc, #36]	; (8002894 <HAL_SYSTICK_Config+0x28>)
 800286e:	1e42      	subs	r2, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8002870:	2001      	movs	r0, #1
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002872:	429a      	cmp	r2, r3
 8002874:	d80d      	bhi.n	8002892 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002876:	4b08      	ldr	r3, [pc, #32]	; (8002898 <HAL_SYSTICK_Config+0x2c>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002878:	21c0      	movs	r1, #192	; 0xc0
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800287a:	605a      	str	r2, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800287c:	4a07      	ldr	r2, [pc, #28]	; (800289c <HAL_SYSTICK_Config+0x30>)
 800287e:	0609      	lsls	r1, r1, #24
 8002880:	6a10      	ldr	r0, [r2, #32]
 8002882:	0200      	lsls	r0, r0, #8
 8002884:	0a00      	lsrs	r0, r0, #8
 8002886:	4301      	orrs	r1, r0
 8002888:	6211      	str	r1, [r2, #32]
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800288a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800288c:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800288e:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002890:	601a      	str	r2, [r3, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002892:	4770      	bx	lr
 8002894:	00ffffff 	.word	0x00ffffff
 8002898:	e000e010 	.word	0xe000e010
 800289c:	e000ed00 	.word	0xe000ed00

080028a0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80028a0:	4b05      	ldr	r3, [pc, #20]	; (80028b8 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80028a2:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80028a4:	2804      	cmp	r0, #4
 80028a6:	d102      	bne.n	80028ae <HAL_SYSTICK_CLKSourceConfig+0xe>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80028a8:	4310      	orrs	r0, r2
 80028aa:	6018      	str	r0, [r3, #0]
 80028ac:	e002      	b.n	80028b4 <HAL_SYSTICK_CLKSourceConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80028ae:	2104      	movs	r1, #4
 80028b0:	438a      	bics	r2, r1
 80028b2:	601a      	str	r2, [r3, #0]
  }
}
 80028b4:	4770      	bx	lr
 80028b6:	46c0      	nop			; (mov r8, r8)
 80028b8:	e000e010 	.word	0xe000e010

080028bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028bc:	b510      	push	{r4, lr}
 80028be:	1c04      	adds	r4, r0, #0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 80028c0:	f7ff fe2e 	bl	8002520 <HAL_RCC_GetHCLKFreq>
 80028c4:	21fa      	movs	r1, #250	; 0xfa
 80028c6:	0089      	lsls	r1, r1, #2
 80028c8:	f7fd fc32 	bl	8000130 <__aeabi_uidiv>
 80028cc:	f7ff ffce 	bl	800286c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 80028d0:	2001      	movs	r0, #1
 80028d2:	4240      	negs	r0, r0
 80028d4:	1c21      	adds	r1, r4, #0
 80028d6:	2200      	movs	r2, #0
 80028d8:	f7ff ff8c 	bl	80027f4 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 80028dc:	2000      	movs	r0, #0
 80028de:	bd10      	pop	{r4, pc}

080028e0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028e0:	b508      	push	{r3, lr}
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028e2:	4b06      	ldr	r3, [pc, #24]	; (80028fc <HAL_Init+0x1c>)
 80028e4:	2110      	movs	r1, #16
 80028e6:	681a      	ldr	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80028e8:	2003      	movs	r0, #3
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028ea:	430a      	orrs	r2, r1
 80028ec:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80028ee:	f7ff ffe5 	bl	80028bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028f2:	f7fd fcd7 	bl	80002a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80028f6:	2000      	movs	r0, #0
 80028f8:	bd08      	pop	{r3, pc}
 80028fa:	46c0      	nop			; (mov r8, r8)
 80028fc:	40022000 	.word	0x40022000

08002900 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8002900:	4b02      	ldr	r3, [pc, #8]	; (800290c <HAL_IncTick+0xc>)
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	3201      	adds	r2, #1
 8002906:	601a      	str	r2, [r3, #0]
}
 8002908:	4770      	bx	lr
 800290a:	46c0      	nop			; (mov r8, r8)
 800290c:	2000156c 	.word	0x2000156c

08002910 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002910:	4b01      	ldr	r3, [pc, #4]	; (8002918 <HAL_GetTick+0x8>)
 8002912:	6818      	ldr	r0, [r3, #0]
}
 8002914:	4770      	bx	lr
 8002916:	46c0      	nop			; (mov r8, r8)
 8002918:	2000156c 	.word	0x2000156c

0800291c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 800291c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800291e:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8002920:	f7ff fff6 	bl	8002910 <HAL_GetTick>
  uint32_t wait = Delay;
 8002924:	9c01      	ldr	r4, [sp, #4]
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
  uint32_t tickstart = HAL_GetTick();
 8002926:	1c05      	adds	r5, r0, #0
  uint32_t wait = Delay;
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 8002928:	1c63      	adds	r3, r4, #1
 800292a:	1e5a      	subs	r2, r3, #1
 800292c:	4193      	sbcs	r3, r2
 800292e:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002930:	f7ff ffee 	bl	8002910 <HAL_GetTick>
 8002934:	1b40      	subs	r0, r0, r5
 8002936:	42a0      	cmp	r0, r4
 8002938:	d3fa      	bcc.n	8002930 <HAL_Delay+0x14>
  {
  }
}
 800293a:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

0800293c <__libc_init_array>:
 800293c:	b570      	push	{r4, r5, r6, lr}
 800293e:	4b0e      	ldr	r3, [pc, #56]	; (8002978 <__libc_init_array+0x3c>)
 8002940:	4d0e      	ldr	r5, [pc, #56]	; (800297c <__libc_init_array+0x40>)
 8002942:	2400      	movs	r4, #0
 8002944:	1aed      	subs	r5, r5, r3
 8002946:	10ad      	asrs	r5, r5, #2
 8002948:	1c1e      	adds	r6, r3, #0
 800294a:	42ac      	cmp	r4, r5
 800294c:	d004      	beq.n	8002958 <__libc_init_array+0x1c>
 800294e:	00a3      	lsls	r3, r4, #2
 8002950:	58f3      	ldr	r3, [r6, r3]
 8002952:	4798      	blx	r3
 8002954:	3401      	adds	r4, #1
 8002956:	e7f8      	b.n	800294a <__libc_init_array+0xe>
 8002958:	f000 f84e 	bl	80029f8 <_init>
 800295c:	4b08      	ldr	r3, [pc, #32]	; (8002980 <__libc_init_array+0x44>)
 800295e:	4d09      	ldr	r5, [pc, #36]	; (8002984 <__libc_init_array+0x48>)
 8002960:	2400      	movs	r4, #0
 8002962:	1aed      	subs	r5, r5, r3
 8002964:	10ad      	asrs	r5, r5, #2
 8002966:	1c1e      	adds	r6, r3, #0
 8002968:	42ac      	cmp	r4, r5
 800296a:	d004      	beq.n	8002976 <__libc_init_array+0x3a>
 800296c:	00a3      	lsls	r3, r4, #2
 800296e:	58f3      	ldr	r3, [r6, r3]
 8002970:	4798      	blx	r3
 8002972:	3401      	adds	r4, #1
 8002974:	e7f8      	b.n	8002968 <__libc_init_array+0x2c>
 8002976:	bd70      	pop	{r4, r5, r6, pc}
 8002978:	08002b54 	.word	0x08002b54
 800297c:	08002b54 	.word	0x08002b54
 8002980:	08002b54 	.word	0x08002b54
 8002984:	08002b58 	.word	0x08002b58

08002988 <memcpy>:
 8002988:	b510      	push	{r4, lr}
 800298a:	2300      	movs	r3, #0
 800298c:	4293      	cmp	r3, r2
 800298e:	d003      	beq.n	8002998 <memcpy+0x10>
 8002990:	5ccc      	ldrb	r4, [r1, r3]
 8002992:	54c4      	strb	r4, [r0, r3]
 8002994:	3301      	adds	r3, #1
 8002996:	e7f9      	b.n	800298c <memcpy+0x4>
 8002998:	bd10      	pop	{r4, pc}

0800299a <strchr>:
 800299a:	b2c9      	uxtb	r1, r1
 800299c:	7803      	ldrb	r3, [r0, #0]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d003      	beq.n	80029aa <strchr+0x10>
 80029a2:	428b      	cmp	r3, r1
 80029a4:	d004      	beq.n	80029b0 <strchr+0x16>
 80029a6:	3001      	adds	r0, #1
 80029a8:	e7f8      	b.n	800299c <strchr+0x2>
 80029aa:	2900      	cmp	r1, #0
 80029ac:	d000      	beq.n	80029b0 <strchr+0x16>
 80029ae:	1c18      	adds	r0, r3, #0
 80029b0:	4770      	bx	lr

080029b2 <strcpy>:
 80029b2:	1c03      	adds	r3, r0, #0
 80029b4:	780a      	ldrb	r2, [r1, #0]
 80029b6:	3101      	adds	r1, #1
 80029b8:	701a      	strb	r2, [r3, #0]
 80029ba:	3301      	adds	r3, #1
 80029bc:	2a00      	cmp	r2, #0
 80029be:	d1f9      	bne.n	80029b4 <strcpy+0x2>
 80029c0:	4770      	bx	lr

080029c2 <strlen>:
 80029c2:	2300      	movs	r3, #0
 80029c4:	5cc2      	ldrb	r2, [r0, r3]
 80029c6:	3301      	adds	r3, #1
 80029c8:	2a00      	cmp	r2, #0
 80029ca:	d1fb      	bne.n	80029c4 <strlen+0x2>
 80029cc:	1e58      	subs	r0, r3, #1
 80029ce:	4770      	bx	lr

080029d0 <strncpy>:
 80029d0:	b530      	push	{r4, r5, lr}
 80029d2:	1c03      	adds	r3, r0, #0
 80029d4:	2a00      	cmp	r2, #0
 80029d6:	d007      	beq.n	80029e8 <strncpy+0x18>
 80029d8:	780c      	ldrb	r4, [r1, #0]
 80029da:	3301      	adds	r3, #1
 80029dc:	1e5d      	subs	r5, r3, #1
 80029de:	3a01      	subs	r2, #1
 80029e0:	702c      	strb	r4, [r5, #0]
 80029e2:	3101      	adds	r1, #1
 80029e4:	2c00      	cmp	r4, #0
 80029e6:	d1f5      	bne.n	80029d4 <strncpy+0x4>
 80029e8:	189a      	adds	r2, r3, r2
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d003      	beq.n	80029f6 <strncpy+0x26>
 80029ee:	2100      	movs	r1, #0
 80029f0:	7019      	strb	r1, [r3, #0]
 80029f2:	3301      	adds	r3, #1
 80029f4:	e7f9      	b.n	80029ea <strncpy+0x1a>
 80029f6:	bd30      	pop	{r4, r5, pc}

080029f8 <_init>:
 80029f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029fa:	46c0      	nop			; (mov r8, r8)
 80029fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029fe:	bc08      	pop	{r3}
 8002a00:	469e      	mov	lr, r3
 8002a02:	4770      	bx	lr

08002a04 <_fini>:
 8002a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a06:	46c0      	nop			; (mov r8, r8)
 8002a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a0a:	bc08      	pop	{r3}
 8002a0c:	469e      	mov	lr, r3
 8002a0e:	4770      	bx	lr
