--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -tsi
main.tsi -timegroups -s 2 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr
main.pcf -ucf xem6010.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - hi_in<0> does not clock data to hi_out<1>
WARNING:Timing:3225 - Timing constraint COMP "hi_out<1>" OFFSET = OUT 11.93 ns 
   AFTER COMP "hi_in<0>" "RISING"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X30Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.506ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y6.DQ       Tcko                  0.525   host/rst3
                                                       host/flop3
    SLICE_X30Y6.AX       net (fanout=2)        0.896   host/rst3
    SLICE_X30Y6.CLK      Tdick                 0.085   host/rst3
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.506ns (0.610ns logic, 0.896ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X30Y6.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.101ns (Levels of Logic = 0)
  Clock Path Skew:      -0.237ns (0.517 - 0.754)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y5.AQ       Tcko                  0.525   host/rst2
                                                       host/flop2
    SLICE_X30Y6.DX       net (fanout=2)        0.491   host/rst2
    SLICE_X30Y6.CLK      Tdick                 0.085   host/rst3
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.101ns (0.610ns logic, 0.491ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X30Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.384ns (0.510 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y4.AQ       Tcko                  0.525   host/rst1
                                                       host/flop1
    SLICE_X30Y5.AX       net (fanout=1)        0.489   host/rst1
    SLICE_X30Y5.CLK      Tdick                 0.085   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.610ns logic, 0.489ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X30Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.260ns (0.260 - 0.000)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y4.AQ       Tcko                  0.234   host/rst1
                                                       host/flop1
    SLICE_X30Y5.AX       net (fanout=1)        0.218   host/rst1
    SLICE_X30Y5.CLK      Tckdi       (-Th)    -0.041   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.275ns logic, 0.218ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X30Y6.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.622ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns (0.237 - 0.363)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y5.AQ       Tcko                  0.234   host/rst2
                                                       host/flop2
    SLICE_X30Y6.DX       net (fanout=2)        0.221   host/rst2
    SLICE_X30Y6.CLK      Tckdi       (-Th)    -0.041   host/rst3
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.275ns logic, 0.221ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X30Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y6.DQ       Tcko                  0.234   host/rst3
                                                       host/flop3
    SLICE_X30Y6.AX       net (fanout=2)        0.427   host/rst3
    SLICE_X30Y6.CLK      Tckdi       (-Th)    -0.041   host/rst3
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.702ns (0.275ns logic, 0.427ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25977 paths analyzed, 349 endpoints analyzed, 39 failing endpoints
 39 timing errors detected. (39 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 428.113ns.
--------------------------------------------------------------------------------

Paths for end point WS2812controller/GRB_reg_7 (SLICE_X32Y106.D5), 2825 paths
--------------------------------------------------------------------------------
Slack (setup path):     -19.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_8_7 (FF)
  Destination:          WS2812controller/GRB_reg_7 (FF)
  Requirement:          0.477ns
  Data Path Delay:      8.126ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -12.110ns (2.350 - 14.460)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: DAC_register_8_7 to WS2812controller/GRB_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y96.CQ      Tcko                  0.525   DAC_register_8<5>
                                                       DAC_register_8_7
    SLICE_X34Y96.B5      net (fanout=5)        0.617   DAC_register_8<7>
    SLICE_X34Y96.COUT    Topcyb                0.483   DAC_register_8<5>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_lut<9>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X34Y97.CIN     net (fanout=1)        0.003   DAC_output_8/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X34Y97.COUT    Tbyp                  0.093   DAC_register_8<14>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X34Y98.CIN     net (fanout=1)        0.003   DAC_output_8/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X34Y98.BMUX    Tcinb                 0.310   DAC_output_8/Mmux_HPF_output71
                                                       DAC_output_8/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X33Y94.A4      net (fanout=50)       0.882   DAC_output_8/n0206<17>
    SLICE_X33Y94.A       Tilo                  0.259   DAC_output_8/HPF_output<2>
                                                       DAC_output_8/Mmux_HPF_output91
    SLICE_X34Y92.B4      net (fanout=3)        0.830   DAC_output_8/HPF_output<2>
    SLICE_X34Y92.COUT    Topcyb                0.483   DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
                                                       DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_lut<1>
                                                       DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
    SLICE_X34Y93.CIN     net (fanout=1)        0.003   DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
    SLICE_X34Y93.CMUX    Tcinc                 0.302   DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
                                                       DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
    SLICE_X35Y97.B6      net (fanout=1)        0.749   DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
    SLICE_X35Y97.B       Tilo                  0.259   DAC_register_8<10>
                                                       DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<7>
    SLICE_X33Y96.C5      net (fanout=1)        0.436   DAC_output_8/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o
    SLICE_X33Y96.C       Tilo                  0.259   DAC_register_8<6>
                                                       Mmux_TTL_out<7>11
    SLICE_X32Y106.C5     net (fanout=2)        0.923   TTL_out_7_OBUF
    SLICE_X32Y106.C      Tilo                  0.235   WS2812controller/GRB_reg<1>
                                                       WS2812controller/Mmux__n0136251
    SLICE_X32Y106.D5     net (fanout=1)        0.251   WS2812controller/Mmux__n013625
    SLICE_X32Y106.CLK    Tas                   0.221   WS2812controller/GRB_reg<1>
                                                       WS2812controller/Mmux__n0136252
                                                       WS2812controller/GRB_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      8.126ns (3.429ns logic, 4.697ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -19.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_8_7 (FF)
  Destination:          WS2812controller/GRB_reg_7 (FF)
  Requirement:          0.477ns
  Data Path Delay:      8.033ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -12.110ns (2.350 - 14.460)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: DAC_register_8_7 to WS2812controller/GRB_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y96.CQ      Tcko                  0.525   DAC_register_8<5>
                                                       DAC_register_8_7
    SLICE_X34Y96.B5      net (fanout=5)        0.617   DAC_register_8<7>
    SLICE_X34Y96.COUT    Topcyb                0.483   DAC_register_8<5>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_lut<9>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X34Y97.CIN     net (fanout=1)        0.003   DAC_output_8/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X34Y97.COUT    Tbyp                  0.093   DAC_register_8<14>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X34Y98.CIN     net (fanout=1)        0.003   DAC_output_8/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X34Y98.BMUX    Tcinb                 0.310   DAC_output_8/Mmux_HPF_output71
                                                       DAC_output_8/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X33Y94.A4      net (fanout=50)       0.882   DAC_output_8/n0206<17>
    SLICE_X33Y94.A       Tilo                  0.259   DAC_output_8/HPF_output<2>
                                                       DAC_output_8/Mmux_HPF_output91
    SLICE_X34Y92.B4      net (fanout=3)        0.830   DAC_output_8/HPF_output<2>
    SLICE_X34Y92.COUT    Topcyb                0.390   DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
                                                       DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_lutdi1
                                                       DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
    SLICE_X34Y93.CIN     net (fanout=1)        0.003   DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
    SLICE_X34Y93.CMUX    Tcinc                 0.302   DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
                                                       DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
    SLICE_X35Y97.B6      net (fanout=1)        0.749   DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
    SLICE_X35Y97.B       Tilo                  0.259   DAC_register_8<10>
                                                       DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<7>
    SLICE_X33Y96.C5      net (fanout=1)        0.436   DAC_output_8/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o
    SLICE_X33Y96.C       Tilo                  0.259   DAC_register_8<6>
                                                       Mmux_TTL_out<7>11
    SLICE_X32Y106.C5     net (fanout=2)        0.923   TTL_out_7_OBUF
    SLICE_X32Y106.C      Tilo                  0.235   WS2812controller/GRB_reg<1>
                                                       WS2812controller/Mmux__n0136251
    SLICE_X32Y106.D5     net (fanout=1)        0.251   WS2812controller/Mmux__n013625
    SLICE_X32Y106.CLK    Tas                   0.221   WS2812controller/GRB_reg<1>
                                                       WS2812controller/Mmux__n0136252
                                                       WS2812controller/GRB_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      8.033ns (3.336ns logic, 4.697ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -19.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_8_3 (FF)
  Destination:          WS2812controller/GRB_reg_7 (FF)
  Requirement:          0.477ns
  Data Path Delay:      8.031ns (Levels of Logic = 11)(Component delays alone exceeds constraint)
  Clock Path Skew:      -12.106ns (2.350 - 14.456)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: DAC_register_8_3 to WS2812controller/GRB_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y95.DQ      Tcko                  0.525   DAC_register_8<3>
                                                       DAC_register_8_3
    SLICE_X34Y95.B5      net (fanout=3)        0.426   DAC_register_8<3>
    SLICE_X34Y95.COUT    Topcyb                0.483   DAC_register_8<3>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_lut<5>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X34Y96.CIN     net (fanout=1)        0.003   DAC_output_8/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X34Y96.COUT    Tbyp                  0.093   DAC_register_8<5>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X34Y97.CIN     net (fanout=1)        0.003   DAC_output_8/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X34Y97.COUT    Tbyp                  0.093   DAC_register_8<14>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X34Y98.CIN     net (fanout=1)        0.003   DAC_output_8/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X34Y98.BMUX    Tcinb                 0.310   DAC_output_8/Mmux_HPF_output71
                                                       DAC_output_8/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X33Y94.A4      net (fanout=50)       0.882   DAC_output_8/n0206<17>
    SLICE_X33Y94.A       Tilo                  0.259   DAC_output_8/HPF_output<2>
                                                       DAC_output_8/Mmux_HPF_output91
    SLICE_X34Y92.B4      net (fanout=3)        0.830   DAC_output_8/HPF_output<2>
    SLICE_X34Y92.COUT    Topcyb                0.483   DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
                                                       DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_lut<1>
                                                       DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
    SLICE_X34Y93.CIN     net (fanout=1)        0.003   DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
    SLICE_X34Y93.CMUX    Tcinc                 0.302   DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
                                                       DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
    SLICE_X35Y97.B6      net (fanout=1)        0.749   DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
    SLICE_X35Y97.B       Tilo                  0.259   DAC_register_8<10>
                                                       DAC_output_8/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<7>
    SLICE_X33Y96.C5      net (fanout=1)        0.436   DAC_output_8/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o
    SLICE_X33Y96.C       Tilo                  0.259   DAC_register_8<6>
                                                       Mmux_TTL_out<7>11
    SLICE_X32Y106.C5     net (fanout=2)        0.923   TTL_out_7_OBUF
    SLICE_X32Y106.C      Tilo                  0.235   WS2812controller/GRB_reg<1>
                                                       WS2812controller/Mmux__n0136251
    SLICE_X32Y106.D5     net (fanout=1)        0.251   WS2812controller/Mmux__n013625
    SLICE_X32Y106.CLK    Tas                   0.221   WS2812controller/GRB_reg<1>
                                                       WS2812controller/Mmux__n0136252
                                                       WS2812controller/GRB_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      8.031ns (3.522ns logic, 4.509ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point WS2812controller/GRB_reg_6 (SLICE_X51Y106.B6), 2821 paths
--------------------------------------------------------------------------------
Slack (setup path):     -19.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_7_3 (FF)
  Destination:          WS2812controller/GRB_reg_6 (FF)
  Requirement:          0.477ns
  Data Path Delay:      7.888ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -12.105ns (2.347 - 14.452)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: DAC_register_7_3 to WS2812controller/GRB_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y107.CQ     Tcko                  0.476   DAC_register_7<1>
                                                       DAC_register_7_3
    SLICE_X54Y107.B5     net (fanout=3)        0.641   DAC_register_7<3>
    SLICE_X54Y107.COUT   Topcyb                0.448   DAC_register_7<1>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_lut<5>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X54Y108.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X54Y108.COUT   Tbyp                  0.091   DAC_register_7<5>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X54Y109.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X54Y109.COUT   Tbyp                  0.091   DAC_register_7<9>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X54Y110.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X54Y110.BMUX   Tcinb                 0.277   DAC_register_7<10>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X55Y107.A5     net (fanout=50)       0.741   DAC_output_7/n0206<17>
    SLICE_X55Y107.A      Tilo                  0.259   DAC_output_7/HPF_output<8>
                                                       DAC_output_7/Mmux_HPF_output91
    SLICE_X56Y108.B3     net (fanout=3)        1.023   DAC_output_7/HPF_output<2>
    SLICE_X56Y108.COUT   Topcyb                0.483   DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
                                                       DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_lut<1>
                                                       DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
    SLICE_X56Y109.CIN    net (fanout=1)        0.003   DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
    SLICE_X56Y109.CMUX   Tcinc                 0.302   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[2]_MUX_733_o
                                                       DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
    SLICE_X53Y110.B6     net (fanout=1)        0.830   DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
    SLICE_X53Y110.B      Tilo                  0.259   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_701_o
                                                       DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<7>
    SLICE_X53Y106.D4     net (fanout=1)        0.719   DAC_output_7/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o
    SLICE_X53Y106.D      Tilo                  0.259   data_stream_TTL_out<6>
                                                       Mmux_TTL_out<6>11
    SLICE_X51Y106.B6     net (fanout=2)        0.604   TTL_out_6_OBUF
    SLICE_X51Y106.CLK    Tas                   0.373   WS2812controller/GRB_reg<6>
                                                       WS2812controller/Mmux__n0136241
                                                       WS2812controller/GRB_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.888ns (3.318ns logic, 4.570ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -19.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_7_2 (FF)
  Destination:          WS2812controller/GRB_reg_6 (FF)
  Requirement:          0.477ns
  Data Path Delay:      7.826ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -12.102ns (2.347 - 14.449)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: DAC_register_7_2 to WS2812controller/GRB_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y106.DQ     Tcko                  0.476   DAC_register_7<2>
                                                       DAC_register_7_2
    SLICE_X54Y107.AX     net (fanout=3)        0.746   DAC_register_7<2>
    SLICE_X54Y107.COUT   Taxcy                 0.281   DAC_register_7<1>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X54Y108.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X54Y108.COUT   Tbyp                  0.091   DAC_register_7<5>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X54Y109.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X54Y109.COUT   Tbyp                  0.091   DAC_register_7<9>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X54Y110.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X54Y110.BMUX   Tcinb                 0.277   DAC_register_7<10>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X55Y107.A5     net (fanout=50)       0.741   DAC_output_7/n0206<17>
    SLICE_X55Y107.A      Tilo                  0.259   DAC_output_7/HPF_output<8>
                                                       DAC_output_7/Mmux_HPF_output91
    SLICE_X56Y108.B3     net (fanout=3)        1.023   DAC_output_7/HPF_output<2>
    SLICE_X56Y108.COUT   Topcyb                0.483   DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
                                                       DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_lut<1>
                                                       DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
    SLICE_X56Y109.CIN    net (fanout=1)        0.003   DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
    SLICE_X56Y109.CMUX   Tcinc                 0.302   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[2]_MUX_733_o
                                                       DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
    SLICE_X53Y110.B6     net (fanout=1)        0.830   DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
    SLICE_X53Y110.B      Tilo                  0.259   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_701_o
                                                       DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<7>
    SLICE_X53Y106.D4     net (fanout=1)        0.719   DAC_output_7/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o
    SLICE_X53Y106.D      Tilo                  0.259   data_stream_TTL_out<6>
                                                       Mmux_TTL_out<6>11
    SLICE_X51Y106.B6     net (fanout=2)        0.604   TTL_out_6_OBUF
    SLICE_X51Y106.CLK    Tas                   0.373   WS2812controller/GRB_reg<6>
                                                       WS2812controller/Mmux__n0136241
                                                       WS2812controller/GRB_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.826ns (3.151ns logic, 4.675ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -19.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_7_3 (FF)
  Destination:          WS2812controller/GRB_reg_6 (FF)
  Requirement:          0.477ns
  Data Path Delay:      7.809ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -12.105ns (2.347 - 14.452)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: DAC_register_7_3 to WS2812controller/GRB_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y107.CQ     Tcko                  0.476   DAC_register_7<1>
                                                       DAC_register_7_3
    SLICE_X54Y107.B5     net (fanout=3)        0.641   DAC_register_7<3>
    SLICE_X54Y107.COUT   Topcyb                0.448   DAC_register_7<1>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_lut<5>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X54Y108.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X54Y108.COUT   Tbyp                  0.091   DAC_register_7<5>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X54Y109.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X54Y109.COUT   Tbyp                  0.091   DAC_register_7<9>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X54Y110.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X54Y110.BMUX   Tcinb                 0.277   DAC_register_7<10>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X55Y107.D3     net (fanout=50)       0.902   DAC_output_7/n0206<17>
    SLICE_X55Y107.D      Tilo                  0.259   DAC_output_7/HPF_output<8>
                                                       DAC_output_7/Mmux_HPF_output151
    SLICE_X56Y109.A4     net (fanout=3)        0.941   DAC_output_7/HPF_output<8>
    SLICE_X56Y109.CMUX   Topac                 0.630   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[2]_MUX_733_o
                                                       DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_lut<4>
                                                       DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
    SLICE_X53Y110.B6     net (fanout=1)        0.830   DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
    SLICE_X53Y110.B      Tilo                  0.259   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_701_o
                                                       DAC_output_7/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<7>
    SLICE_X53Y106.D4     net (fanout=1)        0.719   DAC_output_7/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o
    SLICE_X53Y106.D      Tilo                  0.259   data_stream_TTL_out<6>
                                                       Mmux_TTL_out<6>11
    SLICE_X51Y106.B6     net (fanout=2)        0.604   TTL_out_6_OBUF
    SLICE_X51Y106.CLK    Tas                   0.373   WS2812controller/GRB_reg<6>
                                                       WS2812controller/Mmux__n0136241
                                                       WS2812controller/GRB_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.809ns (3.163ns logic, 4.646ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point WS2812controller/GRB_reg_1 (SLICE_X32Y106.D3), 2825 paths
--------------------------------------------------------------------------------
Slack (setup path):     -19.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_2_2 (FF)
  Destination:          WS2812controller/GRB_reg_1 (FF)
  Requirement:          0.477ns
  Data Path Delay:      7.880ns (Levels of Logic = 11)(Component delays alone exceeds constraint)
  Clock Path Skew:      -12.108ns (2.350 - 14.458)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: DAC_register_2_2 to WS2812controller/GRB_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y107.BQ     Tcko                  0.476   DAC_register_2<0>
                                                       DAC_register_2_2
    SLICE_X28Y107.AX     net (fanout=4)        0.871   DAC_register_2<2>
    SLICE_X28Y107.COUT   Taxcy                 0.281   DAC_register_2<0>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X28Y108.CIN    net (fanout=1)        0.003   DAC_output_2/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X28Y108.COUT   Tbyp                  0.091   DAC_register_2<3>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X28Y109.CIN    net (fanout=1)        0.003   DAC_output_2/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X28Y109.COUT   Tbyp                  0.091   DAC_register_2<7>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X28Y110.CIN    net (fanout=1)        0.003   DAC_output_2/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X28Y110.BMUX   Tcinb                 0.277   DAC_register_2<11>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X27Y108.D6     net (fanout=36)       0.676   DAC_output_2/n0206<17>
    SLICE_X27Y108.D      Tilo                  0.259   WS2812controller/GRB_reg<23>
                                                       DAC_output_2/Mmux_HPF_output91
    SLICE_X30Y109.B4     net (fanout=3)        0.979   DAC_output_2/HPF_output<2>
    SLICE_X30Y109.COUT   Topcyb                0.483   DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_lut<1>
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
    SLICE_X30Y110.CIN    net (fanout=1)        0.003   DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
    SLICE_X30Y110.CMUX   Tcinc                 0.302   DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
    SLICE_X33Y110.B5     net (fanout=1)        0.463   DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
    SLICE_X33Y110.B      Tilo                  0.259   DAC_thresh_2<3>
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<7>
    SLICE_X33Y107.D5     net (fanout=1)        0.632   DAC_output_2/DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o
    SLICE_X33Y107.D      Tilo                  0.259   data_stream_TTL_out<1>
                                                       Mmux_TTL_out<1>11
    SLICE_X33Y107.C6     net (fanout=2)        0.152   TTL_out_1_OBUF
    SLICE_X33Y107.C      Tilo                  0.259   data_stream_TTL_out<1>
                                                       WS2812controller/Mmux__n0136151
    SLICE_X32Y106.D3     net (fanout=1)        0.709   WS2812controller/Mmux__n013615
    SLICE_X32Y106.CLK    Tas                   0.349   WS2812controller/GRB_reg<1>
                                                       WS2812controller/Mmux__n0136153
                                                       WS2812controller/GRB_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.880ns (3.386ns logic, 4.494ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -19.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_2_2 (FF)
  Destination:          WS2812controller/GRB_reg_1 (FF)
  Requirement:          0.477ns
  Data Path Delay:      7.855ns (Levels of Logic = 11)(Component delays alone exceeds constraint)
  Clock Path Skew:      -12.108ns (2.350 - 14.458)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: DAC_register_2_2 to WS2812controller/GRB_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y107.BQ     Tcko                  0.476   DAC_register_2<0>
                                                       DAC_register_2_2
    SLICE_X28Y107.AX     net (fanout=4)        0.871   DAC_register_2<2>
    SLICE_X28Y107.COUT   Taxcy                 0.281   DAC_register_2<0>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X28Y108.CIN    net (fanout=1)        0.003   DAC_output_2/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X28Y108.COUT   Tbyp                  0.091   DAC_register_2<3>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X28Y109.CIN    net (fanout=1)        0.003   DAC_output_2/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X28Y109.COUT   Tbyp                  0.091   DAC_register_2<7>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X28Y110.CIN    net (fanout=1)        0.003   DAC_output_2/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X28Y110.BMUX   Tcinb                 0.277   DAC_register_2<11>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X29Y108.B3     net (fanout=36)       0.702   DAC_output_2/n0206<17>
    SLICE_X29Y108.B      Tilo                  0.259   DAC_register_2<12>
                                                       DAC_output_2/Mmux_HPF_output17
    SLICE_X30Y109.A4     net (fanout=3)        0.929   DAC_output_2/HPF_output<0>
    SLICE_X30Y109.COUT   Topcya                0.482   DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_lutdi
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
    SLICE_X30Y110.CIN    net (fanout=1)        0.003   DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
    SLICE_X30Y110.CMUX   Tcinc                 0.302   DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
    SLICE_X33Y110.B5     net (fanout=1)        0.463   DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
    SLICE_X33Y110.B      Tilo                  0.259   DAC_thresh_2<3>
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<7>
    SLICE_X33Y107.D5     net (fanout=1)        0.632   DAC_output_2/DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o
    SLICE_X33Y107.D      Tilo                  0.259   data_stream_TTL_out<1>
                                                       Mmux_TTL_out<1>11
    SLICE_X33Y107.C6     net (fanout=2)        0.152   TTL_out_1_OBUF
    SLICE_X33Y107.C      Tilo                  0.259   data_stream_TTL_out<1>
                                                       WS2812controller/Mmux__n0136151
    SLICE_X32Y106.D3     net (fanout=1)        0.709   WS2812controller/Mmux__n013615
    SLICE_X32Y106.CLK    Tas                   0.349   WS2812controller/GRB_reg<1>
                                                       WS2812controller/Mmux__n0136153
                                                       WS2812controller/GRB_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.855ns (3.385ns logic, 4.470ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -19.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_2_2 (FF)
  Destination:          WS2812controller/GRB_reg_1 (FF)
  Requirement:          0.477ns
  Data Path Delay:      7.849ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -12.108ns (2.350 - 14.458)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: DAC_register_2_2 to WS2812controller/GRB_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y107.BQ     Tcko                  0.476   DAC_register_2<0>
                                                       DAC_register_2_2
    SLICE_X28Y107.AX     net (fanout=4)        0.871   DAC_register_2<2>
    SLICE_X28Y107.COUT   Taxcy                 0.281   DAC_register_2<0>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X28Y108.CIN    net (fanout=1)        0.003   DAC_output_2/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X28Y108.COUT   Tbyp                  0.091   DAC_register_2<3>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X28Y109.CIN    net (fanout=1)        0.003   DAC_output_2/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X28Y109.COUT   Tbyp                  0.091   DAC_register_2<7>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X28Y110.CIN    net (fanout=1)        0.003   DAC_output_2/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X28Y110.BMUX   Tcinb                 0.277   DAC_register_2<11>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X29Y109.B1     net (fanout=36)       0.853   DAC_output_2/n0206<17>
    SLICE_X29Y109.B      Tilo                  0.259   DAC_register_2<13>
                                                       DAC_output_2/Mmux_HPF_output151
    SLICE_X30Y110.A4     net (fanout=3)        0.929   DAC_output_2/HPF_output<8>
    SLICE_X30Y110.CMUX   Topac                 0.630   DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_lut<4>
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
    SLICE_X33Y110.B5     net (fanout=1)        0.463   DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
    SLICE_X33Y110.B      Tilo                  0.259   DAC_thresh_2<3>
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<7>
    SLICE_X33Y107.D5     net (fanout=1)        0.632   DAC_output_2/DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o
    SLICE_X33Y107.D      Tilo                  0.259   data_stream_TTL_out<1>
                                                       Mmux_TTL_out<1>11
    SLICE_X33Y107.C6     net (fanout=2)        0.152   TTL_out_1_OBUF
    SLICE_X33Y107.C      Tilo                  0.259   data_stream_TTL_out<1>
                                                       WS2812controller/Mmux__n0136151
    SLICE_X32Y106.D3     net (fanout=1)        0.709   WS2812controller/Mmux__n013615
    SLICE_X32Y106.CLK    Tas                   0.349   WS2812controller/GRB_reg<1>
                                                       WS2812controller/Mmux__n0136153
                                                       WS2812controller/GRB_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.849ns (3.231ns logic, 4.618ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point WS2812controller/led_bit (SLICE_X35Y106.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WS2812controller/led_bit (FF)
  Destination:          WS2812controller/led_bit (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 10.000ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WS2812controller/led_bit to WS2812controller/led_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y106.AQ     Tcko                  0.198   WS2812controller/led_bit
                                                       WS2812controller/led_bit
    SLICE_X35Y106.A6     net (fanout=2)        0.026   WS2812controller/led_bit
    SLICE_X35Y106.CLK    Tah         (-Th)    -0.215   WS2812controller/led_bit
                                                       WS2812controller/led_bit_rstpot
                                                       WS2812controller/led_bit
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point WS2812controller/LED_reset (SLICE_X35Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WS2812controller/LED_reset (FF)
  Destination:          WS2812controller/LED_reset (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 10.000ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WS2812controller/LED_reset to WS2812controller/LED_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y110.AQ     Tcko                  0.198   WS2812controller/LED_reset
                                                       WS2812controller/LED_reset
    SLICE_X35Y110.A6     net (fanout=3)        0.033   WS2812controller/LED_reset
    SLICE_X35Y110.CLK    Tah         (-Th)    -0.215   WS2812controller/LED_reset
                                                       WS2812controller/LED_reset_rstpot
                                                       WS2812controller/LED_reset
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point WS2812controller/LED_state_15 (SLICE_X32Y110.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WS2812controller/LED_state_15 (FF)
  Destination:          WS2812controller/LED_state_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 10.000ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WS2812controller/LED_state_15 to WS2812controller/LED_state_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y110.DQ     Tcko                  0.200   WS2812controller/LED_state<15>
                                                       WS2812controller/LED_state_15
    SLICE_X32Y110.D6     net (fanout=3)        0.025   WS2812controller/LED_state<15>
    SLICE_X32Y110.CLK    Tah         (-Th)    -0.237   WS2812controller/LED_state<15>
                                                       WS2812controller/LED_state<15>_rt
                                                       WS2812controller/Mcount_LED_state_xor<15>
                                                       WS2812controller/LED_state_15
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.437ns logic, 0.025ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 42975 paths analyzed, 7750 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.959ns.
--------------------------------------------------------------------------------

Paths for end point wi15/ep_dataout_13 (SLICE_X46Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_reset (FF)
  Destination:          wi15/ep_dataout_13 (FF)
  Requirement:          20.830ns
  Data Path Delay:      17.763ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_reset to wi15/ep_dataout_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.AMUX    Tshcko                0.518   host/core0/N4
                                                       host/core0/core0/ti_reset
    SLICE_X46Y96.SR      net (fanout=251)     16.816   ok1<25>
    SLICE_X46Y96.CLK     Tsrck                 0.429   ep15wirein<15>
                                                       wi15/ep_dataout_13
    -------------------------------------------------  ---------------------------
    Total                                     17.763ns (0.947ns logic, 16.816ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------

Paths for end point wi15/ep_dataout_12 (SLICE_X46Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_reset (FF)
  Destination:          wi15/ep_dataout_12 (FF)
  Requirement:          20.830ns
  Data Path Delay:      17.752ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_reset to wi15/ep_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.AMUX    Tshcko                0.518   host/core0/N4
                                                       host/core0/core0/ti_reset
    SLICE_X46Y96.SR      net (fanout=251)     16.816   ok1<25>
    SLICE_X46Y96.CLK     Tsrck                 0.418   ep15wirein<15>
                                                       wi15/ep_dataout_12
    -------------------------------------------------  ---------------------------
    Total                                     17.752ns (0.936ns logic, 16.816ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------

Paths for end point wi15/ep_dataout_14 (SLICE_X46Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_reset (FF)
  Destination:          wi15/ep_dataout_14 (FF)
  Requirement:          20.830ns
  Data Path Delay:      17.729ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_reset to wi15/ep_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.AMUX    Tshcko                0.518   host/core0/N4
                                                       host/core0/core0/ti_reset
    SLICE_X46Y96.SR      net (fanout=251)     16.816   ok1<25>
    SLICE_X46Y96.CLK     Tsrck                 0.395   ep15wirein<15>
                                                       wi15/ep_dataout_14
    -------------------------------------------------  ---------------------------
    Total                                     17.729ns (0.913ns logic, 16.816ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X2Y40.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/address_loop[2].pc_flop (FF)
  Destination:          host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.077 - 0.075)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/address_loop[2].pc_flop to host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y81.CQ      Tcko                  0.200   host/core0/core0/a0/pc0/KCPSM6_PC0
                                                       host/core0/core0/a0/pc0/address_loop[2].pc_flop
    RAMB16_X2Y40.ADDRA6  net (fanout=3)        0.138   host/core0/core0/a0/pico_addr<2>
    RAMB16_X2Y40.CLKA    Trckc_ADDRA (-Th)     0.066   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.134ns logic, 0.138ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X2Y40.ADDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/address_loop[0].pc_flop (FF)
  Destination:          host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.077 - 0.075)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/address_loop[0].pc_flop to host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y81.AQ      Tcko                  0.200   host/core0/core0/a0/pc0/KCPSM6_PC0
                                                       host/core0/core0/a0/pc0/address_loop[0].pc_flop
    RAMB16_X2Y40.ADDRA4  net (fanout=3)        0.139   host/core0/core0/a0/pico_addr<0>
    RAMB16_X2Y40.CLKA    Trckc_ADDRA (-Th)     0.066   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.134ns logic, 0.139ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X2Y40.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/address_loop[1].pc_flop (FF)
  Destination:          host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.077 - 0.075)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/address_loop[1].pc_flop to host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y81.BQ      Tcko                  0.200   host/core0/core0/a0/pc0/KCPSM6_PC0
                                                       host/core0/core0/a0/pc0/address_loop[1].pc_flop
    RAMB16_X2Y40.ADDRA5  net (fanout=3)        0.140   host/core0/core0/a0/pico_addr<1>
    RAMB16_X2Y40.CLKA    Trckc_ADDRA (-Th)     0.066   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.134ns logic, 0.140ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.840ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X3Y32.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD       
  TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         
TS_SYS_CLK3 / 0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13623 paths analyzed, 1298 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.920ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1 (SLICE_X16Y28.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.258ns (Levels of Logic = 1)
  Clock Path Skew:      -0.439ns (2.020 - 2.459)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y63.AQ       Tcko                  0.430   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X5Y53.C5       net (fanout=1)        1.119   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X5Y53.C        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X16Y28.SR      net (fanout=56)       3.217   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X16Y28.CLK     Trck                  0.233   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1
    -------------------------------------------------  ---------------------------
    Total                                      5.258ns (0.922ns logic, 4.336ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1 (FF)
  Requirement:          12.800ns
  Data Path Delay:      5.208ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.613 - 0.659)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y56.AQ      Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y53.C3       net (fanout=3)        1.069   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y53.C        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X16Y28.SR      net (fanout=56)       3.217   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X16Y28.CLK     Trck                  0.233   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1
    -------------------------------------------------  ---------------------------
    Total                                      5.208ns (0.922ns logic, 4.286ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0 (SLICE_X16Y28.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.247ns (Levels of Logic = 1)
  Clock Path Skew:      -0.439ns (2.020 - 2.459)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y63.AQ       Tcko                  0.430   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X5Y53.C5       net (fanout=1)        1.119   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X5Y53.C        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X16Y28.SR      net (fanout=56)       3.217   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X16Y28.CLK     Trck                  0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0
    -------------------------------------------------  ---------------------------
    Total                                      5.247ns (0.911ns logic, 4.336ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0 (FF)
  Requirement:          12.800ns
  Data Path Delay:      5.197ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.613 - 0.659)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y56.AQ      Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y53.C3       net (fanout=3)        1.069   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y53.C        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X16Y28.SR      net (fanout=56)       3.217   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X16Y28.CLK     Trck                  0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0
    -------------------------------------------------  ---------------------------
    Total                                      5.197ns (0.911ns logic, 4.286ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2 (SLICE_X16Y28.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.224ns (Levels of Logic = 1)
  Clock Path Skew:      -0.439ns (2.020 - 2.459)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y63.AQ       Tcko                  0.430   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X5Y53.C5       net (fanout=1)        1.119   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X5Y53.C        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X16Y28.SR      net (fanout=56)       3.217   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X16Y28.CLK     Trck                  0.199   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2
    -------------------------------------------------  ---------------------------
    Total                                      5.224ns (0.888ns logic, 4.336ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2 (FF)
  Requirement:          12.800ns
  Data Path Delay:      5.174ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.613 - 0.659)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y56.AQ      Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y53.C3       net (fanout=3)        1.069   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y53.C        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X16Y28.SR      net (fanout=56)       3.217   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X16Y28.CLK     Trck                  0.199   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2
    -------------------------------------------------  ---------------------------
    Total                                      5.174ns (0.888ns logic, 4.286ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0 (SLICE_X0Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt<0>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0
    SLICE_X0Y29.A6       net (fanout=7)        0.024   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt<0>
    SLICE_X0Y29.CLK      Tah         (-Th)    -0.190   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt<0>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/Mcount_bit_cnt_xor<0>11_INV_0
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0 (SLICE_X1Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y36.AQ       Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg<2>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0
    SLICE_X1Y36.AX       net (fanout=3)        0.158   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg<0>
    SLICE_X1Y36.CLK      Tckdi       (-Th)    -0.059   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data<3>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.259ns logic, 0.158ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL (SLICE_X0Y59.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y59.AQ       Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL
    SLICE_X0Y59.A6       net (fanout=2)        0.026   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL
    SLICE_X0Y59.CLK      Tah         (-Th)    -0.190   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_rstpot
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.401ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X2Y59.CLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" 
TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" TS_SYS_CLK3 /
        6.25 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" 
TS_SYS_CLK3 /         6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" TS_SYS_CLK3 /
        6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" 
TS_SYS_CLK3 /         1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4315 paths analyzed, 2048 endpoints analyzed, 9 failing endpoints
 9 timing errors detected. (9 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 3731.200ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (SLICE_X2Y110.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -11.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.290ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -9.971ns (4.491 - 14.462)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y109.DMUX    Tshcko                0.518   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8
    SLICE_X2Y110.CX      net (fanout=1)        0.687   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8>
    SLICE_X2Y110.CLK     Tdick                 0.085   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.290ns (0.603ns logic, 0.687ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4 (SLICE_X3Y108.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -11.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.285ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -9.974ns (4.488 - 14.462)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y109.BMUX    Tshcko                0.518   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4
    SLICE_X3Y108.CX      net (fanout=1)        0.653   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4>
    SLICE_X3Y108.CLK     Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<5>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.285ns (0.632ns logic, 0.653ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X3Y108.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -11.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.281ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -9.974ns (4.488 - 14.462)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y109.AMUX    Tshcko                0.518   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2
    SLICE_X3Y108.AX      net (fanout=1)        0.649   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2>
    SLICE_X3Y108.CLK     Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<5>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.281ns (0.632ns logic, 0.649ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_SYS_CLK3 /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDINSTR0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_instr_0 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_instr_0 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.AQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_instr<0>
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_instr_0
    MCB_X0Y1.P0CMDINSTR0 net (fanout=2)        0.132   SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_instr<0>
    MCB_X0Y1.P0CMDCLK    Tmcbckd_CMDINSTR(-Th)    -0.035   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.233ns logic, 0.132ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_29 (SLICE_X2Y76.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7 (FF)
  Destination:          SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.242 - 0.209)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7 to SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y80.AQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd8
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7
    SLICE_X2Y76.CE       net (fanout=32)       0.320   SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7
    SLICE_X2Y76.CLK      Tckce       (-Th)     0.104   SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr<29>
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_29
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.094ns logic, 0.320ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_28 (SLICE_X2Y76.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7 (FF)
  Destination:          SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.242 - 0.209)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7 to SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y80.AQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd8
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7
    SLICE_X2Y76.CE       net (fanout=32)       0.320   SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7
    SLICE_X2Y76.CLK      Tckce       (-Th)     0.102   SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr<29>
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_28
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.096ns logic, 0.320ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_SYS_CLK3 /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y38.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y36.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y42.CLKB
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD 
TIMEGRP         "variable_freq_clk_generator_inst_clkout_i" TS_SYS_CLK3 / 0.84 
HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10832379 paths analyzed, 7324 endpoints analyzed, 452 failing endpoints
 452 timing errors detected. (452 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.594ns.
--------------------------------------------------------------------------------

Paths for end point DAC_output_1/DAC_DIN (SLICE_X22Y100.A3), 1767147 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_1_3 (FF)
  Destination:          DAC_output_1/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      17.537ns (Levels of Logic = 15)
  Clock Path Skew:      -0.022ns (0.290 - 0.312)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_1_3 to DAC_output_1/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y98.CQ      Tcko                  0.476   DAC_register_1<1>
                                                       DAC_register_1_3
    SLICE_X12Y98.B5      net (fanout=3)        0.746   DAC_register_1<3>
    SLICE_X12Y98.COUT    Topcyb                0.448   DAC_register_1<1>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_lut<5>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X12Y99.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X12Y99.CMUX    Tcinc                 0.289   DAC_register_1<2>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X11Y100.A1     net (fanout=2)        1.503   DAC_output_1/n0206<10>
    SLICE_X11Y100.AMUX   Tilo                  0.337   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_697_o
                                                       DAC_output_1/Mmux_multiplier_in21
    SLICE_X8Y101.A1      net (fanout=3)        1.186   DAC_output_1/multiplier_in<10>
    SLICE_X8Y101.COUT    Topcya                0.472   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1<8>
                                                       DAC_output_1/Madd_add_result_lut<8>
                                                       DAC_output_1/Madd_add_result_cy<11>
    SLICE_X8Y102.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_add_result_cy<11>
    SLICE_X8Y102.BMUX    Tcinb                 0.277   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<10>
                                                       DAC_output_1/Madd_add_result_xor<15>
    SLICE_X11Y102.A5     net (fanout=1)        0.663   DAC_output_1/add_result<13>
    SLICE_X11Y102.A      Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[13]_MUX_694_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed51
    SLICE_X13Y103.D5     net (fanout=6)        0.863   DAC_output_1/DAC_input_suppressed<13>
    SLICE_X13Y103.D      Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111
    SLICE_X13Y103.C6     net (fanout=22)       0.195   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X13Y103.C      Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712
    SLICE_X12Y103.A4     net (fanout=24)       0.327   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X12Y103.A      Tilo                  0.235   DAC_output_1/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73
    SLICE_X13Y106.B2     net (fanout=9)        1.640   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o
    SLICE_X13Y106.B      Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_787_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_791_o141
    SLICE_X12Y102.C4     net (fanout=1)        0.825   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_787_o
    SLICE_X12Y102.CMUX   Tilo                  0.403   DAC_output_1/DAC_input_suppressed<11>
                                                       DAC_output_1/Mmux_DAC_input_scaled<11>_3
                                                       DAC_output_1/Mmux_DAC_input_scaled<11>_2_f7
    SLICE_X27Y102.C6     net (fanout=1)        2.442   DAC_output_1/DAC_input_scaled<11>
    SLICE_X27Y102.C      Tilo                  0.259   DAC_output_2/main_state[31]_GND_67_o_Select_51_o8
                                                       DAC_output_1/main_state[31]_GND_67_o_Select_51_o8
    SLICE_X22Y100.D2     net (fanout=1)        1.044   DAC_output_1/main_state[31]_GND_67_o_Select_51_o8
    SLICE_X22Y100.D      Tilo                  0.254   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_67_o_Select_51_o11
    SLICE_X22Y100.B1     net (fanout=1)        0.534   DAC_output_1/main_state[31]_GND_67_o_Select_51_o11
    SLICE_X22Y100.B      Tilo                  0.254   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_67_o_Select_51_o13
    SLICE_X22Y100.A3     net (fanout=1)        0.484   DAC_output_1/main_state[31]_GND_67_o_Select_51_o13
    SLICE_X22Y100.CLK    Tas                   0.339   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_67_o_Select_51_o14
                                                       DAC_output_1/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     17.537ns (5.079ns logic, 12.458ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_1_3 (FF)
  Destination:          DAC_output_1/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      17.515ns (Levels of Logic = 18)
  Clock Path Skew:      -0.022ns (0.290 - 0.312)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_1_3 to DAC_output_1/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y98.CQ      Tcko                  0.476   DAC_register_1<1>
                                                       DAC_register_1_3
    SLICE_X12Y98.B5      net (fanout=3)        0.746   DAC_register_1<3>
    SLICE_X12Y98.COUT    Topcyb                0.448   DAC_register_1<1>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_lut<5>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X12Y99.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X12Y99.COUT    Tbyp                  0.091   DAC_register_1<2>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X12Y100.CIN    net (fanout=1)        0.003   DAC_output_1/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X12Y100.COUT   Tbyp                  0.091   DAC_register_1<12>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X12Y101.CIN    net (fanout=1)        0.003   DAC_output_1/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X12Y101.BMUX   Tcinb                 0.277   DAC_register_1<13>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X11Y99.B2      net (fanout=36)       1.272   DAC_output_1/n0206<17>
    SLICE_X11Y99.B       Tilo                  0.259   DAC_output_1/HPF_output<12>
                                                       DAC_output_1/Mmux_HPF_output141
    SLICE_X10Y100.DX     net (fanout=3)        1.416   DAC_output_1/HPF_output<7>
    SLICE_X10Y100.COUT   Tdxcy                 0.109   DAC_register_1<9>
                                                       DAC_output_1/Msub_subtract_result_cy<7>
    SLICE_X10Y101.CIN    net (fanout=1)        0.003   DAC_output_1/Msub_subtract_result_cy<7>
    SLICE_X10Y101.COUT   Tbyp                  0.093   DAC_output_1/Msub_subtract_result_cy<11>
                                                       DAC_output_1/Msub_subtract_result_cy<11>
    SLICE_X10Y102.CIN    net (fanout=1)        0.003   DAC_output_1/Msub_subtract_result_cy<11>
    SLICE_X10Y102.BMUX   Tcinb                 0.310   DAC_output_1/subtract_result<15>
                                                       DAC_output_1/Msub_subtract_result_xor<15>
    SLICE_X11Y102.A2     net (fanout=2)        0.778   DAC_output_1/subtract_result<13>
    SLICE_X11Y102.A      Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[13]_MUX_694_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed51
    SLICE_X13Y103.D5     net (fanout=6)        0.863   DAC_output_1/DAC_input_suppressed<13>
    SLICE_X13Y103.D      Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111
    SLICE_X13Y103.C6     net (fanout=22)       0.195   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X13Y103.C      Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712
    SLICE_X12Y103.A4     net (fanout=24)       0.327   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X12Y103.A      Tilo                  0.235   DAC_output_1/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73
    SLICE_X13Y106.B2     net (fanout=9)        1.640   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o
    SLICE_X13Y106.B      Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_787_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_791_o141
    SLICE_X12Y102.C4     net (fanout=1)        0.825   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_787_o
    SLICE_X12Y102.CMUX   Tilo                  0.403   DAC_output_1/DAC_input_suppressed<11>
                                                       DAC_output_1/Mmux_DAC_input_scaled<11>_3
                                                       DAC_output_1/Mmux_DAC_input_scaled<11>_2_f7
    SLICE_X27Y102.C6     net (fanout=1)        2.442   DAC_output_1/DAC_input_scaled<11>
    SLICE_X27Y102.C      Tilo                  0.259   DAC_output_2/main_state[31]_GND_67_o_Select_51_o8
                                                       DAC_output_1/main_state[31]_GND_67_o_Select_51_o8
    SLICE_X22Y100.D2     net (fanout=1)        1.044   DAC_output_1/main_state[31]_GND_67_o_Select_51_o8
    SLICE_X22Y100.D      Tilo                  0.254   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_67_o_Select_51_o11
    SLICE_X22Y100.B1     net (fanout=1)        0.534   DAC_output_1/main_state[31]_GND_67_o_Select_51_o11
    SLICE_X22Y100.B      Tilo                  0.254   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_67_o_Select_51_o13
    SLICE_X22Y100.A3     net (fanout=1)        0.484   DAC_output_1/main_state[31]_GND_67_o_Select_51_o13
    SLICE_X22Y100.CLK    Tas                   0.339   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_67_o_Select_51_o14
                                                       DAC_output_1/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     17.515ns (4.934ns logic, 12.581ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_1_3 (FF)
  Destination:          DAC_output_1/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      17.499ns (Levels of Logic = 15)
  Clock Path Skew:      -0.022ns (0.290 - 0.312)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_1_3 to DAC_output_1/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y98.CQ      Tcko                  0.476   DAC_register_1<1>
                                                       DAC_register_1_3
    SLICE_X12Y98.B5      net (fanout=3)        0.746   DAC_register_1<3>
    SLICE_X12Y98.COUT    Topcyb                0.448   DAC_register_1<1>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_lut<5>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X12Y99.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X12Y99.CMUX    Tcinc                 0.289   DAC_register_1<2>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X11Y100.A1     net (fanout=2)        1.503   DAC_output_1/n0206<10>
    SLICE_X11Y100.AMUX   Tilo                  0.337   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_697_o
                                                       DAC_output_1/Mmux_multiplier_in21
    SLICE_X8Y101.A1      net (fanout=3)        1.186   DAC_output_1/multiplier_in<10>
    SLICE_X8Y101.COUT    Topcya                0.472   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1<8>
                                                       DAC_output_1/Madd_add_result_lut<8>
                                                       DAC_output_1/Madd_add_result_cy<11>
    SLICE_X8Y102.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_add_result_cy<11>
    SLICE_X8Y102.DMUX    Tcind                 0.289   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<10>
                                                       DAC_output_1/Madd_add_result_xor<15>
    SLICE_X11Y102.A4     net (fanout=91)       0.613   DAC_output_1/add_result<15>
    SLICE_X11Y102.A      Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[13]_MUX_694_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed51
    SLICE_X13Y103.D5     net (fanout=6)        0.863   DAC_output_1/DAC_input_suppressed<13>
    SLICE_X13Y103.D      Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111
    SLICE_X13Y103.C6     net (fanout=22)       0.195   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X13Y103.C      Tilo                  0.259   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712
    SLICE_X12Y103.A4     net (fanout=24)       0.327   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X12Y103.A      Tilo                  0.235   DAC_output_1/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73
    SLICE_X13Y106.B2     net (fanout=9)        1.640   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o
    SLICE_X13Y106.B      Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_787_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_791_o141
    SLICE_X12Y102.C4     net (fanout=1)        0.825   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_787_o
    SLICE_X12Y102.CMUX   Tilo                  0.403   DAC_output_1/DAC_input_suppressed<11>
                                                       DAC_output_1/Mmux_DAC_input_scaled<11>_3
                                                       DAC_output_1/Mmux_DAC_input_scaled<11>_2_f7
    SLICE_X27Y102.C6     net (fanout=1)        2.442   DAC_output_1/DAC_input_scaled<11>
    SLICE_X27Y102.C      Tilo                  0.259   DAC_output_2/main_state[31]_GND_67_o_Select_51_o8
                                                       DAC_output_1/main_state[31]_GND_67_o_Select_51_o8
    SLICE_X22Y100.D2     net (fanout=1)        1.044   DAC_output_1/main_state[31]_GND_67_o_Select_51_o8
    SLICE_X22Y100.D      Tilo                  0.254   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_67_o_Select_51_o11
    SLICE_X22Y100.B1     net (fanout=1)        0.534   DAC_output_1/main_state[31]_GND_67_o_Select_51_o11
    SLICE_X22Y100.B      Tilo                  0.254   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_67_o_Select_51_o13
    SLICE_X22Y100.A3     net (fanout=1)        0.484   DAC_output_1/main_state[31]_GND_67_o_Select_51_o13
    SLICE_X22Y100.CLK    Tas                   0.339   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_67_o_Select_51_o14
                                                       DAC_output_1/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     17.499ns (5.091ns logic, 12.408ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point DAC_output_2/DAC_DIN (SLICE_X25Y107.A6), 1767147 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_2_2 (FF)
  Destination:          DAC_output_2/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      16.962ns (Levels of Logic = 15)
  Clock Path Skew:      -0.018ns (0.290 - 0.308)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_2_2 to DAC_output_2/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y107.BQ     Tcko                  0.476   DAC_register_2<0>
                                                       DAC_register_2_2
    SLICE_X28Y107.AX     net (fanout=4)        0.871   DAC_register_2<2>
    SLICE_X28Y107.CMUX   Taxc                  0.410   DAC_register_2<0>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X29Y107.A5     net (fanout=2)        1.766   DAC_output_2/n0206<6>
    SLICE_X29Y107.A      Tilo                  0.259   DAC_output_2/HPF_output<1>
                                                       DAC_output_2/Mmux_multiplier_in151
    SLICE_X24Y108.A2     net (fanout=3)        1.634   DAC_output_2/multiplier_in<6>
    SLICE_X24Y108.COUT   Topcya                0.472   DAC_output_2/Msub_subtract_result_cy<7>
                                                       DAC_output_2/Msub_subtract_result_lut<4>
                                                       DAC_output_2/Msub_subtract_result_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   DAC_output_2/Msub_subtract_result_cy<7>
    SLICE_X24Y109.COUT   Tbyp                  0.091   DAC_output_2/Msub_subtract_result_cy<11>
                                                       DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X24Y110.CIN    net (fanout=1)        0.003   DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X24Y110.DMUX   Tcind                 0.289   DAC_output_2/subtract_result<15>
                                                       DAC_output_2/Msub_subtract_result_xor<15>
    SLICE_X26Y110.B2     net (fanout=30)       0.814   DAC_output_2/subtract_result<15>
    SLICE_X26Y110.B      Tilo                  0.254   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_721_o
                                                       DAC_output_2/Mmux_DAC_input_suppressed61
    SLICE_X25Y108.B6     net (fanout=17)       0.601   DAC_output_2/DAC_input_suppressed<14>
    SLICE_X25Y108.B      Tilo                  0.259   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111
    SLICE_X25Y108.A5     net (fanout=22)       0.278   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X25Y108.A      Tilo                  0.259   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712
    SLICE_X24Y105.A3     net (fanout=24)       1.524   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X24Y105.A      Tilo                  0.235   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_786_o
                                                       DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_777_o161
    SLICE_X24Y105.C2     net (fanout=1)        0.875   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_771_o
    SLICE_X24Y105.CMUX   Tilo                  0.403   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_786_o
                                                       DAC_output_2/Mmux_DAC_input_scaled<12>_3
                                                       DAC_output_2/Mmux_DAC_input_scaled<12>_2_f7
    SLICE_X22Y101.B3     net (fanout=1)        0.898   DAC_output_2/DAC_input_scaled<12>
    SLICE_X22Y101.B      Tilo                  0.254   wi00/ep_datahold<13>
                                                       DAC_output_2/SF1312
    SLICE_X22Y101.C4     net (fanout=1)        0.330   DAC_output_2/SF1312
    SLICE_X22Y101.C      Tilo                  0.255   wi00/ep_datahold<13>
                                                       DAC_output_2/SF1313
    SLICE_X25Y107.D2     net (fanout=2)        1.462   DAC_output_2/SF131
    SLICE_X25Y107.D      Tilo                  0.259   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_67_o_Select_51_o11
    SLICE_X25Y107.B2     net (fanout=1)        0.543   DAC_output_2/main_state[31]_GND_67_o_Select_51_o11
    SLICE_X25Y107.B      Tilo                  0.259   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_67_o_Select_51_o13
    SLICE_X25Y107.A6     net (fanout=1)        0.553   DAC_output_2/main_state[31]_GND_67_o_Select_51_o13
    SLICE_X25Y107.CLK    Tas                   0.373   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_67_o_Select_51_o17
                                                       DAC_output_2/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     16.962ns (4.807ns logic, 12.155ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_2_2 (FF)
  Destination:          DAC_output_2/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      16.887ns (Levels of Logic = 16)
  Clock Path Skew:      -0.018ns (0.290 - 0.308)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_2_2 to DAC_output_2/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y107.BQ     Tcko                  0.476   DAC_register_2<0>
                                                       DAC_register_2_2
    SLICE_X28Y107.AX     net (fanout=4)        0.871   DAC_register_2<2>
    SLICE_X28Y107.CMUX   Taxc                  0.410   DAC_register_2<0>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X29Y107.A5     net (fanout=2)        1.766   DAC_output_2/n0206<6>
    SLICE_X29Y107.A      Tilo                  0.259   DAC_output_2/HPF_output<1>
                                                       DAC_output_2/Mmux_multiplier_in151
    SLICE_X24Y108.A2     net (fanout=3)        1.634   DAC_output_2/multiplier_in<6>
    SLICE_X24Y108.COUT   Topcya                0.472   DAC_output_2/Msub_subtract_result_cy<7>
                                                       DAC_output_2/Msub_subtract_result_lut<4>
                                                       DAC_output_2/Msub_subtract_result_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   DAC_output_2/Msub_subtract_result_cy<7>
    SLICE_X24Y109.COUT   Tbyp                  0.091   DAC_output_2/Msub_subtract_result_cy<11>
                                                       DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X24Y110.CIN    net (fanout=1)        0.003   DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X24Y110.DMUX   Tcind                 0.289   DAC_output_2/subtract_result<15>
                                                       DAC_output_2/Msub_subtract_result_xor<15>
    SLICE_X26Y110.B2     net (fanout=30)       0.814   DAC_output_2/subtract_result<15>
    SLICE_X26Y110.B      Tilo                  0.254   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_721_o
                                                       DAC_output_2/Mmux_DAC_input_suppressed61
    SLICE_X25Y108.B6     net (fanout=17)       0.601   DAC_output_2/DAC_input_suppressed<14>
    SLICE_X25Y108.B      Tilo                  0.259   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111
    SLICE_X25Y108.A5     net (fanout=22)       0.278   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X25Y108.A      Tilo                  0.259   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712
    SLICE_X24Y106.A6     net (fanout=24)       0.578   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X24Y106.A      Tilo                  0.235   DAC_output_2/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73
    SLICE_X24Y105.B1     net (fanout=9)        1.140   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o
    SLICE_X24Y105.B      Tilo                  0.235   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_786_o
                                                       DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_791_o151
    SLICE_X24Y105.C4     net (fanout=1)        0.371   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_786_o
    SLICE_X24Y105.CMUX   Tilo                  0.403   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_786_o
                                                       DAC_output_2/Mmux_DAC_input_scaled<12>_3
                                                       DAC_output_2/Mmux_DAC_input_scaled<12>_2_f7
    SLICE_X22Y101.B3     net (fanout=1)        0.898   DAC_output_2/DAC_input_scaled<12>
    SLICE_X22Y101.B      Tilo                  0.254   wi00/ep_datahold<13>
                                                       DAC_output_2/SF1312
    SLICE_X22Y101.C4     net (fanout=1)        0.330   DAC_output_2/SF1312
    SLICE_X22Y101.C      Tilo                  0.255   wi00/ep_datahold<13>
                                                       DAC_output_2/SF1313
    SLICE_X25Y107.D2     net (fanout=2)        1.462   DAC_output_2/SF131
    SLICE_X25Y107.D      Tilo                  0.259   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_67_o_Select_51_o11
    SLICE_X25Y107.B2     net (fanout=1)        0.543   DAC_output_2/main_state[31]_GND_67_o_Select_51_o11
    SLICE_X25Y107.B      Tilo                  0.259   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_67_o_Select_51_o13
    SLICE_X25Y107.A6     net (fanout=1)        0.553   DAC_output_2/main_state[31]_GND_67_o_Select_51_o13
    SLICE_X25Y107.CLK    Tas                   0.373   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_67_o_Select_51_o17
                                                       DAC_output_2/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     16.887ns (5.042ns logic, 11.845ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_2_2 (FF)
  Destination:          DAC_output_2/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      16.841ns (Levels of Logic = 15)
  Clock Path Skew:      -0.018ns (0.290 - 0.308)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_2_2 to DAC_output_2/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y107.BQ     Tcko                  0.476   DAC_register_2<0>
                                                       DAC_register_2_2
    SLICE_X28Y107.A2     net (fanout=4)        0.524   DAC_register_2<2>
    SLICE_X28Y107.CMUX   Topac                 0.636   DAC_register_2<0>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_lut<4>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X29Y107.A5     net (fanout=2)        1.766   DAC_output_2/n0206<6>
    SLICE_X29Y107.A      Tilo                  0.259   DAC_output_2/HPF_output<1>
                                                       DAC_output_2/Mmux_multiplier_in151
    SLICE_X24Y108.A2     net (fanout=3)        1.634   DAC_output_2/multiplier_in<6>
    SLICE_X24Y108.COUT   Topcya                0.472   DAC_output_2/Msub_subtract_result_cy<7>
                                                       DAC_output_2/Msub_subtract_result_lut<4>
                                                       DAC_output_2/Msub_subtract_result_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   DAC_output_2/Msub_subtract_result_cy<7>
    SLICE_X24Y109.COUT   Tbyp                  0.091   DAC_output_2/Msub_subtract_result_cy<11>
                                                       DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X24Y110.CIN    net (fanout=1)        0.003   DAC_output_2/Msub_subtract_result_cy<11>
    SLICE_X24Y110.DMUX   Tcind                 0.289   DAC_output_2/subtract_result<15>
                                                       DAC_output_2/Msub_subtract_result_xor<15>
    SLICE_X26Y110.B2     net (fanout=30)       0.814   DAC_output_2/subtract_result<15>
    SLICE_X26Y110.B      Tilo                  0.254   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_721_o
                                                       DAC_output_2/Mmux_DAC_input_suppressed61
    SLICE_X25Y108.B6     net (fanout=17)       0.601   DAC_output_2/DAC_input_suppressed<14>
    SLICE_X25Y108.B      Tilo                  0.259   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111
    SLICE_X25Y108.A5     net (fanout=22)       0.278   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X25Y108.A      Tilo                  0.259   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_22_o
                                                       DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712
    SLICE_X24Y105.A3     net (fanout=24)       1.524   DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X24Y105.A      Tilo                  0.235   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_786_o
                                                       DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_777_o161
    SLICE_X24Y105.C2     net (fanout=1)        0.875   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_771_o
    SLICE_X24Y105.CMUX   Tilo                  0.403   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_786_o
                                                       DAC_output_2/Mmux_DAC_input_scaled<12>_3
                                                       DAC_output_2/Mmux_DAC_input_scaled<12>_2_f7
    SLICE_X22Y101.B3     net (fanout=1)        0.898   DAC_output_2/DAC_input_scaled<12>
    SLICE_X22Y101.B      Tilo                  0.254   wi00/ep_datahold<13>
                                                       DAC_output_2/SF1312
    SLICE_X22Y101.C4     net (fanout=1)        0.330   DAC_output_2/SF1312
    SLICE_X22Y101.C      Tilo                  0.255   wi00/ep_datahold<13>
                                                       DAC_output_2/SF1313
    SLICE_X25Y107.D2     net (fanout=2)        1.462   DAC_output_2/SF131
    SLICE_X25Y107.D      Tilo                  0.259   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_67_o_Select_51_o11
    SLICE_X25Y107.B2     net (fanout=1)        0.543   DAC_output_2/main_state[31]_GND_67_o_Select_51_o11
    SLICE_X25Y107.B      Tilo                  0.259   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_67_o_Select_51_o13
    SLICE_X25Y107.A6     net (fanout=1)        0.553   DAC_output_2/main_state[31]_GND_67_o_Select_51_o13
    SLICE_X25Y107.CLK    Tas                   0.373   DAC_output_2/DAC_DIN
                                                       DAC_output_2/main_state[31]_GND_67_o_Select_51_o17
                                                       DAC_output_2/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     16.841ns (5.033ns logic, 11.808ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point DAC_output_7/DAC_DIN (SLICE_X45Y108.A5), 1089819 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_7_3 (FF)
  Destination:          DAC_output_7/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      16.780ns (Levels of Logic = 17)
  Clock Path Skew:      -0.016ns (0.292 - 0.308)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_7_3 to DAC_output_7/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y107.CQ     Tcko                  0.476   DAC_register_7<1>
                                                       DAC_register_7_3
    SLICE_X54Y107.B5     net (fanout=3)        0.641   DAC_register_7<3>
    SLICE_X54Y107.COUT   Topcyb                0.448   DAC_register_7<1>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_lut<5>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X54Y108.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X54Y108.COUT   Tbyp                  0.091   DAC_register_7<5>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X54Y109.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X54Y109.COUT   Tbyp                  0.091   DAC_register_7<9>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X54Y110.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X54Y110.BMUX   Tcinb                 0.277   DAC_register_7<10>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X55Y107.D3     net (fanout=50)       0.902   DAC_output_7/n0206<17>
    SLICE_X55Y107.D      Tilo                  0.259   DAC_output_7/HPF_output<8>
                                                       DAC_output_7/Mmux_HPF_output151
    SLICE_X48Y109.AX     net (fanout=3)        1.086   DAC_output_7/HPF_output<8>
    SLICE_X48Y109.COUT   Taxcy                 0.248   DAC_output_7/Msub_subtract_result_cy<11>
                                                       DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X48Y110.CIN    net (fanout=1)        0.003   DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X48Y110.DMUX   Tcind                 0.320   DAC_output_7/subtract_result<15>
                                                       DAC_output_7/Msub_subtract_result_xor<15>
    SLICE_X58Y109.C4     net (fanout=30)       1.917   DAC_output_7/subtract_result<15>
    SLICE_X58Y109.C      Tilo                  0.235   DAC_output_7/HPF_output<15>
                                                       DAC_output_7/Mmux_DAC_input_suppressed41
    SLICE_X53Y109.D6     net (fanout=7)        1.018   DAC_output_7/DAC_input_suppressed<12>
    SLICE_X53Y109.D      Tilo                  0.259   DAC_register_7<12>
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111
    SLICE_X53Y109.C6     net (fanout=22)       0.184   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X53Y109.C      Tilo                  0.259   DAC_register_7<12>
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712
    SLICE_X56Y106.A4     net (fanout=24)       1.244   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X56Y106.A      Tilo                  0.254   DAC_output_7/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73
    SLICE_X42Y110.D4     net (fanout=9)        1.951   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o
    SLICE_X42Y110.D      Tilo                  0.235   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_787_o
                                                       DAC_output_7/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_791_o141
    SLICE_X46Y110.C4     net (fanout=1)        0.757   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_787_o
    SLICE_X46Y110.CMUX   Tilo                  0.403   DAC_output_7/DAC_input_suppressed<11>
                                                       DAC_output_7/Mmux_DAC_input_scaled<11>_3
                                                       DAC_output_7/Mmux_DAC_input_scaled<11>_2_f7
    SLICE_X44Y110.D4     net (fanout=1)        0.537   DAC_output_7/DAC_input_scaled<11>
    SLICE_X44Y110.D      Tilo                  0.254   DAC_output_7/main_state[31]_GND_67_o_Select_51_o8
                                                       DAC_output_7/main_state[31]_GND_67_o_Select_51_o8
    SLICE_X45Y108.D3     net (fanout=1)        0.758   DAC_output_7/main_state[31]_GND_67_o_Select_51_o8
    SLICE_X45Y108.D      Tilo                  0.259   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_67_o_Select_51_o11
    SLICE_X45Y108.B2     net (fanout=1)        0.543   DAC_output_7/main_state[31]_GND_67_o_Select_51_o11
    SLICE_X45Y108.B      Tilo                  0.259   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_67_o_Select_51_o13
    SLICE_X45Y108.A5     net (fanout=1)        0.230   DAC_output_7/main_state[31]_GND_67_o_Select_51_o13
    SLICE_X45Y108.CLK    Tas                   0.373   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_67_o_Select_51_o17
                                                       DAC_output_7/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     16.780ns (5.000ns logic, 11.780ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_7_2 (FF)
  Destination:          DAC_output_7/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      16.718ns (Levels of Logic = 17)
  Clock Path Skew:      -0.013ns (0.292 - 0.305)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_7_2 to DAC_output_7/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y106.DQ     Tcko                  0.476   DAC_register_7<2>
                                                       DAC_register_7_2
    SLICE_X54Y107.AX     net (fanout=3)        0.746   DAC_register_7<2>
    SLICE_X54Y107.COUT   Taxcy                 0.281   DAC_register_7<1>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X54Y108.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X54Y108.COUT   Tbyp                  0.091   DAC_register_7<5>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X54Y109.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X54Y109.COUT   Tbyp                  0.091   DAC_register_7<9>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X54Y110.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X54Y110.BMUX   Tcinb                 0.277   DAC_register_7<10>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X55Y107.D3     net (fanout=50)       0.902   DAC_output_7/n0206<17>
    SLICE_X55Y107.D      Tilo                  0.259   DAC_output_7/HPF_output<8>
                                                       DAC_output_7/Mmux_HPF_output151
    SLICE_X48Y109.AX     net (fanout=3)        1.086   DAC_output_7/HPF_output<8>
    SLICE_X48Y109.COUT   Taxcy                 0.248   DAC_output_7/Msub_subtract_result_cy<11>
                                                       DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X48Y110.CIN    net (fanout=1)        0.003   DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X48Y110.DMUX   Tcind                 0.320   DAC_output_7/subtract_result<15>
                                                       DAC_output_7/Msub_subtract_result_xor<15>
    SLICE_X58Y109.C4     net (fanout=30)       1.917   DAC_output_7/subtract_result<15>
    SLICE_X58Y109.C      Tilo                  0.235   DAC_output_7/HPF_output<15>
                                                       DAC_output_7/Mmux_DAC_input_suppressed41
    SLICE_X53Y109.D6     net (fanout=7)        1.018   DAC_output_7/DAC_input_suppressed<12>
    SLICE_X53Y109.D      Tilo                  0.259   DAC_register_7<12>
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111
    SLICE_X53Y109.C6     net (fanout=22)       0.184   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X53Y109.C      Tilo                  0.259   DAC_register_7<12>
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712
    SLICE_X56Y106.A4     net (fanout=24)       1.244   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X56Y106.A      Tilo                  0.254   DAC_output_7/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73
    SLICE_X42Y110.D4     net (fanout=9)        1.951   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o
    SLICE_X42Y110.D      Tilo                  0.235   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_787_o
                                                       DAC_output_7/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_791_o141
    SLICE_X46Y110.C4     net (fanout=1)        0.757   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_787_o
    SLICE_X46Y110.CMUX   Tilo                  0.403   DAC_output_7/DAC_input_suppressed<11>
                                                       DAC_output_7/Mmux_DAC_input_scaled<11>_3
                                                       DAC_output_7/Mmux_DAC_input_scaled<11>_2_f7
    SLICE_X44Y110.D4     net (fanout=1)        0.537   DAC_output_7/DAC_input_scaled<11>
    SLICE_X44Y110.D      Tilo                  0.254   DAC_output_7/main_state[31]_GND_67_o_Select_51_o8
                                                       DAC_output_7/main_state[31]_GND_67_o_Select_51_o8
    SLICE_X45Y108.D3     net (fanout=1)        0.758   DAC_output_7/main_state[31]_GND_67_o_Select_51_o8
    SLICE_X45Y108.D      Tilo                  0.259   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_67_o_Select_51_o11
    SLICE_X45Y108.B2     net (fanout=1)        0.543   DAC_output_7/main_state[31]_GND_67_o_Select_51_o11
    SLICE_X45Y108.B      Tilo                  0.259   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_67_o_Select_51_o13
    SLICE_X45Y108.A5     net (fanout=1)        0.230   DAC_output_7/main_state[31]_GND_67_o_Select_51_o13
    SLICE_X45Y108.CLK    Tas                   0.373   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_67_o_Select_51_o17
                                                       DAC_output_7/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     16.718ns (4.833ns logic, 11.885ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_7_7 (FF)
  Destination:          DAC_output_7/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      16.691ns (Levels of Logic = 16)
  Clock Path Skew:      -0.018ns (0.292 - 0.310)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_7_7 to DAC_output_7/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y108.CQ     Tcko                  0.476   DAC_register_7<5>
                                                       DAC_register_7_7
    SLICE_X54Y108.B5     net (fanout=5)        0.646   DAC_register_7<7>
    SLICE_X54Y108.COUT   Topcyb                0.448   DAC_register_7<5>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_lut<9>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X54Y109.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X54Y109.COUT   Tbyp                  0.091   DAC_register_7<9>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X54Y110.CIN    net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X54Y110.BMUX   Tcinb                 0.277   DAC_register_7<10>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X55Y107.D3     net (fanout=50)       0.902   DAC_output_7/n0206<17>
    SLICE_X55Y107.D      Tilo                  0.259   DAC_output_7/HPF_output<8>
                                                       DAC_output_7/Mmux_HPF_output151
    SLICE_X48Y109.AX     net (fanout=3)        1.086   DAC_output_7/HPF_output<8>
    SLICE_X48Y109.COUT   Taxcy                 0.248   DAC_output_7/Msub_subtract_result_cy<11>
                                                       DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X48Y110.CIN    net (fanout=1)        0.003   DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X48Y110.DMUX   Tcind                 0.320   DAC_output_7/subtract_result<15>
                                                       DAC_output_7/Msub_subtract_result_xor<15>
    SLICE_X58Y109.C4     net (fanout=30)       1.917   DAC_output_7/subtract_result<15>
    SLICE_X58Y109.C      Tilo                  0.235   DAC_output_7/HPF_output<15>
                                                       DAC_output_7/Mmux_DAC_input_suppressed41
    SLICE_X53Y109.D6     net (fanout=7)        1.018   DAC_output_7/DAC_input_suppressed<12>
    SLICE_X53Y109.D      Tilo                  0.259   DAC_register_7<12>
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111
    SLICE_X53Y109.C6     net (fanout=22)       0.184   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X53Y109.C      Tilo                  0.259   DAC_register_7<12>
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712
    SLICE_X56Y106.A4     net (fanout=24)       1.244   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X56Y106.A      Tilo                  0.254   DAC_output_7/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73
    SLICE_X42Y110.D4     net (fanout=9)        1.951   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o
    SLICE_X42Y110.D      Tilo                  0.235   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_787_o
                                                       DAC_output_7/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_791_o141
    SLICE_X46Y110.C4     net (fanout=1)        0.757   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_787_o
    SLICE_X46Y110.CMUX   Tilo                  0.403   DAC_output_7/DAC_input_suppressed<11>
                                                       DAC_output_7/Mmux_DAC_input_scaled<11>_3
                                                       DAC_output_7/Mmux_DAC_input_scaled<11>_2_f7
    SLICE_X44Y110.D4     net (fanout=1)        0.537   DAC_output_7/DAC_input_scaled<11>
    SLICE_X44Y110.D      Tilo                  0.254   DAC_output_7/main_state[31]_GND_67_o_Select_51_o8
                                                       DAC_output_7/main_state[31]_GND_67_o_Select_51_o8
    SLICE_X45Y108.D3     net (fanout=1)        0.758   DAC_output_7/main_state[31]_GND_67_o_Select_51_o8
    SLICE_X45Y108.D      Tilo                  0.259   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_67_o_Select_51_o11
    SLICE_X45Y108.B2     net (fanout=1)        0.543   DAC_output_7/main_state[31]_GND_67_o_Select_51_o11
    SLICE_X45Y108.B      Tilo                  0.259   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_67_o_Select_51_o13
    SLICE_X45Y108.A5     net (fanout=1)        0.230   DAC_output_7/main_state[31]_GND_67_o_Select_51_o13
    SLICE_X45Y108.CLK    Tas                   0.373   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_67_o_Select_51_o17
                                                       DAC_output_7/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     16.691ns (4.909ns logic, 11.782ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_SYS_CLK3 / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point RAM_bank_2/RAM_block_12/RAMB16BWER_inst (RAMB16_X1Y20.ADDRB4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAM_addr_rd_0 (FF)
  Destination:          RAM_bank_2/RAM_block_12/RAMB16BWER_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.066 - 0.065)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAM_addr_rd_0 to RAM_bank_2/RAM_block_12/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.AQ      Tcko                  0.198   RAM_addr_rd<3>
                                                       RAM_addr_rd_0
    RAMB16_X1Y20.ADDRB4  net (fanout=48)       0.188   RAM_addr_rd<0>
    RAMB16_X1Y20.CLKB    Trckc_ADDRB (-Th)     0.066   RAM_bank_2/RAM_block_12/RAMB16BWER_inst
                                                       RAM_bank_2/RAM_block_12/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.132ns logic, 0.188ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6 (SLICE_X8Y109.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y109.CQ      Tcko                  0.200   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6
    SLICE_X8Y109.C5      net (fanout=1)        0.061   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<6>
    SLICE_X8Y109.CLK     Tah         (-Th)    -0.121   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<6>_rt
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2 (SLICE_X4Y110.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y110.CQ      Tcko                  0.200   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X4Y110.DX      net (fanout=2)        0.137   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X4Y110.CLK     Tckdi       (-Th)    -0.048   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_SYS_CLK3 / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y32.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<1>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   9.546ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.384ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      7.695ns (Levels of Logic = 1)
  Clock Path Delay:     1.576ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X40Y22.CLK     net (fanout=557)      1.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (-5.511ns logic, 7.087ns route)

  Maximum Data Path at Slow Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y22.CQ      Tcko                  0.476   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)        4.497   host/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.695ns (3.198ns logic, 4.497ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.716ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.926ns (Levels of Logic = 1)
  Clock Path Delay:     1.065ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X40Y22.CLK     net (fanout=557)      0.671   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (-1.699ns logic, 2.764ns route)

  Minimum Data Path at Fast Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y22.CQ      Tcko                  0.200   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)        2.330   host/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.926ns (1.596ns logic, 2.330ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.146ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_53 (SLICE_X8Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.184ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_53 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.210ns (Levels of Logic = 2)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/d0/dna_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp413.IMUX.18
    SLICE_X24Y23.D2      net (fanout=15)       4.859   hi_in_7_IBUF
    SLICE_X24Y23.DMUX    Tilo                  0.298   host/core0/core0/state_FSM_FFd15
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X8Y9.SR        net (fanout=30)       3.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X8Y9.CLK       Trck                  0.233   host/core0/core0/a0/d0/dna<55>
                                                       host/core0/core0/a0/d0/dna_53
    -------------------------------------------------  ---------------------------
    Total                                     10.210ns (2.088ns logic, 8.122ns route)
                                                       (20.5% logic, 79.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X8Y9.CLK       net (fanout=557)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-4.752ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_52 (SLICE_X8Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.195ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_52 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.199ns (Levels of Logic = 2)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/d0/dna_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp413.IMUX.18
    SLICE_X24Y23.D2      net (fanout=15)       4.859   hi_in_7_IBUF
    SLICE_X24Y23.DMUX    Tilo                  0.298   host/core0/core0/state_FSM_FFd15
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X8Y9.SR        net (fanout=30)       3.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X8Y9.CLK       Trck                  0.222   host/core0/core0/a0/d0/dna<55>
                                                       host/core0/core0/a0/d0/dna_52
    -------------------------------------------------  ---------------------------
    Total                                     10.199ns (2.077ns logic, 8.122ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X8Y9.CLK       net (fanout=557)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-4.752ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_54 (SLICE_X8Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.218ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_54 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.176ns (Levels of Logic = 2)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/d0/dna_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp413.IMUX.18
    SLICE_X24Y23.D2      net (fanout=15)       4.859   hi_in_7_IBUF
    SLICE_X24Y23.DMUX    Tilo                  0.298   host/core0/core0/state_FSM_FFd15
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X8Y9.SR        net (fanout=30)       3.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X8Y9.CLK       Trck                  0.199   host/core0/core0/a0/d0/dna<55>
                                                       host/core0/core0/a0/d0/dna_54
    -------------------------------------------------  ---------------------------
    Total                                     10.176ns (2.054ns logic, 8.122ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X8Y9.CLK       net (fanout=557)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-4.752ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X24Y15.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.111ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.057ns (Levels of Logic = 2)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp413.IMUX.18
    SLICE_X24Y15.B3      net (fanout=15)       2.104   hi_in_7_IBUF
    SLICE_X24Y15.CLK     Tah         (-Th)    -0.190   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      3.057ns (0.953ns logic, 2.104ns route)
                                                       (31.2% logic, 68.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y15.CLK     net (fanout=557)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-1.826ns logic, 2.997ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X23Y18.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.375ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.292ns (Levels of Logic = 2)
  Clock Path Delay:     1.142ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp413.IMUX.18
    SLICE_X23Y18.A1      net (fanout=15)       2.374   hi_in_7_IBUF
    SLICE_X23Y18.CLK     Tah         (-Th)    -0.155   host/core0/N4
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (0.918ns logic, 2.374ns route)
                                                       (27.9% logic, 72.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y18.CLK     net (fanout=557)      0.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (-1.826ns logic, 2.968ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd10 (SLICE_X25Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.512ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.418ns (Levels of Logic = 2)
  Clock Path Delay:     1.131ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp413.IMUX.18
    SLICE_X24Y23.D2      net (fanout=15)       2.486   hi_in_7_IBUF
    SLICE_X24Y23.D       Tilo                  0.142   host/core0/core0/state_FSM_FFd15
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X25Y23.SR      net (fanout=2)        0.158   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X25Y23.CLK     Tcksr       (-Th)     0.131   host/core0/core0/state_FSM_FFd10
                                                       host/core0/core0/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      3.418ns (0.774ns logic, 2.644ns route)
                                                       (22.6% logic, 77.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y23.CLK     net (fanout=557)      0.710   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.131ns (-1.826ns logic, 2.957ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.190ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_53 (SLICE_X8Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.140ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_53 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.254ns (Levels of Logic = 2)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/dna_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp413.IMUX.17
    SLICE_X24Y23.D3      net (fanout=14)       4.903   hi_in_6_IBUF
    SLICE_X24Y23.DMUX    Tilo                  0.298   host/core0/core0/state_FSM_FFd15
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X8Y9.SR        net (fanout=30)       3.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X8Y9.CLK       Trck                  0.233   host/core0/core0/a0/d0/dna<55>
                                                       host/core0/core0/a0/d0/dna_53
    -------------------------------------------------  ---------------------------
    Total                                     10.254ns (2.088ns logic, 8.166ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X8Y9.CLK       net (fanout=557)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-4.752ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_52 (SLICE_X8Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.151ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_52 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.243ns (Levels of Logic = 2)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/dna_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp413.IMUX.17
    SLICE_X24Y23.D3      net (fanout=14)       4.903   hi_in_6_IBUF
    SLICE_X24Y23.DMUX    Tilo                  0.298   host/core0/core0/state_FSM_FFd15
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X8Y9.SR        net (fanout=30)       3.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X8Y9.CLK       Trck                  0.222   host/core0/core0/a0/d0/dna<55>
                                                       host/core0/core0/a0/d0/dna_52
    -------------------------------------------------  ---------------------------
    Total                                     10.243ns (2.077ns logic, 8.166ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X8Y9.CLK       net (fanout=557)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-4.752ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_54 (SLICE_X8Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.174ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_54 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.220ns (Levels of Logic = 2)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/dna_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp413.IMUX.17
    SLICE_X24Y23.D3      net (fanout=14)       4.903   hi_in_6_IBUF
    SLICE_X24Y23.DMUX    Tilo                  0.298   host/core0/core0/state_FSM_FFd15
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X8Y9.SR        net (fanout=30)       3.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X8Y9.CLK       Trck                  0.199   host/core0/core0/a0/d0/dna<55>
                                                       host/core0/core0/a0/d0/dna_54
    -------------------------------------------------  ---------------------------
    Total                                     10.220ns (2.054ns logic, 8.166ns route)
                                                       (20.1% logic, 79.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X8Y9.CLK       net (fanout=557)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-4.752ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X24Y15.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.061ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.007ns (Levels of Logic = 2)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp413.IMUX.17
    SLICE_X24Y15.B5      net (fanout=14)       2.054   hi_in_6_IBUF
    SLICE_X24Y15.CLK     Tah         (-Th)    -0.190   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      3.007ns (0.953ns logic, 2.054ns route)
                                                       (31.7% logic, 68.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y15.CLK     net (fanout=557)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-1.826ns logic, 2.997ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X27Y21.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.333ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.244ns (Levels of Logic = 2)
  Clock Path Delay:     1.136ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp413.IMUX.17
    SLICE_X27Y21.C3      net (fanout=14)       2.266   hi_in_6_IBUF
    SLICE_X27Y21.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd2
                                                       host/core0/core0/state_FSM_FFd2_rstpot
                                                       host/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (0.978ns logic, 2.266ns route)
                                                       (30.1% logic, 69.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y21.CLK     net (fanout=557)      0.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.136ns (-1.826ns logic, 2.962ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X23Y18.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.414ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.331ns (Levels of Logic = 2)
  Clock Path Delay:     1.142ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp413.IMUX.17
    SLICE_X23Y18.A5      net (fanout=14)       2.413   hi_in_6_IBUF
    SLICE_X23Y18.CLK     Tah         (-Th)    -0.155   host/core0/N4
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      3.331ns (0.918ns logic, 2.413ns route)
                                                       (27.6% logic, 72.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y18.CLK     net (fanout=557)      0.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (-1.826ns logic, 2.968ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.808ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_53 (SLICE_X8Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.522ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_53 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.872ns (Levels of Logic = 2)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/a0/d0/dna_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp413.IMUX.16
    SLICE_X24Y23.D4      net (fanout=14)       5.521   hi_in_5_IBUF
    SLICE_X24Y23.DMUX    Tilo                  0.298   host/core0/core0/state_FSM_FFd15
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X8Y9.SR        net (fanout=30)       3.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X8Y9.CLK       Trck                  0.233   host/core0/core0/a0/d0/dna<55>
                                                       host/core0/core0/a0/d0/dna_53
    -------------------------------------------------  ---------------------------
    Total                                     10.872ns (2.088ns logic, 8.784ns route)
                                                       (19.2% logic, 80.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X8Y9.CLK       net (fanout=557)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-4.752ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_52 (SLICE_X8Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.533ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_52 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.861ns (Levels of Logic = 2)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/a0/d0/dna_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp413.IMUX.16
    SLICE_X24Y23.D4      net (fanout=14)       5.521   hi_in_5_IBUF
    SLICE_X24Y23.DMUX    Tilo                  0.298   host/core0/core0/state_FSM_FFd15
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X8Y9.SR        net (fanout=30)       3.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X8Y9.CLK       Trck                  0.222   host/core0/core0/a0/d0/dna<55>
                                                       host/core0/core0/a0/d0/dna_52
    -------------------------------------------------  ---------------------------
    Total                                     10.861ns (2.077ns logic, 8.784ns route)
                                                       (19.1% logic, 80.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X8Y9.CLK       net (fanout=557)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-4.752ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_54 (SLICE_X8Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.556ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_54 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.838ns (Levels of Logic = 2)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/a0/d0/dna_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp413.IMUX.16
    SLICE_X24Y23.D4      net (fanout=14)       5.521   hi_in_5_IBUF
    SLICE_X24Y23.DMUX    Tilo                  0.298   host/core0/core0/state_FSM_FFd15
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X8Y9.SR        net (fanout=30)       3.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X8Y9.CLK       Trck                  0.199   host/core0/core0/a0/d0/dna<55>
                                                       host/core0/core0/a0/d0/dna_54
    -------------------------------------------------  ---------------------------
    Total                                     10.838ns (2.054ns logic, 8.784ns route)
                                                       (19.0% logic, 81.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X8Y9.CLK       net (fanout=557)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-4.752ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X24Y15.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.267ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.213ns (Levels of Logic = 2)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp413.IMUX.16
    SLICE_X24Y15.B2      net (fanout=14)       2.260   hi_in_5_IBUF
    SLICE_X24Y15.CLK     Tah         (-Th)    -0.190   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      3.213ns (0.953ns logic, 2.260ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y15.CLK     net (fanout=557)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-1.826ns logic, 2.997ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X23Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.552ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.469ns (Levels of Logic = 2)
  Clock Path Delay:     1.142ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp413.IMUX.16
    SLICE_X20Y18.A4      net (fanout=14)       2.377   hi_in_5_IBUF
    SLICE_X20Y18.AMUX    Tilo                  0.183   host/core0/core0/_n0201_inv
                                                       host/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_01
    SLICE_X23Y18.SR      net (fanout=2)        0.284   host/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_0
    SLICE_X23Y18.CLK     Tcksr       (-Th)     0.138   host/core0/N4
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (0.808ns logic, 2.661ns route)
                                                       (23.3% logic, 76.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y18.CLK     net (fanout=557)      0.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (-1.826ns logic, 2.968ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/block_size_7 (SLICE_X22Y15.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.583ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/block_size_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.530ns (Levels of Logic = 2)
  Clock Path Delay:     1.172ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/block_size_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp413.IMUX.16
    SLICE_X20Y18.A4      net (fanout=14)       2.377   hi_in_5_IBUF
    SLICE_X20Y18.A       Tilo                  0.142   host/core0/core0/_n0201_inv
                                                       host/core0/core0/state__n0201_inv1
    SLICE_X22Y15.CE      net (fanout=3)        0.356   host/core0/core0/_n0201_inv
    SLICE_X22Y15.CLK     Tckce       (-Th)     0.108   host/core0/core0/block_size<7>
                                                       host/core0/core0/block_size_7
    -------------------------------------------------  ---------------------------
    Total                                      3.530ns (0.797ns logic, 2.733ns route)
                                                       (22.6% logic, 77.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/block_size_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X22Y15.CLK     net (fanout=557)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (-1.826ns logic, 2.998ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.633ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_53 (SLICE_X8Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.697ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_53 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.697ns (Levels of Logic = 2)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/d0/dna_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp413.IMUX.15
    SLICE_X24Y23.D5      net (fanout=14)       5.346   hi_in_4_IBUF
    SLICE_X24Y23.DMUX    Tilo                  0.298   host/core0/core0/state_FSM_FFd15
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X8Y9.SR        net (fanout=30)       3.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X8Y9.CLK       Trck                  0.233   host/core0/core0/a0/d0/dna<55>
                                                       host/core0/core0/a0/d0/dna_53
    -------------------------------------------------  ---------------------------
    Total                                     10.697ns (2.088ns logic, 8.609ns route)
                                                       (19.5% logic, 80.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X8Y9.CLK       net (fanout=557)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-4.752ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_52 (SLICE_X8Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.708ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_52 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.686ns (Levels of Logic = 2)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/d0/dna_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp413.IMUX.15
    SLICE_X24Y23.D5      net (fanout=14)       5.346   hi_in_4_IBUF
    SLICE_X24Y23.DMUX    Tilo                  0.298   host/core0/core0/state_FSM_FFd15
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X8Y9.SR        net (fanout=30)       3.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X8Y9.CLK       Trck                  0.222   host/core0/core0/a0/d0/dna<55>
                                                       host/core0/core0/a0/d0/dna_52
    -------------------------------------------------  ---------------------------
    Total                                     10.686ns (2.077ns logic, 8.609ns route)
                                                       (19.4% logic, 80.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X8Y9.CLK       net (fanout=557)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-4.752ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_54 (SLICE_X8Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.731ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_54 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.663ns (Levels of Logic = 2)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/d0/dna_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp413.IMUX.15
    SLICE_X24Y23.D5      net (fanout=14)       5.346   hi_in_4_IBUF
    SLICE_X24Y23.DMUX    Tilo                  0.298   host/core0/core0/state_FSM_FFd15
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X8Y9.SR        net (fanout=30)       3.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X8Y9.CLK       Trck                  0.199   host/core0/core0/a0/d0/dna<55>
                                                       host/core0/core0/a0/d0/dna_54
    -------------------------------------------------  ---------------------------
    Total                                     10.663ns (2.054ns logic, 8.609ns route)
                                                       (19.3% logic, 80.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X8Y9.CLK       net (fanout=557)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-4.752ns logic, 6.091ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X24Y15.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.088ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.034ns (Levels of Logic = 2)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp413.IMUX.15
    SLICE_X24Y15.B6      net (fanout=14)       2.081   hi_in_4_IBUF
    SLICE_X24Y15.CLK     Tah         (-Th)    -0.190   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      3.034ns (0.953ns logic, 2.081ns route)
                                                       (31.4% logic, 68.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y15.CLK     net (fanout=557)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-1.826ns logic, 2.997ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X23Y18.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.537ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.454ns (Levels of Logic = 2)
  Clock Path Delay:     1.142ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp413.IMUX.15
    SLICE_X23Y18.A4      net (fanout=14)       2.536   hi_in_4_IBUF
    SLICE_X23Y18.CLK     Tah         (-Th)    -0.155   host/core0/N4
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (0.918ns logic, 2.536ns route)
                                                       (26.6% logic, 73.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y18.CLK     net (fanout=557)      0.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (-1.826ns logic, 2.968ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X26Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.538ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.454ns (Levels of Logic = 2)
  Clock Path Delay:     1.141ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp413.IMUX.15
    SLICE_X27Y18.A4      net (fanout=14)       2.337   hi_in_4_IBUF
    SLICE_X27Y18.AMUX    Tilo                  0.203   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X26Y19.SR      net (fanout=2)        0.124   host/core0/core0/hi_cmd<2>_0
    SLICE_X26Y19.CLK     Tcksr       (-Th)    -0.027   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (0.993ns logic, 2.461ns route)
                                                       (28.7% logic, 71.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y19.CLK     net (fanout=557)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (-1.826ns logic, 2.967ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.175ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X26Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.955ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.223ns (Levels of Logic = 2)
  Clock Path Delay:     1.323ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp413.IMUX.14
    SLICE_X27Y18.A2      net (fanout=1)        4.052   hi_in_3_IBUF
    SLICE_X27Y18.A       Tilo                  0.259   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X26Y18.SR      net (fanout=2)        0.927   host/core0/core0/hi_cmd<2>_2
    SLICE_X26Y18.CLK     Tsrck                 0.428   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      7.223ns (2.244ns logic, 4.979ns route)
                                                       (31.1% logic, 68.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y18.CLK     net (fanout=557)      1.400   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (-4.752ns logic, 6.075ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X27Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.155ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.021ns (Levels of Logic = 2)
  Clock Path Delay:     1.321ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp413.IMUX.14
    SLICE_X27Y18.A2      net (fanout=1)        4.052   hi_in_3_IBUF
    SLICE_X27Y18.A       Tilo                  0.259   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X27Y19.SR      net (fanout=2)        0.743   host/core0/core0/hi_cmd<2>_2
    SLICE_X27Y19.CLK     Tsrck                 0.410   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      7.021ns (2.226ns logic, 4.795ns route)
                                                       (31.7% logic, 68.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y19.CLK     net (fanout=557)      1.398   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.321ns (-4.752ns logic, 6.073ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X27Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.236ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.942ns (Levels of Logic = 2)
  Clock Path Delay:     1.323ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp413.IMUX.14
    SLICE_X27Y18.A2      net (fanout=1)        4.052   hi_in_3_IBUF
    SLICE_X27Y18.AMUX    Tilo                  0.337   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X27Y18.SR      net (fanout=2)        0.586   host/core0/core0/hi_cmd<2>_0
    SLICE_X27Y18.CLK     Tsrck                 0.410   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.942ns (2.304ns logic, 4.638ns route)
                                                       (33.2% logic, 66.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y18.CLK     net (fanout=557)      1.400   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (-4.752ns logic, 6.075ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X26Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.378ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.094ns (Levels of Logic = 2)
  Clock Path Delay:     1.141ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp413.IMUX.14
    SLICE_X27Y18.A2      net (fanout=1)        1.977   hi_in_3_IBUF
    SLICE_X27Y18.AMUX    Tilo                  0.203   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X26Y19.SR      net (fanout=2)        0.124   host/core0/core0/hi_cmd<2>_0
    SLICE_X26Y19.CLK     Tcksr       (-Th)    -0.027   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.094ns (0.993ns logic, 2.101ns route)
                                                       (32.1% logic, 67.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y19.CLK     net (fanout=557)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (-1.826ns logic, 2.967ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X27Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.382ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.098ns (Levels of Logic = 2)
  Clock Path Delay:     1.141ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp413.IMUX.14
    SLICE_X27Y18.A2      net (fanout=1)        1.977   hi_in_3_IBUF
    SLICE_X27Y18.A       Tilo                  0.156   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X27Y19.SR      net (fanout=2)        0.333   host/core0/core0/hi_cmd<2>_2
    SLICE_X27Y19.CLK     Tcksr       (-Th)     0.131   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.098ns (0.788ns logic, 2.310ns route)
                                                       (25.4% logic, 74.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y19.CLK     net (fanout=557)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (-1.826ns logic, 2.967ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X27Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.393ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.111ns (Levels of Logic = 2)
  Clock Path Delay:     1.143ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp413.IMUX.14
    SLICE_X27Y18.A2      net (fanout=1)        1.977   hi_in_3_IBUF
    SLICE_X27Y18.AMUX    Tilo                  0.203   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X27Y18.SR      net (fanout=2)        0.299   host/core0/core0/hi_cmd<2>_0
    SLICE_X27Y18.CLK     Tcksr       (-Th)     0.131   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (0.835ns logic, 2.276ns route)
                                                       (26.8% logic, 73.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y18.CLK     net (fanout=557)      0.722   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.143ns (-1.826ns logic, 2.969ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.785ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X24Y19.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.345ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.832ns (Levels of Logic = 4)
  Clock Path Delay:     1.322ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp413.IMUX.13
    SLICE_X27Y19.A5      net (fanout=2)        3.885   hi_in_2_IBUF
    SLICE_X27Y19.AMUX    Tilo                  0.337   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X24Y19.C6      net (fanout=1)        0.346   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X24Y19.C       Tilo                  0.235   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X24Y19.D5      net (fanout=1)        0.251   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X24Y19.CLK     Tas                   0.221   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.832ns (2.350ns logic, 4.482ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y19.CLK     net (fanout=557)      1.399   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (-4.752ns logic, 6.074ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X26Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.832ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.346ns (Levels of Logic = 2)
  Clock Path Delay:     1.323ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp413.IMUX.13
    SLICE_X26Y19.D4      net (fanout=2)        3.964   hi_in_2_IBUF
    SLICE_X26Y19.D       Tilo                  0.254   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X26Y18.AX      net (fanout=1)        0.486   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X26Y18.CLK     Tdick                 0.085   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.346ns (1.896ns logic, 4.450ns route)
                                                       (29.9% logic, 70.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y18.CLK     net (fanout=557)      1.400   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (-4.752ns logic, 6.075ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X27Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.917ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.261ns (Levels of Logic = 2)
  Clock Path Delay:     1.323ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp413.IMUX.13
    SLICE_X27Y19.A5      net (fanout=2)        3.885   hi_in_2_IBUF
    SLICE_X27Y19.A       Tilo                  0.259   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X27Y18.AX      net (fanout=1)        0.446   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X27Y18.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.261ns (1.930ns logic, 4.331ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y18.CLK     net (fanout=557)      1.400   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (-4.752ns logic, 6.075ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X27Y19.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.197ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.913ns (Levels of Logic = 2)
  Clock Path Delay:     1.141ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp413.IMUX.13
    SLICE_X27Y19.A5      net (fanout=2)        1.935   hi_in_2_IBUF
    SLICE_X27Y19.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (0.978ns logic, 1.935ns route)
                                                       (33.6% logic, 66.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y19.CLK     net (fanout=557)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (-1.826ns logic, 2.967ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X26Y19.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.212ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.928ns (Levels of Logic = 2)
  Clock Path Delay:     1.141ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp413.IMUX.13
    SLICE_X26Y19.D4      net (fanout=2)        1.968   hi_in_2_IBUF
    SLICE_X26Y19.CLK     Tah         (-Th)    -0.197   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (0.960ns logic, 1.968ns route)
                                                       (32.8% logic, 67.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y19.CLK     net (fanout=557)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (-1.826ns logic, 2.967ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X27Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.380ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.098ns (Levels of Logic = 2)
  Clock Path Delay:     1.143ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp413.IMUX.13
    SLICE_X27Y19.A5      net (fanout=2)        1.935   hi_in_2_IBUF
    SLICE_X27Y19.A       Tilo                  0.156   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X27Y18.AX      net (fanout=1)        0.185   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X27Y18.CLK     Tckdi       (-Th)    -0.059   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.098ns (0.978ns logic, 2.120ns route)
                                                       (31.6% logic, 68.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y18.CLK     net (fanout=557)      0.722   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.143ns (-1.826ns logic, 2.969ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.897ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X24Y19.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.233ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.944ns (Levels of Logic = 4)
  Clock Path Delay:     1.322ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp413.IMUX.12
    SLICE_X27Y19.A3      net (fanout=2)        4.997   hi_in_1_IBUF
    SLICE_X27Y19.AMUX    Tilo                  0.337   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X24Y19.C6      net (fanout=1)        0.346   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X24Y19.C       Tilo                  0.235   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X24Y19.D5      net (fanout=1)        0.251   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X24Y19.CLK     Tas                   0.221   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.944ns (2.350ns logic, 5.594ns route)
                                                       (29.6% logic, 70.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y19.CLK     net (fanout=557)      1.399   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (-4.752ns logic, 6.074ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X26Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.355ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.823ns (Levels of Logic = 2)
  Clock Path Delay:     1.323ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp413.IMUX.12
    SLICE_X26Y19.D1      net (fanout=2)        5.441   hi_in_1_IBUF
    SLICE_X26Y19.D       Tilo                  0.254   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X26Y18.AX      net (fanout=1)        0.486   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X26Y18.CLK     Tdick                 0.085   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      7.823ns (1.896ns logic, 5.927ns route)
                                                       (24.2% logic, 75.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y18.CLK     net (fanout=557)      1.400   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (-4.752ns logic, 6.075ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X27Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.805ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.373ns (Levels of Logic = 2)
  Clock Path Delay:     1.323ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp413.IMUX.12
    SLICE_X27Y19.A3      net (fanout=2)        4.997   hi_in_1_IBUF
    SLICE_X27Y19.A       Tilo                  0.259   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X27Y18.AX      net (fanout=1)        0.446   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X27Y18.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      7.373ns (1.930ns logic, 5.443ns route)
                                                       (26.2% logic, 73.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y18.CLK     net (fanout=557)      1.400   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (-4.752ns logic, 6.075ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X27Y19.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.971ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.687ns (Levels of Logic = 2)
  Clock Path Delay:     1.141ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp413.IMUX.12
    SLICE_X27Y19.A3      net (fanout=2)        2.709   hi_in_1_IBUF
    SLICE_X27Y19.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.687ns (0.978ns logic, 2.709ns route)
                                                       (26.5% logic, 73.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y19.CLK     net (fanout=557)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (-1.826ns logic, 2.967ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X27Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.154ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.872ns (Levels of Logic = 2)
  Clock Path Delay:     1.143ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp413.IMUX.12
    SLICE_X27Y19.A3      net (fanout=2)        2.709   hi_in_1_IBUF
    SLICE_X27Y19.A       Tilo                  0.156   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X27Y18.AX      net (fanout=1)        0.185   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X27Y18.CLK     Tckdi       (-Th)    -0.059   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.872ns (0.978ns logic, 2.894ns route)
                                                       (25.3% logic, 74.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y18.CLK     net (fanout=557)      0.722   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.143ns (-1.826ns logic, 2.969ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X26Y19.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.201ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.917ns (Levels of Logic = 2)
  Clock Path Delay:     1.141ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp413.IMUX.12
    SLICE_X26Y19.D1      net (fanout=2)        2.957   hi_in_1_IBUF
    SLICE_X26Y19.CLK     Tah         (-Th)    -0.197   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.917ns (0.960ns logic, 2.957ns route)
                                                       (24.5% logic, 75.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y19.CLK     net (fanout=557)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (-1.826ns logic, 2.967ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.720ns.
--------------------------------------------------------------------------------

Paths for end point host/delays[5].fdrein0 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          host/delays[5].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       host/delays[5].iobf0/IBUF
                                                       ProtoComp409.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   host/iobf0_hi_datain<5>
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   host/delays[5].iodelay_inst
                                                       host/delays[5].iodelay_inst
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   host/iodly0_datain<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   host/hi_datain<5>
                                                       ProtoComp480.D2OFFBYP_SRC.5
                                                       host/delays[5].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y0.CLK0    net (fanout=557)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.752ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[15].fdrein0 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          host/delays[15].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to host/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       host/delays[15].iobf0/IBUF
                                                       ProtoComp409.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   host/iobf0_hi_datain<15>
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   host/delays[15].iodelay_inst
                                                       host/delays[15].iodelay_inst
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   host/iodly0_datain<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   host/hi_datain<15>
                                                       ProtoComp480.D2OFFBYP_SRC.15
                                                       host/delays[15].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X25Y1.CLK0    net (fanout=557)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.752ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[11].fdrein0 (ILOGIC_X7Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.131ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<11> (PAD)
  Destination:          host/delays[11].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.907ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<11> to host/delays[11].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB6.I                Tiopi                 1.557   hi_inout<11>
                                                       hi_inout<11>
                                                       host/delays[11].iobf0/IBUF
                                                       ProtoComp409.IMUX.12
    IODELAY_X7Y0.IDATAIN net (fanout=1)        0.153   host/iobf0_hi_datain<11>
    IODELAY_X7Y0.DATAOUT Tioddo_IDATAIN        5.082   host/delays[11].iodelay_inst
                                                       host/delays[11].iodelay_inst
    ILOGIC_X7Y0.DDLY     net (fanout=1)        0.007   host/iodly0_datain<11>
    ILOGIC_X7Y0.CLK0     Tidockd               0.532   host/hi_datain<11>
                                                       ProtoComp480.D2OFFBYP_SRC.11
                                                       host/delays[11].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[11].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X7Y0.CLK0     net (fanout=557)      1.984   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (-4.752ns logic, 6.659ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point host/delays[8].fdrein0 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          host/delays[8].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.429ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to host/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       host/delays[8].iobf0/IBUF
                                                       ProtoComp409.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   host/iobf0_hi_datain<8>
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   host/delays[8].iodelay_inst
                                                       host/delays[8].iodelay_inst
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   host/iodly0_datain<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   host/hi_datain<8>
                                                       ProtoComp480.D2OFFBYP_SRC.8
                                                       host/delays[8].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X8Y3.CLK0     net (fanout=557)      1.008   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (-1.826ns logic, 3.255ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[2].fdrein0 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          host/delays[2].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to host/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       host/delays[2].iobf0/IBUF
                                                       ProtoComp409.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   host/iobf0_hi_datain<2>
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   host/delays[2].iodelay_inst
                                                       host/delays[2].iodelay_inst
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   host/iodly0_datain<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<2>
                                                       ProtoComp480.D2OFFBYP_SRC.2
                                                       host/delays[2].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X14Y3.CLK0    net (fanout=557)      0.989   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.826ns logic, 3.236ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[3].fdrein0 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          host/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.408ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       host/delays[3].iobf0/IBUF
                                                       ProtoComp409.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   host/iobf0_hi_datain<3>
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   host/delays[3].iodelay_inst
                                                       host/delays[3].iodelay_inst
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   host/iodly0_datain<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<3>
                                                       ProtoComp480.D2OFFBYP_SRC.3
                                                       host/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y2.CLK0    net (fanout=557)      0.987   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (-1.826ns logic, 3.234ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.778ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (Y7.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.852ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[8].fdreout0 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.263ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[8].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=557)      2.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (-5.511ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: host/delays[8].fdreout0 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.OQ       Tockq                 1.080   host/fdreout0_hi_dataout<8>
                                                       host/delays[8].fdreout0
    Y7.O                 net (fanout=1)        0.438   host/fdreout0_hi_dataout<8>
    Y7.PAD               Tioop                 2.722   hi_inout<8>
                                                       host/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.233ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[8].fdreout1 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.263ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[8].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=557)      2.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (-5.511ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: host/delays[8].fdreout1 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.TQ       Tockq                 0.699   host/fdreout0_hi_dataout<8>
                                                       host/delays[8].fdreout1
    Y7.T                 net (fanout=1)        0.438   host/fdreout1_hi_drive<8>
    Y7.PAD               Tiotp                 2.722   hi_inout<8>
                                                       host/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (Y13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.872ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout0 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.243ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=557)      2.382   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (-5.511ns logic, 7.754ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout0 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    Y13.O                net (fanout=1)        0.438   host/fdreout0_hi_dataout<2>
    Y13.PAD              Tioop                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.253ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout1 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.243ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=557)      2.382   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (-5.511ns logic, 7.754ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout1 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout1
    Y13.T                net (fanout=1)        0.438   host/fdreout1_hi_drive<2>
    Y13.PAD              Tiotp                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (AB18.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.873ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.242ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=557)      2.381   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (-5.511ns logic, 7.753ns route)

  Maximum Data Path at Slow Process Corner: host/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout0
    AB18.O               net (fanout=1)        0.438   host/fdreout0_hi_dataout<3>
    AB18.PAD             Tioop                 2.722   hi_inout<3>
                                                       host/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.254ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.242ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=557)      2.381   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (-5.511ns logic, 7.753ns route)

  Maximum Data Path at Slow Process Corner: host/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout1
    AB18.T               net (fanout=1)        0.438   host/fdreout1_hi_drive<3>
    AB18.PAD             Tiotp                 2.722   hi_inout<3>
                                                       host/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.052ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[15].fdreout0 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=557)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.699ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/delays[15].fdreout0 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout0
    AA20.O               net (fanout=1)        0.268   host/fdreout0_hi_dataout<15>
    AA20.PAD             Tioop                 1.396   hi_inout<15>
                                                       host/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.944ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[15].fdreout1 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[15].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=557)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.699ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/delays[15].fdreout1 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout1
    AA20.T               net (fanout=1)        0.268   host/fdreout1_hi_drive<15>
    AA20.PAD             Tiotp                 1.396   hi_inout<15>
                                                       host/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<5> (V15.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.053ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[5].fdreout0 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.328ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=557)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (-1.699ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/delays[5].fdreout0 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout0
    V15.O                net (fanout=1)        0.268   host/fdreout0_hi_dataout<5>
    V15.PAD              Tioop                 1.396   hi_inout<5>
                                                       host/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.945ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[5].fdreout1 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.328ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[5].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=557)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (-1.699ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/delays[5].fdreout1 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout1
    V15.T                net (fanout=1)        0.268   host/fdreout1_hi_drive<5>
    V15.PAD              Tiotp                 1.396   hi_inout<5>
                                                       host/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<11> (AB6.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.074ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[11].fdreout0 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.349ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[11].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X7Y0.CLK0     net (fanout=557)      0.955   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (-1.699ns logic, 3.048ns route)

  Minimum Data Path at Fast Process Corner: host/delays[11].fdreout0 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.OQ       Tockq                 0.336   host/fdreout0_hi_dataout<11>
                                                       host/delays[11].fdreout0
    AB6.O                net (fanout=1)        0.268   host/fdreout0_hi_dataout<11>
    AB6.PAD              Tioop                 1.396   hi_inout<11>
                                                       host/delays[11].iobf0/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.966ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[11].fdreout1 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.349ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[11].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp413.IMUX.11
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X7Y0.CLK0     net (fanout=557)      0.955   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (-1.699ns logic, 3.048ns route)

  Minimum Data Path at Fast Process Corner: host/delays[11].fdreout1 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.TQ       Tockq                 0.228   host/fdreout0_hi_dataout<11>
                                                       host/delays[11].fdreout1
    AB6.T                net (fanout=1)        0.268   host/fdreout1_hi_drive<11>
    AB6.PAD              Tiotp                 1.396   hi_inout<11>
                                                       host/delays[11].iobf0/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     17.959ns|            0|            0|            3|        42975|
| TS_host_dcm_clk0              |     20.830ns|     17.959ns|          N/A|            0|            0|        42975|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK3                    |     10.000ns|    428.113ns|   5830.000ns|           39|          461|        25977|     10850317|
| TS_SDRAM_FIFO_inst_memc3_infra|     12.800ns|     11.920ns|          N/A|            0|            0|        13623|            0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in                          |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_180     |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_0       |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      6.400ns|   3731.200ns|          N/A|            9|            0|         4315|            0|
| structure_inst_clk0_bufg_in   |             |             |             |             |             |             |             |
| TS_variable_freq_clk_generator|     11.905ns|     17.594ns|          N/A|          452|            0|     10832379|            0|
| _inst_clkout_i                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    6.897(R)|      SLOW  |   -2.271(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.785(R)|      SLOW  |   -1.497(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    6.175(R)|      SLOW  |   -1.678(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    9.633(R)|      SLOW  |   -1.588(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    9.808(R)|      SLOW  |   -1.767(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    9.190(R)|      SLOW  |   -1.561(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    9.146(R)|      SLOW  |   -1.611(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.642(R)|      SLOW  |   -0.471(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.730(R)|      SLOW  |         2.968(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.730(R)|      SLOW  |         2.968(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.758(R)|      SLOW  |         2.996(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.757(R)|      SLOW  |         2.995(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.757(R)|      SLOW  |         2.995(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.707(R)|      SLOW  |         2.945(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.778(R)|      SLOW  |         3.016(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.757(R)|      SLOW  |         2.995(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.757(R)|      SLOW  |         2.995(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.706(R)|      SLOW  |         2.944(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         9.546(R)|      SLOW  |         4.716(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1_in        |   20.421|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   17.959|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.535; Ideal Clock Offset To Actual Clock 2.464; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    9.146(R)|      SLOW  |   -1.611(R)|      FAST  |    4.184|    9.111|       -2.464|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.146|         -  |      -1.611|         -  |    4.184|    9.111|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.629; Ideal Clock Offset To Actual Clock 2.461; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    9.190(R)|      SLOW  |   -1.561(R)|      FAST  |    4.140|    9.061|       -2.461|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.190|         -  |      -1.561|         -  |    4.140|    9.061|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.041; Ideal Clock Offset To Actual Clock 2.872; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    9.808(R)|      SLOW  |   -1.767(R)|      FAST  |    3.522|    9.267|       -2.872|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.808|         -  |      -1.767|         -  |    3.522|    9.267|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.045; Ideal Clock Offset To Actual Clock 2.695; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    9.633(R)|      SLOW  |   -1.588(R)|      FAST  |    3.697|    9.088|       -2.695|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.633|         -  |      -1.588|         -  |    3.697|    9.088|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.497; Ideal Clock Offset To Actual Clock 0.212; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    6.175(R)|      SLOW  |   -1.678(R)|      FAST  |    7.955|    8.378|       -0.212|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.175|         -  |      -1.678|         -  |    7.955|    8.378|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.288; Ideal Clock Offset To Actual Clock -0.074; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.785(R)|      SLOW  |   -1.497(R)|      FAST  |    8.345|    8.197|        0.074|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.785|         -  |      -1.497|         -  |    8.345|    8.197|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.626; Ideal Clock Offset To Actual Clock 0.869; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    6.897(R)|      SLOW  |   -2.271(R)|      FAST  |    7.233|    8.971|       -0.869|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.897|         -  |      -2.271|         -  |    7.233|    8.971|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.249; Ideal Clock Offset To Actual Clock -1.820; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<1>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<4>       |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<5>       |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
hi_inout<6>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<7>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<8>       |    5.642(R)|      SLOW  |   -0.471(R)|      FAST  |    4.188|    0.471|        1.859|
hi_inout<9>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<10>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<11>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<12>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<13>      |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<14>      |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<15>      |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.720|         -  |      -0.471|         -  |    4.110|    0.471|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        9.546|      SLOW  |        4.716|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.072 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.730|      SLOW  |        2.968|      FAST  |         0.024|
hi_inout<1>                                    |        6.730|      SLOW  |        2.968|      FAST  |         0.024|
hi_inout<2>                                    |        6.758|      SLOW  |        2.996|      FAST  |         0.052|
hi_inout<3>                                    |        6.757|      SLOW  |        2.995|      FAST  |         0.051|
hi_inout<4>                                    |        6.757|      SLOW  |        2.995|      FAST  |         0.051|
hi_inout<5>                                    |        6.707|      SLOW  |        2.945|      FAST  |         0.001|
hi_inout<6>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<7>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<8>                                    |        6.778|      SLOW  |        3.016|      FAST  |         0.072|
hi_inout<9>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<10>                                   |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<11>                                   |        6.728|      SLOW  |        2.966|      FAST  |         0.022|
hi_inout<12>                                   |        6.728|      SLOW  |        2.966|      FAST  |         0.022|
hi_inout<13>                                   |        6.757|      SLOW  |        2.995|      FAST  |         0.051|
hi_inout<14>                                   |        6.757|      SLOW  |        2.995|      FAST  |         0.051|
hi_inout<15>                                   |        6.706|      SLOW  |        2.944|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+



Table of Timegroups:
-------------------
TimeGroup variable_freq_clk_generator_inst_clkout_i:
Blocks
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2   
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3   
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4   
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5   
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6   
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7   
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_8   
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_9   
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_10  
 TTL_out_user_10_1                                                                
 TTL_out_user_11_1                                                                
 TTL_out_user_12_1                                                                
 TTL_out_user_13_1                                                                
 TTL_out_user_14_1                                                                
 TTL_out_user_15_1                                                                
 TTL_out_user_8_1                                                                
 TTL_out_user_9_1                                                                
 variable_freq_clk_generator_inst/BUFG_1                                               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2                     
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3                     
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4                     
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5                     
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6                     
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7                     
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8                     
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9                     
 loop_aux_cmd_index_2_4                                                                
 loop_aux_cmd_index_2_5                                                                
 loop_aux_cmd_index_2_6                                                                
 loop_aux_cmd_index_2_7                                                                
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN                       
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_4          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_5          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_6          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_7          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_1          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_2          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_3          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0   
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1   
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0             
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_1             
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_2             
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_4             
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_3             
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0         
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1         
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg                       
 loop_aux_cmd_index_2_8                                                                
 loop_aux_cmd_index_2_9                                                                
 aux_cmd_D_6                                                                
 aux_cmd_D_7                                                                
 aux_cmd_D_8                                                                
 aux_cmd_D_9                                                                
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_8          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_9          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_10         
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_5             
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_6             
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_7             
 max_aux_cmd_index_3_4                                                                
 max_aux_cmd_index_3_5                                                                
 max_aux_cmd_index_3_6                                                                
 max_aux_cmd_index_3_7                                                                
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_4          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_5          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_6          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_7          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_8          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_9          
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_10         
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_8             
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_9             
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_10            
 loop_aux_cmd_index_1_8                                                                
 loop_aux_cmd_index_1_9                                                                
 loop_aux_cmd_index_3_4                                                                
 loop_aux_cmd_index_3_5                                                                
 loop_aux_cmd_index_3_6                                                                
 loop_aux_cmd_index_3_7                                                                
 max_aux_cmd_index_3_0                                                                
 max_aux_cmd_index_3_1                                                                
 max_aux_cmd_index_3_2                                                                
 max_aux_cmd_index_3_3                                                                
 aux_cmd_bank_3_B_0                                                                
 aux_cmd_bank_3_B_1                                                                
 aux_cmd_bank_3_B_2                                                                
 aux_cmd_bank_3_B_3                                                                
 aux_cmd_bank_3_C_0                                                                
 aux_cmd_bank_3_C_1                                                                
 aux_cmd_bank_3_C_2                                                                
 aux_cmd_bank_3_C_3                                                                
 loop_aux_cmd_index_3_8                                                                
 loop_aux_cmd_index_3_9                                                                
 MOSI_cmd_D_11                                                                
 MOSI_cmd_D_12                                                                
 MOSI_cmd_D_13                                                                
 MOSI_cmd_B_8                                                                
 MOSI_cmd_B_9                                                                
 MOSI_cmd_B_10                                                                
 MOSI_cmd_B_11                                                                
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1                    
 loop_aux_cmd_index_1_4                                                                
 loop_aux_cmd_index_1_5                                                                
 loop_aux_cmd_index_1_6                                                                
 loop_aux_cmd_index_1_7                                                                
 aux_cmd_bank_3_A_0                                                                
 aux_cmd_bank_3_A_1                                                                
 aux_cmd_bank_3_D_0                                                                
 aux_cmd_bank_3_D_1                                                                
 aux_cmd_bank_3_D_2                                                                
 aux_cmd_bank_3_D_3                                                                
 loop_aux_cmd_index_3_0                                                                
 loop_aux_cmd_index_3_1                                                                
 loop_aux_cmd_index_3_2                                                                
 loop_aux_cmd_index_3_3                                                                
 MOSI_cmd_D_7                                                                
 MOSI_cmd_D_6                                                                
 MOSI_cmd_D_8                                                                
 MOSI_cmd_D_9                                                                
 MOSI_cmd_D_10                                                                
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3               
 loop_aux_cmd_index_2_0                                                                
 loop_aux_cmd_index_2_1                                                                
 loop_aux_cmd_index_2_2                                                                
 loop_aux_cmd_index_2_3                                                                
 max_aux_cmd_index_3_8                                                                
 max_aux_cmd_index_3_9                                                                
 aux_cmd_bank_3_A_2                                                                
 aux_cmd_bank_3_A_3                                                                
 aux_cmd_D_10                                                                
 aux_cmd_D_12                                                                
 aux_cmd_D_13                                                                
 aux_cmd_D_14                                                                
 DAC_register_1_8                                                                
 DAC_register_1_9                                                                
 aux_cmd_B_8                                                                
 aux_cmd_B_9                                                                
 aux_cmd_B_10                                                                
 aux_cmd_B_11                                                                
 aux_cmd_C_12                                                                
 aux_cmd_C_8                                                                
 aux_cmd_C_13                                                                
 aux_cmd_C_9                                                                
 aux_cmd_C_14                                                                
 aux_cmd_C_10                                                                
 aux_cmd_C_15                                                                
 aux_cmd_C_11                                                                
 DAC_register_1_5                                                                
 max_aux_cmd_index_2_8                                                                
 max_aux_cmd_index_2_9                                                                
 loop_aux_cmd_index_1_0                                                                
 loop_aux_cmd_index_1_1                                                                
 loop_aux_cmd_index_1_2                                                                
 loop_aux_cmd_index_1_3                                                                
 aux_cmd_index_3_5                                                                
 aux_cmd_index_3_6                                                                
 aux_cmd_index_3_3                                                                
 aux_cmd_index_3_4                                                                
 aux_cmd_index_2_7                                                                
 aux_cmd_index_2_8                                                                
 DAC_manual_12                                                                
 DAC_manual_13                                                                
 DAC_manual_14                                                                
 DAC_manual_15                                                                
 aux_cmd_B_6                                                                
 aux_cmd_B_7                                                                
 aux_cmd_B_5                                                                
 aux_cmd_B_4                                                                
 MOSI_cmd_C_8                                                                
 MOSI_cmd_C_9                                                                
 MOSI_cmd_C_10                                                                
 MOSI_cmd_C_11                                                                
 MOSI_cmd_C_12                                                                
 MOSI_cmd_C_13                                                                
 MOSI_cmd_C_1                                                                
 MOSI_cmd_C_15                                                                
 DAC_register_3_14                                                                
 DAC_register_1_6                                                                
 DAC_register_1_4                                                                
 DAC_register_1_3                                                                
 DAC_register_1_1                                                                
 DAC_register_1_11                                                                
 DAC_register_1_7                                                                
 DAC_register_1_2                                                                
 DAC_register_1_15                                                                
 DAC_register_1_14                                                                
 DAC_register_1_12                                                                
 DAC_register_1_13                                                                
 max_aux_cmd_index_2_4                                                                
 max_aux_cmd_index_2_5                                                                
 max_aux_cmd_index_2_6                                                                
 max_aux_cmd_index_2_7                                                                
 aux_cmd_index_2_5                                                                
 aux_cmd_index_2_6                                                                
 RAM_addr_rd_8                                                                
 RAM_addr_rd_9                                                                
 aux_cmd_index_3_0                                                                
 aux_cmd_index_3_1                                                                
 aux_cmd_index_3_2                                                                
 aux_cmd_A_8                                                                
 aux_cmd_A_9                                                                
 aux_cmd_A_10                                                                
 aux_cmd_A_11                                                                
 aux_cmd_D_3                                                                
 aux_cmd_D_11                                                                
 aux_cmd_D_4                                                                
 aux_cmd_D_5                                                                
 aux_cmd_C_4                                                                
 aux_cmd_C_5                                                                
 aux_cmd_C_6                                                                
 aux_cmd_C_7                                                                
 aux_cmd_C_0                                                                
 aux_cmd_C_1                                                                
 aux_cmd_C_2                                                                
 aux_cmd_C_3                                                                
 aux_cmd_D_15                                                                
 MOSI_cmd_C_0                                                                
 MOSI_cmd_C_3                                                                
 MOSI_cmd_C_2                                                                
 MOSI_cmd_C_5                                                                
 MOSI_cmd_C_4                                                                
 MOSI_cmd_C_7                                                                
 MOSI_cmd_C_6                                                                
 DAC_pre_register_1_12                                                                
 DAC_pre_register_1_13                                                                
 DAC_pre_register_1_14                                                                
 DAC_pre_register_1_15                                                                
 FIFO_data_in_12                                                                
 FIFO_data_in_13                                                                
 DAC_register_3_2                                                                
 DAC_register_3_6                                                                
 DAC_register_3_13                                                                
 DAC_register_3_10                                                                
 data_stream_TTL_out_0                                                                
 DAC_register_1_0                                                                
 DAC_register_1_10                                                                
 aux_cmd_bank_2_C_0                                                                
 aux_cmd_bank_2_C_1                                                                
 aux_cmd_bank_2_C_2                                                                
 aux_cmd_bank_2_C_3                                                                
 aux_cmd_bank_2_A_0                                                                
 aux_cmd_bank_2_A_1                                                                
 aux_cmd_bank_2_D_0                                                                
 aux_cmd_bank_2_D_1                                                                
 aux_cmd_bank_2_D_2                                                                
 aux_cmd_bank_2_D_3                                                                
 aux_cmd_index_1_3                                                                
 aux_cmd_index_1_2                                                                
 aux_cmd_index_2_3                                                                
 MOSI_cmd_A_12                                                                
 MOSI_cmd_A_13                                                                
 MOSI_cmd_A_1                                                                
 MOSI_cmd_A_15                                                                
 aux_cmd_A_12                                                                
 aux_cmd_A_13                                                                
 aux_cmd_A_14                                                                
 aux_cmd_A_15                                                                
 aux_cmd_D_0                                                                
 aux_cmd_D_1                                                                
 aux_cmd_D_2                                                                
 aux_cmd_B_0                                                                
 aux_cmd_B_1                                                                
 aux_cmd_B_2                                                                
 aux_cmd_B_3                                                                
 MOSI_cmd_B_12                                                                
 MOSI_cmd_B_13                                                                
 MOSI_cmd_A_14                                                                
 MOSI_cmd_B_14                                                                
 MOSI_cmd_B_1                                                                
 MOSI_cmd_B_15                                                                
 DAC_register_3_4                                                                
 DAC_register_3_1                                                                
 DAC_register_3_7                                                                
 DAC_register_3_5                                                                
 DAC_register_3_9                                                                
 DAC_register_3_8                                                                
 DAC_register_3_15                                                                
 DAC_register_3_12                                                                
 DAC_register_3_11                                                                
 max_aux_cmd_index_2_0                                                                
 max_aux_cmd_index_2_1                                                                
 max_aux_cmd_index_2_2                                                                
 max_aux_cmd_index_2_3                                                                
 aux_cmd_bank_2_A_2                                                                
 aux_cmd_bank_2_A_3                                                                
 aux_cmd_index_2_0                                                                
 aux_cmd_index_2_1                                                                
 aux_cmd_index_2_2                                                                
 aux_cmd_index_1_0                                                                
 aux_cmd_index_1_1                                                                
 RAM_addr_rd_4                                                                
 RAM_addr_rd_5                                                                
 RAM_addr_rd_6                                                                
 RAM_addr_rd_7                                                                
 RAM_addr_rd_0                                                                
 RAM_addr_rd_1                                                                
 RAM_addr_rd_2                                                                
 RAM_addr_rd_3                                                                
 aux_cmd_index_3_7                                                                
 aux_cmd_index_3_8                                                                
 MOSI_cmd_A_8                                                                
 MOSI_cmd_A_9                                                                
 MOSI_cmd_A_10                                                                
 MOSI_cmd_A_11                                                                
 aux_cmd_A_0                                                                
 aux_cmd_A_1                                                                
 aux_cmd_A_2                                                                
 aux_cmd_A_3                                                                
 aux_cmd_B_12                                                                
 aux_cmd_B_13                                                                
 aux_cmd_B_14                                                                
 aux_cmd_B_15                                                                
 MOSI_cmd_D_0                                                                
 MOSI_cmd_D_3                                                                
 MOSI_cmd_D_2                                                                
 MOSI_cmd_D_5                                                                
 MOSI_cmd_D_4                                                                
 DAC_register_3_3                                                                
 DAC_register_3_0                                                                
 aux_cmd_bank_2_B_0                                                                
 aux_cmd_bank_2_B_1                                                                
 aux_cmd_bank_2_B_2                                                                
 aux_cmd_bank_2_B_3                                                                
 aux_cmd_index_1_6                                                                
 aux_cmd_index_1_8                                                                
 aux_cmd_index_1_9                                                                
 aux_cmd_index_1_5                                                                
 aux_cmd_index_1_4                                                                
 aux_cmd_A_4                                                                
 aux_cmd_A_5                                                                
 aux_cmd_A_6                                                                
 aux_cmd_A_7                                                                
 MOSI_cmd_B_0                                                                
 MOSI_cmd_B_3                                                                
 MOSI_cmd_B_2                                                                
 MOSI_cmd_B_5                                                                
 MOSI_cmd_B_4                                                                
 MOSI_cmd_B_7                                                                
 MOSI_cmd_B_6                                                                
 DAC_pre_register_4_12                                                                
 DAC_pre_register_4_13                                                                
 DAC_pre_register_4_14                                                                
 DAC_pre_register_4_15                                                                
 DAC_pre_register_3_12                                                                
 DAC_pre_register_3_13                                                                
 DAC_pre_register_3_14                                                                
 DAC_pre_register_3_15                                                                
 FIFO_data_in_14                                                                
 FIFO_data_in_15                                                                
 aux_cmd_index_2_4                                                                
 aux_cmd_index_1_7                                                                
 MOSI_cmd_A_0                                                                
 MOSI_cmd_A_3                                                                
 MOSI_cmd_A_2                                                                
 MOSI_cmd_A_5                                                                
 MOSI_cmd_A_4                                                                
 MOSI_cmd_A_7                                                                
 MOSI_cmd_A_6                                                                
 MOSI_A                                                                
 MOSI_B                                                                
 MOSI_C                                                                
 timestamp_12                                                                
 timestamp_13                                                                
 timestamp_14                                                                
 timestamp_15                                                                
 timestamp_28                                                                
 timestamp_29                                                                
 timestamp_30                                                                
 timestamp_31                                                                
 max_timestep_20                                                                
 max_timestep_21                                                                
 max_timestep_22                                                                
 max_timestep_23                                                                
 max_timestep_28                                                                
 max_timestep_24                                                                
 max_timestep_29                                                                
 max_timestep_25                                                                
 max_timestep_30                                                                
 max_timestep_26                                                                
 max_timestep_31                                                                
 max_timestep_27                                                                
 timestamp_0                                                                
 timestamp_1                                                                
 timestamp_2                                                                
 timestamp_3                                                                
 timestamp_4                                                                
 timestamp_5                                                                
 timestamp_6                                                                
 timestamp_7                                                                
 timestamp_8                                                                
 timestamp_9                                                                
 timestamp_10                                                                
 timestamp_11                                                                
 timestamp_16                                                                
 timestamp_17                                                                
 timestamp_18                                                                
 timestamp_19                                                                
 timestamp_20                                                                
 timestamp_21                                                                
 timestamp_22                                                                
 timestamp_23                                                                
 timestamp_24                                                                
 timestamp_25                                                                
 timestamp_26                                                                
 timestamp_27                                                                
 DAC_pre_register_1_4                                                                
 DAC_pre_register_1_5                                                                
 DAC_pre_register_1_6                                                                
 DAC_pre_register_1_7                                                                
 DAC_pre_register_8_12                                                                
 DAC_pre_register_8_13                                                                
 DAC_pre_register_8_14                                                                
 DAC_pre_register_8_15                                                                
 DAC_pre_register_1_0                                                                
 DAC_pre_register_1_1                                                                
 DAC_pre_register_1_2                                                                
 DAC_pre_register_1_3                                                                
 max_timestep_4                                                                
 max_timestep_5                                                                
 max_timestep_6                                                                
 max_timestep_7                                                                
 max_timestep_12                                                                
 max_timestep_13                                                                
 max_timestep_14                                                                
 max_timestep_15                                                                
 result_DDR_C1_14                                                                
 result_DDR_C1_15                                                                
 in4x_D1_4                                                                
 in4x_D1_5                                                                
 in4x_D1_6                                                                
 in4x_D1_7                                                                
 FIFO_data_in_10                                                                
 FIFO_data_in_11                                                                
 MOSI_cmd_C_14                                                                
 MOSI_cmd_D_14                                                                
 MOSI_cmd_D_1                                                                
 MOSI_cmd_D_15                                                                
 data_stream_7_en                                                                
 DAC_output_3/DAC_DIN                                                                
 DAC_output_1/DAC_DIN                                                                
 max_timestep_16                                                                
 max_timestep_17                                                                
 max_timestep_18                                                                
 max_timestep_19                                                                
 max_timestep_8                                                                
 max_timestep_9                                                                
 max_timestep_10                                                                
 max_timestep_11                                                                
 in4x_B1_4                                                                
 in4x_B1_5                                                                
 in4x_B1_6                                                                
 in4x_B1_7                                                                
 result_B2_14                                                                
 result_B2_15                                                                
 external_fast_settle_prev                                                             
 MOSI_D                                                                
 data_stream_6_en                                                                
 data_stream_8_en                                                                
 data_stream_5_en                                                                
 data_stream_TTL_out_2                                                                
 in4x_C1_4                                                                
 in4x_C1_5                                                                
 in4x_C1_6                                                                
 in4x_C1_7                                                                
 in4x_A1_4                                                                
 in4x_A1_5                                                                
 in4x_B2_4                                                                
 in4x_B2_5                                                                
 in4x_B2_6                                                                
 in4x_B2_7                                                                
 result_C2_14                                                                
 result_C2_15                                                                
 result_D1_14                                                                
 result_D1_15                                                                
 in4x_C2_0                                                                
 in4x_C2_1                                                                
 in4x_C2_2                                                                
 in4x_C2_3                                                                
 in4x_A1_2                                                                
 in4x_A1_3                                                                
 in4x_D1_0                                                                
 in4x_D1_1                                                                
 in4x_D1_2                                                                
 in4x_D1_3                                                                
 FIFO_data_in_5                                                                
 FIFO_data_in_6                                                                
 DAC_pre_register_7_12                                                                
 DAC_pre_register_7_13                                                                
 DAC_pre_register_7_14                                                                
 DAC_pre_register_7_15                                                                
 DAC_pre_register_3_0                                                                
 DAC_pre_register_3_1                                                                
 DAC_pre_register_3_2                                                                
 DAC_pre_register_3_3                                                                
 data_stream_4_en                                                                
 data_stream_2_en                                                                
 in4x_C2_4                                                                
 in4x_C2_5                                                                
 in4x_C2_6                                                                
 in4x_C2_7                                                                
 in4x_A1_6                                                                
 in4x_A1_7                                                                
 in4x_D2_3                                                                
 in4x_D2_4                                                                
 in4x_D2_5                                                                
 in4x_D2_6                                                                
 result_DDR_C2_14                                                                
 result_DDR_C2_15                                                                
 result_DDR_D1_14                                                                
 result_DDR_D1_15                                                                
 in4x_B2_0                                                                
 in4x_B2_1                                                                
 in4x_B2_2                                                                
 in4x_B2_3                                                                
 DAC_pre_register_3_4                                                                
 DAC_pre_register_3_5                                                                
 DAC_pre_register_3_6                                                                
 DAC_pre_register_3_7                                                                
 data_stream_3_en                                                                
 data_stream_1_en                                                                
 DAC_output_4/DAC_DIN                                                                
 DAC_output_2/DAC_DIN                                                                
 result_DDR_A2_14                                                                
 result_DDR_A2_15                                                                
 result_A2_14                                                                
 result_A2_15                                                                
 result_DDR_B2_14                                                                
 result_DDR_B2_15                                                                
 result_DDR_A1_14                                                                
 result_DDR_A1_15                                                                
 result_B1_14                                                                
 result_B1_15                                                                
 RAM_bank_sel_rd_0                                                                
 RAM_bank_sel_rd_1                                                                
 RAM_bank_sel_rd_2                                                                
 aux_cmd_index_2_9                                                                
 aux_cmd_index_3_9                                                                
 FIFO_data_in_3                                                                
 FIFO_data_in_4                                                                
 DAC_pre_register_2_12                                                                
 DAC_pre_register_2_13                                                                
 DAC_pre_register_2_14                                                                
 DAC_pre_register_2_15                                                                
 FIFO_data_in_1                                                                
 FIFO_data_in_2                                                                
 channel_MISO_0                                                                
 channel_MISO_1                                                                
 channel_MISO_2                                                                
 channel_MISO_3                                                                
 in4x_A2_4                                                                
 in4x_A2_5                                                                
 in4x_A2_6                                                                
 in4x_A2_7                                                                
 result_DDR_D2_14                                                                
 result_DDR_D2_15                                                                
 result_A1_14                                                                
 result_A1_15                                                                
 result_DDR_B1_14                                                                
 result_DDR_B1_15                                                                
 RAM_bank_sel_rd_3                                                                
 in4x_A2_0                                                                
 in4x_A2_1                                                                
 in4x_A2_2                                                                
 in4x_A2_3                                                                
 DAC_manual_4                                                                
 DAC_manual_5                                                                
 DAC_manual_6                                                                
 DAC_manual_7                                                                
 DAC_pre_register_1_8                                                                
 DAC_pre_register_1_9                                                                
 DAC_pre_register_1_10                                                                
 DAC_pre_register_1_11                                                                
 FIFO_data_in_7                                                                
 FIFO_data_in_9                                                                
 channel_5                                                                
 channel_MISO_4                                                                
 channel_MISO_5                                                                
 result_C1_14                                                                
 result_C1_15                                                                
 result_D2_14                                                                
 result_D2_15                                                                
 in4x_C1_0                                                                
 in4x_C1_1                                                                
 in4x_C1_2                                                                
 in4x_C1_3                                                                
 FIFO_data_in_0                                                                
 FIFO_data_in_8                                                                
 TTL_out_user_0                                                                
 TTL_out_user_1                                                                
 TTL_out_user_2                                                                
 TTL_out_user_3                                                                
 DAC_register_2_2                                                                
 DAC_register_2_1                                                                
 DAC_register_2_0                                                                
 DAC_register_2_6                                                                
 DAC_register_2_5                                                                
 DAC_register_2_4                                                                
 DAC_register_2_3                                                                
 DAC_register_2_15                                                                
 DAC_register_2_14                                                                
 DAC_register_2_8                                                                
 DAC_register_2_7                                                                
 DAC_register_2_11                                                                
 max_aux_cmd_index_1_8                                                                
 max_aux_cmd_index_1_9                                                                
 in4x_D2_7                                                                
 in4x_D2_8                                                                
 in4x_D2_9                                                                
 in4x_D2_10                                                                
 in4x_B1_0                                                                
 in4x_B1_1                                                                
 in4x_B1_2                                                                
 in4x_B1_3                                                                
 in4x_D2_0                                                                
 in4x_D2_1                                                                
 in4x_D2_2                                                                
 DAC_register_2_12                                                                
 DAC_register_2_9                                                                
 DAC_register_2_10                                                                
 DAC_register_2_13                                                                
 max_aux_cmd_index_1_4                                                                
 max_aux_cmd_index_1_5                                                                
 max_aux_cmd_index_1_6                                                                
 max_aux_cmd_index_1_7                                                                
 aux_cmd_bank_1_A_0                                                                
 aux_cmd_bank_1_A_1                                                                
 aux_cmd_bank_1_A_2                                                                
 aux_cmd_bank_1_A_3                                                                
 result_D1_12                                                                
 result_D1_13                                                                
 DAC_pre_register_6_12                                                                
 DAC_pre_register_6_13                                                                
 DAC_pre_register_6_14                                                                
 DAC_pre_register_6_15                                                                
 DAC_pre_register_2_0                                                                
 DAC_pre_register_2_1                                                                
 DAC_pre_register_2_2                                                                
 DAC_pre_register_2_3                                                                
 FIFO_write_to                                                                
 channel_0                                                                
 channel_1                                                                
 channel_2                                                                
 DAC_register_4_2                                                                
 max_timestep_0                                                                
 max_timestep_1                                                                
 max_timestep_2                                                                
 max_timestep_3                                                                
 aux_cmd_bank_1_D_0                                                                
 aux_cmd_bank_1_D_1                                                                
 aux_cmd_bank_1_D_2                                                                
 aux_cmd_bank_1_D_3                                                                
 aux_cmd_bank_1_B_0                                                                
 aux_cmd_bank_1_B_1                                                                
 aux_cmd_bank_1_B_2                                                                
 aux_cmd_bank_1_B_3                                                                
 data_stream_6_sel_0                                                                
 data_stream_6_sel_1                                                                
 data_stream_6_sel_2                                                                
 data_stream_6_sel_3                                                                
 in4x_A1_0                                                                
 in4x_A1_1                                                                
 DAC_pre_register_3_8                                                                
 DAC_pre_register_3_9                                                                
 DAC_pre_register_3_10                                                                
 DAC_pre_register_3_11                                                                
 DAC_pre_register_2_4                                                                
 DAC_pre_register_2_5                                                                
 DAC_pre_register_2_6                                                                
 DAC_pre_register_2_7                                                                
 DAC_pre_register_8_4                                                                
 DAC_pre_register_8_5                                                                
 DAC_pre_register_8_6                                                                
 DAC_pre_register_8_7                                                                
 DAC_register_4_10                                                                
 data_stream_TTL_out_3                                                                
 DAC_register_8_8                                                                
 SPI_running                                                                
 max_aux_cmd_index_1_0                                                                
 max_aux_cmd_index_1_1                                                                
 max_aux_cmd_index_1_2                                                                
 max_aux_cmd_index_1_3                                                                
 aux_cmd_bank_1_C_0                                                                
 aux_cmd_bank_1_C_1                                                                
 aux_cmd_bank_1_C_2                                                                
 aux_cmd_bank_1_C_3                                                                
 result_DDR_D1_12                                                                
 result_DDR_D1_13                                                                
 result_B1_12                                                                
 result_B1_13                                                                
 DAC_pre_register_8_0                                                                
 DAC_pre_register_8_1                                                                
 DAC_pre_register_8_2                                                                
 DAC_pre_register_8_3                                                                
 DAC_pre_register_4_0                                                                
 DAC_pre_register_4_1                                                                
 DAC_pre_register_4_2                                                                
 DAC_pre_register_4_3                                                                
 DAC_pre_register_5_12                                                                
 DAC_pre_register_5_13                                                                
 DAC_pre_register_5_14                                                                
 DAC_pre_register_5_15                                                                
 DAC_pre_register_7_4                                                                
 DAC_pre_register_7_5                                                                
 DAC_pre_register_7_6                                                                
 DAC_pre_register_7_7                                                                
 DAC_pre_register_6_0                                                                
 DAC_pre_register_6_1                                                                
 DAC_pre_register_6_2                                                                
 DAC_pre_register_6_3                                                                
 DAC_register_4_7                                                                
 DAC_register_4_3                                                                
 DAC_register_4_1                                                                
 DAC_register_4_12                                                                
 DAC_register_4_8                                                                
 DAC_register_4_6                                                                
 DAC_register_4_5                                                                
 DAC_register_4_15                                                                
 DAC_register_4_9                                                                
 DAC_register_8_4                                                                
 DAC_register_8_2                                                                
 result_D2_12                                                                
 result_D2_13                                                                
 data_stream_4_sel_0                                                                
 data_stream_4_sel_1                                                                
 data_stream_4_sel_2                                                                
 data_stream_4_sel_3                                                                
 in4x_D1_8                                                                
 in4x_D1_9                                                                
 in4x_D1_10                                                                
 in4x_D1_11                                                                
 in4x_A1_8                                                                
 in4x_A1_9                                                                
 in4x_B1_8                                                                
 in4x_B1_9                                                                
 in4x_B1_10                                                                
 in4x_B1_11                                                                
 data_stream_2_sel_0                                                                
 data_stream_2_sel_1                                                                
 data_stream_2_sel_2                                                                
 data_stream_2_sel_3                                                                
 DAC_manual_8                                                                
 DAC_manual_9                                                                
 DAC_manual_10                                                                
 DAC_manual_11                                                                
 DAC_pre_register_4_4                                                                
 DAC_pre_register_4_5                                                                
 DAC_pre_register_4_6                                                                
 DAC_pre_register_4_7                                                                
 DAC_pre_register_2_8                                                                
 DAC_pre_register_2_9                                                                
 DAC_pre_register_2_10                                                                
 DAC_pre_register_2_11                                                                
 DAC_pre_register_4_8                                                                
 DAC_pre_register_4_9                                                                
 DAC_pre_register_4_10                                                                
 DAC_pre_register_4_11                                                                
 ADC_inout_1/ADC_register_7                                                            
 ADC_inout_1/ADC_register_8                                                            
 ADC_inout_1/ADC_register_9                                                            
 ADC_inout_1/ADC_register_10                                                           
 channel_3                                                                
 channel_4                                                                
 DAC_register_4_4                                                                
 DAC_register_4_0                                                                
 DAC_register_4_11                                                                
 data_stream_TTL_out_7                                                                
 DAC_register_8_6                                                                
 DAC_output_8/DAC_DIN                                                                
 data_stream_TTL_out_8                                                                
 data_stream_TTL_out_1                                                                
 TTL_out_user_8                                                                
 TTL_out_user_9                                                                
 TTL_out_user_10                                                                
 TTL_out_user_11                                                                
 in4x_A1_18                                                                
 in4x_A1_19                                                                
 in4x_A2_16                                                                
 in4x_A2_17                                                                
 in4x_A2_18                                                                
 in4x_A2_19                                                                
 result_DDR_A2_12                                                                
 result_DDR_A2_13                                                                
 result_DDR_D2_12                                                                
 result_DDR_D2_13                                                                
 in4x_C1_8                                                                
 in4x_C1_9                                                                
 in4x_C1_10                                                                
 in4x_C1_11                                                                
 in4x_C2_8                                                                
 in4x_C2_9                                                                
 in4x_C2_10                                                                
 in4x_C2_11                                                                
 data_stream_8_sel_0                                                                
 data_stream_8_sel_1                                                                
 data_stream_8_sel_2                                                                
 data_stream_8_sel_3                                                                
 DAC_manual_0                                                                
 DAC_manual_1                                                                
 DAC_manual_2                                                                
 DAC_manual_3                                                                
 DAC_register_4_13                                                                
 DAC_register_8_15                                                                
 DAC_register_8_3                                                                
 DAC_register_8_12                                                                
 DAC_register_8_7                                                                
 DAC_register_8_5                                                                
 DAC_register_8_14                                                                
 in4x_D2_15                                                                
 in4x_D2_16                                                                
 in4x_D2_17                                                                
 in4x_D2_18                                                                
 result_A2_12                                                                
 result_A2_13                                                                
 result_B2_12                                                                
 result_B2_13                                                                
 result_C2_12                                                                
 result_C2_13                                                                
 in4x_D1_12                                                                
 in4x_D1_13                                                                
 in4x_D1_14                                                                
 in4x_D1_15                                                                
 in4x_B2_8                                                                
 in4x_B2_9                                                                
 in4x_B2_10                                                                
 in4x_B2_11                                                                
 in4x_A2_8                                                                
 in4x_A2_9                                                                
 in4x_A2_10                                                                
 in4x_A2_11                                                                
 data_stream_1_sel_0                                                                
 data_stream_1_sel_1                                                                
 data_stream_1_sel_2                                                                
 data_stream_1_sel_3                                                                
 DAC_register_4_14                                                                
 DAC_register_8_11                                                                
 DAC_register_8_10                                                                
 TTL_out_user_12                                                                
 TTL_out_user_13                                                                
 TTL_out_user_14                                                                
 TTL_out_user_15                                                                
 in4x_C1_16                                                                
 in4x_C1_17                                                                
 in4x_C1_18                                                                
 in4x_C1_19                                                                
 in4x_A1_16                                                                
 in4x_A1_17                                                                
 in4x_B2_16                                                                
 in4x_B2_17                                                                
 in4x_B2_18                                                                
 in4x_B2_19                                                                
 result_C1_12                                                                
 result_C1_13                                                                
 result_DDR_B2_12                                                                
 result_DDR_B2_13                                                                
 result_DDR_C2_12                                                                
 result_DDR_C2_13                                                                
 result_DDR_A1_12                                                                
 result_DDR_A1_13                                                                
 in4x_A1_14                                                                
 in4x_A1_15                                                                
 in4x_A1_10                                                                
 in4x_A1_11                                                                
 ti41/ep_trigger_0                                                                
 ti41/trigff1_0                                                                
 DAC_pre_register_5_4                                                                
 DAC_pre_register_5_5                                                                
 DAC_pre_register_5_6                                                                
 DAC_pre_register_5_7                                                                
 DAC_pre_register_6_8                                                                
 DAC_pre_register_6_9                                                                
 DAC_pre_register_6_10                                                                
 DAC_pre_register_6_11                                                                
 DAC_pre_register_7_0                                                                
 DAC_pre_register_7_1                                                                
 DAC_pre_register_7_2                                                                
 DAC_pre_register_7_3                                                                
 DAC_output_1/DAC_SCLK                                                                
 DAC_output_1/DAC_SYNC                                                                
 DAC_register_8_0                                                                
 DAC_register_8_1                                                                
 in4x_D2_19                                                                
 in4x_D2_20                                                                
 in4x_D2_21                                                                
 in4x_D2_22                                                                
 in4x_D1_16                                                                
 in4x_D1_17                                                                
 in4x_D1_18                                                                
 in4x_D1_19                                                                
 in4x_B1_16                                                                
 in4x_B1_17                                                                
 in4x_B1_18                                                                
 in4x_B1_19                                                                
 in4x_C2_16                                                                
 in4x_C2_17                                                                
 in4x_C2_18                                                                
 in4x_C2_19                                                                
 result_DDR_C1_12                                                                
 result_DDR_C1_13                                                                
 ti41/trigff0_0                                                                
 result_A1_12                                                                
 result_A1_13                                                                
 in4x_D2_11                                                                
 in4x_D2_12                                                                
 in4x_D2_13                                                                
 in4x_D2_14                                                                
 data_stream_7_sel_0                                                                
 data_stream_7_sel_1                                                                
 data_stream_7_sel_2                                                                
 data_stream_7_sel_3                                                                
 DAC_pre_register_8_8                                                                
 DAC_pre_register_8_9                                                                
 DAC_pre_register_8_10                                                                
 DAC_pre_register_8_11                                                                
 DAC_register_8_9                                                                
 DAC_register_8_13                                                                
 result_DDR_D2_10                                                                
 result_DDR_D2_11                                                                
 in4x_C1_12                                                                
 in4x_C1_13                                                                
 in4x_C1_14                                                                
 in4x_C1_15                                                                
 in4x_B1_12                                                                
 in4x_B1_13                                                                
 in4x_B1_14                                                                
 in4x_B1_15                                                                
 DAC_pre_register_6_4                                                                
 DAC_pre_register_6_5                                                                
 DAC_pre_register_6_6                                                                
 DAC_pre_register_6_7                                                                
 DAC_pre_register_5_8                                                                
 DAC_pre_register_5_9                                                                
 DAC_pre_register_5_10                                                                
 DAC_pre_register_5_11                                                                
 DAC_pre_register_5_0                                                                
 DAC_pre_register_5_1                                                                
 DAC_pre_register_5_2                                                                
 DAC_pre_register_5_3                                                                
 ADC_inout_5/ADC_register_4                                                            
 ADC_inout_5/ADC_register_5                                                            
 ADC_inout_5/ADC_register_6                                                            
 ADC_inout_5/ADC_register_7                                                            
 ADC_inout_7/ADC_register_4                                                            
 ADC_inout_7/ADC_register_5                                                            
 ADC_inout_7/ADC_register_6                                                            
 ADC_inout_7/ADC_register_7                                                            
 ADC_inout_6/ADC_register_4                                                            
 ADC_inout_6/ADC_register_5                                                            
 ADC_inout_6/ADC_register_6                                                            
 ADC_inout_6/ADC_register_7                                                            
 ADC_inout_2/ADC_register_4                                                            
 ADC_inout_2/ADC_register_5                                                            
 ADC_inout_2/ADC_register_6                                                            
 ADC_inout_2/ADC_register_7                                                            
 DAC_output_8/state_clk                                                                
 result_D2_10                                                                
 result_D2_11                                                                
 in4x_B2_12                                                                
 in4x_B2_13                                                                
 in4x_B2_14                                                                
 in4x_B2_15                                                                
 in4x_A1_12                                                                
 in4x_A1_13                                                                
 in4x_C2_12                                                                
 in4x_C2_13                                                                
 in4x_C2_14                                                                
 in4x_C2_15                                                                
 data_stream_3_sel_0                                                                
 data_stream_3_sel_1                                                                
 data_stream_3_sel_2                                                                
 data_stream_3_sel_3                                                                
 CS_b                                                                
 DAC_pre_register_7_8                                                                
 DAC_pre_register_7_9                                                                
 DAC_pre_register_7_10                                                                
 DAC_pre_register_7_11                                                                
 ADC_inout_3/ADC_register_4                                                            
 ADC_inout_3/ADC_register_5                                                            
 ADC_inout_3/ADC_register_6                                                            
 ADC_inout_3/ADC_register_7                                                            
 in4x_C1_20                                                                
 in4x_C1_21                                                                
 in4x_C1_22                                                                
 in4x_C1_23                                                                
 result_C1_10                                                                
 result_C1_11                                                                
 result_DDR_A1_10                                                                
 result_DDR_A1_11                                                                
 result_DDR_B1_12                                                                
 result_DDR_B1_13                                                                
 main_state_FSM_FFd81                                                                
 main_state_FSM_FFd77                                                                
 main_state_FSM_FFd78                                                                
 main_state_FSM_FFd79                                                                
 main_state_FSM_FFd80                                                                
 main_state_FSM_FFd21                                                                
 main_state_FSM_FFd22                                                                
 main_state_FSM_FFd23                                                                
 main_state_FSM_FFd24                                                                
 main_state_FSM_FFd73                                                                
 main_state_FSM_FFd74                                                                
 main_state_FSM_FFd75                                                                
 main_state_FSM_FFd76                                                                
 main_state_FSM_FFd53                                                                
 main_state_FSM_FFd54                                                                
 main_state_FSM_FFd55                                                                
 main_state_FSM_FFd56                                                                
 ADC_inout_4/ADC_register_4                                                            
 ADC_inout_4/ADC_register_5                                                            
 ADC_inout_4/ADC_register_6                                                            
 ADC_inout_4/ADC_register_7                                                            
 SCLK                                                                
 in4x_A1_20                                                                
 in4x_A1_21                                                                
 result_DDR_C1_10                                                                
 result_DDR_C1_11                                                                
 result_A1_10                                                                
 result_A1_11                                                                
 in4x_A2_12                                                                
 in4x_A2_13                                                                
 in4x_A2_14                                                                
 in4x_A2_15                                                                
 data_stream_5_sel_0                                                                
 data_stream_5_sel_1                                                                
 data_stream_5_sel_2                                                                
 data_stream_5_sel_3                                                                
 main_state_FSM_FFd1                                                                
 main_state_FSM_FFd2                                                                
 main_state_FSM_FFd3                                                                
 main_state_FSM_FFd4                                                                
 main_state_FSM_FFd65                                                                
 main_state_FSM_FFd57                                                                
 main_state_FSM_FFd66                                                                
 main_state_FSM_FFd58                                                                
 main_state_FSM_FFd67                                                                
 main_state_FSM_FFd59                                                                
 main_state_FSM_FFd68                                                                
 main_state_FSM_FFd60                                                                
 main_state_FSM_FFd69                                                                
 main_state_FSM_FFd70                                                                
 main_state_FSM_FFd71                                                                
 main_state_FSM_FFd72                                                                
 ADC_inout_8/ADC_register_6                                                            
 ADC_inout_8/ADC_register_7                                                            
 ADC_inout_8/ADC_register_8                                                            
 ADC_inout_8/ADC_register_9                                                            
 data_stream_TTL_in_4                                                                
 data_stream_TTL_in_5                                                                
 data_stream_TTL_in_6                                                                
 data_stream_TTL_in_7                                                                
 data_stream_TTL_out_10                                                                
 data_stream_TTL_out_11                                                                
 data_stream_TTL_out_12                                                                
 data_stream_TTL_out_13                                                                
 data_stream_TTL_out_9                                                                
 in4x_A2_20                                                                
 in4x_A2_21                                                                
 in4x_A2_22                                                                
 in4x_A2_23                                                                
 result_A2_10                                                                
 result_A2_11                                                                
 result_DDR_B2_10                                                                
 result_DDR_B2_11                                                                
 result_DDR_B1_10                                                                
 result_DDR_B1_11                                                                
 main_state_FSM_FFd29                                                                
 main_state_FSM_FFd30                                                                
 main_state_FSM_FFd31                                                                
 main_state_FSM_FFd32                                                                
 main_state_FSM_FFd17                                                                
 main_state_FSM_FFd18                                                                
 main_state_FSM_FFd19                                                                
 main_state_FSM_FFd20                                                                
 main_state_FSM_FFd61                                                                
 main_state_FSM_FFd62                                                                
 main_state_FSM_FFd63                                                                
 main_state_FSM_FFd64                                                                
 main_state_FSM_FFd49                                                                
 main_state_FSM_FFd50                                                                
 main_state_FSM_FFd51                                                                
 main_state_FSM_FFd52                                                                
 ADC_inout_6/ADC_register_8                                                            
 ADC_inout_6/ADC_register_9                                                            
 ADC_inout_6/ADC_register_10                                                           
 ADC_inout_6/ADC_register_11                                                           
 ADC_inout_1/ADC_register_4                                                            
 ADC_inout_1/ADC_register_5                                                            
 ADC_inout_1/ADC_register_6                                                            
 ADC_inout_8/ADC_register_0                                                            
 ADC_inout_8/ADC_register_1                                                            
 ADC_inout_8/ADC_register_2                                                            
 in4x_B2_20                                                                
 in4x_B2_21                                                                
 in4x_B2_22                                                                
 in4x_B2_23                                                                
 in4x_B1_20                                                                
 in4x_B1_21                                                                
 in4x_B1_22                                                                
 in4x_B1_23                                                                
 result_B2_10                                                                
 result_B2_11                                                                
 result_B1_10                                                                
 result_B1_11                                                                
 main_state_FSM_FFd45                                                                
 main_state_FSM_FFd46                                                                
 main_state_FSM_FFd47                                                                
 main_state_FSM_FFd48                                                                
 main_state_FSM_FFd25                                                                
 main_state_FSM_FFd26                                                                
 main_state_FSM_FFd27                                                                
 main_state_FSM_FFd28                                                                
 main_state_FSM_FFd13                                                                
 main_state_FSM_FFd14                                                                
 main_state_FSM_FFd15                                                                
 main_state_FSM_FFd16                                                                
 main_state_FSM_FFd41                                                                
 main_state_FSM_FFd42                                                                
 main_state_FSM_FFd43                                                                
 main_state_FSM_FFd44                                                                
 main_state_FSM_FFd9                                                                
 main_state_FSM_FFd5                                                                
 main_state_FSM_FFd10                                                                
 main_state_FSM_FFd6                                                                
 main_state_FSM_FFd11                                                                
 main_state_FSM_FFd7                                                                
 main_state_FSM_FFd12                                                                
 main_state_FSM_FFd8                                                                
 ADC_inout_8/ADC_register_4                                                            
 ADC_inout_1/ADC_register_15                                                           
 ADC_inout_8/ADC_register_5                                                            
 ADC_inout_1/ADC_register_11                                                           
 ADC_inout_1/ADC_register_13                                                           
 result_D1_10                                                                
 result_D1_11                                                                
 result_DDR_D1_10                                                                
 result_DDR_D1_11                                                                
 main_state_FSM_FFd37                                                                
 main_state_FSM_FFd38                                                                
 main_state_FSM_FFd39                                                                
 main_state_FSM_FFd40                                                                
 ADC_inout_8/ADC_register_10                                                           
 ADC_inout_8/ADC_register_11                                                           
 ADC_inout_8/ADC_register_13                                                           
 ADC_inout_8/ADC_register_12                                                           
 ADC_inout_8/ADC_register_14                                                           
 in4x_D1_20                                                                
 in4x_D1_21                                                                
 in4x_D1_22                                                                
 in4x_D1_23                                                                
 in4x_C2_20                                                                
 in4x_C2_21                                                                
 in4x_C2_22                                                                
 in4x_C2_23                                                                
 result_DDR_A2_10                                                                
 result_DDR_A2_11                                                                
 result_C2_10                                                                
 result_C2_11                                                                
 sample_clk                                                                
 ADC_inout_7/ADC_register_8                                                            
 ADC_inout_7/ADC_register_9                                                            
 ADC_inout_7/ADC_register_10                                                           
 ADC_inout_7/ADC_register_11                                                           
 ADC_inout_5/ADC_register_8                                                            
 ADC_inout_5/ADC_register_9                                                            
 ADC_inout_5/ADC_register_10                                                           
 ADC_inout_5/ADC_register_11                                                           
 ADC_inout_4/ADC_register_8                                                            
 ADC_inout_4/ADC_register_9                                                            
 ADC_inout_4/ADC_register_10                                                           
 ADC_inout_4/ADC_register_11                                                           
 ADC_inout_7/ADC_register_13                                                           
 ADC_inout_7/ADC_register_12                                                           
 ADC_inout_7/ADC_register_14                                                           
 ADC_inout_7/ADC_register_15                                                           
 DAC_output_7/DAC_DIN                                                                
 result_DDR_C1_4                                                                
 result_DDR_C1_5                                                                
 in4x_D2_26                                                                
 in4x_D2_27                                                                
 in4x_D2_28                                                                
 ADC_inout_6/ADC_register_13                                                           
 ADC_inout_6/ADC_register_12                                                           
 ADC_inout_6/ADC_register_14                                                           
 ADC_inout_6/ADC_register_15                                                           
 data_stream_TTL_out_14                                                                
 data_stream_TTL_out_15                                                                
 data_stream_TTL_in_8                                                                
 data_stream_TTL_in_9                                                                
 data_stream_TTL_in_10                                                                
 data_stream_TTL_in_11                                                                
 ADC_inout_4/ADC_register_13                                                           
 ADC_inout_4/ADC_register_12                                                           
 ADC_inout_4/ADC_register_14                                                           
 ADC_inout_4/ADC_register_15                                                           
 ADC_inout_2/ADC_register_13                                                           
 ADC_inout_2/ADC_register_12                                                           
 ADC_inout_2/ADC_register_14                                                           
 ADC_inout_2/ADC_register_15                                                           
 in4x_A1_22                                                                
 in4x_A1_23                                                                
 result_DDR_C2_10                                                                
 result_DDR_C2_11                                                                
 result_C1_4                                                                
 result_C1_5                                                                
 main_state_FSM_FFd33                                                                
 main_state_FSM_FFd34                                                                
 main_state_FSM_FFd35                                                                
 main_state_FSM_FFd36                                                                
 external_digout_A                                                                
 ADC_inout_6/ADC_register_0                                                            
 ADC_inout_6/ADC_register_1                                                            
 ADC_inout_6/ADC_register_2                                                            
 ADC_inout_6/ADC_register_3                                                            
 ADC_inout_3/ADC_register_8                                                            
 ADC_inout_3/ADC_register_9                                                            
 ADC_inout_3/ADC_register_10                                                           
 ADC_inout_3/ADC_register_11                                                           
 ADC_inout_8/ADC_register_15                                                           
 ADC_inout_2/ADC_register_8                                                            
 ADC_inout_2/ADC_register_9                                                            
 ADC_inout_2/ADC_register_10                                                           
 ADC_inout_2/ADC_register_11                                                           
 ADC_inout_1/ADC_register_12                                                           
 ADC_inout_1/ADC_register_14                                                           
 ADC_inout_5/ADC_register_13                                                           
 ADC_inout_5/ADC_register_12                                                           
 ADC_inout_5/ADC_register_14                                                           
 ADC_inout_5/ADC_register_15                                                           
 data_stream_TTL_in_12                                                                
 data_stream_TTL_in_13                                                                
 data_stream_TTL_in_14                                                                
 data_stream_TTL_in_15                                                                
 data_stream_TTL_in_0                                                                
 data_stream_TTL_in_1                                                                
 data_stream_TTL_in_2                                                                
 data_stream_TTL_in_3                                                                
 result_DDR_D1_8                                                                
 result_DDR_D1_9                                                                
 result_B1_4                                                                
 result_B1_5                                                                
 external_digout_D                                                                
 result_D1_8                                                                
 result_D1_9                                                                
 result_D2_4                                                                
 result_D2_5                                                                
 result_DDR_A2_4                                                                
 result_DDR_A2_5                                                                
 in4x_A1_61                                                                
 in4x_A1_62                                                                
 in4x_A1_63                                                                
 in4x_B1_60                                                                
 in4x_B1_61                                                                
 in4x_B1_62                                                                
 in4x_B1_63                                                                
 in4x_D2_61                                                                
 in4x_D2_62                                                                
 in4x_D2_63                                                                
 external_digout_C                                                                
 ADC_inout_1/ADC_register_0                                                            
 ADC_inout_1/ADC_register_1                                                            
 ADC_inout_1/ADC_register_2                                                            
 ADC_inout_1/ADC_register_3                                                            
 ADC_inout_8/ADC_register_3                                                            
 ADC_inout_3/ADC_register_13                                                           
 ADC_inout_3/ADC_register_12                                                           
 ADC_inout_3/ADC_register_14                                                           
 ADC_inout_3/ADC_register_15                                                           
 result_D1_6                                                                
 result_D1_7                                                                
 result_D2_8                                                                
 result_D2_9                                                                
 result_D2_6                                                                
 result_D2_7                                                                
 in4x_D1_44                                                                
 in4x_D1_45                                                                
 in4x_D1_46                                                                
 in4x_D1_47                                                                
 result_DDR_D2_4                                                                
 result_DDR_D2_5                                                                
 in4x_A1_44                                                                
 in4x_A1_45                                                                
 in4x_A2_44                                                                
 in4x_A2_45                                                                
 in4x_A2_46                                                                
 in4x_A2_47                                                                
 result_A2_2                                                                
 result_A2_3                                                                
 result_C2_0                                                                
 result_C2_1                                                                
 in4x_C2_60                                                                
 in4x_C2_61                                                                
 in4x_C2_62                                                                
 in4x_C2_63                                                                
 result_A2_0                                                                
 result_A2_1                                                                
 result_DDR_A2_0                                                                
 result_DDR_A2_1                                                                
 ADC_inout_7/ADC_register_0                                                            
 ADC_inout_7/ADC_register_1                                                            
 ADC_inout_7/ADC_register_2                                                            
 ADC_inout_7/ADC_register_3                                                            
 TTL_out_user_4                                                                
 TTL_out_user_5                                                                
 TTL_out_user_6                                                                
 TTL_out_user_7                                                                
 result_DDR_D1_6                                                                
 result_DDR_D1_7                                                                
 result_DDR_D2_8                                                                
 result_DDR_D2_9                                                                
 result_DDR_D2_6                                                                
 result_DDR_D2_7                                                                
 result_D1_4                                                                
 result_D1_5                                                                
 in4x_B2_44                                                                
 in4x_B2_45                                                                
 in4x_B2_46                                                                
 in4x_B2_47                                                                
 in4x_C1_44                                                                
 in4x_C1_45                                                                
 in4x_C1_46                                                                
 in4x_C1_47                                                                
 in4x_A1_46                                                                
 in4x_A1_47                                                                
 in4x_B1_44                                                                
 in4x_B1_45                                                                
 in4x_B1_46                                                                
 in4x_B1_47                                                                
 result_DDR_A2_2                                                                
 result_DDR_A2_3                                                                
 result_B1_2                                                                
 result_B1_3                                                                
 in4x_A2_60                                                                
 in4x_A2_61                                                                
 in4x_A2_62                                                                
 in4x_A2_63                                                                
 in4x_A1_58                                                                
 in4x_A1_59                                                                
 in4x_A1_60                                                                
 external_digout_B                                                                
 ADC_inout_5/ADC_register_0                                                            
 ADC_inout_5/ADC_register_1                                                            
 ADC_inout_5/ADC_register_2                                                            
 ADC_inout_5/ADC_register_3                                                            
 ADC_inout_3/ADC_register_0                                                            
 ADC_inout_3/ADC_register_1                                                            
 ADC_inout_3/ADC_register_2                                                            
 ADC_inout_3/ADC_register_3                                                            
 data_stream_TTL_out_5                                                                
 in4x_A1_38                                                                
 in4x_A1_39                                                                
 in4x_B2_36                                                                
 in4x_B2_37                                                                
 in4x_B2_38                                                                
 in4x_B2_39                                                                
 in4x_D2_37                                                                
 in4x_D2_38                                                                
 in4x_D2_39                                                                
 in4x_D2_40                                                                
 result_DDR_C1_6                                                                
 result_DDR_C1_7                                                                
 result_A2_8                                                                
 result_A2_9                                                                
 result_DDR_B2_6                                                                
 result_DDR_B2_7                                                                
 result_A1_6                                                                
 result_A1_7                                                                
 in4x_A1_40                                                                
 in4x_A1_41                                                                
 result_B1_8                                                                
 result_B1_9                                                                
 in4x_B2_40                                                                
 in4x_B2_41                                                                
 in4x_B2_42                                                                
 in4x_B2_43                                                                
 in4x_C1_40                                                                
 in4x_C1_41                                                                
 in4x_C1_42                                                                
 in4x_C1_43                                                                
 in4x_A1_42                                                                
 in4x_A1_43                                                                
 in4x_B1_40                                                                
 in4x_B1_41                                                                
 in4x_B1_42                                                                
 in4x_B1_43                                                                
 result_B2_4                                                                
 result_B2_5                                                                
 result_C2_4                                                                
 result_C2_5                                                                
 in4x_C2_44                                                                
 in4x_C2_45                                                                
 in4x_C2_46                                                                
 in4x_C2_47                                                                
 result_A1_4                                                                
 result_A1_5                                                                
 result_DDR_A1_4                                                                
 result_DDR_A1_5                                                                
 in4x_D2_45                                                                
 in4x_D2_46                                                                
 in4x_D2_47                                                                
 in4x_D2_48                                                                
 result_D1_2                                                                
 result_D1_3                                                                
 result_D2_2                                                                
 result_D2_3                                                                
 in4x_C1_60                                                                
 in4x_C1_61                                                                
 in4x_C1_62                                                                
 in4x_C1_63                                                                
 result_D1_0                                                                
 result_D1_1                                                                
 result_C2_2                                                                
 result_C2_3                                                                
 in4x_D2_57                                                                
 in4x_D2_58                                                                
 in4x_D2_59                                                                
 in4x_D2_60                                                                
 result_DDR_B1_2                                                                
 result_DDR_B1_3                                                                
 result_DDR_C2_0                                                                
 result_DDR_C2_1                                                                
 result_DDR_B1_0                                                                
 result_DDR_B1_1                                                                
 result_DDR_D2_0                                                                
 result_DDR_D2_1                                                                
 result_D2_0                                                                
 result_D2_1                                                                
 DAC_register_6_14                                                                
 in4x_B1_36                                                                
 in4x_B1_37                                                                
 in4x_B1_38                                                                
 in4x_B1_39                                                                
 result_C1_8                                                                
 result_C1_9                                                                
 result_C1_6                                                                
 result_C1_7                                                                
 result_B2_6                                                                
 result_B2_7                                                                
 result_DDR_B2_8                                                                
 result_DDR_B2_9                                                                
 result_DDR_A1_6                                                                
 result_DDR_A1_7                                                                
 result_DDR_C2_6                                                                
 result_DDR_C2_7                                                                
 result_C2_6                                                                
 result_C2_7                                                                
 result_DDR_B1_6                                                                
 result_DDR_B1_7                                                                
 in4x_D1_40                                                                
 in4x_D1_41                                                                
 in4x_D1_42                                                                
 in4x_D1_43                                                                
 in4x_C2_40                                                                
 in4x_C2_41                                                                
 in4x_C2_42                                                                
 in4x_C2_43                                                                
 in4x_B1_24                                                                
 in4x_B1_25                                                                
 in4x_B1_26                                                                
 in4x_B1_27                                                                
 in4x_D2_41                                                                
 in4x_D2_42                                                                
 in4x_D2_43                                                                
 in4x_D2_44                                                                
 result_DDR_D1_4                                                                
 result_DDR_D1_5                                                                
 result_DDR_B2_4                                                                
 result_DDR_B2_5                                                                
 result_DDR_C2_4                                                                
 result_DDR_C2_5                                                                
 result_DDR_B1_4                                                                
 result_DDR_B1_5                                                                
 result_DDR_D1_2                                                                
 result_DDR_D1_3                                                                
 in4x_D1_60                                                                
 in4x_D1_61                                                                
 in4x_D1_62                                                                
 in4x_D1_63                                                                
 result_DDR_D1_0                                                                
 result_DDR_D1_1                                                                
 result_DDR_C2_2                                                                
 result_DDR_C2_3                                                                
 in4x_B2_60                                                                
 in4x_B2_61                                                                
 in4x_B2_62                                                                
 in4x_B2_63                                                                
 in4x_B1_56                                                                
 in4x_B1_57                                                                
 in4x_B1_58                                                                
 in4x_B1_59                                                                
 result_B1_0                                                                
 result_B1_1                                                                
 ADC_inout_4/ADC_register_0                                                            
 ADC_inout_4/ADC_register_1                                                            
 ADC_inout_4/ADC_register_2                                                            
 ADC_inout_4/ADC_register_3                                                            
 ADC_inout_2/ADC_register_0                                                            
 ADC_inout_2/ADC_register_1                                                            
 ADC_inout_2/ADC_register_2                                                            
 ADC_inout_2/ADC_register_3                                                            
 DAC_register_5_2                                                                
 DAC_register_5_9                                                                
 DAC_register_5_10                                                                
 DAC_register_5_8                                                                
 DAC_register_5_11                                                                
 data_stream_TTL_out_4                                                                
 DAC_output_5/DAC_DIN                                                                
 DAC_register_6_4                                                                
 DAC_register_6_6                                                                
 DAC_register_6_7                                                                
 DAC_register_6_12                                                                
 DAC_register_6_15                                                                
 DAC_output_6/DAC_DIN                                                                
 data_stream_TTL_out_6                                                                
 DAC_register_7_12                                                                
 in4x_C2_36                                                                
 in4x_C2_37                                                                
 in4x_C2_38                                                                
 in4x_C2_39                                                                
 in4x_D2_33                                                                
 in4x_D2_34                                                                
 in4x_D2_35                                                                
 in4x_D2_36                                                                
 in4x_A1_35                                                                
 in4x_A1_36                                                                
 in4x_A1_34                                                                
 in4x_A1_37                                                                
 in4x_C1_32                                                                
 in4x_C1_33                                                                
 in4x_C1_34                                                                
 in4x_C1_35                                                                
 in4x_B1_32                                                                
 in4x_B1_33                                                                
 in4x_B1_34                                                                
 in4x_B1_35                                                                
 in4x_C2_32                                                                
 in4x_C2_33                                                                
 in4x_C2_34                                                                
 in4x_C2_35                                                                
 result_DDR_C1_8                                                                
 result_DDR_C1_9                                                                
 result_A2_6                                                                
 result_A2_7                                                                
 result_DDR_A2_6                                                                
 result_DDR_A2_7                                                                
 result_DDR_A1_8                                                                
 result_DDR_A1_9                                                                
 result_A1_8                                                                
 result_A1_9                                                                
 in4x_D1_24                                                                
 in4x_D1_25                                                                
 in4x_D1_26                                                                
 in4x_D1_27                                                                
 in4x_A2_24                                                                
 in4x_A2_25                                                                
 in4x_A2_26                                                                
 in4x_A2_27                                                                
 in4x_A2_40                                                                
 in4x_A2_41                                                                
 in4x_A2_42                                                                
 in4x_A2_43                                                                
 in4x_D2_29                                                                
 in4x_D2_30                                                                
 in4x_D2_31                                                                
 in4x_D2_32                                                                
 result_A2_4                                                                
 result_A2_5                                                                
 result_B2_2                                                                
 result_B2_3                                                                
 result_DDR_C1_2                                                                
 result_DDR_C1_3                                                                
 result_DDR_A1_2                                                                
 result_DDR_A1_3                                                                
 result_DDR_B2_2                                                                
 result_DDR_B2_3                                                                
 in4x_A2_56                                                                
 in4x_A2_57                                                                
 in4x_A2_58                                                                
 in4x_A2_59                                                                
 in4x_D1_56                                                                
 in4x_D1_57                                                                
 in4x_D1_58                                                                
 in4x_D1_59                                                                
 in4x_C1_56                                                                
 in4x_C1_57                                                                
 in4x_C1_58                                                                
 in4x_C1_59                                                                
 in4x_B2_56                                                                
 in4x_B2_57                                                                
 in4x_B2_58                                                                
 in4x_B2_59                                                                
 result_DDR_C1_0                                                                
 result_DDR_C1_1                                                                
 in4x_D1_64                                                                
 in4x_D1_65                                                                
 in4x_D1_66                                                                
 in4x_D1_67                                                                
 in4x_A1_64                                                                
 in4x_A1_65                                                                
 external_fast_settle                                                                
 result_DDR_B2_0                                                                
 result_DDR_B2_1                                                                
 result_B2_0                                                                
 result_B2_1                                                                
 DAC_register_5_1                                                                
 DAC_register_5_7                                                                
 DAC_register_5_6                                                                
 DAC_register_5_5                                                                
 DAC_register_5_3                                                                
 DAC_register_5_15                                                                
 DAC_register_5_14                                                                
 DAC_register_5_13                                                                
 DAC_register_5_12                                                                
 DAC_register_6_3                                                                
 DAC_register_6_2                                                                
 DAC_register_6_1                                                                
 DAC_register_6_0                                                                
 DAC_register_6_10                                                                
 DAC_register_6_5                                                                
 DAC_register_6_9                                                                
 DAC_register_6_8                                                                
 DAC_register_6_13                                                                
 DAC_register_6_11                                                                
 DAC_register_7_0                                                                
 DAC_register_7_2                                                                
 DAC_register_7_6                                                                
 DAC_register_7_4                                                                
 DAC_register_7_3                                                                
 DAC_register_7_1                                                                
 DAC_register_7_15                                                                
 DAC_register_7_8                                                                
 DAC_register_7_7                                                                
 DAC_register_7_5                                                                
 DAC_register_7_13                                                                
 DAC_register_7_11                                                                
 DAC_register_7_9                                                                
 DAC_register_7_14                                                                
 DAC_register_7_10                                                                
 in4x_C1_36                                                                
 in4x_C1_37                                                                
 in4x_C1_38                                                                
 in4x_C1_39                                                                
 in4x_D1_36                                                                
 in4x_D1_37                                                                
 in4x_D1_38                                                                
 in4x_D1_39                                                                
 in4x_A2_36                                                                
 in4x_A2_37                                                                
 in4x_A2_38                                                                
 in4x_A2_39                                                                
 in4x_D1_32                                                                
 in4x_D1_33                                                                
 in4x_D1_34                                                                
 in4x_D1_35                                                                
 in4x_A2_32                                                                
 in4x_A2_33                                                                
 in4x_A2_34                                                                
 in4x_A2_35                                                                
 in4x_B2_32                                                                
 in4x_B2_33                                                                
 in4x_B2_34                                                                
 in4x_B2_35                                                                
 in4x_A1_32                                                                
 in4x_A1_33                                                                
 in4x_D2_23                                                                
 in4x_D2_24                                                                
 in4x_D2_25                                                                
 result_DDR_A2_8                                                                
 result_DDR_A2_9                                                                
 result_B2_8                                                                
 result_B2_9                                                                
 result_DDR_C2_8                                                                
 result_DDR_C2_9                                                                
 result_C2_8                                                                
 result_C2_9                                                                
 result_B1_6                                                                
 result_B1_7                                                                
 in4x_A1_24                                                                
 in4x_A1_25                                                                
 in4x_B2_24                                                                
 in4x_B2_25                                                                
 in4x_B2_26                                                                
 in4x_B2_27                                                                
 in4x_C1_24                                                                
 in4x_C1_25                                                                
 in4x_C1_26                                                                
 in4x_C1_27                                                                
 in4x_C2_24                                                                
 in4x_C2_25                                                                
 in4x_C2_26                                                                
 in4x_C2_27                                                                
 in4x_A1_26                                                                
 in4x_A1_27                                                                
 result_C1_2                                                                
 result_C1_3                                                                
 result_A1_2                                                                
 result_A1_3                                                                
 result_C1_0                                                                
 result_C1_1                                                                
 in4x_A1_55                                                                
 in4x_A1_56                                                                
 result_DDR_D2_2                                                                
 result_DDR_D2_3                                                                
 in4x_C2_56                                                                
 in4x_C2_57                                                                
 in4x_C2_58                                                                
 in4x_C2_59                                                                
 result_DDR_A1_0                                                                
 result_DDR_A1_1                                                                
 result_A1_0                                                                
 result_A1_1                                                                
 ADC_inout_1/ADC_CS                                                                
 ADC_inout_1/ADC_SCLK                                                                
 DAC_register_5_0                                                                
 DAC_register_5_4                                                                
 in4x_B2_28                                                                
 in4x_B2_29                                                                
 in4x_B2_30                                                                
 in4x_B2_31                                                                
 in4x_A2_28                                                                
 in4x_A2_29                                                                
 in4x_A2_30                                                                
 in4x_A2_31                                                                
 in4x_A1_28                                                                
 in4x_A1_29                                                                
 in4x_C2_48                                                                
 in4x_C2_49                                                                
 in4x_C2_50                                                                
 in4x_C2_51                                                                
 in4x_D2_53                                                                
 in4x_D2_54                                                                
 in4x_D2_55                                                                
 in4x_D2_56                                                                
 in4x_A2_52                                                                
 in4x_A2_53                                                                
 in4x_A2_54                                                                
 in4x_A2_55                                                                
 in4x_C2_64                                                                
 in4x_C2_65                                                                
 in4x_C2_66                                                                
 in4x_C2_67                                                                
 in4x_A1_57                                                                
 in4x_A1_72                                                                
 in4x_D1_72                                                                
 in4x_D1_73                                                                
 in4x_C2_72                                                                
 in4x_C2_73                                                                
 in4x_B1_72                                                                
 in4x_B1_73                                                                
 result_DDR_B1_8                                                                
 result_DDR_B1_9                                                                
 in4x_C2_28                                                                
 in4x_C2_29                                                                
 in4x_C2_30                                                                
 in4x_C2_31                                                                
 in4x_A1_30                                                                
 in4x_A1_31                                                                
 in4x_C1_28                                                                
 in4x_C1_29                                                                
 in4x_C1_30                                                                
 in4x_C1_31                                                                
 in4x_B1_28                                                                
 in4x_B1_29                                                                
 in4x_B1_30                                                                
 in4x_B1_31                                                                
 in4x_A2_48                                                                
 in4x_A2_49                                                                
 in4x_A2_50                                                                
 in4x_A2_51                                                                
 in4x_A1_50                                                                
 in4x_A1_51                                                                
 in4x_D2_68                                                                
 in4x_D2_69                                                                
 in4x_D2_70                                                                
 in4x_D2_71                                                                
 in4x_C2_68                                                                
 in4x_C2_69                                                                
 in4x_C2_70                                                                
 in4x_C2_71                                                                
 in4x_B1_68                                                                
 in4x_B1_69                                                                
 in4x_B1_70                                                                
 in4x_B1_71                                                                
 in4x_C1_64                                                                
 in4x_C1_65                                                                
 in4x_C1_66                                                                
 in4x_C1_67                                                                
 in4x_A1_71                                                                
 in4x_A1_73                                                                
 in4x_D2_72                                                                
 in4x_D2_73                                                                
 in4x_A2_72                                                                
 in4x_A2_73                                                                
 in4x_A1_48                                                                
 in4x_A1_49                                                                
 in4x_B1_48                                                                
 in4x_B1_49                                                                
 in4x_B1_50                                                                
 in4x_B1_51                                                                
 in4x_C1_48                                                                
 in4x_C1_49                                                                
 in4x_C1_50                                                                
 in4x_C1_51                                                                
 in4x_D2_49                                                                
 in4x_D2_50                                                                
 in4x_D2_51                                                                
 in4x_D2_52                                                                
 in4x_C1_52                                                                
 in4x_C1_53                                                                
 in4x_C1_54                                                                
 in4x_C1_55                                                                
 in4x_B1_52                                                                
 in4x_B1_53                                                                
 in4x_B1_54                                                                
 in4x_B1_55                                                                
 in4x_C2_52                                                                
 in4x_C2_53                                                                
 in4x_C2_54                                                                
 in4x_C2_55                                                                
 in4x_B2_52                                                                
 in4x_B2_53                                                                
 in4x_B2_54                                                                
 in4x_B2_55                                                                
 in4x_A1_52                                                                
 in4x_A1_66                                                                
 in4x_A1_53                                                                
 in4x_A1_67                                                                
 in4x_B1_64                                                                
 in4x_B1_65                                                                
 in4x_B1_66                                                                
 in4x_B1_67                                                                
 in4x_B2_68                                                                
 in4x_B2_69                                                                
 in4x_B2_70                                                                
 in4x_B2_71                                                                
 in4x_A2_64                                                                
 in4x_A2_65                                                                
 in4x_A2_66                                                                
 in4x_A2_67                                                                
 in4x_B2_64                                                                
 in4x_B2_65                                                                
 in4x_B2_66                                                                
 in4x_B2_67                                                                
 in4x_D1_28                                                                
 in4x_D1_29                                                                
 in4x_D1_30                                                                
 in4x_D1_31                                                                
 in4x_D1_48                                                                
 in4x_D1_49                                                                
 in4x_D1_50                                                                
 in4x_D1_51                                                                
 in4x_B2_48                                                                
 in4x_B2_49                                                                
 in4x_B2_50                                                                
 in4x_B2_51                                                                
 in4x_D1_68                                                                
 in4x_D1_69                                                                
 in4x_D1_70                                                                
 in4x_D1_71                                                                
 in4x_A1_54                                                                
 in4x_A1_68                                                                
 in4x_D1_52                                                                
 in4x_D1_53                                                                
 in4x_D1_54                                                                
 in4x_D1_55                                                                
 in4x_A1_69                                                                
 in4x_A1_70                                                                
 in4x_C1_68                                                                
 in4x_C1_69                                                                
 in4x_C1_70                                                                
 in4x_C1_71                                                                
 in4x_A2_68                                                                
 in4x_A2_69                                                                
 in4x_A2_70                                                                
 in4x_A2_71                                                                
 in4x_C1_72                                                                
 in4x_C1_73                                                                
 in4x_D2_64                                                                
 in4x_D2_65                                                                
 in4x_D2_66                                                                
 in4x_D2_67                                                                
 in4x_B2_72                                                                
 in4x_B2_73                                                                

Pins
 RAM_bank_3\/RAM_block_10\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_11\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_12\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_8\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_3\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_4\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_12\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_13\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_14\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_5\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_6\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_1\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_14\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_15\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_7\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_8\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_3\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_9\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_5\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_0\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_1\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_10\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_11\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_7\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_2\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_3\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_11\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_12\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_13\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_9\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_4\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_5\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_0\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_13\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_14\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_15\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_6\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_7\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_2\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_15\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_8\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_9\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_4\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_0\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_10\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_6\/RAMB16BWER_inst.CLKB                                                                
 SDRAM_FIFO_inst\/okPipeIn_fifo\/BU2\/U0\/grf.rf\/mem\/gbm.gbmg.gbmga.ngecc.bmg\/blk_mem_generator\/valid.cstr\/ramloop[1].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKA  
 SDRAM_FIFO_inst\/okPipeIn_fifo\/BU2\/U0\/grf.rf\/mem\/gbm.gbmg.gbmga.ngecc.bmg\/blk_mem_generator\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKA  
 RAM_bank_3\/RAM_block_1\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_2\/RAMB16BWER_inst.CLKB                                                                
 DAC_output_7\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_8\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_1\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_2\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_3\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_4\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_5\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_6\/multiplier_1\/blk00000003.CLK                                                                


TimeGroup host_dcm_clk0:
Blocks
 host/core0/core0/a0/pc0/data_path_loop[0].arith_logical_flop                    
 host/core0/core0/a0/pc0/data_path_loop[1].arith_logical_flop                    
 host/core0/core0/a0/pc0/data_path_loop[2].arith_logical_flop                    
 host/core0/core0/a0/pc0/data_path_loop[3].arith_logical_flop                    
 host/core0/core0/a0/pc0/data_path_loop[4].arith_logical_flop                    
 host/core0/core0/a0/pc0/data_path_loop[5].arith_logical_flop                    
 host/core0/core0/a0/pc0/data_path_loop[6].arith_logical_flop                    
 host/core0/core0/a0/pc0/data_path_loop[7].arith_logical_flop                    
 host/core0/core0/a0/pc0/alu_mux_sel0_flop                                       
 host/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop                    
 host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop                  
 host/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop                  
 host/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop                  
 host/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop                  
 host/core0/core0/a0/pc0/bank_flop                                               
 host/core0/core0/a0/pc0/carry_flag_flop                                         
 host/core0/core0/a0/pc0/zero_flag_flop                                          
 host/core0/core0/a0/pc0/arith_carry_flop                                        
 host/core0/core0/a0/pc0/sx_addr4_flop                                           
 host/core0/core0/a0/pc0/t_state1_flop                                           
 host/core0/core0/a0/pc0/t_state2_flop                                           
 host/core0/core0/a0/pc0/run_flop                                                
 host/core0/core0/a0/pc0/internal_reset_flop                                     
 host/core0/core0/a0/pc0/address_loop[0].pc_flop                                 
 host/core0/core0/a0/pc0/address_loop[1].pc_flop                                 
 host/core0/core0/a0/pc0/address_loop[2].pc_flop                                 
 host/core0/core0/a0/pc0/address_loop[3].pc_flop                                 
 host/core0/core0/a0/pc0/address_loop[4].pc_flop                                 
 host/core0/core0/a0/pc0/address_loop[5].pc_flop                                 
 host/core0/core0/a0/pc0/address_loop[6].pc_flop                                 
 host/core0/core0/a0/pc0/address_loop[7].pc_flop                                 
 host/core0/core0/a0/pc0/address_loop[8].pc_flop                                 
 host/core0/core0/a0/pc0/address_loop[9].pc_flop                                 
 host/core0/core0/a0/pc0/address_loop[10].pc_flop                                
 host/core0/core0/a0/pc0/address_loop[11].pc_flop                                
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_0    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_1    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_2    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_3    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_4    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_5    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_6    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_7    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_8    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_9    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_10   
 host/core0/core0/a0/timeout_0                                                   
 host/core0/core0/a0/timeout_1                                                   
 host/core0/core0/a0/timeout_2                                                   
 host/core0/core0/a0/timeout_3                                                   
 host/core0/core0/a0/timeout_4                                                   
 host/core0/core0/a0/timeout_5                                                   
 host/core0/core0/a0/timeout_6                                                   
 host/core0/core0/a0/timeout_7                                                   
 host/core0/core0/a0/timeout_8                                                   
 host/core0/core0/a0/timeout_9                                                   
 host/core0/core0/a0/timeout_10                                                  
 host/core0/core0/a0/timeout_11                                                  
 host/core0/core0/a0/timeout_12                                                  
 host/core0/core0/a0/timeout_13                                                  
 host/core0/core0/a0/timeout_14                                                  
 host/core0/core0/a0/timeout_15                                                  
 host/core0/core0/a0/timeout_16                                                  
 host/core0/core0/a0/timeout_17                                                  
 host/core0/core0/a0/timeout_18                                                  
 host/core0/core0/a0/timeout_19                                                  
 host/core0/core0/a0/timeout_20                                                  
 host/core0/core0/a0/timeout_21                                                  
 host/core0/core0/a0/timeout_22                                                  
 host/core0/core0/a0/timeout_23                                                  
 host/core0/core0/a0/timeout_24                                                  
 host/core0/core0/a0/timeout_25                                                  
 host/core0/core0/a0/timeout_26                                                  
 host/core0/core0/a0/timeout_27                                                  
 host/core0/core0/a0/timeout_28                                                  
 wo20/wirehold_0                                                                
 wo20/wirehold_1                                                                
 wo20/wirehold_2                                                                
 wo20/wirehold_3                                                                
 wo20/wirehold_4                                                                
 wo20/wirehold_5                                                                
 wo20/wirehold_6                                                                
 wo20/wirehold_7                                                                
 wo20/wirehold_8                                                                
 wo20/wirehold_9                                                                
 wo20/wirehold_10                                                                
 wo20/wirehold_11                                                                
 wo20/wirehold_12                                                                
 wo20/wirehold_13                                                                
 wo20/wirehold_14                                                                
 wo20/wirehold_15                                                                
 wo21/wirehold_0                                                                
 wo21/wirehold_1                                                                
 wo21/wirehold_2                                                                
 wo21/wirehold_3                                                                
 wo21/wirehold_4                                                                
 wo21/wirehold_5                                                                
 wo21/wirehold_6                                                                
 wo21/wirehold_7                                                                
 wo21/wirehold_8                                                                
 wo21/wirehold_9                                                                
 wo21/wirehold_10                                                                
 host/delays[0].fdrein0                                                          
 host/delays[0].fdreout0                                                         
 host/delays[0].fdreout1                                                         
 host/delays[1].fdrein0                                                          
 host/delays[1].fdreout0                                                         
 host/delays[1].fdreout1                                                         
 host/delays[2].fdrein0                                                          
 host/delays[2].fdreout0                                                         
 host/delays[2].fdreout1                                                         
 host/delays[3].fdrein0                                                          
 host/delays[3].fdreout0                                                         
 host/delays[3].fdreout1                                                         
 host/delays[4].fdrein0                                                          
 host/delays[4].fdreout0                                                         
 host/delays[4].fdreout1                                                         
 host/delays[5].fdrein0                                                          
 host/delays[5].fdreout0                                                         
 host/delays[5].fdreout1                                                         
 host/delays[6].fdrein0                                                          
 host/delays[6].fdreout0                                                         
 host/delays[6].fdreout1                                                         
 host/delays[7].fdrein0                                                          
 host/delays[7].fdreout0                                                         
 host/delays[7].fdreout1                                                         
 host/delays[8].fdrein0                                                          
 host/delays[8].fdreout0                                                         
 host/delays[8].fdreout1                                                         
 host/delays[9].fdrein0                                                          
 host/delays[9].fdreout0                                                         
 host/delays[9].fdreout1                                                         
 host/delays[10].fdrein0                                                         
 host/delays[10].fdreout0                                                        
 host/delays[10].fdreout1                                                        
 host/delays[11].fdrein0                                                         
 host/delays[11].fdreout0                                                        
 host/delays[11].fdreout1                                                        
 host/delays[12].fdrein0                                                         
 host/delays[12].fdreout0                                                        
 host/delays[12].fdreout1                                                        
 host/delays[13].fdrein0                                                         
 host/delays[13].fdreout0                                                        
 host/delays[13].fdreout1                                                        
 host/delays[14].fdrein0                                                         
 host/delays[14].fdreout0                                                        
 host/delays[14].fdreout1                                                        
 host/delays[15].fdrein0                                                         
 host/delays[15].fdreout0                                                        
 host/delays[15].fdreout1                                                        
 host/clkout1_buf                                                                
 wi0f/ep_datahold_4                                                              
 wi0f/ep_datahold_5                                                              
 wi0f/ep_datahold_6                                                              
 wi0f/ep_datahold_7                                                              
 wi0d/ep_datahold_4                                                              
 wi0d/ep_datahold_5                                                              
 wi0d/ep_datahold_6                                                              
 wi0d/ep_datahold_7                                                              
 wi0f/ep_dataout_8                                                               
 wi0f/ep_dataout_9                                                               
 wi0d/ep_datahold_0                                                              
 wi0d/ep_datahold_1                                                              
 wi0d/ep_datahold_2                                                              
 wi0d/ep_datahold_3                                                              
 wi16/ep_datahold_0                                                              
 wi16/ep_datahold_1                                                              
 wi16/ep_datahold_2                                                              
 wi16/ep_datahold_3                                                              
 wi0f/ep_dataout_4                                                               
 wi0f/ep_dataout_5                                                               
 wi0f/ep_dataout_6                                                               
 wi0f/ep_dataout_7                                                               
 wi0d/ep_dataout_4                                                               
 wi0d/ep_dataout_5                                                               
 wi0d/ep_dataout_6                                                               
 wi0d/ep_dataout_7                                                               
 wi0f/ep_datahold_8                                                              
 wi0f/ep_datahold_9                                                              
 wi0d/ep_dataout_0                                                               
 wi0d/ep_dataout_1                                                               
 wi0d/ep_dataout_2                                                               
 wi0d/ep_dataout_3                                                               
 wi16/ep_dataout_0                                                               
 wi16/ep_dataout_1                                                               
 wi16/ep_dataout_2                                                               
 wi16/ep_dataout_3                                                               
 wi0a/ep_datahold_4                                                              
 wi0a/ep_datahold_5                                                              
 wi0a/ep_datahold_6                                                              
 wi0a/ep_datahold_7                                                              
 wi0e/ep_datahold_4                                                              
 wi0e/ep_datahold_5                                                              
 wi0e/ep_datahold_6                                                              
 wi0e/ep_datahold_7                                                              
 SDRAM_FIFO_inst/c3_sys_rst_n                                                    
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_7                                        
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_8                                        
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_9                                        
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_10                                       
 wi0a/ep_dataout_4                                                               
 wi0a/ep_dataout_5                                                               
 wi0a/ep_dataout_6                                                               
 wi0a/ep_dataout_7                                                               
 wi0e/ep_dataout_4                                                               
 wi0e/ep_dataout_5                                                               
 wi0e/ep_dataout_6                                                               
 wi0e/ep_dataout_7                                                               
 wi0d/ep_datahold_8                                                              
 wi0d/ep_datahold_9                                                              
 wi0d/ep_dataout_8                                                               
 wi0d/ep_dataout_9                                                               
 SDRAM_FIFO_inst/rst_cnt_0                                                       
 SDRAM_FIFO_inst/rst_cnt_1                                                       
 SDRAM_FIFO_inst/rst_cnt_3                                                       
 SDRAM_FIFO_inst/rst_cnt_2                                                       
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_3                                        
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_4                                        
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_5                                        
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_6                                        
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_19                                       
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_20                                       
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_21                                       
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_22                                       
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_23                                       
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_24                                       
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_25                                       
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_26                                       
 wi0e/ep_datahold_8                                                              
 wi0e/ep_datahold_9                                                              
 wi10/ep_dataout_0                                                               
 wi10/ep_dataout_1                                                               
 wi10/ep_dataout_2                                                               
 wi10/ep_dataout_3                                                               
 wi10/ep_datahold_8                                                              
 wi10/ep_datahold_9                                                              
 wi10/ep_dataout_8                                                               
 wi10/ep_dataout_9                                                               
 wi19/ep_datahold_0                                                              
 wi19/ep_datahold_1                                                              
 wi19/ep_datahold_2                                                              
 wi19/ep_datahold_3                                                              
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_7                                        
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_3                                        
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_8                                        
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_4                                        
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_9                                        
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_5                                        
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_10                                       
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_6                                        
 wi0e/ep_dataout_8                                                               
 wi0e/ep_dataout_9                                                               
 wi10/ep_datahold_4                                                              
 wi10/ep_datahold_5                                                              
 wi10/ep_datahold_6                                                              
 wi10/ep_datahold_7                                                              
 wi10/ep_dataout_4                                                               
 wi10/ep_dataout_5                                                               
 wi10/ep_dataout_6                                                               
 wi10/ep_dataout_7                                                               
 wi10/ep_datahold_0                                                              
 wi10/ep_datahold_1                                                              
 wi10/ep_datahold_2                                                              
 wi10/ep_datahold_3                                                              
 wi19/ep_dataout_0                                                               
 wi19/ep_dataout_1                                                               
 wi19/ep_dataout_2                                                               
 wi19/ep_dataout_3                                                               
 host/core0/core0/a0/d0/dna_52                                                   
 host/core0/core0/a0/d0/dna_53                                                   
 host/core0/core0/a0/d0/dna_54                                                   
 host/core0/core0/a0/d0/dna_55                                                   
 host/core0/core0/a0/des0/L_5                                                    
 host/core0/core0/a0/des0/L_6                                                    
 host/core0/core0/a0/des0/L_7                                                    
 host/core0/core0/a0/des0/L_8                                                    
 wi0f/ep_datahold_0                                                              
 wi0f/ep_datahold_1                                                              
 wi0f/ep_datahold_2                                                              
 wi0f/ep_datahold_3                                                              
 wi0a/ep_datahold_8                                                              
 wi0a/ep_datahold_9                                                              
 wi0a/ep_datahold_10                                                             
 wi0a/ep_datahold_11                                                             
 host/core0/core0/a0/d0/dna_read                                                 
 wi0a/ep_datahold_12                                                             
 wi0a/ep_datahold_13                                                             
 wi0a/ep_datahold_14                                                             
 wi0a/ep_datahold_15                                                             
 wi0a/ep_datahold_0                                                              
 wi0a/ep_datahold_1                                                              
 wi0a/ep_datahold_2                                                              
 wi0a/ep_datahold_3                                                              
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_11                                       
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_12                                       
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_13                                       
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_14                                       
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_11                                       
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_12                                       
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_13                                       
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_14                                       
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_15                                       
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_16                                       
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_17                                       
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_18                                       
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_19                                       
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_20                                       
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_21                                       
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_22                                       
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_23                                       
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_15                                       
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_24                                       
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_16                                       
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_25                                       
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_17                                       
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_26                                       
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_18                                       
 host/core0/core0/a0/d0/dna_40                                                   
 host/core0/core0/a0/d0/dna_41                                                   
 host/core0/core0/a0/d0/dna_42                                                   
 host/core0/core0/a0/d0/dna_56                                                   
 host/core0/core0/a0/d0/dna_43                                                   
 host/core0/core0/a0/des0/L_21                                                   
 host/core0/core0/a0/des0/L_22                                                   
 host/core0/core0/a0/des0/L_23                                                   
 host/core0/core0/a0/des0/L_25                                                   
 wi0f/ep_dataout_0                                                               
 wi0f/ep_dataout_1                                                               
 wi0f/ep_dataout_2                                                               
 wi0f/ep_dataout_3                                                               
 wi0a/ep_dataout_8                                                               
 wi0a/ep_dataout_9                                                               
 wi0a/ep_dataout_10                                                              
 wi0a/ep_dataout_11                                                              
 host/core0/core0/a0/d0/cycle_1                                                  
 host/core0/core0/a0/d0/div_0                                                    
 host/core0/core0/a0/d0/div_1                                                    
 host/core0/core0/a0/d0/div_2                                                    
 host/core0/core0/a0/d0/div_3                                                    
 host/core0/core0/a0/d0/div_4                                                    
 host/core0/core0/a0/d0/dna_shift                                                
 wi0c/ep_datahold_8                                                              
 wi0c/ep_datahold_9                                                              
 wi0c/ep_dataout_8                                                               
 wi0c/ep_dataout_9                                                               
 wi0a/ep_dataout_12                                                              
 wi0a/ep_dataout_13                                                              
 wi0a/ep_dataout_14                                                              
 wi0a/ep_dataout_15                                                              
 wi0a/ep_dataout_0                                                               
 wi0a/ep_dataout_1                                                               
 wi0a/ep_dataout_2                                                               
 wi0a/ep_dataout_3                                                               
 wi1e/ep_datahold_12                                                             
 wi1e/ep_datahold_13                                                             
 wi1e/ep_datahold_14                                                             
 wi1e/ep_datahold_15                                                             
 wi1e/ep_dataout_12                                                              
 wi1e/ep_dataout_13                                                              
 wi1e/ep_dataout_14                                                              
 wi1e/ep_dataout_15                                                              
 SDRAM_FIFO_inst/pipe_in_word_count_ti_8                                         
 SDRAM_FIFO_inst/pipe_in_word_count_ti_4                                         
 SDRAM_FIFO_inst/pipe_in_word_count_ti_9                                         
 SDRAM_FIFO_inst/pipe_in_word_count_ti_5                                         
 SDRAM_FIFO_inst/pipe_in_word_count_ti_10                                        
 SDRAM_FIFO_inst/pipe_in_word_count_ti_6                                         
 SDRAM_FIFO_inst/pipe_in_word_count_ti_7                                         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4     
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5     
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6     
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7     
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4        
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5        
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6        
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7        
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2              
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3              
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4              
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5              
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6              
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7              
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_9              
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8              
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_10             
 host/core0/core0/a0/des0/L_30                                                   
 host/core0/core0/a0/des0/L_31                                                   
 host/core0/core0/a0/des0/L_13                                                   
 host/core0/core0/a0/des0/L_14                                                   
 host/core0/core0/a0/des0/L_15                                                   
 host/core0/core0/a0/des0/L_16                                                   
 host/core0/core0/a0/des0/R_13                                                   
 host/core0/core0/a0/des0/R_14                                                   
 host/core0/core0/a0/des0/R_7                                                    
 host/core0/core0/a0/des0/R_8                                                    
 host/core0/core0/a0/d0/dna_32                                                   
 host/core0/core0/a0/d0/dna_33                                                   
 host/core0/core0/a0/d0/dna_34                                                   
 host/core0/core0/a0/d0/dna_35                                                   
 host/core0/core0/a0/d0/valid                                                    
 wi0c/ep_datahold_0                                                              
 wi0c/ep_datahold_1                                                              
 wi0c/ep_datahold_2                                                              
 wi0c/ep_datahold_3                                                              
 wi0c/ep_datahold_4                                                              
 wi0c/ep_datahold_5                                                              
 wi0c/ep_datahold_6                                                              
 wi0c/ep_datahold_7                                                              
 SDRAM_FIFO_inst/pipe_in_word_count_ti_0                                         
 SDRAM_FIFO_inst/pipe_in_word_count_ti_1                                         
 SDRAM_FIFO_inst/pipe_in_word_count_ti_2                                         
 SDRAM_FIFO_inst/pipe_in_word_count_ti_3                                         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0     
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0        
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1     
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1        
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2     
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2        
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3     
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3        
 host/core0/core0/a0/d0/dna_48                                                   
 host/core0/core0/a0/d0/dna_49                                                   
 host/core0/core0/a0/d0/dna_50                                                   
 host/core0/core0/a0/d0/dna_51                                                   
 host/core0/core0/a0/d0/dna_44                                                   
 host/core0/core0/a0/d0/dna_45                                                   
 host/core0/core0/a0/d0/dna_46                                                   
 host/core0/core0/a0/d0/dna_47                                                   
 host/core0/core0/a0/des0/R_21                                                   
 host/core0/core0/a0/des0/R_22                                                   
 host/core0/core0/a0/d0/cycle_0                                                  
 host/core0/core0/a0/d0/cycle_2                                                  
 host/core0/core0/a0/d0/cycle_3                                                  
 host/core0/core0/a0/d0/cycle_5                                                  
 host/core0/core0/a0/d0/cycle_4                                                  
 wi0c/ep_dataout_4                                                               
 wi0c/ep_dataout_5                                                               
 wi0c/ep_dataout_6                                                               
 wi0c/ep_dataout_7                                                               
 wi0e/ep_datahold_0                                                              
 wi0e/ep_datahold_1                                                              
 wi0e/ep_datahold_2                                                              
 wi0e/ep_datahold_3                                                              
 wi0e/ep_dataout_0                                                               
 wi0e/ep_dataout_1                                                               
 wi0e/ep_dataout_2                                                               
 wi0e/ep_dataout_3                                                               
 host/core0/core0/a0/des0/L_24                                                   
 host/core0/core0/a0/des0/R_15                                                   
 host/core0/core0/a0/des0/R_16                                                   
 host/core0/core0/a0/des0/R_23                                                   
 host/core0/core0/a0/des0/R_24                                                   
 host/core0/core0/a0/des0/R_29                                                   
 host/core0/core0/a0/des0/R_30                                                   
 host/core0/core0/a0/des0/L_26                                                   
 host/core0/core0/a0/des0/L_27                                                   
 host/core0/core0/a0/des0/L_28                                                   
 host/core0/core0/a0/des0/L_29                                                   
 host/core0/core0/a0/d0/dna_24                                                   
 host/core0/core0/a0/d0/dna_25                                                   
 host/core0/core0/a0/d0/dna_26                                                   
 host/core0/core0/a0/d0/dna_27                                                   
 wi0c/ep_dataout_0                                                               
 wi0c/ep_dataout_1                                                               
 wi0c/ep_dataout_2                                                               
 wi0c/ep_dataout_3                                                               
 wi09/ep_datahold_8                                                              
 wi09/ep_datahold_9                                                              
 wi09/ep_datahold_10                                                             
 wi09/ep_datahold_11                                                             
 ti42/trigff1_0                                                                
 ti42/trigff0_0                                                                
 ti42/trigff1_1                                                                
 ti42/trigff0_1                                                                
 ti42/trigff1_2                                                                
 ti42/trigff0_2                                                                
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2             
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7             
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3             
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8             
 host/core0/core0/a0/d0/dna_36                                                   
 host/core0/core0/a0/d0/dna_37                                                   
 host/core0/core0/a0/d0/dna_38                                                   
 host/core0/core0/a0/d0/dna_39                                                   
 host/core0/core0/a0/des0/R_5                                                    
 host/core0/core0/a0/des0/R_6                                                    
 host/core0/core0/a0/des0/R_31                                                   
 host/core0/core0/a0/des0/R_32                                                   
 host/core0/core0/a0/des0/R_11                                                   
 host/core0/core0/a0/des0/R_12                                                   
 wi09/ep_datahold_0                                                              
 wi09/ep_datahold_1                                                              
 wi09/ep_datahold_2                                                              
 wi09/ep_datahold_3                                                              
 wi09/ep_dataout_0                                                               
 wi09/ep_dataout_1                                                               
 wi09/ep_dataout_2                                                               
 wi09/ep_dataout_3                                                               
 wi09/ep_dataout_8                                                               
 wi09/ep_dataout_9                                                               
 wi09/ep_dataout_10                                                              
 wi09/ep_dataout_11                                                              
 ti42/eptrig_1                                                                
 ti42/eptrig_0                                                                
 ti42/eptrig_2                                                                
 ti42/ep_trigger_1                                                               
 ti42/ep_trigger_0                                                               
 ti42/ep_trigger_2                                                               
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8        
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_9        
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_10       
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_9           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_10          
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0             
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4             
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5             
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1             
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6             
 host/core0/core0/a0/des_round_0                                                 
 host/core0/core0/a0/des_round_1                                                 
 host/core0/core0/a0/des_round_2                                                 
 host/core0/core0/a0/des_round_3                                                 
 host/core0/core0/a0/des0/L_32                                                   
 host/core0/core0/a0/des0/R_25                                                   
 host/core0/core0/a0/des0/R_26                                                   
 host/core0/core0/a0/d0/dna_28                                                   
 host/core0/core0/a0/d0/dna_29                                                   
 host/core0/core0/a0/d0/dna_30                                                   
 host/core0/core0/a0/d0/dna_31                                                   
 host/core0/core0/a0/des0/R_19                                                   
 host/core0/core0/a0/des0/R_20                                                   
 host/core0/core0/a0/des0/L_17                                                   
 host/core0/core0/a0/des0/L_18                                                   
 host/core0/core0/a0/des0/L_19                                                   
 host/core0/core0/a0/des0/L_20                                                   
 wi09/ep_dataout_12                                                              
 wi09/ep_dataout_13                                                              
 wi09/ep_dataout_14                                                              
 wi09/ep_dataout_15                                                              
 wi09/ep_dataout_4                                                               
 wi09/ep_dataout_5                                                               
 wi09/ep_dataout_6                                                               
 wi09/ep_dataout_7                                                               
 wo22/wirehold_0                                                                
 SDRAM_FIFO_inst/pipe_out_word_count_ti_8                                        
 SDRAM_FIFO_inst/pipe_out_word_count_ti_9                                        
 SDRAM_FIFO_inst/pipe_out_word_count_ti_10                                       
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0        
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1        
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2        
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3        
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4        
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5        
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6        
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7        
 host/core0/core0/a0/des0/R_27                                                   
 host/core0/core0/a0/des0/R_28                                                   
 host/core0/core0/a0/des0/R_17                                                   
 host/core0/core0/a0/des0/R_18                                                   
 host/core0/core0/a0/des0/R_3                                                    
 host/core0/core0/a0/des0/R_4                                                    
 host/core0/core0/a0/d0/dna_0                                                    
 host/core0/core0/a0/d0/dna_1                                                    
 host/core0/core0/a0/d0/dna_2                                                    
 host/core0/core0/a0/d0/dna_3                                                    
 host/core0/core0/a0/edna_0                                                      
 host/core0/core0/a0/edna_1                                                      
 host/core0/core0/a0/edna_2                                                      
 host/core0/core0/a0/edna_3                                                      
 wi09/ep_datahold_12                                                             
 wi09/ep_datahold_13                                                             
 wi09/ep_datahold_14                                                             
 wi09/ep_datahold_15                                                             
 wi09/ep_datahold_4                                                              
 wi09/ep_datahold_5                                                              
 wi09/ep_datahold_6                                                              
 wi09/ep_datahold_7                                                              
 wi17/ep_dataout_0                                                               
 wi17/ep_dataout_1                                                               
 wi17/ep_dataout_2                                                               
 wi17/ep_dataout_3                                                               
 SDRAM_FIFO_inst/pipe_out_word_count_ti_0                                        
 SDRAM_FIFO_inst/pipe_out_word_count_ti_1                                        
 SDRAM_FIFO_inst/pipe_out_word_count_ti_2                                        
 SDRAM_FIFO_inst/pipe_out_word_count_ti_3                                        
 SDRAM_FIFO_inst/pipe_out_word_count_ti_4                                        
 SDRAM_FIFO_inst/pipe_out_word_count_ti_5                                        
 SDRAM_FIFO_inst/pipe_out_word_count_ti_6                                        
 SDRAM_FIFO_inst/pipe_out_word_count_ti_7                                        
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5           
 host/core0/core0/a0/d0/dna_20                                                   
 host/core0/core0/a0/d0/dna_21                                                   
 host/core0/core0/a0/d0/dna_22                                                   
 host/core0/core0/a0/d0/dna_23                                                   
 host/core0/core0/a0/d0/dna_8                                                    
 host/core0/core0/a0/d0/dna_9                                                    
 host/core0/core0/a0/d0/dna_10                                                   
 host/core0/core0/a0/d0/dna_11                                                   
 host/core0/core0/a0/edna_8                                                      
 host/core0/core0/a0/edna_9                                                      
 host/core0/core0/a0/edna_10                                                     
 wo23/wirehold_12                                                                
 wo23/wirehold_13                                                                
 wo23/wirehold_14                                                                
 wo23/wirehold_15                                                                
 wi17/ep_datahold_0                                                              
 wi17/ep_datahold_1                                                              
 wi17/ep_datahold_2                                                              
 wi17/ep_datahold_3                                                              
 ti5a/eptrig_0                                                                
 ti5a/trigff0_0                                                                
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0  
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1  
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2  
 host/core0/core0/a0/d0/dna_16                                                   
 host/core0/core0/a0/d0/dna_17                                                   
 host/core0/core0/a0/d0/dna_18                                                   
 host/core0/core0/a0/d0/dna_19                                                   
 host/core0/core0/a0/edna_17                                                     
 host/core0/core0/a0/edna_18                                                     
 host/core0/core0/a0/edna_19                                                     
 wo23/wirehold_8                                                                
 wo23/wirehold_9                                                                
 wo23/wirehold_10                                                                
 wo23/wirehold_11                                                                
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8     
 host/core0/core0/a0/des0/R_9                                                    
 host/core0/core0/a0/des0/R_10                                                   
 wi06/ep_datahold_0                                                              
 wi06/ep_datahold_1                                                              
 wi06/ep_datahold_2                                                              
 wi06/ep_datahold_3                                                              
 wi19/ep_dataout_4                                                               
 wi19/ep_dataout_5                                                               
 wi19/ep_dataout_6                                                               
 wi19/ep_dataout_7                                                               
 wi16/ep_dataout_4                                                               
 wi16/ep_dataout_5                                                               
 wi16/ep_dataout_6                                                               
 wi16/ep_dataout_7                                                               
 ti40/trigff1_0                                                                
 wi03/ep_dataout_12                                                              
 wi03/ep_dataout_13                                                              
 wi03/ep_dataout_14                                                              
 wi03/ep_dataout_15                                                              
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd10                       
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd11                       
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd12                       
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13                       
 wi03/ep_dataout_4                                                               
 wi03/ep_dataout_5                                                               
 wi03/ep_dataout_6                                                               
 wi03/ep_dataout_7                                                               
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd27                       
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd28                       
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd29                       
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd30                       
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd23                       
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd24                       
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd25                       
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd26                       
 ep00wirein<0>_shift5                                                            
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd1                        
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd2                        
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd8                        
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd9                        
 host/core0/core0/a0/des0/R_1                                                    
 host/core0/core0/a0/des0/R_2                                                    
 host/core0/core0/a0/edna_13                                                     
 host/core0/core0/a0/edna_14                                                     
 host/core0/core0/a0/edna_15                                                     
 host/core0/core0/a0/edna_16                                                     
 wi06/ep_dataout_0                                                               
 wi06/ep_dataout_1                                                               
 wi06/ep_dataout_2                                                               
 wi06/ep_dataout_3                                                               
 wi19/ep_datahold_4                                                              
 wi19/ep_datahold_5                                                              
 wi19/ep_datahold_6                                                              
 wi19/ep_datahold_7                                                              
 wi16/ep_datahold_4                                                              
 wi16/ep_datahold_5                                                              
 wi16/ep_datahold_6                                                              
 wi16/ep_datahold_7                                                              
 ti5a/trigff1_0                                                                
 ti5a/ep_trigger_0                                                               
 ti40/ep_trigger_0                                                               
 wi03/ep_datahold_12                                                             
 wi03/ep_datahold_13                                                             
 wi03/ep_datahold_14                                                             
 wi03/ep_datahold_15                                                             
 variable_freq_clk_generator_inst/DCM_prog_data                                  
 wi03/ep_datahold_4                                                              
 wi03/ep_datahold_5                                                              
 wi03/ep_datahold_6                                                              
 wi03/ep_datahold_7                                                              
 variable_freq_clk_generator_inst/DCM_prog_en                                    
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd31                       
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd32                       
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd33                       
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8        
 ep00wirein<0>_shift1                                                            
 ep00wirein<0>_shift2                                                            
 ep00wirein<0>_shift3                                                            
 ep00wirein<0>_shift4                                                            
 host/core0/core0/a0/des0/L_9                                                    
 host/core0/core0/a0/des0/L_10                                                   
 host/core0/core0/a0/des0/L_11                                                   
 host/core0/core0/a0/des0/L_12                                                   
 host/core0/core0/a0/edna_11                                                     
 host/core0/core0/a0/des_running                                                 
 host/core0/core0/a0/edna_12                                                     
 host/core0/core0/block_size_8                                                   
 host/core0/core0/block_size_9                                                   
 host/core0/core0/block_size_10                                                  
 wi02/ep_datahold_4                                                              
 wi02/ep_datahold_5                                                              
 wi02/ep_datahold_6                                                              
 wi02/ep_datahold_7                                                              
 wi02/ep_datahold_12                                                             
 wi02/ep_datahold_13                                                             
 wi02/ep_datahold_14                                                             
 wi02/ep_datahold_15                                                             
 wi1d/ep_dataout_0                                                               
 wi18/ep_dataout_0                                                               
 wi1d/ep_dataout_1                                                               
 wi18/ep_dataout_1                                                               
 wi1d/ep_dataout_2                                                               
 wi18/ep_dataout_2                                                               
 wi1d/ep_dataout_3                                                               
 wi18/ep_dataout_3                                                               
 wi18/ep_datahold_0                                                              
 wi18/ep_datahold_1                                                              
 wi18/ep_datahold_2                                                              
 wi18/ep_datahold_3                                                              
 wi1c/ep_dataout_0                                                               
 wi1c/ep_dataout_1                                                               
 wi1c/ep_dataout_2                                                               
 wi1c/ep_dataout_3                                                               
 wi18/ep_dataout_8                                                               
 wi18/ep_dataout_9                                                               
 wi03/ep_dataout_8                                                               
 wi03/ep_dataout_9                                                               
 wi03/ep_dataout_10                                                              
 wi03/ep_dataout_11                                                              
 wi14/ep_datahold_4                                                              
 wi14/ep_datahold_5                                                              
 wi14/ep_datahold_6                                                              
 wi14/ep_datahold_7                                                              
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd14                       
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd15                       
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd16                       
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd17                       
 host/core0/core0/a0/d0/dna_4                                                    
 host/core0/core0/a0/d0/dna_5                                                    
 host/core0/core0/a0/d0/dna_6                                                    
 host/core0/core0/a0/d0/dna_7                                                    
 host/core0/core0/a0/d0/dna_12                                                   
 host/core0/core0/a0/d0/dna_13                                                   
 host/core0/core0/a0/d0/dna_14                                                   
 host/core0/core0/a0/d0/dna_15                                                   
 host/core0/core0/a0/des0/L_1                                                    
 host/core0/core0/a0/des0/L_2                                                    
 host/core0/core0/a0/des0/L_3                                                    
 host/core0/core0/a0/des0/L_4                                                    
 host/core0/core0/a0/edna_valid                                                  
 host/core0/core0/block_count_7                                                  
 host/core0/core0/block_count_8                                                  
 host/core0/core0/block_count_9                                                  
 host/core0/core0/block_count_10                                                 
 wi02/ep_dataout_4                                                               
 wi02/ep_dataout_5                                                               
 wi02/ep_dataout_6                                                               
 wi02/ep_dataout_7                                                               
 wi02/ep_datahold_8                                                              
 wi02/ep_datahold_9                                                              
 wi02/ep_datahold_10                                                             
 wi02/ep_datahold_11                                                             
 wi02/ep_dataout_12                                                              
 wi02/ep_dataout_8                                                               
 wi02/ep_dataout_13                                                              
 wi02/ep_dataout_9                                                               
 wi02/ep_dataout_14                                                              
 wi02/ep_dataout_10                                                              
 wi02/ep_dataout_15                                                              
 wi02/ep_dataout_11                                                              
 wi05/ep_datahold_4                                                              
 wi05/ep_datahold_5                                                              
 wi05/ep_datahold_6                                                              
 wi05/ep_datahold_7                                                              
 wi05/ep_dataout_4                                                               
 wi05/ep_dataout_5                                                               
 wi05/ep_dataout_6                                                               
 wi05/ep_dataout_7                                                               
 wi1d/ep_datahold_0                                                              
 wi1d/ep_datahold_1                                                              
 wi1d/ep_datahold_2                                                              
 wi1d/ep_datahold_3                                                              
 wi1c/ep_datahold_0                                                              
 wi1c/ep_datahold_1                                                              
 wi1c/ep_datahold_2                                                              
 wi1c/ep_datahold_3                                                              
 wi18/ep_datahold_8                                                              
 wi18/ep_datahold_9                                                              
 wi03/ep_datahold_8                                                              
 wi03/ep_datahold_9                                                              
 wi03/ep_datahold_10                                                             
 wi03/ep_datahold_11                                                             
 host/core0/core0/block_size_4                                                   
 host/core0/core0/block_size_5                                                   
 host/core0/core0/block_size_6                                                   
 host/core0/core0/block_size_7                                                   
 host/core0/core0/a0/Mshreg_async_dd                                             
 host/core0/core0/a0/async_dd                                                    
 host/core0/core0/ti_addr_1                                                      
 host/core0/core0/ti_addr_2                                                      
 host/core0/core0/ti_addr_3                                                      
 host/core0/core0/ti_addr_4                                                      
 host/core0/core0/ti_dataout_6                                                   
 host/core0/core0/ti_dataout_7                                                   
 host/core0/core0/ti_dataout_8                                                   
 host/core0/core0/ti_dataout_9                                                   
 wi02/ep_datahold_0                                                              
 wi02/ep_datahold_1                                                              
 wi02/ep_datahold_2                                                              
 wi02/ep_datahold_3                                                              
 wi01/ep_dataout_12                                                              
 wi01/ep_dataout_8                                                               
 wi01/ep_dataout_13                                                              
 wi01/ep_dataout_9                                                               
 wi01/ep_dataout_14                                                              
 wi01/ep_dataout_10                                                              
 wi01/ep_dataout_15                                                              
 wi01/ep_dataout_11                                                              
 wi07/ep_dataout_8                                                               
 wi07/ep_dataout_4                                                               
 wi07/ep_dataout_9                                                               
 wi07/ep_dataout_5                                                               
 wi07/ep_dataout_10                                                              
 wi07/ep_dataout_6                                                               
 wi07/ep_dataout_11                                                              
 wi07/ep_dataout_7                                                               
 wi05/ep_dataout_0                                                               
 wi05/ep_dataout_8                                                               
 wi05/ep_dataout_1                                                               
 wi05/ep_dataout_9                                                               
 wi05/ep_dataout_2                                                               
 wi05/ep_dataout_3                                                               
 wi07/ep_datahold_12                                                             
 wi07/ep_datahold_13                                                             
 wi07/ep_datahold_14                                                             
 wi07/ep_datahold_15                                                             
 wo3e/wirehold_7                                                                
 wo3e/wirehold_8                                                                
 wi16/ep_dataout_8                                                               
 wi16/ep_dataout_9                                                               
 wi03/ep_dataout_0                                                               
 wi14/ep_dataout_4                                                               
 wi03/ep_dataout_1                                                               
 wi14/ep_dataout_5                                                               
 wi03/ep_dataout_2                                                               
 wi14/ep_dataout_6                                                               
 wi03/ep_dataout_3                                                               
 wi14/ep_dataout_7                                                               
 wi00/ep_datahold_0                                                              
 wi00/ep_datahold_1                                                              
 wi00/ep_datahold_2                                                              
 wi00/ep_datahold_3                                                              
 variable_freq_clk_generator_inst/Mshreg_DCM_prog_state_FSM_FFd17                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd171                      
 variable_freq_clk_generator_inst/Mshreg_DCM_prog_state_FSM_FFd2                 
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd21                       
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1             
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2             
 wi00/ep_datahold_14                                                             
 wi00/ep_datahold_15                                                             
 wi00/ep_datahold_10                                                             
 wi00/ep_datahold_11                                                             
 wi00/ep_datahold_12                                                             
 wi00/ep_datahold_13                                                             
 wi00/ep_dataout_7                                                               
 wi00/ep_dataout_8                                                               
 wi00/ep_dataout_9                                                               
 wi00/ep_dataout_10                                                              
 host/core0/core0/a0/stop                                                        
 host/core0/core0/a0/edna_4                                                      
 host/core0/core0/a0/edna_5                                                      
 host/core0/core0/a0/edna_6                                                      
 host/core0/core0/a0/edna_7                                                      
 host/core0/core0/block_count_3                                                  
 host/core0/core0/block_count_4                                                  
 host/core0/core0/block_count_5                                                  
 host/core0/core0/block_count_6                                                  
 host/core0/core0/ti_reset                                                       
 host/core0/core0/a0/valid                                                       
 host/core0/core0/ti_dataout_0                                                   
 host/core0/core0/ti_dataout_1                                                   
 host/core0/core0/ti_dataout_2                                                   
 wi01/ep_datahold_4                                                              
 wi01/ep_datahold_5                                                              
 wi01/ep_datahold_6                                                              
 wi01/ep_datahold_7                                                              
 wi01/ep_dataout_4                                                               
 wi01/ep_dataout_5                                                               
 wi01/ep_dataout_6                                                               
 wi01/ep_dataout_7                                                               
 wi02/ep_dataout_0                                                               
 wi02/ep_dataout_1                                                               
 wi02/ep_dataout_2                                                               
 wi02/ep_dataout_3                                                               
 wi01/ep_datahold_12                                                             
 wi01/ep_datahold_13                                                             
 wi01/ep_datahold_14                                                             
 wi01/ep_datahold_15                                                             
 wi07/ep_datahold_4                                                              
 wi07/ep_datahold_8                                                              
 wi07/ep_datahold_5                                                              
 wi07/ep_datahold_9                                                              
 wi07/ep_datahold_6                                                              
 wi07/ep_datahold_10                                                             
 wi07/ep_datahold_7                                                              
 wi07/ep_datahold_11                                                             
 wi05/ep_datahold_8                                                              
 wi05/ep_datahold_0                                                              
 wi05/ep_datahold_9                                                              
 wi05/ep_datahold_1                                                              
 wi05/ep_datahold_2                                                              
 wi05/ep_datahold_3                                                              
 wi07/ep_datahold_0                                                              
 wi07/ep_datahold_1                                                              
 wi07/ep_datahold_2                                                              
 wi07/ep_datahold_3                                                              
 wi07/ep_dataout_0                                                               
 wi07/ep_dataout_1                                                               
 wi07/ep_dataout_2                                                               
 wi07/ep_dataout_3                                                               
 wi07/ep_dataout_12                                                              
 wi07/ep_dataout_13                                                              
 wi07/ep_dataout_14                                                              
 wi07/ep_dataout_15                                                              
 wo3f/wirehold_0                                                                
 wi16/ep_datahold_8                                                              
 wi16/ep_datahold_9                                                              
 wi03/ep_datahold_0                                                              
 wi03/ep_datahold_1                                                              
 wi03/ep_datahold_2                                                              
 wi03/ep_datahold_3                                                              
 wi00/ep_dataout_1                                                               
 wi00/ep_dataout_2                                                               
 wi00/ep_dataout_3                                                               
 wi00/ep_dataout_0                                                               
 wi00/ep_dataout_6                                                               
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg                
 wi00/ep_dataout_15                                                              
 wi00/ep_datahold_6                                                              
 wi00/ep_datahold_7                                                              
 wi00/ep_datahold_8                                                              
 wi00/ep_datahold_9                                                              
 wi00/ep_dataout_11                                                              
 wi00/ep_dataout_12                                                              
 wi00/ep_dataout_13                                                              
 wi00/ep_dataout_14                                                              
 host/core0/core0/ti_wireupdate                                                  
 host/core0/core0/state_FSM_FFd5                                                 
 host/core0/core0/block_count_0                                                  
 host/core0/core0/block_count_1                                                  
 host/core0/core0/block_count_2                                                  
 host/core0/core0/state_FSM_FFd8                                                 
 host/core0/core0/state_FSM_FFd17                                                
 host/core0/core0/state_FSM_FFd7                                                 
 host/core0/core0/a0/atmel_status_fuses_1                                        
 host/core0/core0/a0/atmel_status_fuses_0                                        
 host/core0/core0/a0/atmel_status_fuses_3                                        
 host/core0/core0/a0/atmel_status_fuses_2                                        
 host/core0/core0/a0/atmel_status_fuses_4                                        
 host/core0/core0/a0/atmel_status_fuses_12                                       
 host/core0/core0/a0/atmel_status_fuses_5                                        
 host/core0/core0/a0/atmel_status_fuses_13                                       
 host/core0/core0/state_FSM_FFd15                                                
 host/core0/core0/ti_read                                                        
 host/core0/core0/ti_write                                                       
 wi1e/ep_datahold_4                                                              
 wi1e/ep_datahold_5                                                              
 wi1e/ep_datahold_6                                                              
 wi1e/ep_datahold_7                                                              
 wi17/ep_dataout_4                                                               
 wi17/ep_dataout_5                                                               
 wi17/ep_dataout_6                                                               
 wi17/ep_dataout_7                                                               
 wi19/ep_datahold_8                                                              
 wi19/ep_datahold_9                                                              
 wi14/ep_datahold_0                                                              
 wi14/ep_datahold_1                                                              
 wi14/ep_datahold_2                                                              
 wi14/ep_datahold_3                                                              
 wo25/wirehold_0                                                                
 wo25/wirehold_1                                                                
 wo25/wirehold_2                                                                
 wo25/wirehold_3                                                                
 host/core0/core0/state_FSM_FFd3                                                 
 host/core0/core0/state_FSM_FFd4                                                 
 host/core0/core0/block_size_0                                                   
 host/core0/core0/block_size_1                                                   
 host/core0/core0/block_size_2                                                   
 host/core0/core0/block_size_3                                                   
 host/core0/core0/state_FSM_FFd13                                                
 host/core0/core0/state_FSM_FFd1                                                 
 host/core0/core0/a0/atmel_status_fuses_6                                        
 host/core0/core0/a0/atmel_status_fuses_14                                       
 host/core0/core0/a0/atmel_status_fuses_7                                        
 host/core0/core0/a0/atmel_status_fuses_15                                       
 host/core0/core0/a0/atmel_status_fuses_8                                        
 host/core0/core0/a0/atmel_status_fuses_16                                       
 host/core0/core0/a0/atmel_status_fuses_9                                        
 host/core0/core0/a0/atmel_status_fuses_17                                       
 host/core0/core0/state_FSM_FFd10                                                
 host/core0/core0/ti_dataout_3                                                   
 host/core0/core0/ti_dataout_4                                                   
 host/core0/core0/ti_dataout_5                                                   
 host/core0/core0/state_FSM_FFd11                                                
 host/core0/core0/state_FSM_FFd12                                                
 host/core0/core0/ti_addr_5                                                      
 host/core0/core0/ti_addr_6                                                      
 host/core0/core0/ti_addr_7                                                      
 wi01/ep_datahold_8                                                              
 wi01/ep_datahold_9                                                              
 wi01/ep_datahold_10                                                             
 wi01/ep_datahold_11                                                             
 wi1e/ep_dataout_4                                                               
 wi1e/ep_dataout_5                                                               
 wi1e/ep_dataout_6                                                               
 wi1e/ep_dataout_7                                                               
 wo23/wirehold_4                                                                
 wo23/wirehold_5                                                                
 wo23/wirehold_6                                                                
 wo23/wirehold_7                                                                
 wo3e/wirehold_2                                                                
 wo3e/wirehold_4                                                                
 wo3e/wirehold_5                                                                
 wo3e/wirehold_6                                                                
 wi17/ep_datahold_4                                                              
 wi17/ep_datahold_5                                                              
 wi17/ep_datahold_6                                                              
 wi17/ep_datahold_7                                                              
 wo23/wirehold_0                                                                
 wo23/wirehold_1                                                                
 wo23/wirehold_2                                                                
 wo23/wirehold_3                                                                
 wi19/ep_dataout_8                                                               
 wi19/ep_dataout_9                                                               
 wi14/ep_dataout_0                                                               
 wi14/ep_dataout_1                                                               
 wi14/ep_dataout_2                                                               
 wi14/ep_dataout_3                                                               
 host/core0/core0/state_FSM_FFd6                                                 
 host/core0/core0/state_FSM_FFd14                                                
 host/core0/core0/a0/atmel_status_fuses_10                                       
 host/core0/core0/a0/atmel_status_fuses_18                                       
 host/core0/core0/a0/atmel_status_fuses_11                                       
 host/core0/core0/a0/atmel_status_fuses_19                                       
 wi1c/ep_datahold_4                                                              
 wi1c/ep_datahold_5                                                              
 wi1c/ep_datahold_6                                                              
 wi1c/ep_datahold_7                                                              
 wi17/ep_datahold_8                                                              
 wi17/ep_datahold_9                                                              
 ti43/trigff1_12                                                                
 ti43/trigff0_12                                                                
 ti43/trigff1_13                                                                
 ti43/trigff0_13                                                                
 ti43/trigff1_14                                                                
 ti43/trigff0_14                                                                
 ti43/trigff1_15                                                                
 ti43/trigff0_15                                                                
 host/core0/core0/state_FSM_FFd16                                                
 host/core0/core0/state_FSM_FFd9                                                 
 host/core0/core0/ti_dataout_14                                                  
 host/core0/core0/ti_dataout_15                                                  
 host/core0/core0/ti_addr_0                                                      
 host/core0/core0/state_FSM_FFd2                                                 
 host/core0/core0/ti_dataout_10                                                  
 host/core0/core0/ti_dataout_11                                                  
 host/core0/core0/ti_dataout_12                                                  
 host/core0/core0/ti_dataout_13                                                  
 wi1c/ep_dataout_4                                                               
 wi1c/ep_dataout_5                                                               
 wi1c/ep_dataout_6                                                               
 wi1c/ep_dataout_7                                                               
 wi17/ep_dataout_8                                                               
 wi17/ep_dataout_9                                                               
 ti43/trigff1_8                                                                
 ti43/trigff0_8                                                                
 ti43/trigff1_9                                                                
 ti43/trigff0_9                                                                
 ti43/trigff1_10                                                                
 ti43/trigff0_10                                                                
 ti43/trigff1_11                                                                
 ti43/trigff0_11                                                                
 ti43/ep_trigger_1                                                               
 ti43/ep_trigger_10                                                              
 ti43/ep_trigger_11                                                              
 ti43/ep_trigger_12                                                              
 ti43/ep_trigger_13                                                              
 ti43/ep_trigger_14                                                              
 ti43/ep_trigger_9                                                               
 ti43/ep_trigger_15                                                              
 wi0b/ep_dataout_8                                                               
 wi0b/ep_dataout_9                                                               
 ti44/eptrig_0                                                                
 ti44/eptrig_1                                                                
 ti44/trigff1_0                                                                
 ti44/ep_trigger_0                                                               
 ti44/trigff1_1                                                                
 ti44/ep_trigger_1                                                               
 ti44/trigff0_0                                                                
 ti44/trigff0_1                                                                
 ti43/eptrig_1                                                                
 ti43/eptrig_10                                                                
 ti43/eptrig_11                                                                
 ti43/eptrig_12                                                                
 ti43/eptrig_13                                                                
 ti43/eptrig_14                                                                
 ti43/eptrig_9                                                                
 ti43/eptrig_15                                                                
 wi0b/ep_datahold_8                                                              
 wi0b/ep_datahold_9                                                              
 wo24/wirehold_0                                                                
 wo24/wirehold_1                                                                
 wi11/ep_datahold_4                                                              
 wi11/ep_datahold_5                                                              
 wi11/ep_datahold_6                                                              
 wi11/ep_datahold_7                                                              
 wi08/ep_dataout_4                                                               
 wi08/ep_dataout_5                                                               
 wi08/ep_dataout_6                                                               
 wi08/ep_dataout_7                                                               
 wi0b/ep_dataout_0                                                               
 wi0b/ep_dataout_1                                                               
 wi0b/ep_dataout_2                                                               
 wi0b/ep_dataout_3                                                               
 wi13/ep_dataout_4                                                               
 wi13/ep_dataout_5                                                               
 wi13/ep_dataout_6                                                               
 wi13/ep_dataout_7                                                               
 wi12/ep_dataout_4                                                               
 wi12/ep_dataout_5                                                               
 wi12/ep_dataout_6                                                               
 wi12/ep_dataout_7                                                               
 wi1e/ep_dataout_8                                                               
 wi1e/ep_dataout_9                                                               
 wi1e/ep_dataout_10                                                              
 wi1e/ep_dataout_11                                                              
 wi1b/ep_datahold_4                                                              
 wi1b/ep_datahold_5                                                              
 wi1b/ep_datahold_6                                                              
 wi1b/ep_datahold_7                                                              
 wi18/ep_datahold_4                                                              
 wi18/ep_datahold_5                                                              
 wi18/ep_datahold_6                                                              
 wi18/ep_datahold_7                                                              
 wi18/ep_dataout_4                                                               
 wi18/ep_dataout_5                                                               
 wi18/ep_dataout_6                                                               
 wi18/ep_dataout_7                                                               
 wi1d/ep_dataout_4                                                               
 wi1d/ep_dataout_5                                                               
 wi1d/ep_dataout_6                                                               
 wi1d/ep_dataout_7                                                               
 wi1d/ep_datahold_4                                                              
 wi1d/ep_datahold_5                                                              
 wi1d/ep_datahold_6                                                              
 wi1d/ep_datahold_7                                                              
 ti43/eptrig_0                                                                
 ti43/eptrig_2                                                                
 ti43/eptrig_3                                                                
 ti43/eptrig_4                                                                
 ti43/eptrig_5                                                                
 ti43/eptrig_6                                                                
 ti43/eptrig_7                                                                
 ti43/eptrig_8                                                                
 ti43/trigff1_0                                                                
 ti43/trigff0_0                                                                
 ti43/trigff1_1                                                                
 ti43/trigff0_1                                                                
 ti43/trigff1_2                                                                
 ti43/trigff0_2                                                                
 ti43/trigff1_3                                                                
 ti43/trigff0_3                                                                
 wi11/ep_dataout_4                                                               
 wi11/ep_dataout_5                                                               
 wi11/ep_dataout_6                                                               
 wi11/ep_dataout_7                                                               
 wi08/ep_datahold_4                                                              
 wi08/ep_datahold_5                                                              
 wi08/ep_datahold_6                                                              
 wi08/ep_datahold_7                                                              
 wi0b/ep_datahold_0                                                              
 wi0b/ep_datahold_1                                                              
 wi0b/ep_datahold_2                                                              
 wi0b/ep_datahold_3                                                              
 wi13/ep_datahold_4                                                              
 wi13/ep_datahold_5                                                              
 wi13/ep_datahold_6                                                              
 wi13/ep_datahold_7                                                              
 wi12/ep_datahold_4                                                              
 wi12/ep_datahold_5                                                              
 wi12/ep_datahold_6                                                              
 wi12/ep_datahold_7                                                              
 wi1e/ep_datahold_8                                                              
 wi1e/ep_datahold_9                                                              
 wi1e/ep_datahold_10                                                             
 wi1e/ep_datahold_11                                                             
 wi1b/ep_dataout_4                                                               
 wi1b/ep_dataout_5                                                               
 wi1b/ep_dataout_6                                                               
 wi1b/ep_dataout_7                                                               
 wi1b/ep_dataout_0                                                               
 wi1b/ep_dataout_1                                                               
 wi1b/ep_dataout_2                                                               
 wi1b/ep_dataout_3                                                               
 wi1b/ep_datahold_0                                                              
 wi1b/ep_datahold_1                                                              
 wi1b/ep_datahold_2                                                              
 wi1b/ep_datahold_3                                                              
 wi1d/ep_datahold_8                                                              
 wi1d/ep_datahold_9                                                              
 wi1d/ep_dataout_8                                                               
 wi1d/ep_dataout_9                                                               
 wi0b/ep_datahold_4                                                              
 wi0b/ep_datahold_5                                                              
 wi0b/ep_datahold_6                                                              
 wi0b/ep_datahold_7                                                              
 wi0b/ep_dataout_4                                                               
 wi0b/ep_dataout_5                                                               
 wi0b/ep_dataout_6                                                               
 wi0b/ep_dataout_7                                                               
 wi08/ep_dataout_0                                                               
 wi08/ep_dataout_1                                                               
 wi08/ep_dataout_2                                                               
 wi08/ep_dataout_3                                                               
 wi12/ep_datahold_12                                                             
 wi12/ep_datahold_13                                                             
 wi12/ep_datahold_14                                                             
 wi12/ep_datahold_15                                                             
 wi1a/ep_dataout_4                                                               
 wi1a/ep_dataout_5                                                               
 wi1a/ep_dataout_6                                                               
 wi1a/ep_dataout_7                                                               
 ti43/ep_trigger_0                                                               
 ti43/ep_trigger_2                                                               
 ti43/ep_trigger_3                                                               
 ti43/ep_trigger_4                                                               
 ti43/ep_trigger_5                                                               
 ti43/ep_trigger_6                                                               
 ti43/ep_trigger_7                                                               
 ti43/ep_trigger_8                                                               
 wi15/ep_dataout_0                                                               
 wi15/ep_dataout_1                                                               
 wi15/ep_dataout_2                                                               
 wi15/ep_dataout_3                                                               
 wi08/ep_datahold_0                                                              
 wi08/ep_datahold_1                                                              
 wi08/ep_datahold_2                                                              
 wi08/ep_datahold_3                                                              
 wi12/ep_dataout_12                                                              
 wi12/ep_dataout_13                                                              
 wi12/ep_dataout_14                                                              
 wi12/ep_dataout_15                                                              
 wi1a/ep_datahold_4                                                              
 wi1a/ep_datahold_5                                                              
 wi1a/ep_datahold_6                                                              
 wi1a/ep_datahold_7                                                              
 ti43/trigff1_4                                                                
 ti43/trigff0_4                                                                
 ti43/trigff1_5                                                                
 ti43/trigff0_5                                                                
 ti43/trigff1_6                                                                
 ti43/trigff0_6                                                                
 ti43/trigff1_7                                                                
 ti43/trigff0_7                                                                
 wi15/ep_datahold_0                                                              
 wi15/ep_datahold_1                                                              
 wi15/ep_datahold_2                                                              
 wi15/ep_datahold_3                                                              
 wi01/ep_dataout_0                                                               
 wi01/ep_dataout_1                                                               
 wi01/ep_dataout_2                                                               
 wi01/ep_dataout_3                                                               
 wi08/ep_dataout_8                                                               
 wi08/ep_dataout_9                                                               
 wi08/ep_dataout_10                                                              
 wi08/ep_dataout_11                                                              
 wi12/ep_datahold_0                                                              
 wi12/ep_datahold_1                                                              
 wi12/ep_datahold_2                                                              
 wi12/ep_datahold_3                                                              
 wi13/ep_dataout_12                                                              
 wi13/ep_dataout_13                                                              
 wi13/ep_dataout_14                                                              
 wi13/ep_dataout_15                                                              
 wi1a/ep_dataout_0                                                               
 wi1a/ep_dataout_1                                                               
 wi1a/ep_dataout_2                                                               
 wi1a/ep_dataout_3                                                               
 wi1e/ep_dataout_0                                                               
 wi1e/ep_dataout_1                                                               
 wi1e/ep_dataout_2                                                               
 wi1e/ep_dataout_3                                                               
 host/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/HIGH               
 host/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_flop                   
 host/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/LOW                
 host/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/HIGH               
 host/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_flop                   
 host/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/LOW                
 host/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/HIGH               
 host/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_flop                   
 host/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/LOW                
 host/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram/HIGH               
 host/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_flop                   
 host/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram/LOW                
 host/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH               
 host/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_flop                   
 host/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW                
 host/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/HIGH               
 host/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_flop                   
 host/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/LOW                
 host/core0/core0/a0/pc0/upper_reg_banks_RAMA                                    
 host/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1                                 
 host/core0/core0/a0/pc0/upper_reg_banks_RAMB                                    
 host/core0/core0/a0/pc0/upper_reg_banks_RAMB_D1                                 
 host/core0/core0/a0/pc0/upper_reg_banks_RAMC                                    
 host/core0/core0/a0/pc0/upper_reg_banks_RAMC_D1                                 
 host/core0/core0/a0/pc0/upper_reg_banks_RAMD                                    
 host/core0/core0/a0/pc0/upper_reg_banks_RAMD_D1                                 
 wi01/ep_datahold_0                                                              
 wi01/ep_datahold_1                                                              
 wi01/ep_datahold_2                                                              
 wi01/ep_datahold_3                                                              
 wi08/ep_datahold_8                                                              
 wi08/ep_datahold_9                                                              
 wi08/ep_datahold_10                                                             
 wi08/ep_datahold_11                                                             
 host/core0/core0/a0/atmel_status_valid                                          
 wi12/ep_dataout_0                                                               
 wi12/ep_dataout_1                                                               
 wi12/ep_dataout_2                                                               
 wi12/ep_dataout_3                                                               
 wi13/ep_datahold_12                                                             
 wi13/ep_datahold_13                                                             
 wi13/ep_datahold_14                                                             
 wi13/ep_datahold_15                                                             
 wi1a/ep_datahold_0                                                              
 wi1a/ep_datahold_1                                                              
 wi1a/ep_datahold_2                                                              
 wi1a/ep_datahold_3                                                              
 wi1e/ep_datahold_0                                                              
 wi1e/ep_datahold_1                                                              
 wi1e/ep_datahold_2                                                              
 wi1e/ep_datahold_3                                                              
 wi1f/ep_datahold_12                                                             
 wi1f/ep_datahold_13                                                             
 wi1f/ep_datahold_14                                                             
 wi1f/ep_datahold_15                                                             
 wi1f/ep_dataout_12                                                              
 wi1f/ep_dataout_13                                                              
 wi1f/ep_dataout_14                                                              
 wi1f/ep_dataout_15                                                              
 host/core0/core0/a0/c0/atmel_dout                                               
 host/core0/core0/a0/c0/atmel_t                                                  
 host/core0/core0/a0/c0/t_state_FSM_FFd1                                         
 host/core0/core0/a0/c0/t_state_FSM_FFd3                                         
 host/core0/core0/a0/c0/t_state_FSM_FFd2                                         
 host/core0/core0/a0/c0/tok_tx_hold_1                                            
 host/core0/core0/a0/c0/tok_tx_hold_2                                            
 wi08/ep_dataout_12                                                              
 wi08/ep_dataout_13                                                              
 wi08/ep_dataout_14                                                              
 wi08/ep_dataout_15                                                              
 host/core0/core0/a0/tok_tx_0                                                    
 host/core0/core0/a0/tok_tx_1                                                    
 host/core0/core0/a0/tok_tx_2                                                    
 host/core0/core0/a0/tok_tx_3                                                    
 wi13/ep_datahold_8                                                              
 wi13/ep_datahold_9                                                              
 wi13/ep_datahold_10                                                             
 wi13/ep_datahold_11                                                             
 host/core0/core0/a0/tok_tx_7                                                    
 host/core0/core0/a0/tok_tx_5                                                    
 host/core0/core0/a0/tok_tx_6                                                    
 host/core0/core0/a0/tok_tx_4                                                    
 wi1c/ep_datahold_8                                                              
 wi1c/ep_datahold_9                                                              
 wi1c/ep_dataout_8                                                               
 wi1c/ep_dataout_9                                                               
 wi1f/ep_datahold_8                                                              
 wi1f/ep_datahold_9                                                              
 wi1f/ep_datahold_10                                                             
 wi1f/ep_datahold_11                                                             
 wi08/ep_datahold_12                                                             
 wi08/ep_datahold_13                                                             
 wi08/ep_datahold_14                                                             
 wi08/ep_datahold_15                                                             
 ti41/eptrig_0                                                                
 wi12/ep_dataout_8                                                               
 wi12/ep_dataout_9                                                               
 wi12/ep_dataout_10                                                              
 wi12/ep_dataout_11                                                              
 wi12/ep_datahold_8                                                              
 wi12/ep_datahold_9                                                              
 wi12/ep_datahold_10                                                             
 wi12/ep_datahold_11                                                             
 wi13/ep_dataout_8                                                               
 wi13/ep_dataout_9                                                               
 wi13/ep_dataout_10                                                              
 wi13/ep_dataout_11                                                              
 host/core0/core0/a0/pc0/data_path_loop[6].low_hwbuild.shift_rotate_flop         
 host/core0/core0/a0/pc0/data_path_loop[7].low_hwbuild.shift_rotate_flop         
 host/core0/core0/a0/pc0/data_path_loop[4].low_hwbuild.shift_rotate_flop         
 host/core0/core0/a0/pc0/data_path_loop[5].low_hwbuild.shift_rotate_flop         
 host/core0/core0/a0/pc0/data_path_loop[2].low_hwbuild.shift_rotate_flop         
 host/core0/core0/a0/pc0/data_path_loop[3].low_hwbuild.shift_rotate_flop         
 host/core0/core0/a0/pc0/data_path_loop[0].low_hwbuild.shift_rotate_flop         
 host/core0/core0/a0/pc0/data_path_loop[1].low_hwbuild.shift_rotate_flop         
 wi1f/ep_dataout_8                                                               
 wi1f/ep_dataout_9                                                               
 wi1f/ep_dataout_10                                                              
 wi1f/ep_dataout_11                                                              
 wi11/ep_dataout_0                                                               
 wi11/ep_dataout_1                                                               
 wi11/ep_dataout_2                                                               
 wi11/ep_dataout_3                                                               
 host/core0/core0/a0/c0/t_count_7                                                
 host/core0/core0/a0/c0/t_count_8                                                
 host/core0/core0/a0/c0/t_state_FSM_FFd4                                         
 host/core0/core0/a0/c0/t_count_rd_1                                             
 host/core0/core0/a0/c0/t_count_rd_0                                             
 host/core0/core0/a0/c0/tok_tx_hold_7                                            
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP                  
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_6                       
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/DP                  
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_7                       
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP                  
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/SP                  
 host/core0/core0/a0/c0/tok_tx_hold_3                                            
 host/core0/core0/a0/c0/tok_tx_hold_4                                            
 host/core0/core0/a0/c0/tok_tx_hold_6                                            
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA                 
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0                       
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB                 
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_1                       
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC                 
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2                       
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD                 
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA                 
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_3                       
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB                 
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4                       
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC                 
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_5                       
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD                 
 host/core0/core0/a0/tok_done_flag                                               
 host/core0/core0/a0/pico_in_port_6                                              
 host/core0/core0/a0/pico_in_port_7                                              
 host/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH               
 host/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_flop                   
 host/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW                
 host/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH               
 host/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_flop                   
 host/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW                
 host/core0/core0/a0/pc0/lower_reg_banks_RAMA                                    
 host/core0/core0/a0/pc0/lower_reg_banks_RAMA_D1                                 
 host/core0/core0/a0/pc0/lower_reg_banks_RAMB                                    
 host/core0/core0/a0/pc0/lower_reg_banks_RAMB_D1                                 
 host/core0/core0/a0/pc0/lower_reg_banks_RAMC                                    
 host/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1                                 
 host/core0/core0/a0/pc0/lower_reg_banks_RAMD                                    
 host/core0/core0/a0/pc0/lower_reg_banks_RAMD_D1                                 
 host/core0/core0/a0/pc0/shadow_carry_flag_flop                                  
 host/core0/core0/a0/pc0/stack_ram_low_RAMA                                      
 host/core0/core0/a0/pc0/stack_ram_low_RAMA_D1                                   
 host/core0/core0/a0/pc0/stack_zero_flop                                         
 host/core0/core0/a0/pc0/shadow_bank_flop                                        
 host/core0/core0/a0/pc0/stack_ram_low_RAMB                                      
 host/core0/core0/a0/pc0/stack_ram_low_RAMB_D1                                   
 host/core0/core0/a0/pc0/stack_bit_flop                                          
 host/core0/core0/a0/pc0/address_loop[0].return_vector_flop                      
 host/core0/core0/a0/pc0/stack_ram_low_RAMC                                      
 host/core0/core0/a0/pc0/stack_ram_low_RAMC_D1                                   
 host/core0/core0/a0/pc0/address_loop[1].return_vector_flop                      
 host/core0/core0/a0/pc0/address_loop[2].return_vector_flop                      
 host/core0/core0/a0/pc0/stack_ram_low_RAMD                                      
 host/core0/core0/a0/pc0/stack_ram_low_RAMD_D1                                   
 host/core0/core0/a0/pc0/address_loop[3].return_vector_flop                      
 wi15/ep_datahold_8                                                              
 wi15/ep_datahold_9                                                              
 wi15/ep_datahold_10                                                             
 wi15/ep_datahold_11                                                             
 host/core0/core0/a0/pc0/address_loop[4].return_vector_flop                      
 host/core0/core0/a0/pc0/stack_ram_high_RAMA                                     
 host/core0/core0/a0/pc0/stack_ram_high_RAMA_D1                                  
 host/core0/core0/a0/pc0/address_loop[5].return_vector_flop                      
 host/core0/core0/a0/pc0/address_loop[6].return_vector_flop                      
 host/core0/core0/a0/pc0/stack_ram_high_RAMB                                     
 host/core0/core0/a0/pc0/stack_ram_high_RAMB_D1                                  
 host/core0/core0/a0/pc0/address_loop[7].return_vector_flop                      
 host/core0/core0/a0/pc0/address_loop[8].return_vector_flop                      
 host/core0/core0/a0/pc0/stack_ram_high_RAMC                                     
 host/core0/core0/a0/pc0/stack_ram_high_RAMC_D1                                  
 host/core0/core0/a0/pc0/address_loop[9].return_vector_flop                      
 host/core0/core0/a0/pc0/address_loop[10].return_vector_flop                     
 host/core0/core0/a0/pc0/stack_ram_high_RAMD                                     
 host/core0/core0/a0/pc0/stack_ram_high_RAMD_D1                                  
 host/core0/core0/a0/pc0/address_loop[11].return_vector_flop                     
 wi1f/ep_datahold_7                                                              
 wi1f/ep_datahold_6                                                              
 wi1f/ep_datahold_5                                                              
 wi1f/ep_datahold_4                                                              
 wi1f/ep_dataout_7                                                               
 wi1f/ep_dataout_6                                                               
 wi1f/ep_dataout_5                                                               
 wi1f/ep_dataout_4                                                               
 wi11/ep_datahold_0                                                              
 wi11/ep_datahold_1                                                              
 wi11/ep_datahold_2                                                              
 wi11/ep_datahold_3                                                              
 host/core0/core0/a0/c0/t_count_rd_2                                             
 host/core0/core0/a0/c0/t_count_tok_0                                            
 host/core0/core0/a0/c0/t_count_tok_1                                            
 host/core0/core0/a0/c0/t_count_tok_2                                            
 host/core0/core0/a0/c0/tok_tx_hold_0                                            
 host/core0/core0/a0/c0/tok_tx_hold_5                                            
 host/core0/core0/a0/c0/dataout_0                                                
 host/core0/core0/a0/c0/dataout_1                                                
 host/core0/core0/a0/c0/dataout_2                                                
 host/core0/core0/a0/c0/dataout_3                                                
 host/core0/core0/a0/pico_in_port_0                                              
 host/core0/core0/a0/pico_in_port_1                                              
 host/core0/core0/a0/pico_in_port_2                                              
 host/core0/core0/a0/pico_in_port_3                                              
 host/core0/core0/a0/tok_tx_start                                                
 wi13/ep_datahold_0                                                              
 wi13/ep_datahold_1                                                              
 wi13/ep_datahold_2                                                              
 wi13/ep_datahold_3                                                              
 host/core0/core0/a0/pico_in_port_4                                              
 host/core0/core0/a0/pico_in_port_5                                              
 host/core0/core0/a0/pc0/spm_enable_flop                                         
 host/core0/core0/a0/pc0/write_strobe_flop                                       
 host/core0/core0/a0/pc0/flag_enable_flop                                        
 host/core0/core0/a0/pc0/register_enable_flop                                    
 host/core0/core0/a0/pc0/shift_carry_flop                                        
 host/core0/core0/a0/pc0/use_zero_flag_flop                                      
 host/core0/core0/a0/pc0/alu_mux_sel1_flop                                       
 host/core0/core0/a0/pc0/shadow_zero_flag_flop                                   
 wi15/ep_dataout_8                                                               
 wi15/ep_dataout_9                                                               
 wi15/ep_dataout_10                                                              
 wi15/ep_dataout_11                                                              
 host/core0/core0/a0/c0/t_count_2                                                
 host/core0/core0/a0/c0/t_count_3                                                
 host/core0/core0/a0/tok_wk_start                                                
 host/core0/core0/hi_busy                                                        
 wi13/ep_dataout_0                                                               
 wi13/ep_dataout_1                                                               
 wi13/ep_dataout_2                                                               
 wi13/ep_dataout_3                                                               
 wi1a/ep_datahold_8                                                              
 wi1a/ep_datahold_9                                                              
 host/core0/core0/a0/c0/t_count_0                                                
 host/core0/core0/a0/c0/t_count_1                                                
 host/core0/core0/a0/c0/t_count_4                                                
 host/core0/core0/a0/c0/t_count_5                                                
 host/core0/core0/a0/c0/t_count_6                                                
 host/core0/core0/a0/c0/t_count_9                                                
 host/core0/core0/a0/c0/t_count_10                                               
 host/core0/core0/a0/c0/t_count_11                                               
 host/core0/core0/a0/c0/t_count_12                                               
 host/core0/core0/a0/c0/tx_start_h                                               
 host/core0/core0/a0/c0/wk_start_h                                               
 host/core0/core0/a0/c0/dataout_4                                                
 host/core0/core0/a0/c0/dataout_5                                                
 host/core0/core0/a0/c0/dataout_6                                                
 host/core0/core0/a0/c0/dataout_7                                                
 wi1a/ep_dataout_8                                                               
 wi1a/ep_dataout_9                                                               
 wi1b/ep_datahold_8                                                              
 wi1b/ep_datahold_9                                                              
 wi1b/ep_dataout_8                                                               
 wi1b/ep_dataout_9                                                               
 host/core0/core0/a0/pc0/interrupt_enable_flop                                   
 host/core0/core0/a0/c0/baud_count_4                                             
 host/core0/core0/a0/c0/baud_count_0                                             
 host/core0/core0/a0/c0/baud_count_1                                             
 host/core0/core0/a0/c0/baud_count_3                                             
 host/core0/core0/a0/c0/done                                                     
 wi04/ep_datahold_12                                                             
 wi04/ep_datahold_13                                                             
 wi04/ep_datahold_14                                                             
 wi04/ep_datahold_15                                                             
 wi04/ep_dataout_0                                                               
 wi04/ep_dataout_1                                                               
 wi04/ep_dataout_2                                                               
 wi04/ep_dataout_3                                                               
 wi04/ep_dataout_4                                                               
 wi04/ep_dataout_5                                                               
 wi04/ep_dataout_6                                                               
 wi04/ep_dataout_7                                                               
 wi1f/ep_datahold_0                                                              
 wi1f/ep_datahold_1                                                              
 wi1f/ep_datahold_2                                                              
 wi1f/ep_datahold_3                                                              
 host/core0/core0/a0/c0/baud_count_2                                             
 host/core0/core0/a0/c0/baud_en                                                  
 wi04/ep_datahold_8                                                              
 wi04/ep_datahold_9                                                              
 wi04/ep_datahold_10                                                             
 wi04/ep_datahold_11                                                             
 wi04/ep_dataout_8                                                               
 wi04/ep_dataout_12                                                              
 wi04/ep_dataout_9                                                               
 wi04/ep_dataout_13                                                              
 wi04/ep_dataout_10                                                              
 wi04/ep_dataout_14                                                              
 wi04/ep_dataout_11                                                              
 wi04/ep_dataout_15                                                              
 wi04/ep_datahold_0                                                              
 wi04/ep_datahold_1                                                              
 wi04/ep_datahold_2                                                              
 wi04/ep_datahold_3                                                              
 wi04/ep_datahold_4                                                              
 wi04/ep_datahold_5                                                              
 wi04/ep_datahold_6                                                              
 wi04/ep_datahold_7                                                              
 wi1f/ep_dataout_0                                                               
 wi1f/ep_dataout_1                                                               
 wi1f/ep_dataout_2                                                               
 wi1f/ep_dataout_3                                                               
 ti45/eptrig_0                                                                
 ti45/eptrig_1                                                                
 ti45/trigff0_0                                                                
 ti45/ep_trigger_0                                                               
 ti45/trigff0_1                                                                
 ti45/ep_trigger_1                                                               
 ti45/trigff1_0                                                                
 ti45/trigff1_1                                                                
 wi15/ep_datahold_4                                                              
 wi15/ep_datahold_5                                                              
 wi15/ep_datahold_6                                                              
 wi15/ep_datahold_7                                                              
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i              
 host/core0/core0/a0/c0/read_valid                                               
 host/core0/core0/a0/tok_mem_rd_en                                               
 host/core0/core0/a0/tok_mem_reset                                               
 wi15/ep_dataout_4                                                               
 wi15/ep_dataout_5                                                               
 wi15/ep_dataout_6                                                               
 wi15/ep_dataout_7                                                               
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0               
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1               
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2               
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3               
 wi15/ep_datahold_12                                                             
 wi15/ep_datahold_13                                                             
 wi15/ep_datahold_14                                                             
 wi15/ep_datahold_15                                                             
 wi15/ep_dataout_12                                                              
 wi15/ep_dataout_13                                                              
 wi15/ep_dataout_14                                                              
 wi15/ep_dataout_15                                                              
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0         
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2         
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0                  
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2                  
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1                  
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4                  
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3                  
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5                  
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg                       
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4          
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_5          
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4               
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5               
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1                    
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2                    
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i           
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0          
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_1          
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_2          
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3          
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg                       
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_0             
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_2             
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_1             
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_4             
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_3             
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_5             
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1            
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2            
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3            
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i               
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1                    
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2                    
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1         
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/RST_FULL_GEN                       
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i            
 ti40/eptrig_0                                                                
 ti40/trigff0_0                                                                
 ti46/eptrig_7                                                                
 ti46/trigff1_0                                                                
 ti46/trigff0_0                                                                
 ti46/trigff1_1                                                                
 ti46/trigff0_1                                                                
 ti46/trigff1_2                                                                
 ti46/trigff0_2                                                                
 ti46/trigff1_3                                                                
 ti46/trigff0_3                                                                
 ti46/trigff1_4                                                                
 ti46/trigff0_4                                                                
 ti46/trigff1_5                                                                
 ti46/trigff0_5                                                                
 ti46/trigff1_6                                                                
 ti46/trigff0_6                                                                
 ti46/trigff1_7                                                                
 ti46/trigff0_7                                                                
 ti46/ep_trigger_1                                                               
 ti46/ep_trigger_0                                                               
 ti46/ep_trigger_2                                                               
 ti46/ep_trigger_3                                                               
 ti46/ep_trigger_4                                                               
 ti46/ep_trigger_5                                                               
 ti46/ep_trigger_6                                                               
 ti46/eptrig_1                                                                
 ti46/eptrig_0                                                                
 ti46/eptrig_2                                                                
 ti46/eptrig_3                                                                
 ti46/eptrig_4                                                                
 ti46/eptrig_5                                                                
 ti46/eptrig_6                                                                
 ti46/ep_trigger_7                                                               

Pins
 RAM_bank_3\/RAM_block_10\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_11\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_12\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_8\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_3\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_4\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_12\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_13\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_14\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_5\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_6\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_1\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_14\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_15\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_7\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_8\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_3\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_9\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_5\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_0\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_1\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_10\/RAMB16BWER_inst.CLKA                                                                
 host\/core0\/core0\/a0\/pm0\/ram_1k_generate.s6.kcpsm6_rom.CLKA                                                                
 RAM_bank_1\/RAM_block_11\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_7\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_2\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_3\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_11\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_12\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_13\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_9\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_4\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_5\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_0\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_13\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_14\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_15\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_6\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_7\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_2\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_15\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_8\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_9\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_4\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_0\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_10\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_6\/RAMB16BWER_inst.CLKA                                                                
 SDRAM_FIFO_inst\/okPipeOut_fifo\/BU2\/U0\/grf.rf\/mem\/gbm.gbmg.gbmga.ngecc.bmg\/blk_mem_generator\/valid.cstr\/ramloop[1].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKB  
 SDRAM_FIFO_inst\/okPipeOut_fifo\/BU2\/U0\/grf.rf\/mem\/gbm.gbmg.gbmga.ngecc.bmg\/blk_mem_generator\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKB  
 RAM_bank_3\/RAM_block_1\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_2\/RAMB16BWER_inst.CLKA                                                                
 SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_2.O                                                                
 host\/hi_dcm.CLKFB                                                                
 variable_freq_clk_generator_inst\/DCM_CLKGEN_1.PROGCLK                                                                


TimeGroup SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in:
Blocks
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10                       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11                       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12                       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13                       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14                       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15                       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO                                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ                                                            
 SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1                                                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg           
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0                  
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_6        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_4        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_5        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_1        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_2        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE                             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_1                  
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_2                  
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB                             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0                   
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1                   
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3                   
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en                                  
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_1                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1                      
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_0    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_1    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_2    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7                   
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train                                   
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_3    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_5    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_6    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase           
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition2                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST                                  
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE                            
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1  
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock                                                                

Pins
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.UICLK  


TimeGroup SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180:
Pins
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[3].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_ldm_0.CLK0                 
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[10].oserdes2_dq_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_udm_0.CLK0                 
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[7].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[14].oserdes2_dq_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[0].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[4].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[11].oserdes2_dq_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[8].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[15].oserdes2_dq_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[1].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.PLLCLK1                 
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[5].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[12].oserdes2_dq_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[9].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[2].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[6].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[13].oserdes2_dq_0.CLK0  


TimeGroup SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0:
Pins
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_ioi_odt.ioi_odt_0.CLK0             
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[3].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[8].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_cas_0.CLK0                         
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_cke_0.CLK0                         
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_ras_0.CLK0                         
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[12].ioi_addr_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_ck_0\/N.CLK0                       
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[1].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/oserdes2_dqsn_0.CLK0                   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/oserdes2_dqsp_0.CLK0                   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_ba_oserdes2[0].ioi_ba_0.CLK0       
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[6].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[10].ioi_addr_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_ba_oserdes2[1].ioi_ba_0.CLK0       
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[4].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_ba_oserdes2[2].ioi_ba_0.CLK0       
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[9].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.PLLCLK0                         
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_ck_0.CLK0                          
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_we_0.CLK0                          
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/oserdes2_udqsn_0.CLK0                  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/oserdes2_udqsp_0.CLK0                  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[2].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[7].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[11].ioi_addr_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[0].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[5].ioi_addr_0.CLK0   


TimeGroup SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in:
Blocks
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_0           
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_1           
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_2           
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_3           
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_4           
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_5           
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_6           
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_7           
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_8           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_3                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_4                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_5                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_6                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_7                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_8                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_9                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_10                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_11                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_12                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_13                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_14                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_15                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_16                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_17                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_18                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_19                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_20                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_21                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_22                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_23                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_24                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_25                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_26                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_27                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_28                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_29                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_3                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_4                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_5                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_6                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_7                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_8                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_9                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_10                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_11                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_12                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_13                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_14                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_15                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_16                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_17                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_18                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_19                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_20                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_21                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_22                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_23                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_24                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_25                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_26                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_27                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_28                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_29                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd5                                
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1  
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2  
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3  
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4  
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5  
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6  
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7  
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_8  
 SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK0                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_1                                   
 SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_2                                   
 SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_3                                   
 SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_4                                   
 SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_5                                   
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd1                                
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3                                
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd4                                
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_en                                     
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_6                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_7                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_8                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_9                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/read_mode                                     
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd9                                
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd10                               
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd11                               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0         
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1         
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2         
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_rd_en_o                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3_1                              
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3_2                              
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd8_1                              
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd8_2                              
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd2                                
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd2_1                              
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd4_1                              
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd4_2                              
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_3                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_4                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_5                            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_0                                  
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_1                                  
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_2                                  
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7_1                              
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7                                
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd8                                
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_10                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_11                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_12                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_13                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_instr_0                                
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd6                                
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1              
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i              
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_4         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_4         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_5         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_5         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_6         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_6         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_7         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_7         
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_1         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_2         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_3         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7                   
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8                   
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9                   
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10                  
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_10           
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10              
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_10                   
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_17                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_18                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_19                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_20                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_3                                  
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_4                                  
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_5                                  
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_6                                  
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_22                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_23                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_24                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_25                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_26                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_27                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_28                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_29                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_11                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_12                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_13                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_14                                 
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0                  
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1                  
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4                  
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3                  
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5                  
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6                  
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7                  
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2                  
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8                  
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9               
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd5_1                              
 SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd5_2                              
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_en                                      
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_14                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_15                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_16                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_15                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_16                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_17                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_21                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_22                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_23                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_24                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_18                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_19                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_20                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_21                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_25                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_26                           
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_7                                  
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_8                                  
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_9                                  
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_10                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_30                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_31                                 
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ib_re                                         
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4               
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5            
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5               
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_43                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_44                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_45                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_46                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_15                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_16                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_17                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_3                                     
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_4                                     
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_5                                     
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_6                                     
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_6            
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_7            
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_2            
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_8            
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_47                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_48                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_49                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_32                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_33                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_34                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_35                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_36                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_37                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_38                                    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0            
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_1            
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_4            
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_3            
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_5            
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0        
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1        
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0                     
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1                     
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2                     
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3                     
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4                     
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5                     
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6                     
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7                     
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_7                                     
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_8                                     
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_9                                     
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_10                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_39                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_40                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_41                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_42                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_50                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_51                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_52                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_0                                     
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_1                                     
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_2                                     
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_61                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_62                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_63                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_26                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_27                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_28                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_29                                    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2                   
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6                   
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1                   
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2                   
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2                    
 SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1                        
 SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_2                        
 SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3                        
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_11                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_12                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_13                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_14                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_18                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_19                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_20                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_21                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_30                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_31                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_57                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_58                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_59                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_60                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_we                                         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6              
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7              
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8              
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9              
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3                   
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4                   
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5                   
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg                      
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN                      
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3           
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg                       
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2              
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3              
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4              
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5              
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_8         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10          
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_53                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_54                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_55                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_56                                    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_8         
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5           
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10             
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0                    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1                    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2                    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3                    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4                    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5                    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6                    
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_22                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_23                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_24                                    
 SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_25                                    
 SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8                     
 SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8                    
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_12                              
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_8                               
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_9                               
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_10                              
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_11                              
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_17                              
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_13                              
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_18                              
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_14                              
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_19                              
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_15                              
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_20                              
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_16                              
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_21                              
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_22                              
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_23                              
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_24                              
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_0                               
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_1                               
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_2                               
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_3                               
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_4                               
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_5                               
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_6                               
 SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_7                               
 SDRAM_FIFO_inst/ddr2_state_machine_inst/reset_d                                       
 SDRAM_FIFO_inst/ddr2_state_machine_inst/reset_d_1                                     

Pins
 SDRAM_FIFO_inst\/okPipeOut_fifo\/BU2\/U0\/grf.rf\/mem\/gbm.gbmg.gbmga.ngecc.bmg\/blk_mem_generator\/valid.cstr\/ramloop[1].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKA  
 SDRAM_FIFO_inst\/okPipeOut_fifo\/BU2\/U0\/grf.rf\/mem\/gbm.gbmg.gbmga.ngecc.bmg\/blk_mem_generator\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKA  
 SDRAM_FIFO_inst\/okPipeIn_fifo\/BU2\/U0\/grf.rf\/mem\/gbm.gbmg.gbmga.ngecc.bmg\/blk_mem_generator\/valid.cstr\/ramloop[1].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKB   
 SDRAM_FIFO_inst\/okPipeIn_fifo\/BU2\/U0\/grf.rf\/mem\/gbm.gbmg.gbmga.ngecc.bmg\/blk_mem_generator\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKB   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.P0CMDCLK                                                                
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.P0RDCLK                                                                
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.P0WRCLK                                                                


TimeGroup okHostClk:
Blocks
 host/flop1  host/flop2  host/flop4  host/flop3  
Pins
 SP6_BUFIO_INSERT_ML_BUFIO2_0.DIVCLK  host\/hi_dcm.CLKIN                   

TimeGroup SYS_CLK3:
Blocks
 WS2812controller/bit_state_0                                  WS2812controller/bit_state_1                                  
 WS2812controller/bit_state_2                                  WS2812controller/bit_state_3                                  
 WS2812controller/bit_state_4                                  WS2812controller/bit_state_5                                  
 WS2812controller/bit_state_6                                  WS2812controller/bit_state_7                                  
 WS2812controller/bit_state_8                                  WS2812controller/bit_state_9                                  
 WS2812controller/bit_state_10                                 WS2812controller/bit_state_11                                 
 WS2812controller/bit_state_12                                 WS2812controller/bit_state_13                                 
 WS2812controller/bit_state_14                                 WS2812controller/bit_state_15                                 
 WS2812controller/LED_state_0                                  WS2812controller/LED_state_1                                  
 WS2812controller/LED_state_2                                  WS2812controller/LED_state_3                                  
 WS2812controller/LED_state_4                                  WS2812controller/LED_state_5                                  
 WS2812controller/LED_state_6                                  WS2812controller/LED_state_7                                  
 WS2812controller/LED_state_8                                  WS2812controller/LED_state_9                                  
 WS2812controller/LED_state_10                                 WS2812controller/LED_state_11                                 
 WS2812controller/LED_state_12                                 WS2812controller/LED_state_13                                 
 WS2812controller/LED_state_14                                 WS2812controller/LED_state_15                                 
 SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG  WS2812controller/GRB_reg_0                                    
 WS2812controller/GRB_reg_2                                    WS2812controller/GRB_reg_21                                   
 WS2812controller/GRB_reg_22                                   WS2812controller/GRB_reg_23                                   
 WS2812controller/GRB_reg_8                                    WS2812controller/GRB_reg_10                                   
 WS2812controller/GRB_reg_3                                    WS2812controller/GRB_reg_17                                   
 WS2812controller/GRB_reg_18                                   WS2812controller/GRB_reg_19                                   
 WS2812controller/GRB_reg_20                                   WS2812controller/GRB_reg_11                                   
 WS2812controller/GRB_reg_14                                   WS2812controller/GRB_reg_9                                    
 WS2812controller/GRB_reg_15                                   WS2812controller/GRB_reg_16                                   
 WS2812controller/GRB_reg_7                                    WS2812controller/GRB_reg_1                                    
 WS2812controller/GRB_reg_13                                   WS2812controller/GRB_reg_12                                   
 WS2812controller/led_bit                                      WS2812controller/LED_reset                                    
 WS2812controller/dat_out                                      WS2812controller/GRB_state_0                                  
 WS2812controller/GRB_state_1                                  WS2812controller/GRB_state_2                                  
 WS2812controller/GRB_state_4                                  WS2812controller/GRB_state_3                                  
 WS2812controller/GRB_reg_5                                    WS2812controller/GRB_reg_4                                    
 WS2812controller/GRB_reg_6                                    
Pins
 SDRAM_FIFO_inst\/memc3_infrastructure_inst\/u_pll_adv.CLKIN1  SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1.DIVCLK                     
 variable_freq_clk_generator_inst\/DCM_CLKGEN_1.CLKIN          

TimeGroup okHostINOUT_grp:
Blocks
 hi_inout<0>   hi_inout<1>   hi_inout<2>   hi_inout<3>   hi_inout<4>   hi_inout<5>   hi_inout<6>   hi_inout<7>   hi_inout<8>   
 hi_inout<9>   hi_inout<10>  hi_inout<11>  hi_inout<12>  hi_inout<13>  hi_inout<14>  hi_inout<15>  


Timing summary:
---------------

Timing errors: 500  Score: 1109556  (Setup/Max: 1109556, Hold: 0)

Constraints cover 10920331 paths, 0 nets, and 37926 connections

Design statistics:
   Minimum period: 3731.200ns{1}   (Maximum frequency:   0.268MHz)
   Minimum input required time before clock:   9.808ns
   Minimum output required time after clock:   9.546ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 13 17:53:37 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 595 MB



