// Seed: 3923171844
module module_0 (
    output uwire id_0,
    input  wand  id_1,
    output uwire id_2,
    input  tri   id_3,
    output tri1  id_4,
    input  wand  id_5
);
  wire id_7;
  wire id_8;
  wire id_10;
  wand id_11;
  wire id_12;
  assign id_4 = {1, 1'b0, id_11 * 1};
  wire id_13;
  id_14(
      .id_0(id_1), .id_1(id_1), .id_2(id_4), .id_3(1)
  );
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    output supply0 id_2,
    output wor id_3,
    input wand id_4,
    output supply1 id_5,
    output uwire id_6
);
  wire id_8;
  assign id_1 = 1;
  tri id_9 = 1;
  module_0(
      id_3, id_0, id_1, id_0, id_5, id_4
  );
endmodule
