
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys HDL compiler and linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

Modified Files: 3
FID:  path (prevtimestamp, timestamp)
3        C:\Users\Duncan\git\ForthCPU\UART\source\UART.v (2023-11-15 16:45:18, 2023-12-02 23:25:15)
11       C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v (2023-12-02 19:27:17, 2023-12-02 19:41:22)
32       C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52)

*******************************************************************
Modules that may have changed as a result of file changes: 33
MID:  lib.cell.view
0        work.RAM.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\UART\source\UART.v (2023-11-15 16:45:18, 2023-12-02 23:25:15) <-- (may instantiate this module)
1        work.UART.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\UART\source\UART.v (2023-11-15 16:45:18, 2023-12-02 23:25:15) <-- (may instantiate this module)
2        work.UART_RX.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\UART\source\UART.v (2023-11-15 16:45:18, 2023-12-02 23:25:15) <-- (may instantiate this module)
3        work.UART_TX.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\UART\source\UART.v (2023-11-15 16:45:18, 2023-12-02 23:25:15) <-- (may instantiate this module)
4        work.alu.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
5        work.aluAMux.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
6        work.aluBMux.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
7        work.aluGroupDecoder.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
9        work.busController.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
32       work.busSequencer.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
30       work.ccRegisters.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
10       work.core.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (module definition)
33       work.debugDecoder.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
34       work.debugPort.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
12       work.fullALU.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
13       work.generalGroupDecoder.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
14       work.instructionPhaseDecoder.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
15       work.interruptMaskRegister.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\UART\source\UART.v (2023-11-15 16:45:18, 2023-12-02 23:25:15) <-- (may instantiate this module)
16       work.interruptStateMachine.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
17       work.jumpGroupDecoder.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
18       work.loadStoreGroupDecoder.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
20       work.mcuResources.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\UART\source\UART.v (2023-11-15 16:45:18, 2023-12-02 23:25:15) <-- (module definition)
21       work.memoryMapper.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\UART\source\UART.v (2023-11-15 16:45:18, 2023-12-02 23:25:15) <-- (may instantiate this module)
35       work.oneOfEightDecoder.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
22       work.opxMultiplexer.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
24       work.programCounter.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
36       work.register.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
25       work.registerFile.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
31       work.registerSequencer.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
26       work.registers.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
37       work.requestGenerator.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)
27       work.rom.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\UART\source\UART.v (2023-11-15 16:45:18, 2023-12-02 23:25:15) <-- (may instantiate this module)
39       work.upCounter.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v (2023-12-02 17:36:20, 2023-12-02 22:22:52) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 51
FID:  path (timestamp)
0        C:/Users/Duncan/git/ForthCPU/constants.v (2023-11-26 20:22:03)
1        C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v (2023-12-02 17:43:06)
2        C:\Users\Duncan\git\ForthCPU\UART\source\../../constants.v (2023-11-26 20:22:03)
4        C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v (2023-10-26 19:24:23)
5        C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v (2023-10-27 19:03:26)
6        C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v (2023-11-15 19:08:31)
7        C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v (2023-11-09 22:24:23)
8        C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v (2023-11-10 16:14:49)
47       C:\Users\Duncan\git\ForthCPU\aluB\source\ccRegisters.v (2023-11-14 18:51:47)
9        C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v (2023-11-14 18:52:43)
10       C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v (2023-12-02 17:11:03)
12       C:\Users\Duncan\git\ForthCPU\branchLogic\source\branchLogic.v (2023-11-02 15:54:48)
13       C:\Users\Duncan\git\ForthCPU\busController\source\../../constants.v (2023-11-26 20:22:03)
14       C:\Users\Duncan\git\ForthCPU\busController\source\busController.v (2023-11-28 17:21:31)
49       C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v (2023-12-02 16:25:17)
15       C:\Users\Duncan\git\ForthCPU\constants.v (2023-11-26 20:22:03)
50       C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v (2023-11-26 20:39:50)
51       C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v (2023-11-26 21:16:38)
52       C:\Users\Duncan\git\ForthCPU\debugPort\source\oneOfEightDecoder.v (2023-11-20 20:19:45)
53       C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v (2023-11-22 10:42:51)
54       C:\Users\Duncan\git\ForthCPU\debugPort\source\requestGenerator.v (2023-11-22 16:19:42)
55       C:\Users\Duncan\git\ForthCPU\debugPort\source\stopSynchroniser.v (2023-11-22 18:44:28)
56       C:\Users\Duncan\git\ForthCPU\debugPort\source\upCounter.v (2023-12-02 16:57:28)
43       C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v (2023-11-10 17:34:44)
17       C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v (2023-11-26 21:48:47)
18       C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v (2023-12-02 16:32:19)
44       C:\Users\Duncan\git\ForthCPU\impl1\test\../../constants.v (2023-11-26 20:22:03)
45       C:\Users\Duncan\git\ForthCPU\impl1\test\../../testSetup.v (2023-10-15 13:22:43)
46       C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v (2023-12-02 16:33:21)
19       C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v (2023-12-02 18:44:17)
20       C:\Users\Duncan\git\ForthCPU\interruptLogic\source\../../constants.v (2023-11-26 20:22:03)
21       C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v (2023-10-31 10:38:07)
22       C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v (2023-11-12 12:05:39)
23       C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v (2023-11-25 12:38:41)
24       C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v (2023-11-28 17:03:13)
25       C:\Users\Duncan\git\ForthCPU\mcuResources\source\../../constants.v (2023-11-26 20:22:03)
26       C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v (2023-11-19 17:19:58)
27       C:\Users\Duncan\git\ForthCPU\memoryMapper\source\../../constants.v (2023-11-26 20:22:03)
28       C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v (2023-11-09 15:06:41)
29       C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\../../constants.v (2023-11-26 20:22:03)
30       C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v (2023-11-26 21:45:11)
33       C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v (2023-12-02 16:04:06)
34       C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v (2023-11-09 22:58:57)
35       C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v (2023-10-30 15:49:58)
48       C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v (2023-11-28 18:42:09)
36       C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v (2021-08-10 09:11:08)
37       C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v (2021-08-10 09:11:08)
38       C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v (2021-08-10 09:07:02)
39       C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v (2021-08-10 09:07:02)
40       C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh (2021-08-10 09:07:02)
41       C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v (2021-08-10 09:07:02)

*******************************************************************
Unchanged modules: 5
MID:  lib.cell.view
29       work.blinkTests.verilog
8        work.branchLogic.verilog
28       work.devBoard.verilog
19       work.mcu.verilog
38       work.stopSynchroniser.verilog
