/*
 * stm32f4xx.h
 *
 *  Created on: 21 __Dec__ 2025
 *      Author: __Sayad__ __Hassan__
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

#define FLASH_BASEADDR						0x08000000U			/* Base address of Main Memory (Flash memory)(up to 1MB) */
#define SRAM1_BASEADDR						0x20000000U			/* Base address of SRAM1 (112KB) */
#define SRAM2_BASEADDR						0x2001C000U			/* Base address of SRAM2 (16KB) - after SRAM1 */
#define SRAM_BASEADDR						SRAM1_BASEADDR		/* Default SRAM base address points to SRAM1 */
#define ROM_BASEADDR						0x1FFF0000U			/* Base address of System Memory (ROM) */

/*
 *  AHBx and APBx Bus Peripheral base addresses
 */

#define PHERIPH_BASEADDR					0x40000000U
#define APB1_PHERIPH_BASEADDR				PHERIPH_BASEADDR
#define APB2_PHERIPH_BASEADDR				0x40010000U
#define AHB1_PHERIPH_BASEADDR				0x40020000U
#define AHB2_PHERIPH_BASEADDR				0x50000000U
#define AHB3_PHERIPH_BASEADDR				0xA0000000U

/*
 * Base addresses of peripherals which are hanging on AHB1 bus
 */

#define GPIOA_BASEADDR						(AHB1_PHERIPH_BASEADDR + 0x0000)
#define GPIOB_BASEADDR						(AHB1_PHERIPH_BASEADDR + 0x0400)
#define GPIOC_BASEADDR						(AHB1_PHERIPH_BASEADDR + 0x0800)
#define GPIOD_BASEADDR						(AHB1_PHERIPH_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR						(AHB1_PHERIPH_BASEADDR + 0x1000)
#define GPIOF_BASEADDR						(AHB1_PHERIPH_BASEADDR + 0x1400)
#define GPIOG_BASEADDR						(AHB1_PHERIPH_BASEADDR + 0x1800)
#define GPIOH_BASEADDR						(AHB1_PHERIPH_BASEADDR + 0x1C00)
#define GPIOI_BASEADDR						(AHB1_PHERIPH_BASEADDR + 0x2000)
#define GPIOJ_BASEADDR						(AHB1_PHERIPH_BASEADDR + 0x2400)
#define GPIOK_BASEADDR						(AHB1_PHERIPH_BASEADDR + 0x2800)

/*
 * Base addresses of peripherals which are hanging on APB1 bus
 */

#define I2C1_BASEADDR						(APB1_PHERIPH_BASEADDR + 0x5400)
#define I2C2_BASEADDR						(APB1_PHERIPH_BASEADDR + 0x5800)
#define I2C3_BASEADDR						(APB1_PHERIPH_BASEADDR + 0x5C00)

#define SPI2_BASEADDR						(APB1_PHERIPH_BASEADDR + 0x3800)
#define SPI3_BASEADDR						(APB1_PHERIPH_BASEADDR + 0x3C00)

#define USART2_BASEADDR						(APB1_PHERIPH_BASEADDR + 0x4400)
#define USART3_BASEADDR						(APB1_PHERIPH_BASEADDR + 0x4800)

#define UART4_BASEADDR						(APB1_PHERIPH_BASEADDR + 0x4C00)
#define UART5_BASEADDR						(APB1_PHERIPH_BASEADDR + 0x5000)

/*
 * Base addresses of peripherals which are hanging on APB2 bus
 */

#define SPI1_BASEADDR						(APB2_PHERIPH_BASEADDR + 0x3000)
#define USART1_BASEADDR						(APB2_PHERIPH_BASEADDR + 0x1000)
#define USART6_BASEADDR						(APB2_PHERIPH_BASEADDR + 0x1400)
#define EXIT_BASEADDR						(APB2_PHERIPH_BASEADDR + 0x3C00)
#define SYSCFG_BASEADDR						(APB2_PHERIPH_BASEADDR + 0x3800)


/*****************PERIPHERAL REGISTER DEFINITION STRUCTURES*****************/

/*
 * Note: Register of a peripheral are specific to MCU
 */

/*
 * GPIO
 */

typedef struct
{
	uint32_t MODER;
	uint32_t OTYPER;
	uint32_t OSPEEDR;
	uint32_t PUPDR;
	uint32_t IDR;
	uint32_t ODR;
	uint32_t BSRR;
	uint32_t LCKR;
	uint32_t AFR[2];

} GPIO_RegDef_t;




#endif /* INC_STM32F407XX_H_ */
