set ::env(PROJECT_NAME) rs_decoder
set ::env(DESIGN_TOP) RS_dec_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/Cores/rs_decoder/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/rs_decoder/rtl/rs_decoder_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) core
