var unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR =
[
    [ "__pad0__", "unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html#a946a7d8721ae1db07e65cfc826c52619", null ],
    [ "__pad1__", "unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html#a5a1f614f4adbb996fa13f4b0679723f0", null ],
    [ "ADCPRE", "unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html#ad4c22e175d6d138c552dc1ebfe293550", null ],
    [ "HPRE", "unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html#a23f7dfdb368e63416088f8197807487a", null ],
    [ "MCO", "unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html#ab9f3d473f4321e2c1cbe0fb6eadc7e70", null ],
    [ "PLLMUL", "unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html#a475c2b59a6664415667d6305f2329b33", null ],
    [ "PLLSRC", "unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html#a58dc6ebd94f312a4cfa4fa8cd71aa620", null ],
    [ "PLLXTPRE", "unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html#a59325d328ba398b348da72834ce161f6", null ],
    [ "PPRE1", "unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html#aff3a4a15f90dfc910d8dd6d207dc0e4e", null ],
    [ "PPRE2", "unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html#a1edf8818af14940cb90cd56c54c64c82", null ],
    [ "registerVal", "unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html#a9ccb743e979e1f68c295c39ce006711f", null ],
    [ "SW", "unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html#ac622549601ceadcbd8a8fa6fd9c0bd8b", null ],
    [ "SWS", "unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html#a9d809618d1c75fd3ac9f83a20ab35ef5", null ],
    [ "USBPRE", "unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html#ac5df36c4f28f37d39b6725d202d7a83d", null ]
];