
module tb_synchronous_series_counter;
reg clk,rst;
wire [3:0]q;
synchronous_series_counter  dut (.clk(clk),.rst(rst),.q(q));
always #5 clk=~clk;
initial begin
clk=0;rst=1;
#10 rst=0; 
# 200;
#25 $finish();
end
endmodule
