// Seed: 4012102218
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input tri id_2,
    output wor id_3,
    output wire id_4,
    input tri id_5,
    input tri1 id_6,
    input tri1 id_7,
    input tri1 id_8
);
  logic id_10;
  assign module_1.id_1 = 0;
  wire id_11;
endmodule
module module_1 #(
    parameter id_3 = 32'd36,
    parameter id_4 = 32'd32
) (
    input uwire id_0,
    input uwire id_1
    , id_13,
    output tri1 id_2,
    output tri _id_3,
    output wand _id_4,
    input wand id_5,
    output tri1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input tri id_9,
    input uwire id_10,
    output tri0 id_11
);
  assign id_2  = (-1 ? id_13 : 1);
  assign id_13 = id_5;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_1,
      id_7,
      id_7,
      id_1,
      id_10,
      id_8,
      id_0
  );
  wire [~  id_4 : id_3] id_14;
endmodule
