Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.1.259.1

Sat Oct  5 18:27:39 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_jb_impl_1.twr lab3_jb_impl_1.udb -gui -msgset C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 100000 [get_pins {lf_osc/CLKLF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 77.8%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
select_i0/Q                             |          No required time
select_i1/Q                             |          No required time
select_i2/Q                             |          No required time
select_i3/Q                             |          No required time
MOD1/r_sel__i3/Q                        |          No required time
MOD1/r_sel__i4/Q                        |          No required time
MOD1/r_sel__i2/Q                        |          No required time
MOD1/r_sel__i1/Q                        |          No required time
osc_i2/PADDO                            |          No required time
osc_i1/PADDO                            |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        10
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 6 End Points          |           Type           
-------------------------------------------------------------------
{MOD3/counter_258_274__i2/SR   MOD3/counter_258_274__i3/SR}                           
                                        |           No arrival time
MOD3/counter_258_274__i1/SR             |           No arrival time
{MOD3/counter_258_274__i4/SR   MOD3/counter_258_274__i5/SR}                           
                                        |           No arrival time
{MOD1/r_sel__i3/SR   MOD1/r_sel__i4/SR} |           No arrival time
{MOD1/r_sel__i2/SR   MOD1/r_sel__i1/SR} |           No arrival time
MOD1/en_c/SR                            |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         6
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
col[0]                                  |                     input
col[1]                                  |                     input
col[2]                                  |                     input
col[3]                                  |                     input
reset                                   |                     input
osc[0]                                  |                    output
osc[1]                                  |                    output
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 100000 [get_pins {lf_osc/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |       99820.000 ns |          0.010 MHz 
lf_osc/CLKLF (MPW)                      |   (50% duty cycle) |       99820.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
MOD1/i174/D                              |99977.106 ns 
MOD1/right__i2/D                         |99989.836 ns 
MOD1/debounce_counter_257__i0/SR         |99990.008 ns 
{MOD1/debounce_counter_257__i1/SR   MOD1/debounce_counter_257__i2/SR}              
                                         |99990.008 ns 
{MOD1/debounce_counter_257__i3/SR   MOD1/debounce_counter_257__i4/SR}              
                                         |99990.008 ns 
{MOD1/debounce_counter_257__i5/SR   MOD1/debounce_counter_257__i6/SR}              
                                         |99990.008 ns 
{MOD1/right__i3/SR   MOD1/right__i2/SR}  |99990.655 ns 
{MOD1/right__i0/SR   MOD1/right__i1/SR}  |99990.734 ns 
MOD1/right__i1/D                         |99990.760 ns 
MOD1/r_sel__i3/D                         |99990.946 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : MOD1/state_FSM_i4/Q  (SLICE_R17C7B)
Path End         : MOD1/i174/D  (SLICE_R16C10A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 18
Delay Ratio      : 58.6% (route), 41.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99977.106 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  31      
MOD1/clk                                                      NET DELAY           5.499                  5.499  31      
{MOD1/state_FSM_i4/CK   MOD1/state_FSM_i3/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i4/CK->MOD1/state_FSM_i4/Q
                                          SLICE_R17C7B        CLK_TO_Q0_DELAY     1.388                  6.887  5       
MOD1/n151[3]                                                  NET DELAY           2.141                  9.028  5       
MOD1/i141_4_lut/B->MOD1/i141_4_lut/Z      SLICE_R16C8A        A0_TO_F0_DELAY      0.449                  9.477  4       
MOD1/n282                                                     NET DELAY           2.485                 11.962  4       
MOD1/i144_4_lut/C->MOD1/i144_4_lut/Z      SLICE_R16C7C        B1_TO_F1_DELAY      0.449                 12.411  1       
MOD1/n285                                                     NET DELAY           2.551                 14.962  1       
MOD1/i146_4_lut/A->MOD1/i146_4_lut/Z      SLICE_R16C8B        A0_TO_F0_DELAY      0.476                 15.438  1       
MOD1/n287                                                     NET DELAY           0.304                 15.742  1       
MOD1/i148_4_lut/A->MOD1/i148_4_lut/Z      SLICE_R16C8B        C1_TO_F1_DELAY      0.476                 16.218  1       
MOD1/n289                                                     NET DELAY           0.304                 16.522  1       
MOD1/i150_4_lut/A->MOD1/i150_4_lut/Z      SLICE_R16C8C        C0_TO_F0_DELAY      0.476                 16.998  1       
MOD1/n291                                                     NET DELAY           0.304                 17.302  1       
MOD1/i152_4_lut/A->MOD1/i152_4_lut/Z      SLICE_R16C8C        C1_TO_F1_DELAY      0.476                 17.778  1       
MOD1/n293                                                     NET DELAY           0.304                 18.082  1       
MOD1/i154_4_lut/A->MOD1/i154_4_lut/Z      SLICE_R16C8D        C0_TO_F0_DELAY      0.476                 18.558  1       
MOD1/n295                                                     NET DELAY           0.304                 18.862  1       
MOD1/i156_4_lut/A->MOD1/i156_4_lut/Z      SLICE_R16C8D        C1_TO_F1_DELAY      0.476                 19.338  1       
MOD1/n297                                                     NET DELAY           0.304                 19.642  1       
MOD1/i158_4_lut/A->MOD1/i158_4_lut/Z      SLICE_R16C9A        C0_TO_F0_DELAY      0.476                 20.118  1       
MOD1/n299                                                     NET DELAY           0.304                 20.422  1       
MOD1/i160_4_lut/A->MOD1/i160_4_lut/Z      SLICE_R16C9A        C1_TO_F1_DELAY      0.476                 20.898  1       
MOD1/n301                                                     NET DELAY           0.304                 21.202  1       
MOD1/i162_4_lut/A->MOD1/i162_4_lut/Z      SLICE_R16C9B        C0_TO_F0_DELAY      0.476                 21.678  1       
MOD1/n303                                                     NET DELAY           0.304                 21.982  1       
MOD1/i164_4_lut/A->MOD1/i164_4_lut/Z      SLICE_R16C9B        C1_TO_F1_DELAY      0.476                 22.458  1       
MOD1/n305                                                     NET DELAY           0.304                 22.762  1       
MOD1/i166_4_lut/A->MOD1/i166_4_lut/Z      SLICE_R16C9C        C0_TO_F0_DELAY      0.476                 23.238  1       
MOD1/n307                                                     NET DELAY           0.304                 23.542  1       
MOD1/i168_4_lut/A->MOD1/i168_4_lut/Z      SLICE_R16C9C        C1_TO_F1_DELAY      0.476                 24.018  1       
MOD1/n309                                                     NET DELAY           0.304                 24.322  1       
MOD1/i170_4_lut/A->MOD1/i170_4_lut/Z      SLICE_R16C9D        C0_TO_F0_DELAY      0.476                 24.798  1       
MOD1/n311                                                     NET DELAY           0.304                 25.102  1       
MOD1/i172_4_lut/A->MOD1/i172_4_lut/Z      SLICE_R16C9D        C1_TO_F1_DELAY      0.449                 25.551  1       
MOD1/n313_kb_in                                               NET DELAY           2.168                 27.719  1       
MOD1/i410_2_lut/B->MOD1/i410_2_lut/Z      SLICE_R16C10A       D1_TO_F1_DELAY      0.476                 28.195  1       
MOD1/n634                                                     NET DELAY           0.000                 28.195  1       
MOD1/i174/D                                                   ENDPOINT            0.000                 28.195  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  31      
MOD1/clk                                                      NET DELAY           5.499             100005.499  31      
MOD1/i174/CK                                                  CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(28.195)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99977.106  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i10/Q  (SLICE_R17C8D)
Path End         : MOD1/right__i2/D  (SLICE_R15C6B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 72.3% (route), 27.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99989.836 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  31      
MOD1/clk                                                      NET DELAY           5.499                  5.499  31      
{MOD1/state_FSM_i11/CK   MOD1/state_FSM_i10/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i10/CK->MOD1/state_FSM_i10/Q
                                          SLICE_R17C8D        CLK_TO_Q1_DELAY     1.388                  6.887  15      
MOD1/n151[9]                                                  NET DELAY           2.868                  9.755  15      
MOD1/i29_3_lut/B->MOD1/i29_3_lut/Z        SLICE_R16C6D        D0_TO_F0_DELAY      0.449                 10.204  1       
MOD1/n11                                                      NET DELAY           2.168                 12.372  1       
MOD1/i1292_4_lut/A->MOD1/i1292_4_lut/Z    SLICE_R15C6A        D1_TO_F1_DELAY      0.449                 12.821  1       
MOD1/n1542                                                    NET DELAY           2.168                 14.989  1       
MOD1/i713_4_lut/C->MOD1/i713_4_lut/Z      SLICE_R15C6B        D1_TO_F1_DELAY      0.476                 15.465  1       
MOD1/n423[2]                                                  NET DELAY           0.000                 15.465  1       
MOD1/right__i2/D                                              ENDPOINT            0.000                 15.465  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  31      
MOD1/clk                                                      NET DELAY           5.499             100005.499  31      
{MOD1/right__i3/CK   MOD1/right__i2/CK}                       CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(15.465)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99989.836  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i10/Q  (SLICE_R17C8D)
Path End         : MOD1/debounce_counter_257__i0/SR  (SLICE_R18C5A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99990.008 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  31      
MOD1/clk                                                      NET DELAY           5.499                  5.499  31      
{MOD1/state_FSM_i11/CK   MOD1/state_FSM_i10/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i10/CK->MOD1/state_FSM_i10/Q
                                          SLICE_R17C8D        CLK_TO_Q1_DELAY     1.388                  6.887  15      
MOD1/n151[9]                                                  NET DELAY           2.868                  9.755  15      
MOD1/i30_2_lut_adj_7/B->MOD1/i30_2_lut_adj_7/Z
                                          SLICE_R16C5A        D0_TO_F0_DELAY      0.449                 10.204  2       
MOD1/n81                                                      NET DELAY           2.168                 12.372  2       
MOD1/i1333_4_lut/D->MOD1/i1333_4_lut/Z    SLICE_R17C5C        D0_TO_F0_DELAY      0.449                 12.821  4       
MOD1/n633                                                     NET DELAY           2.141                 14.962  4       
MOD1/debounce_counter_257__i0/SR                              ENDPOINT            0.000                 14.962  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  31      
MOD1/clk                                                      NET DELAY           5.499             100005.499  31      
MOD1/debounce_counter_257__i0/CK                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(14.962)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99990.008  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i10/Q  (SLICE_R17C8D)
Path End         : {MOD1/debounce_counter_257__i1/SR   MOD1/debounce_counter_257__i2/SR}  (SLICE_R18C5B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99990.008 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  31      
MOD1/clk                                                      NET DELAY           5.499                  5.499  31      
{MOD1/state_FSM_i11/CK   MOD1/state_FSM_i10/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i10/CK->MOD1/state_FSM_i10/Q
                                          SLICE_R17C8D        CLK_TO_Q1_DELAY     1.388                  6.887  15      
MOD1/n151[9]                                                  NET DELAY           2.868                  9.755  15      
MOD1/i30_2_lut_adj_7/B->MOD1/i30_2_lut_adj_7/Z
                                          SLICE_R16C5A        D0_TO_F0_DELAY      0.449                 10.204  2       
MOD1/n81                                                      NET DELAY           2.168                 12.372  2       
MOD1/i1333_4_lut/D->MOD1/i1333_4_lut/Z    SLICE_R17C5C        D0_TO_F0_DELAY      0.449                 12.821  4       
MOD1/n633                                                     NET DELAY           2.141                 14.962  4       
{MOD1/debounce_counter_257__i1/SR   MOD1/debounce_counter_257__i2/SR}
                                                              ENDPOINT            0.000                 14.962  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  31      
MOD1/clk                                                      NET DELAY           5.499             100005.499  31      
{MOD1/debounce_counter_257__i1/CK   MOD1/debounce_counter_257__i2/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(14.962)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99990.008  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i10/Q  (SLICE_R17C8D)
Path End         : {MOD1/debounce_counter_257__i3/SR   MOD1/debounce_counter_257__i4/SR}  (SLICE_R18C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99990.008 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  31      
MOD1/clk                                                      NET DELAY           5.499                  5.499  31      
{MOD1/state_FSM_i11/CK   MOD1/state_FSM_i10/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i10/CK->MOD1/state_FSM_i10/Q
                                          SLICE_R17C8D        CLK_TO_Q1_DELAY     1.388                  6.887  15      
MOD1/n151[9]                                                  NET DELAY           2.868                  9.755  15      
MOD1/i30_2_lut_adj_7/B->MOD1/i30_2_lut_adj_7/Z
                                          SLICE_R16C5A        D0_TO_F0_DELAY      0.449                 10.204  2       
MOD1/n81                                                      NET DELAY           2.168                 12.372  2       
MOD1/i1333_4_lut/D->MOD1/i1333_4_lut/Z    SLICE_R17C5C        D0_TO_F0_DELAY      0.449                 12.821  4       
MOD1/n633                                                     NET DELAY           2.141                 14.962  4       
{MOD1/debounce_counter_257__i3/SR   MOD1/debounce_counter_257__i4/SR}
                                                              ENDPOINT            0.000                 14.962  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  31      
MOD1/clk                                                      NET DELAY           5.499             100005.499  31      
{MOD1/debounce_counter_257__i3/CK   MOD1/debounce_counter_257__i4/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(14.962)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99990.008  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i10/Q  (SLICE_R17C8D)
Path End         : {MOD1/debounce_counter_257__i5/SR   MOD1/debounce_counter_257__i6/SR}  (SLICE_R18C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99990.008 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  31      
MOD1/clk                                                      NET DELAY           5.499                  5.499  31      
{MOD1/state_FSM_i11/CK   MOD1/state_FSM_i10/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i10/CK->MOD1/state_FSM_i10/Q
                                          SLICE_R17C8D        CLK_TO_Q1_DELAY     1.388                  6.887  15      
MOD1/n151[9]                                                  NET DELAY           2.868                  9.755  15      
MOD1/i30_2_lut_adj_7/B->MOD1/i30_2_lut_adj_7/Z
                                          SLICE_R16C5A        D0_TO_F0_DELAY      0.449                 10.204  2       
MOD1/n81                                                      NET DELAY           2.168                 12.372  2       
MOD1/i1333_4_lut/D->MOD1/i1333_4_lut/Z    SLICE_R17C5C        D0_TO_F0_DELAY      0.449                 12.821  4       
MOD1/n633                                                     NET DELAY           2.141                 14.962  4       
{MOD1/debounce_counter_257__i5/SR   MOD1/debounce_counter_257__i6/SR}
                                                              ENDPOINT            0.000                 14.962  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  31      
MOD1/clk                                                      NET DELAY           5.499             100005.499  31      
{MOD1/debounce_counter_257__i5/CK   MOD1/debounce_counter_257__i6/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(14.962)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99990.008  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i10/Q  (SLICE_R17C8D)
Path End         : {MOD1/right__i3/SR   MOD1/right__i2/SR}  (SLICE_R15C6B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 73.8% (route), 26.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99990.655 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  31      
MOD1/clk                                                      NET DELAY           5.499                  5.499  31      
{MOD1/state_FSM_i11/CK   MOD1/state_FSM_i10/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i10/CK->MOD1/state_FSM_i10/Q
                                          SLICE_R17C8D        CLK_TO_Q1_DELAY     1.388                  6.887  15      
MOD1/n151[9]                                                  NET DELAY           2.868                  9.755  15      
MOD1/i30_2_lut_adj_7/B->MOD1/i30_2_lut_adj_7/Z
                                          SLICE_R16C5A        D0_TO_F0_DELAY      0.476                 10.231  2       
MOD1/n81                                                      NET DELAY           0.304                 10.535  2       
MOD1/i1_4_lut/B->MOD1/i1_4_lut/Z          SLICE_R16C5A        C1_TO_F1_DELAY      0.449                 10.984  2       
MOD1/n476                                                     NET DELAY           3.331                 14.315  2       
{MOD1/right__i3/SR   MOD1/right__i2/SR}                       ENDPOINT            0.000                 14.315  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  31      
MOD1/clk                                                      NET DELAY           5.499             100005.499  31      
{MOD1/right__i3/CK   MOD1/right__i2/CK}                       CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(14.315)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99990.655  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i10/Q  (SLICE_R17C8D)
Path End         : {MOD1/right__i0/SR   MOD1/right__i1/SR}  (SLICE_R16C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 73.5% (route), 26.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99990.734 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  31      
MOD1/clk                                                      NET DELAY           5.499                  5.499  31      
{MOD1/state_FSM_i11/CK   MOD1/state_FSM_i10/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i10/CK->MOD1/state_FSM_i10/Q
                                          SLICE_R17C8D        CLK_TO_Q1_DELAY     1.388                  6.887  15      
MOD1/n151[9]                                                  NET DELAY           2.868                  9.755  15      
MOD1/i30_2_lut_adj_7/B->MOD1/i30_2_lut_adj_7/Z
                                          SLICE_R16C5A        D0_TO_F0_DELAY      0.476                 10.231  2       
MOD1/n81                                                      NET DELAY           0.304                 10.535  2       
MOD1/i1_4_lut/B->MOD1/i1_4_lut/Z          SLICE_R16C5A        C1_TO_F1_DELAY      0.449                 10.984  2       
MOD1/n476                                                     NET DELAY           3.252                 14.236  2       
{MOD1/right__i0/SR   MOD1/right__i1/SR}                       ENDPOINT            0.000                 14.236  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  31      
MOD1/clk                                                      NET DELAY           5.499             100005.499  31      
{MOD1/right__i0/CK   MOD1/right__i1/CK}                       CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(14.236)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99990.734  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i11/Q  (SLICE_R17C8D)
Path End         : MOD1/right__i1/D  (SLICE_R16C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 69.2% (route), 30.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99990.760 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  31      
MOD1/clk                                                      NET DELAY           5.499                  5.499  31      
{MOD1/state_FSM_i11/CK   MOD1/state_FSM_i10/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i11/CK->MOD1/state_FSM_i11/Q
                                          SLICE_R17C8D        CLK_TO_Q0_DELAY     1.388                  6.887  14      
MOD1/n151[10]                                                 NET DELAY           3.186                 10.073  14      
MOD1/i371_4_lut/C->MOD1/i371_4_lut/Z      SLICE_R16C6B        B0_TO_F0_DELAY      0.476                 10.549  1       
MOD1/n595                                                     NET DELAY           0.304                 10.853  1       
MOD1/i372_4_lut/A->MOD1/i372_4_lut/Z      SLICE_R16C6B        C1_TO_F1_DELAY      0.449                 11.302  1       
MOD1/n596                                                     NET DELAY           2.763                 14.065  1       
MOD1/mux_228_i2_3_lut/A->MOD1/mux_228_i2_3_lut/Z
                                          SLICE_R16C5D        D1_TO_F1_DELAY      0.476                 14.541  1       
MOD1/n423[1]                                                  NET DELAY           0.000                 14.541  1       
MOD1/right__i1/D                                              ENDPOINT            0.000                 14.541  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  31      
MOD1/clk                                                      NET DELAY           5.499             100005.499  31      
{MOD1/right__i0/CK   MOD1/right__i1/CK}                       CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(14.541)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99990.760  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i7/Q  (SLICE_R17C6A)
Path End         : MOD1/r_sel__i3/D  (SLICE_R18C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 73.9% (route), 26.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99990.946 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  31      
MOD1/clk                                                      NET DELAY           5.499                  5.499  31      
{MOD1/state_FSM_i8/CK   MOD1/state_FSM_i7/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i7/CK->MOD1/state_FSM_i7/Q
                                          SLICE_R17C6A        CLK_TO_Q1_DELAY     1.388                  6.887  7       
MOD1/n177                                                     NET DELAY           3.780                 10.667  7       
MOD1/i1_2_lut_adj_4/A->MOD1/i1_2_lut_adj_4/Z
                                          SLICE_R17C9C        B1_TO_F1_DELAY      0.449                 11.116  1       
MOD1/n6_adj_48                                                NET DELAY           2.763                 13.879  1       
MOD1/i1345_4_lut/D->MOD1/i1345_4_lut/Z    SLICE_R18C7A        D0_TO_F0_DELAY      0.476                 14.355  1       
MOD1/n1285                                                    NET DELAY           0.000                 14.355  1       
MOD1/r_sel__i3/D                                              ENDPOINT            0.000                 14.355  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  31      
MOD1/clk                                                      NET DELAY           5.499             100005.499  31      
{MOD1/r_sel__i3/CK   MOD1/r_sel__i4/CK}                       CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(14.355)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99990.946  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
MOD1/state_FSM_i13/D                     |    1.743 ns 
MOD1/state_FSM_i16/D                     |    1.743 ns 
MOD1/state_FSM_i19/D                     |    1.743 ns 
MOD1/state_FSM_i18/D                     |    1.743 ns 
MOD1/left_i0_i0/D                        |    1.743 ns 
MOD1/left_i0_i1/D                        |    1.743 ns 
MOD1/state_FSM_i2/D                      |    1.743 ns 
select_i3/D                              |    1.743 ns 
select_i0/D                              |    1.743 ns 
select_i1/D                              |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : MOD1/state_FSM_i1/Q  (SLICE_R15C8B)
Path End         : MOD1/state_FSM_i13/D  (SLICE_R15C8D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{MOD1/state_FSM_i1/CK   MOD1/state_FSM_i2/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i1/CK->MOD1/state_FSM_i1/Q
                                          SLICE_R15C8B        CLK_TO_Q0_DELAY  0.779                  3.863  5       
MOD1/n151[0]                                                  NET DELAY        0.712                  4.575  5       
MOD1.i121_2_lut_3_lut/D->MOD1.i121_2_lut_3_lut/Z
                                          SLICE_R15C8D        D1_TO_F1_DELAY   0.252                  4.827  1       
MOD1/n258                                                     NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i13/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{MOD1/state_FSM_i14/CK   MOD1/state_FSM_i13/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i15/Q  (SLICE_R15C7C)
Path End         : MOD1/state_FSM_i16/D  (SLICE_R15C7C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{MOD1/state_FSM_i16/CK   MOD1/state_FSM_i15/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i15/CK->MOD1/state_FSM_i15/Q
                                          SLICE_R15C7C        CLK_TO_Q1_DELAY  0.779                  3.863  7       
MOD1/n169                                                     NET DELAY        0.712                  4.575  7       
MOD1.SLICE_22/D0->MOD1.SLICE_22/F0        SLICE_R15C7C        D0_TO_F0_DELAY   0.252                  4.827  1       
MOD1.n169.sig_006.FeedThruLUT                                 NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i16/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{MOD1/state_FSM_i16/CK   MOD1/state_FSM_i15/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i4/Q  (SLICE_R17C7B)
Path End         : MOD1/state_FSM_i19/D  (SLICE_R17C7D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{MOD1/state_FSM_i4/CK   MOD1/state_FSM_i3/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i4/CK->MOD1/state_FSM_i4/Q
                                          SLICE_R17C7B        CLK_TO_Q0_DELAY  0.779                  3.863  5       
MOD1/n151[3]                                                  NET DELAY        0.712                  4.575  5       
MOD1.i127_2_lut_3_lut/D->MOD1.i127_2_lut_3_lut/Z
                                          SLICE_R17C7D        D0_TO_F0_DELAY   0.252                  4.827  1       
MOD1/n264                                                     NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i19/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{MOD1/state_FSM_i19/CK   MOD1/state_FSM_i18/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i17/Q  (SLICE_R17C6B)
Path End         : MOD1/state_FSM_i18/D  (SLICE_R17C7D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{MOD1/state_FSM_i17/CK   MOD1/state_FSM_i12/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i17/CK->MOD1/state_FSM_i17/Q
                                          SLICE_R17C6B        CLK_TO_Q0_DELAY  0.779                  3.863  6       
MOD1/n151[16]                                                 NET DELAY        0.712                  4.575  6       
MOD1.SLICE_19/D1->MOD1.SLICE_19/F1        SLICE_R17C7D        D1_TO_F1_DELAY   0.252                  4.827  1       
MOD1.n151[16].sig_005.FeedThruLUT                             NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i18/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{MOD1/state_FSM_i19/CK   MOD1/state_FSM_i18/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/right__i0/Q  (SLICE_R16C5D)
Path End         : MOD1/left_i0_i0/D  (SLICE_R16C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{MOD1/right__i0/CK   MOD1/right__i1/CK}                       CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/right__i0/CK->MOD1/right__i0/Q       SLICE_R16C5D        CLK_TO_Q0_DELAY  0.779                  3.863  2       
MOD1/right[0]                                                 NET DELAY        0.712                  4.575  2       
SLICE_14/D0->SLICE_14/F0                  SLICE_R16C4C        D0_TO_F0_DELAY   0.252                  4.827  1       
right[0].sig_000.FeedThruLUT                                  NET DELAY        0.000                  4.827  1       
MOD1/left_i0_i0/D                                             ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{MOD1/left_i0_i0/CK   MOD1/left_i0_i1/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/right__i1/Q  (SLICE_R16C5D)
Path End         : MOD1/left_i0_i1/D  (SLICE_R16C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{MOD1/right__i0/CK   MOD1/right__i1/CK}                       CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/right__i1/CK->MOD1/right__i1/Q       SLICE_R16C5D        CLK_TO_Q1_DELAY  0.779                  3.863  2       
MOD1/right[1]                                                 NET DELAY        0.712                  4.575  2       
SLICE_14/D1->SLICE_14/F1                  SLICE_R16C4C        D1_TO_F1_DELAY   0.252                  4.827  1       
right[1].sig_003.FeedThruLUT                                  NET DELAY        0.000                  4.827  1       
MOD1/left_i0_i1/D                                             ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{MOD1/left_i0_i0/CK   MOD1/left_i0_i1/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i14/Q  (SLICE_R15C8D)
Path End         : MOD1/state_FSM_i2/D  (SLICE_R15C8B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{MOD1/state_FSM_i14/CK   MOD1/state_FSM_i13/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i14/CK->MOD1/state_FSM_i14/Q
                                          SLICE_R15C8D        CLK_TO_Q0_DELAY  0.779                  3.863  7       
MOD1/n170                                                     NET DELAY        0.712                  4.575  7       
MOD1/reduce_or_97_i1_3_lut_4_lut/D->MOD1/reduce_or_97_i1_3_lut_4_lut/Z
                                          SLICE_R15C8B        D1_TO_F1_DELAY   0.252                  4.827  1       
MOD1/n235                                                     NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i2/D                                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{MOD1/state_FSM_i1/CK   MOD1/state_FSM_i2/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/left_i0_i3/Q  (SLICE_R15C4D)
Path End         : select_i3/D  (SLICE_R15C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{MOD1/left_i0_i3/CK   MOD1/left_i0_i2/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/left_i0_i3/CK->MOD1/left_i0_i3/Q     SLICE_R15C4D        CLK_TO_Q0_DELAY  0.779                  3.863  1       
MOD1/left[3]                                                  NET DELAY        0.712                  4.575  1       
mux_6_i4_3_lut/B->mux_6_i4_3_lut/Z        SLICE_R15C3A        D1_TO_F1_DELAY   0.252                  4.827  1       
select_3__N_6[3]                                              NET DELAY        0.000                  4.827  1       
select_i3/D                                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{select_i2/CK   select_i3/CK}                                 CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/left_i0_i0/Q  (SLICE_R16C4C)
Path End         : select_i0/D  (SLICE_R16C3C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{MOD1/left_i0_i0/CK   MOD1/left_i0_i1/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/left_i0_i0/CK->MOD1/left_i0_i0/Q     SLICE_R16C4C        CLK_TO_Q0_DELAY  0.779                  3.863  1       
MOD1/left[0]                                                  NET DELAY        0.712                  4.575  1       
mux_6_i1_3_lut/B->mux_6_i1_3_lut/Z        SLICE_R16C3C        D0_TO_F0_DELAY   0.252                  4.827  1       
select_3__N_6[0]                                              NET DELAY        0.000                  4.827  1       
select_i0/D                                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{select_i0/CK   select_i1/CK}                                 CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/left_i0_i1/Q  (SLICE_R16C4C)
Path End         : select_i1/D  (SLICE_R16C3C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{MOD1/left_i0_i0/CK   MOD1/left_i0_i1/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/left_i0_i1/CK->MOD1/left_i0_i1/Q     SLICE_R16C4C        CLK_TO_Q1_DELAY  0.779                  3.863  1       
MOD1/left[1]                                                  NET DELAY        0.712                  4.575  1       
mux_6_i2_3_lut/B->mux_6_i2_3_lut/Z        SLICE_R16C3C        D1_TO_F1_DELAY   0.252                  4.827  1       
select_3__N_6[1]                                              NET DELAY        0.000                  4.827  1       
select_i1/D                                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  32      
MOD1/clk                                                      NET DELAY        3.084                  3.084  32      
{select_i0/CK   select_i1/CK}                                 CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



