{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1590772154865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1590772154867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 20:09:14 2020 " "Processing started: Fri May 29 20:09:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1590772154867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1590772154867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test -c Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1590772154867 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1590772156481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/addersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/addersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSub-AdderSub_Architecture " "Found design unit 1: AdderSub-AdderSub_Architecture" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/AdderSub.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/AdderSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772157864 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderSub " "Found entity 1: AdderSub" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/AdderSub.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/AdderSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772157864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772157864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arc_ALU " "Found design unit 1: ALU-arc_ALU" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772157878 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772157878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772157878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/arithlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/arithlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithLogic-arc_ArithLogic " "Found design unit 1: ArithLogic-arc_ArithLogic" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772157889 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithLogic " "Found entity 1: ArithLogic" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772157889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772157889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/aux_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file advanced_computer_architecture-/task2/vhdl/aux_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aux_package " "Found design unit 1: aux_package" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/aux_package.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/aux_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772157901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772157901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-FA_Architecture " "Found design unit 1: FA-FA_Architecture" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/FA.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/FA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772157911 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/FA.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/FA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772157911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772157911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MACModule-arc_MACModule " "Found design unit 1: MACModule-arc_MACModule" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/Mac.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/Mac.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772157921 ""} { "Info" "ISGN_ENTITY_NAME" "1 MACModule " "Found entity 1: MACModule" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/Mac.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/Mac.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772157921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772157921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/maxmin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/maxmin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaxMin-arc_MaxMin " "Found design unit 1: MaxMin-arc_MaxMin" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/MaxMin.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/MaxMin.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772157935 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaxMin " "Found entity 1: MaxMin" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/MaxMin.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/MaxMin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772157935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772157935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultSub-arc_MultSub " "Found design unit 1: MultSub-arc_MultSub" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/Mult.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/Mult.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772157950 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultSub " "Found entity 1: MultSub" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/Mult.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/Mult.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772157950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772157950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/outputselector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/outputselector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputSelector-arc_outputSelector " "Found design unit 1: outputSelector-arc_outputSelector" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/outputSelector.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/outputSelector.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772157964 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputSelector " "Found entity 1: outputSelector" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/outputSelector.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/outputSelector.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772157964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772157964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/registera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/registera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_Register-arc_A_Register " "Found design unit 1: A_Register-arc_A_Register" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/registerA.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/registerA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772157976 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_Register " "Found entity 1: A_Register" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/registerA.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/registerA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772157976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772157976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/registerb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/registerb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_Register-arc_B_Register " "Found design unit 1: B_Register-arc_B_Register" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/registerB.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/registerB.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772157990 ""} { "Info" "ISGN_ENTITY_NAME" "1 B_Register " "Found entity 1: B_Register" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/registerB.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/registerB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772157990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772157990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/registerop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/registerop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OP_Register-arc_OP_Register " "Found design unit 1: OP_Register-arc_OP_Register" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/registerOP.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/registerOP.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772158002 ""} { "Info" "ISGN_ENTITY_NAME" "1 OP_Register " "Found entity 1: OP_Register" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/registerOP.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/registerOP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772158002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772158002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-arc_shifter " "Found design unit 1: shifter-arc_shifter" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772158015 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772158015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772158015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "advanced_computer_architecture-/task2/vhdl/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file advanced_computer_architecture-/task2/vhdl/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arc_sys " "Found design unit 1: top-arc_sys" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1590772158030 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772158030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772158030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1590772158260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_Register A_Register:AREG " "Elaborating entity \"A_Register\" for hierarchy \"A_Register:AREG\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "AREG" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772158385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_Register B_Register:BREG " "Elaborating entity \"B_Register\" for hierarchy \"B_Register:BREG\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "BREG" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772158462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OP_Register OP_Register:OPREG " "Elaborating entity \"OP_Register\" for hierarchy \"OP_Register:OPREG\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "OPREG" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772158530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:aluEntity " "Elaborating entity \"ALU\" for hierarchy \"ALU:aluEntity\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "aluEntity" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772158601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithLogic ALU:aluEntity\|ArithLogic:arithAndLogicEntity " "Elaborating entity \"ArithLogic\" for hierarchy \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" "arithAndLogicEntity" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772158729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaxMin ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MaxMin:maxMinEntity " "Elaborating entity \"MaxMin\" for hierarchy \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MaxMin:maxMinEntity\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "maxMinEntity" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772158837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MACModule ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MACModule:macEntity " "Elaborating entity \"MACModule\" for hierarchy \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MACModule:macEntity\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "macEntity" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772158942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultSub ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MACModule:macEntity\|MultSub:multEntity " "Elaborating entity \"MultSub\" for hierarchy \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MACModule:macEntity\|MultSub:multEntity\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/Mac.vhd" "multEntity" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/Mac.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772159032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSub ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MACModule:macEntity\|AdderSub:adderSubEntity " "Elaborating entity \"AdderSub\" for hierarchy \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MACModule:macEntity\|AdderSub:adderSubEntity\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/Mac.vhd" "adderSubEntity" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/Mac.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772159107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MACModule:macEntity\|AdderSub:adderSubEntity\|FA:first " "Elaborating entity \"FA\" for hierarchy \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MACModule:macEntity\|AdderSub:adderSubEntity\|FA:first\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/AdderSub.vhd" "first" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/AdderSub.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772159202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSub ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|AdderSub:adderSubEntity " "Elaborating entity \"AdderSub\" for hierarchy \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|AdderSub:adderSubEntity\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "adderSubEntity" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772159332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter ALU:aluEntity\|shifter:shiftEntity " "Elaborating entity \"shifter\" for hierarchy \"ALU:aluEntity\|shifter:shiftEntity\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" "shiftEntity" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772159467 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin shifter.vhd(37) " "VHDL Process Statement warning at shifter.vhd(37): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1590772159471 "|top|ALU:aluEntity|shifter:shiftEntity"}
{ "Warning" "WVRFX_VHDL_RIGHT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "shifter.vhd(39) " "VHDL warning at shifter.vhd(39): right bound of range must be a constant" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 39 0 0 } }  } 0 11792 "VHDL warning at %1!s!: right bound of range must be a constant" 0 0 "" 0 -1 1590772159472 "|top|ALU:aluEntity|shifter:shiftEntity"}
{ "Warning" "WVRFX_VHDL_RIGHT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "shifter.vhd(47) " "VHDL warning at shifter.vhd(47): right bound of range must be a constant" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 47 0 0 } }  } 0 11792 "VHDL warning at %1!s!: right bound of range must be a constant" 0 0 "" 0 -1 1590772159472 "|top|ALU:aluEntity|shifter:shiftEntity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin shifter.vhd(55) " "VHDL Process Statement warning at shifter.vhd(55): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1590772159472 "|top|ALU:aluEntity|shifter:shiftEntity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin shifter.vhd(61) " "VHDL Process Statement warning at shifter.vhd(61): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1590772159472 "|top|ALU:aluEntity|shifter:shiftEntity"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "totalRes shifter.vhd(28) " "VHDL Process Statement warning at shifter.vhd(28): inferring latch(es) for signal or variable \"totalRes\", which holds its previous value in one or more paths through the process" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1590772159472 "|top|ALU:aluEntity|shifter:shiftEntity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputSelector ALU:aluEntity\|outputSelector:selectorEntity " "Elaborating entity \"outputSelector\" for hierarchy \"ALU:aluEntity\|outputSelector:selectorEntity\"" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" "selectorEntity" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ALU.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1590772159557 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[1\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[1\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772160510 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[0\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[0\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772160510 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[0\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[0\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772160510 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[1\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[1\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772160510 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|cout " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|cout\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772160510 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[2\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[2\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772160510 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[2\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[2\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772160510 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[3\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[3\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772160510 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[4\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[4\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772160510 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[5\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[5\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772160510 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[6\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[6\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772160510 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[7\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|LO\[7\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772160510 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[3\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[3\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772160510 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[4\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[4\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772160510 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[5\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[5\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772160510 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[6\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[6\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772160510 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[7\] " "Converted tri-state buffer \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|HI\[7\]\" feeding internal logic into a wire" {  } { { "Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/ArithLogic.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1590772160510 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1 1590772160510 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MultSub:multEntity\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MultSub:multEntity\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1590772161716 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1590772161716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MultSub:multEntity\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MultSub:multEntity\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1590772161926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MultSub:multEntity\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:aluEntity\|ArithLogic:arithAndLogicEntity\|MultSub:multEntity\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1590772161928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1590772161928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1590772161928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1590772161928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1590772161928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1590772161928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1590772161928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1590772161928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1590772161928 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1590772161928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1590772162139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1590772162139 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1590772166692 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1590772166692 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "298 " "Implemented 298 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1590772166982 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1590772166982 ""} { "Info" "ICUT_CUT_TM_LCELLS" "267 " "Implemented 267 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1590772166982 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1590772166982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1590772166982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1590772167227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 20:09:27 2020 " "Processing ended: Fri May 29 20:09:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1590772167227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1590772167227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1590772167227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1590772167227 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1590772169274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1590772169276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 20:09:28 2020 " "Processing started: Fri May 29 20:09:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1590772169276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1590772169276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Test -c Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1590772169276 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1590772169641 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Test EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1590772169673 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1590772169770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1590772169770 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1590772170405 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1590772170432 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1590772171677 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1590772171677 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1590772171677 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1590772171677 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 454 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1590772171682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 455 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1590772171682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 456 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1590772171682 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1590772171682 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS\[0\] " "Pin STATUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { STATUS[0] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STATUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS\[1\] " "Pin STATUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { STATUS[1] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STATUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_OUT\[0\] " "Pin HI_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HI_OUT[0] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_OUT\[1\] " "Pin HI_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HI_OUT[1] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_OUT\[2\] " "Pin HI_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HI_OUT[2] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_OUT\[3\] " "Pin HI_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HI_OUT[3] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_OUT\[4\] " "Pin HI_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HI_OUT[4] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_OUT\[5\] " "Pin HI_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HI_OUT[5] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_OUT\[6\] " "Pin HI_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HI_OUT[6] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_OUT\[7\] " "Pin HI_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HI_OUT[7] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_OUT\[0\] " "Pin LO_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LO_OUT[0] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LO_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_OUT\[1\] " "Pin LO_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LO_OUT[1] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LO_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_OUT\[2\] " "Pin LO_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LO_OUT[2] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LO_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_OUT\[3\] " "Pin LO_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LO_OUT[3] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LO_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 67 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_OUT\[4\] " "Pin LO_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LO_OUT[4] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LO_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 68 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_OUT\[5\] " "Pin LO_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LO_OUT[5] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LO_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 69 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_OUT\[6\] " "Pin LO_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LO_OUT[6] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LO_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 70 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_OUT\[7\] " "Pin LO_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LO_OUT[7] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LO_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 71 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_0_7\[0\] " "Pin sw_0_7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sw_0_7[0] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw_0_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_1 " "Pin key_1 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_1 } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_0_7\[1\] " "Pin sw_0_7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sw_0_7[1] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw_0_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_0_7\[3\] " "Pin sw_0_7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sw_0_7[3] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw_0_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_0_7\[2\] " "Pin sw_0_7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sw_0_7[2] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw_0_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_0_7\[4\] " "Pin sw_0_7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sw_0_7[4] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw_0_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_3 " "Pin key_3 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_3 } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 75 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_0_7\[7\] " "Pin sw_0_7\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sw_0_7[7] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw_0_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_2 " "Pin key_2 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_2 } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 74 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_0_7\[6\] " "Pin sw_0_7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sw_0_7[6] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw_0_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_0_7\[5\] " "Pin sw_0_7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sw_0_7[5] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw_0_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_0 " "Pin key_0 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_0 } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 72 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1590772171915 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Test.sdc " "Synopsys Design Constraints File file not found: 'Test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1590772172116 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1590772172117 ""}
{ "Warning" "WSTA_SCC_LOOP" "53 " "Found combinational loop of 53 nodes" { { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~2\|dataa " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~2\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~3\|datac " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~3\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:1:chain\|cout~0\|dataa " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:1:chain\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:1:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:1:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:2:chain\|cout~0\|datac " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:2:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:2:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:2:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:3:chain\|cout~0\|datac " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:3:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:3:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:3:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:4:chain\|cout~0\|datac " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:4:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:4:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:4:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:5:chain\|cout~0\|datac " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:5:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:5:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:5:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:6:chain\|cout~0\|datac " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:6:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:6:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:6:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:7:chain\|cout~0\|datac " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:7:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:7:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:7:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~1\|datac " "Node \"aluEntity\|selectorEntity\|carry~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~1\|combout " "Node \"aluEntity\|selectorEntity\|carry~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~4\|dataa " "Node \"aluEntity\|selectorEntity\|carry~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~4\|combout " "Node \"aluEntity\|selectorEntity\|carry~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~2\|dataa " "Node \"aluEntity\|selectorEntity\|carry~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~2\|combout " "Node \"aluEntity\|selectorEntity\|carry~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~4\|dataa " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~4\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:1:chain\|cout~0\|datab " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:1:chain\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateLeft0~2\|datab " "Node \"aluEntity\|shiftEntity\|RotateLeft0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateLeft0~2\|combout " "Node \"aluEntity\|shiftEntity\|RotateLeft0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateLeft0~3\|datab " "Node \"aluEntity\|shiftEntity\|RotateLeft0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateLeft0~3\|combout " "Node \"aluEntity\|shiftEntity\|RotateLeft0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateLeft0~19\|datab " "Node \"aluEntity\|shiftEntity\|RotateLeft0~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateLeft0~19\|combout " "Node \"aluEntity\|shiftEntity\|RotateLeft0~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~1\|dataa " "Node \"aluEntity\|shiftEntity\|Mux0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~1\|combout " "Node \"aluEntity\|shiftEntity\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~0\|datab " "Node \"aluEntity\|shiftEntity\|Mux0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~0\|combout " "Node \"aluEntity\|shiftEntity\|Mux0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~1\|datac " "Node \"aluEntity\|shiftEntity\|Mux0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~2\|datac " "Node \"aluEntity\|selectorEntity\|carry~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~0\|datad " "Node \"aluEntity\|shiftEntity\|Mux0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateRight0~3\|datab " "Node \"aluEntity\|shiftEntity\|RotateRight0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateRight0~3\|combout " "Node \"aluEntity\|shiftEntity\|RotateRight0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateRight0~17\|datab " "Node \"aluEntity\|shiftEntity\|RotateRight0~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateRight0~17\|combout " "Node \"aluEntity\|shiftEntity\|RotateRight0~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateRight0~18\|datab " "Node \"aluEntity\|shiftEntity\|RotateRight0~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateRight0~18\|combout " "Node \"aluEntity\|shiftEntity\|RotateRight0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~1\|datad " "Node \"aluEntity\|shiftEntity\|Mux0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~3\|dataa " "Node \"aluEntity\|selectorEntity\|carry~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~3\|combout " "Node \"aluEntity\|selectorEntity\|carry~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~4\|datab " "Node \"aluEntity\|selectorEntity\|carry~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|subMSBit~0\|datad " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|subMSBit~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|subMSBit~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|subMSBit~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~4\|datac " "Node \"aluEntity\|selectorEntity\|carry~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""}  } { { "Advanced_Computer_Architecture-/task2/VHDL/FA.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/FA.vhd" 9 -1 0 } } { "Advanced_Computer_Architecture-/task2/VHDL/outputSelector.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/outputSelector.vhd" 27 -1 0 } } { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 56 -1 0 } } { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 34 -1 0 } } { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 62 -1 0 } } { "Advanced_Computer_Architecture-/task2/VHDL/AdderSub.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/AdderSub.vhd" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1590772172127 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1590772172718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key_3 (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node key_3 (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1590772172845 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_3 } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 75 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1590772172845 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key_0 (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node key_0 (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1590772172845 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_0 } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 72 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1590772172845 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key_2 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node key_2 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1590772172847 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_2 } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 74 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1590772172847 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key_1 (placed in PIN D12 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node key_1 (placed in PIN D12 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1590772172847 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_1 } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1590772172847 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1590772173572 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1590772173577 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1590772173577 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1590772173577 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1590772173577 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1590772173577 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1590772173612 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Embedded multiplier block " "Packed 8 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1590772174312 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1590772174312 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1590772174312 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 8 18 0 " "Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 8 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1590772174322 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1590772174322 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1590772174322 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1590772174322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1590772174322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1590772174322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1590772174322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1590772174322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1590772174322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1590772174322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1590772174322 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1590772174322 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1590772174322 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1590772174369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1590772177937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1590772178312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1590772178317 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1590772180152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1590772180152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1590772181582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X25_Y0 X37_Y13 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } { { "loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} 25 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1590772183272 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1590772183272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1590772184362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1590772184362 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1590772184362 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1590772184402 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[0\] 0 " "Pin \"STATUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[1\] 0 " "Pin \"STATUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_OUT\[0\] 0 " "Pin \"HI_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_OUT\[1\] 0 " "Pin \"HI_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_OUT\[2\] 0 " "Pin \"HI_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_OUT\[3\] 0 " "Pin \"HI_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_OUT\[4\] 0 " "Pin \"HI_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_OUT\[5\] 0 " "Pin \"HI_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_OUT\[6\] 0 " "Pin \"HI_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_OUT\[7\] 0 " "Pin \"HI_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_OUT\[0\] 0 " "Pin \"LO_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_OUT\[1\] 0 " "Pin \"LO_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_OUT\[2\] 0 " "Pin \"LO_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_OUT\[3\] 0 " "Pin \"LO_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_OUT\[4\] 0 " "Pin \"LO_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_OUT\[5\] 0 " "Pin \"LO_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_OUT\[6\] 0 " "Pin \"LO_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_OUT\[7\] 0 " "Pin \"LO_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1590772184432 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1590772184815 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1590772185412 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1590772185821 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1590772186362 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1590772186582 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/output_files/Test.fit.smsg " "Generated suppressed messages file C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/output_files/Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1590772186935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1590772188182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 20:09:48 2020 " "Processing ended: Fri May 29 20:09:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1590772188182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1590772188182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1590772188182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1590772188182 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1590772190367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1590772190372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 20:09:49 2020 " "Processing started: Fri May 29 20:09:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1590772190372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1590772190372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Test -c Test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1590772190372 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1590772193076 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1590772193172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1590772194742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 20:09:54 2020 " "Processing ended: Fri May 29 20:09:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1590772194742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1590772194742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1590772194742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1590772194742 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1590772195562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1590772197267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1590772197267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 20:09:56 2020 " "Processing started: Fri May 29 20:09:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1590772197267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1590772197267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Test -c Test " "Command: quartus_sta Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1590772197267 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1590772197598 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1590772198152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1590772198262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1590772198262 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Test.sdc " "Synopsys Design Constraints File file not found: 'Test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1590772198627 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1590772198627 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_0 key_0 " "create_clock -period 1.000 -name key_0 key_0" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1590772198632 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_2 key_2 " "create_clock -period 1.000 -name key_2 key_2" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1590772198632 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_1 key_1 " "create_clock -period 1.000 -name key_1 key_1" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1590772198632 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_3 key_3 " "create_clock -period 1.000 -name key_3 key_3" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1590772198632 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1590772198632 ""}
{ "Warning" "WSTA_SCC_LOOP" "53 " "Found combinational loop of 53 nodes" { { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~2\|datad " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~2\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~3\|datad " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~3\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:1:chain\|cout~0\|dataa " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:1:chain\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:1:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:1:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:2:chain\|cout~0\|datab " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:2:chain\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:2:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:2:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:3:chain\|cout~0\|datac " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:3:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:3:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:3:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:4:chain\|cout~0\|datad " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:4:chain\|cout~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:4:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:4:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:5:chain\|cout~0\|datad " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:5:chain\|cout~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:5:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:5:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:6:chain\|cout~0\|datab " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:6:chain\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:6:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:6:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:7:chain\|cout~0\|dataa " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:7:chain\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:7:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:7:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~1\|datab " "Node \"aluEntity\|selectorEntity\|carry~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~1\|combout " "Node \"aluEntity\|selectorEntity\|carry~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~4\|dataa " "Node \"aluEntity\|selectorEntity\|carry~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~4\|combout " "Node \"aluEntity\|selectorEntity\|carry~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~2\|datab " "Node \"aluEntity\|selectorEntity\|carry~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~2\|combout " "Node \"aluEntity\|selectorEntity\|carry~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~4\|datad " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~4\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:1:chain\|cout~0\|datab " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:1:chain\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateRight0~3\|dataa " "Node \"aluEntity\|shiftEntity\|RotateRight0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateRight0~3\|combout " "Node \"aluEntity\|shiftEntity\|RotateRight0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateRight0~17\|datad " "Node \"aluEntity\|shiftEntity\|RotateRight0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateRight0~17\|combout " "Node \"aluEntity\|shiftEntity\|RotateRight0~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateRight0~18\|datab " "Node \"aluEntity\|shiftEntity\|RotateRight0~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateRight0~18\|combout " "Node \"aluEntity\|shiftEntity\|RotateRight0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~1\|dataa " "Node \"aluEntity\|shiftEntity\|Mux0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~1\|combout " "Node \"aluEntity\|shiftEntity\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~0\|datac " "Node \"aluEntity\|shiftEntity\|Mux0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~0\|combout " "Node \"aluEntity\|shiftEntity\|Mux0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~1\|datac " "Node \"aluEntity\|shiftEntity\|Mux0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~2\|datac " "Node \"aluEntity\|selectorEntity\|carry~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateLeft0~2\|datab " "Node \"aluEntity\|shiftEntity\|RotateLeft0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateLeft0~2\|combout " "Node \"aluEntity\|shiftEntity\|RotateLeft0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateLeft0~3\|dataa " "Node \"aluEntity\|shiftEntity\|RotateLeft0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateLeft0~3\|combout " "Node \"aluEntity\|shiftEntity\|RotateLeft0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateLeft0~19\|datad " "Node \"aluEntity\|shiftEntity\|RotateLeft0~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateLeft0~19\|combout " "Node \"aluEntity\|shiftEntity\|RotateLeft0~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~1\|datab " "Node \"aluEntity\|shiftEntity\|Mux0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~0\|dataa " "Node \"aluEntity\|shiftEntity\|Mux0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~3\|dataa " "Node \"aluEntity\|selectorEntity\|carry~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~3\|combout " "Node \"aluEntity\|selectorEntity\|carry~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~4\|datac " "Node \"aluEntity\|selectorEntity\|carry~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|subMSBit~0\|dataa " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|subMSBit~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|subMSBit~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|subMSBit~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~4\|datad " "Node \"aluEntity\|selectorEntity\|carry~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772198642 ""}  } { { "Advanced_Computer_Architecture-/task2/VHDL/FA.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/FA.vhd" 9 -1 0 } } { "Advanced_Computer_Architecture-/task2/VHDL/outputSelector.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/outputSelector.vhd" 27 -1 0 } } { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 62 -1 0 } } { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 34 -1 0 } } { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 56 -1 0 } } { "Advanced_Computer_Architecture-/task2/VHDL/AdderSub.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/AdderSub.vhd" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1590772198642 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1590772199227 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1590772199277 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1590772199312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.366 " "Worst-case setup slack is -10.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772199352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772199352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.366      -124.979 key_3  " "  -10.366      -124.979 key_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772199352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1590772199352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772199387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772199387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 key_3  " "    0.445         0.000 key_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772199387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1590772199387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.059 " "Worst-case recovery slack is -2.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772199417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772199417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.059       -27.812 key_3  " "   -2.059       -27.812 key_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772199417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1590772199417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.439 " "Worst-case removal slack is 1.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772199442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772199442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.439         0.000 key_3  " "    1.439         0.000 key_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772199442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1590772199442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.807 " "Worst-case minimum pulse width slack is -1.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772199482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772199482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.807       -40.319 key_0  " "   -1.807       -40.319 key_0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772199482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -21.183 key_3  " "   -1.631       -21.183 key_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772199482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -11.407 key_2  " "   -1.631       -11.407 key_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772199482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -7.741 key_1  " "   -1.631        -7.741 key_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772199482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1590772199482 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1590772199961 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1590772199965 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1590772200672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.280 " "Worst-case setup slack is -2.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772200712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772200712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.280       -22.092 key_3  " "   -2.280       -22.092 key_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772200712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1590772200712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772200762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772200762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 key_3  " "    0.215         0.000 key_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772200762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1590772200762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.307 " "Worst-case recovery slack is -0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772200817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772200817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307        -2.867 key_3  " "   -0.307        -2.867 key_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772200817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1590772200817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.694 " "Worst-case removal slack is 0.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772200872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772200872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694         0.000 key_3  " "    0.694         0.000 key_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772200872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1590772200872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.519 " "Worst-case minimum pulse width slack is -1.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772200917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772200917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.519       -33.684 key_0  " "   -1.519       -33.684 key_0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772200917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -17.380 key_3  " "   -1.380       -17.380 key_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772200917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -9.380 key_2  " "   -1.380        -9.380 key_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772200917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -6.380 key_1  " "   -1.380        -6.380 key_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1590772200917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1590772200917 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1590772201562 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1590772201797 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1590772201804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1590772202388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 20:10:02 2020 " "Processing ended: Fri May 29 20:10:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1590772202388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1590772202388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1590772202388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1590772202388 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1590772204762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1590772204762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 20:10:04 2020 " "Processing started: Fri May 29 20:10:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1590772204762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1590772204762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Test -c Test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1590772204762 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Test.vho\", \"Test_fast.vho Test_vhd.sdo Test_vhd_fast.sdo C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/simulation/modelsim/ simulation " "Generated files \"Test.vho\", \"Test_fast.vho\", \"Test_vhd.sdo\" and \"Test_vhd_fast.sdo\" in directory \"C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1590772206703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4530 " "Peak virtual memory: 4530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1590772206935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 20:10:06 2020 " "Processing ended: Fri May 29 20:10:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1590772206935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1590772206935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1590772206935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1590772206935 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 143 s " "Quartus II Full Compilation was successful. 0 errors, 143 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1590772207832 ""}
