 DLDIX;addr
 NXT ⋄ FCH
 addr←BUS
 NXT ⋄ FCH
 MEM[(2⊥addr);]←BUS
 NXT ⋄ FCH
 MEM[1+(2⊥addr);]←BUS
