\hypertarget{struct_w_w_d_g___type_def}{\section{W\-W\-D\-G\-\_\-\-Type\-Def Struct Reference}
\label{struct_w_w_d_g___type_def}\index{W\-W\-D\-G\-\_\-\-Type\-Def@{W\-W\-D\-G\-\_\-\-Type\-Def}}
}


Window W\-A\-T\-C\-H\-D\-O\-G.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_w_w_d_g___type_def_a4caf530d45f7428c9700d9c0057135f8}{C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_w_w_d_g___type_def_adcd6a7e5d75022e46ce60291f4b8544c}{C\-F\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_w_w_d_g___type_def_a15655cda4854cc794db1f27b3c0bba38}{S\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Window W\-A\-T\-C\-H\-D\-O\-G. 

\subsection{Member Data Documentation}
\hypertarget{struct_w_w_d_g___type_def_adcd6a7e5d75022e46ce60291f4b8544c}{\index{W\-W\-D\-G\-\_\-\-Type\-Def@{W\-W\-D\-G\-\_\-\-Type\-Def}!C\-F\-R@{C\-F\-R}}
\index{C\-F\-R@{C\-F\-R}!WWDG_TypeDef@{W\-W\-D\-G\-\_\-\-Type\-Def}}
\subsubsection[{C\-F\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t W\-W\-D\-G\-\_\-\-Type\-Def\-::\-C\-F\-R}}\label{struct_w_w_d_g___type_def_adcd6a7e5d75022e46ce60291f4b8544c}
W\-W\-D\-G Configuration register, Address offset\-: 0x04 \hypertarget{struct_w_w_d_g___type_def_a4caf530d45f7428c9700d9c0057135f8}{\index{W\-W\-D\-G\-\_\-\-Type\-Def@{W\-W\-D\-G\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!WWDG_TypeDef@{W\-W\-D\-G\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t W\-W\-D\-G\-\_\-\-Type\-Def\-::\-C\-R}}\label{struct_w_w_d_g___type_def_a4caf530d45f7428c9700d9c0057135f8}
W\-W\-D\-G Control register, Address offset\-: 0x00 \hypertarget{struct_w_w_d_g___type_def_a15655cda4854cc794db1f27b3c0bba38}{\index{W\-W\-D\-G\-\_\-\-Type\-Def@{W\-W\-D\-G\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!WWDG_TypeDef@{W\-W\-D\-G\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t W\-W\-D\-G\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_w_w_d_g___type_def_a15655cda4854cc794db1f27b3c0bba38}
W\-W\-D\-G Status register, Address offset\-: 0x08 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
