Source Block: hdl/library/common/ad_tdd_sync.v@66:76@HdlIdDef
  reg             enable_out = 1'b0;
  reg             enable_synced = 1'b0;
  reg     [ 2:0]  pulse_counter = 3'h7;
  reg     [31:0]  sync_counter = 32'h0;
  reg             sync_pulse = 1'b0;
  reg             sync_period_eof = 1'b0;

  // the sync module can be bypassed

  always @(posedge clk) begin
    if (rst == 1) begin

Diff Content:
- 71   reg             sync_period_eof = 1'b0;
+ 71   reg     [(PULSE_CNTR_WIDTH-1):0]  pulse_counter   =  {PULSE_CNTR_WIDTH{1'b1}};
+ 71   reg     [31:0]                    sync_counter    = 32'h0;
+ 71   reg                               sync_pulse      =  1'b0;
+ 71   reg                               sync_period_eof =  1'b0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_tdd_sync.v@65:75
  reg             sync = 1'b0;
  reg             enable_out = 1'b0;
  reg             enable_synced = 1'b0;
  reg     [ 2:0]  pulse_counter = 3'h7;
  reg     [31:0]  sync_counter = 32'h0;
  reg             sync_pulse = 1'b0;
  reg             sync_period_eof = 1'b0;

  // the sync module can be bypassed

  always @(posedge clk) begin

Clone Blocks 2:
hdl/library/common/ad_tdd_sync.v@62:72

  // internal registers

  reg             sync = 1'b0;
  reg             enable_out = 1'b0;
  reg             enable_synced = 1'b0;
  reg     [ 2:0]  pulse_counter = 3'h7;
  reg     [31:0]  sync_counter = 32'h0;
  reg             sync_pulse = 1'b0;
  reg             sync_period_eof = 1'b0;


Clone Blocks 3:
hdl/library/common/ad_tdd_sync.v@63:73
  // internal registers

  reg             sync = 1'b0;
  reg             enable_out = 1'b0;
  reg             enable_synced = 1'b0;
  reg     [ 2:0]  pulse_counter = 3'h7;
  reg     [31:0]  sync_counter = 32'h0;
  reg             sync_pulse = 1'b0;
  reg             sync_period_eof = 1'b0;

  // the sync module can be bypassed

Clone Blocks 4:
hdl/library/common/ad_tdd_sync.v@64:74

  reg             sync = 1'b0;
  reg             enable_out = 1'b0;
  reg             enable_synced = 1'b0;
  reg     [ 2:0]  pulse_counter = 3'h7;
  reg     [31:0]  sync_counter = 32'h0;
  reg             sync_pulse = 1'b0;
  reg             sync_period_eof = 1'b0;

  // the sync module can be bypassed


