// Seed: 141662939
module module_0 (
    input  tri1 id_0
    , id_3,
    output wand id_1
);
  assign id_3[1] = 1;
  assign module_1.id_14 = 0;
endmodule
module module_1 #(
    parameter id_16 = 32'd86
) (
    input uwire id_0,
    output tri1 id_1,
    output uwire id_2,
    output tri0 id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    output tri id_7,
    input tri id_8,
    input tri0 id_9,
    input wand id_10,
    output wor id_11,
    input tri0 id_12,
    input tri id_13,
    input tri0 id_14,
    input tri0 id_15,
    input wand _id_16,
    input wand id_17,
    output supply1 id_18,
    input supply0 id_19,
    output logic id_20,
    output wor id_21
);
  initial begin : LABEL_0
    #(id_10) id_20 = id_4;
    id_20 <= 1'd0;
    if (1) id_20 <= 1;
  end
  module_0 modCall_1 (
      id_0,
      id_1
  );
  logic [7:0] id_23;
  assign id_23[id_16] = -1'd0;
endmodule
