$date
	Tue Jul 13 15:52:40 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Banco_Fifo $end
$var wire 1 ! valid_contador $end
$var wire 1 " reset $end
$var wire 1 # req $end
$var wire 1 $ push3 $end
$var wire 1 % push2 $end
$var wire 1 & push1 $end
$var wire 1 ' push0 $end
$var wire 1 ( pop7 $end
$var wire 1 ) pop6 $end
$var wire 1 * pop5 $end
$var wire 1 + pop4 $end
$var wire 2 , idx [1:0] $end
$var wire 8 - empty_fifos [7:0] $end
$var wire 5 . contador_out [4:0] $end
$var wire 1 / clk $end
$var wire 3 0 bajo [2:0] $end
$var wire 3 1 alto [2:0] $end
$var wire 1 2 IDLE $end
$var wire 10 3 FIFO_data_out7 [9:0] $end
$var wire 10 4 FIFO_data_out6 [9:0] $end
$var wire 10 5 FIFO_data_out5 [9:0] $end
$var wire 10 6 FIFO_data_out4 [9:0] $end
$var wire 10 7 FIFO_data_in3 [9:0] $end
$var wire 10 8 FIFO_data_in2 [9:0] $end
$var wire 10 9 FIFO_data_in1 [9:0] $end
$var wire 10 : FIFO_data_in0 [9:0] $end
$scope module u_conexion $end
$var wire 1 ! valid_contador $end
$var wire 2 ; select [1:0] $end
$var wire 1 " reset $end
$var wire 1 # req $end
$var wire 1 < push_F3 $end
$var wire 1 = push_F2 $end
$var wire 1 > push_F1 $end
$var wire 1 ? push_F0 $end
$var wire 1 $ push3 $end
$var wire 1 % push2 $end
$var wire 1 & push1 $end
$var wire 1 ' push0 $end
$var wire 1 @ pop_F3 $end
$var wire 1 A pop_F2 $end
$var wire 1 B pop_F1 $end
$var wire 1 C pop_F0 $end
$var wire 1 ( pop7 $end
$var wire 1 ) pop6 $end
$var wire 1 * pop5 $end
$var wire 1 + pop4 $end
$var wire 10 D out_mux [9:0] $end
$var wire 2 E idx [1:0] $end
$var wire 1 F empty_P7 $end
$var wire 1 G empty_P6 $end
$var wire 1 H empty_P5 $end
$var wire 1 I empty_P4 $end
$var wire 1 J empty_P3 $end
$var wire 1 K empty_P2 $end
$var wire 1 L empty_P1 $end
$var wire 1 M empty_P0 $end
$var wire 5 N contador_out [4:0] $end
$var wire 1 / clk $end
$var wire 3 O bajo [2:0] $end
$var wire 3 P alto [2:0] $end
$var wire 1 Q almost_full_P3 $end
$var wire 1 R almost_full_P2 $end
$var wire 1 S almost_full_P1 $end
$var wire 1 T almost_full_P0 $end
$var wire 1 2 IDLE $end
$var wire 10 U FIFO_data_out7 [9:0] $end
$var wire 10 V FIFO_data_out6 [9:0] $end
$var wire 10 W FIFO_data_out5 [9:0] $end
$var wire 10 X FIFO_data_out4 [9:0] $end
$var wire 10 Y FIFO_data_out3 [9:0] $end
$var wire 10 Z FIFO_data_out2 [9:0] $end
$var wire 10 [ FIFO_data_out1 [9:0] $end
$var wire 10 \ FIFO_data_out0 [9:0] $end
$var wire 10 ] FIFO_data_in7 [9:0] $end
$var wire 10 ^ FIFO_data_in6 [9:0] $end
$var wire 10 _ FIFO_data_in5 [9:0] $end
$var wire 10 ` FIFO_data_in4 [9:0] $end
$var wire 10 a FIFO_data_in3 [9:0] $end
$var wire 10 b FIFO_data_in2 [9:0] $end
$var wire 10 c FIFO_data_in1 [9:0] $end
$var wire 10 d FIFO_data_in0 [9:0] $end
$var reg 8 e empty_fifos [7:0] $end
$scope module Arbitro2 $end
$var wire 1 f empty_P4 $end
$var wire 1 g empty_P5 $end
$var wire 1 h empty_P6 $end
$var wire 1 i empty_P7 $end
$var wire 1 " reset $end
$var wire 1 J empty_P3 $end
$var wire 1 K empty_P2 $end
$var wire 1 L empty_P1 $end
$var wire 1 M empty_P0 $end
$var wire 1 / clk $end
$var wire 1 Q almost_full_P3 $end
$var wire 1 R almost_full_P2 $end
$var wire 1 S almost_full_P1 $end
$var wire 1 T almost_full_P0 $end
$var reg 1 C pop_F0 $end
$var reg 1 B pop_F1 $end
$var reg 1 A pop_F2 $end
$var reg 1 @ pop_F3 $end
$var reg 1 ? push_F0 $end
$var reg 1 > push_F1 $end
$var reg 1 = push_F2 $end
$var reg 1 < push_F3 $end
$var reg 2 j select [1:0] $end
$upscope $end
$scope module contadormodulo $end
$var wire 1 " reset $end
$var wire 1 # req $end
$var wire 2 k idx [1:0] $end
$var wire 10 l data_in_3 [9:0] $end
$var wire 10 m data_in_2 [9:0] $end
$var wire 10 n data_in_1 [9:0] $end
$var wire 10 o data_in_0 [9:0] $end
$var wire 1 / clk $end
$var wire 1 2 IDLE $end
$var reg 10 p contador_fifo0 [9:0] $end
$var reg 10 q contador_fifo1 [9:0] $end
$var reg 10 r contador_fifo2 [9:0] $end
$var reg 10 s contador_fifo3 [9:0] $end
$var reg 5 t contador_out [4:0] $end
$var reg 10 u data_ant_0 [9:0] $end
$var reg 10 v data_ant_1 [9:0] $end
$var reg 10 w data_ant_2 [9:0] $end
$var reg 10 x data_ant_3 [9:0] $end
$var reg 10 y data_vacio [9:0] $end
$var reg 1 ! valid_contador $end
$upscope $end
$scope module demux $end
$var wire 2 z select [1:0] $end
$var wire 1 " reset $end
$var wire 10 { in_demux [9:0] $end
$var wire 1 / clk $end
$var reg 10 | out_0 [9:0] $end
$var reg 10 } out_1 [9:0] $end
$var reg 10 ~ out_2 [9:0] $end
$var reg 10 !" out_3 [9:0] $end
$upscope $end
$scope module fifo0 $end
$var wire 1 "" error $end
$var wire 1 C pop $end
$var wire 1 " reset $end
$var wire 1 ' push $end
$var wire 1 / clk $end
$var wire 3 #" bajo [2:0] $end
$var wire 3 $" alto [2:0] $end
$var wire 10 %" FIFO_data_out [9:0] $end
$var wire 10 &" FIFO_data_in [9:0] $end
$var reg 1 '" almost_empty_fifo $end
$var reg 1 (" almost_full_fifo $end
$var reg 3 )" cnt [2:0] $end
$var reg 1 M empty_fifo $end
$var reg 1 *" full_fifo $end
$var reg 1 +" rd_enable $end
$var reg 1 ," wr_enable $end
$scope module mem $end
$var wire 1 +" rdmem_enable $end
$var wire 1 ," wrmem_enable $end
$var wire 1 " reset $end
$var wire 10 -" memo_data_in [9:0] $end
$var wire 1 / clk $end
$var reg 10 ." memo_data_out [9:0] $end
$var reg 3 /" rd_ptr [2:0] $end
$var reg 3 0" wr_ptr [2:0] $end
$var integer 32 1" i [31:0] $end
$upscope $end
$upscope $end
$scope module fifo1 $end
$var wire 1 2" error $end
$var wire 1 B pop $end
$var wire 1 " reset $end
$var wire 1 & push $end
$var wire 1 / clk $end
$var wire 3 3" bajo [2:0] $end
$var wire 3 4" alto [2:0] $end
$var wire 10 5" FIFO_data_out [9:0] $end
$var wire 10 6" FIFO_data_in [9:0] $end
$var reg 1 7" almost_empty_fifo $end
$var reg 1 8" almost_full_fifo $end
$var reg 3 9" cnt [2:0] $end
$var reg 1 L empty_fifo $end
$var reg 1 :" full_fifo $end
$var reg 1 ;" rd_enable $end
$var reg 1 <" wr_enable $end
$scope module mem $end
$var wire 1 ;" rdmem_enable $end
$var wire 1 <" wrmem_enable $end
$var wire 1 " reset $end
$var wire 10 =" memo_data_in [9:0] $end
$var wire 1 / clk $end
$var reg 10 >" memo_data_out [9:0] $end
$var reg 3 ?" rd_ptr [2:0] $end
$var reg 3 @" wr_ptr [2:0] $end
$var integer 32 A" i [31:0] $end
$upscope $end
$upscope $end
$scope module fifo2 $end
$var wire 1 B" error $end
$var wire 1 A pop $end
$var wire 1 " reset $end
$var wire 1 % push $end
$var wire 1 / clk $end
$var wire 3 C" bajo [2:0] $end
$var wire 3 D" alto [2:0] $end
$var wire 10 E" FIFO_data_out [9:0] $end
$var wire 10 F" FIFO_data_in [9:0] $end
$var reg 1 G" almost_empty_fifo $end
$var reg 1 H" almost_full_fifo $end
$var reg 3 I" cnt [2:0] $end
$var reg 1 K empty_fifo $end
$var reg 1 J" full_fifo $end
$var reg 1 K" rd_enable $end
$var reg 1 L" wr_enable $end
$scope module mem $end
$var wire 1 K" rdmem_enable $end
$var wire 1 L" wrmem_enable $end
$var wire 1 " reset $end
$var wire 10 M" memo_data_in [9:0] $end
$var wire 1 / clk $end
$var reg 10 N" memo_data_out [9:0] $end
$var reg 3 O" rd_ptr [2:0] $end
$var reg 3 P" wr_ptr [2:0] $end
$var integer 32 Q" i [31:0] $end
$upscope $end
$upscope $end
$scope module fifo3 $end
$var wire 1 R" error $end
$var wire 1 @ pop $end
$var wire 1 " reset $end
$var wire 1 $ push $end
$var wire 1 / clk $end
$var wire 3 S" bajo [2:0] $end
$var wire 3 T" alto [2:0] $end
$var wire 10 U" FIFO_data_out [9:0] $end
$var wire 10 V" FIFO_data_in [9:0] $end
$var reg 1 W" almost_empty_fifo $end
$var reg 1 X" almost_full_fifo $end
$var reg 3 Y" cnt [2:0] $end
$var reg 1 J empty_fifo $end
$var reg 1 Z" full_fifo $end
$var reg 1 [" rd_enable $end
$var reg 1 \" wr_enable $end
$scope module mem $end
$var wire 1 [" rdmem_enable $end
$var wire 1 \" wrmem_enable $end
$var wire 1 " reset $end
$var wire 10 ]" memo_data_in [9:0] $end
$var wire 1 / clk $end
$var reg 10 ^" memo_data_out [9:0] $end
$var reg 3 _" rd_ptr [2:0] $end
$var reg 3 `" wr_ptr [2:0] $end
$var integer 32 a" i [31:0] $end
$upscope $end
$upscope $end
$scope module fifo4 $end
$var wire 10 b" FIFO_data_in [9:0] $end
$var wire 1 c" error $end
$var wire 1 ? push $end
$var wire 1 " reset $end
$var wire 1 + pop $end
$var wire 1 / clk $end
$var wire 3 d" bajo [2:0] $end
$var wire 3 e" alto [2:0] $end
$var wire 10 f" FIFO_data_out [9:0] $end
$var reg 1 g" almost_empty_fifo $end
$var reg 1 T almost_full_fifo $end
$var reg 3 h" cnt [2:0] $end
$var reg 1 I empty_fifo $end
$var reg 1 i" full_fifo $end
$var reg 1 j" rd_enable $end
$var reg 1 k" wr_enable $end
$scope module mem $end
$var wire 10 l" memo_data_in [9:0] $end
$var wire 1 j" rdmem_enable $end
$var wire 1 k" wrmem_enable $end
$var wire 1 " reset $end
$var wire 1 / clk $end
$var reg 10 m" memo_data_out [9:0] $end
$var reg 3 n" rd_ptr [2:0] $end
$var reg 3 o" wr_ptr [2:0] $end
$var integer 32 p" i [31:0] $end
$upscope $end
$upscope $end
$scope module fifo5 $end
$var wire 10 q" FIFO_data_in [9:0] $end
$var wire 1 r" error $end
$var wire 1 > push $end
$var wire 1 " reset $end
$var wire 1 * pop $end
$var wire 1 / clk $end
$var wire 3 s" bajo [2:0] $end
$var wire 3 t" alto [2:0] $end
$var wire 10 u" FIFO_data_out [9:0] $end
$var reg 1 v" almost_empty_fifo $end
$var reg 1 S almost_full_fifo $end
$var reg 3 w" cnt [2:0] $end
$var reg 1 H empty_fifo $end
$var reg 1 x" full_fifo $end
$var reg 1 y" rd_enable $end
$var reg 1 z" wr_enable $end
$scope module mem $end
$var wire 10 {" memo_data_in [9:0] $end
$var wire 1 y" rdmem_enable $end
$var wire 1 z" wrmem_enable $end
$var wire 1 " reset $end
$var wire 1 / clk $end
$var reg 10 |" memo_data_out [9:0] $end
$var reg 3 }" rd_ptr [2:0] $end
$var reg 3 ~" wr_ptr [2:0] $end
$var integer 32 !# i [31:0] $end
$upscope $end
$upscope $end
$scope module fifo6 $end
$var wire 10 "# FIFO_data_in [9:0] $end
$var wire 1 ## error $end
$var wire 1 = push $end
$var wire 1 " reset $end
$var wire 1 ) pop $end
$var wire 1 / clk $end
$var wire 3 $# bajo [2:0] $end
$var wire 3 %# alto [2:0] $end
$var wire 10 &# FIFO_data_out [9:0] $end
$var reg 1 '# almost_empty_fifo $end
$var reg 1 R almost_full_fifo $end
$var reg 3 (# cnt [2:0] $end
$var reg 1 G empty_fifo $end
$var reg 1 )# full_fifo $end
$var reg 1 *# rd_enable $end
$var reg 1 +# wr_enable $end
$scope module mem $end
$var wire 10 ,# memo_data_in [9:0] $end
$var wire 1 *# rdmem_enable $end
$var wire 1 +# wrmem_enable $end
$var wire 1 " reset $end
$var wire 1 / clk $end
$var reg 10 -# memo_data_out [9:0] $end
$var reg 3 .# rd_ptr [2:0] $end
$var reg 3 /# wr_ptr [2:0] $end
$var integer 32 0# i [31:0] $end
$upscope $end
$upscope $end
$scope module fifo7 $end
$var wire 10 1# FIFO_data_in [9:0] $end
$var wire 1 2# error $end
$var wire 1 < push $end
$var wire 1 " reset $end
$var wire 1 ( pop $end
$var wire 1 / clk $end
$var wire 3 3# bajo [2:0] $end
$var wire 3 4# alto [2:0] $end
$var wire 10 5# FIFO_data_out [9:0] $end
$var reg 1 6# almost_empty_fifo $end
$var reg 1 Q almost_full_fifo $end
$var reg 3 7# cnt [2:0] $end
$var reg 1 F empty_fifo $end
$var reg 1 8# full_fifo $end
$var reg 1 9# rd_enable $end
$var reg 1 :# wr_enable $end
$scope module mem $end
$var wire 10 ;# memo_data_in [9:0] $end
$var wire 1 9# rdmem_enable $end
$var wire 1 :# wrmem_enable $end
$var wire 1 " reset $end
$var wire 1 / clk $end
$var reg 10 <# memo_data_out [9:0] $end
$var reg 3 =# rd_ptr [2:0] $end
$var reg 3 ># wr_ptr [2:0] $end
$var integer 32 ?# i [31:0] $end
$upscope $end
$upscope $end
$scope module mux $end
$var wire 10 @# in_0 [9:0] $end
$var wire 10 A# in_1 [9:0] $end
$var wire 10 B# in_2 [9:0] $end
$var wire 10 C# in_3 [9:0] $end
$var wire 2 D# select [1:0] $end
$var wire 1 " reset $end
$var wire 1 / clk $end
$var reg 10 E# out_mux [9:0] $end
$upscope $end
$upscope $end
$scope module u_probador_modulo $end
$var wire 10 F# FIFO_data_out4 [9:0] $end
$var wire 10 G# FIFO_data_out5 [9:0] $end
$var wire 10 H# FIFO_data_out6 [9:0] $end
$var wire 10 I# FIFO_data_out7 [9:0] $end
$var wire 5 J# contador_out [4:0] $end
$var wire 8 K# empty_fifos [7:0] $end
$var wire 1 ! valid_contador $end
$var reg 10 L# FIFO_data_in0 [9:0] $end
$var reg 10 M# FIFO_data_in1 [9:0] $end
$var reg 10 N# FIFO_data_in2 [9:0] $end
$var reg 10 O# FIFO_data_in3 [9:0] $end
$var reg 1 2 IDLE $end
$var reg 3 P# alto [2:0] $end
$var reg 3 Q# bajo [2:0] $end
$var reg 1 / clk $end
$var reg 2 R# idx [1:0] $end
$var reg 1 + pop4 $end
$var reg 1 * pop5 $end
$var reg 1 ) pop6 $end
$var reg 1 ( pop7 $end
$var reg 1 ' push0 $end
$var reg 1 & push1 $end
$var reg 1 % push2 $end
$var reg 1 $ push3 $end
$var reg 1 # req $end
$var reg 1 " reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx R#
b1 Q#
b110 P#
bx O#
bx N#
bx M#
b0 L#
b0 K#
b0 J#
b0 I#
b0 H#
b0 G#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
b0 A#
b0 @#
b1000 ?#
b0 >#
b0 =#
b0 <#
b0 ;#
0:#
09#
08#
b0 7#
06#
b0 5#
b110 4#
b1 3#
z2#
b0 1#
b1000 0#
b0 /#
b0 .#
b0 -#
b0 ,#
0+#
0*#
0)#
b0 (#
0'#
b0 &#
b110 %#
b1 $#
z##
b0 "#
b1000 !#
b0 ~"
b0 }"
b0 |"
b0 {"
0z"
0y"
0x"
b0 w"
0v"
b0 u"
b110 t"
b1 s"
zr"
b0 q"
b1000 p"
b0 o"
b0 n"
b0 m"
b0 l"
0k"
0j"
0i"
b0 h"
0g"
b0 f"
b110 e"
b1 d"
zc"
b0 b"
b1000 a"
b0 `"
b0 _"
b0 ^"
bx ]"
0\"
0["
0Z"
b0 Y"
0X"
0W"
bx V"
b0 U"
b110 T"
b1 S"
zR"
b1000 Q"
b0 P"
b0 O"
b0 N"
bx M"
0L"
0K"
0J"
b0 I"
0H"
0G"
bx F"
b0 E"
b110 D"
b1 C"
zB"
b1000 A"
b0 @"
b0 ?"
b0 >"
bx ="
0<"
0;"
0:"
b0 9"
08"
07"
bx 6"
b0 5"
b110 4"
b1 3"
z2"
b1000 1"
b0 0"
b0 /"
b0 ."
b0 -"
0,"
0+"
0*"
b0 )"
0("
0'"
b0 &"
b0 %"
b110 $"
b1 #"
z""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
bx y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
bx k
b0 j
zi
zh
zg
zf
b0 e
b0 d
bx c
bx b
bx a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
0T
0S
0R
0Q
b110 P
b1 O
b0 N
0M
0L
0K
0J
0I
0H
0G
0F
bx E
b0 D
0C
0B
0A
0@
0?
0>
0=
0<
b0 ;
b0 :
bx 9
bx 8
bx 7
b0 6
b0 5
b0 4
b0 3
12
b110 1
b1 0
1/
b0 .
b0 -
bx ,
0+
0*
0)
0(
1'
1&
1%
1$
1#
1"
0!
$end
#1
0/
#2
b11111111 -
b11111111 e
b11111111 K#
1F
1G
1H
1I
1J
1K
1L
1M
b0 ,
b0 E
b0 k
b0 R#
b1110010000 7
b1110010000 a
b1110010000 V"
b1110010000 ]"
b1110010000 O#
b1010010000 8
b1010010000 b
b1010010000 F"
b1010010000 M"
b1010010000 N#
b1000000000 9
b1000000000 c
b1000000000 6"
b1000000000 ="
b1000000000 M#
b10010000 :
b10010000 d
b10010000 &"
b10010000 -"
b10010000 L#
0"
b1000 ?#
b1000 0#
b1000 !#
b1000 p"
b1000 a"
b1000 Q"
b1000 A"
b1000 1"
1/
#3
0/
#4
b1 ,
b1 E
b1 k
b1 R#
b1110010101 7
b1110010101 a
b1110010101 V"
b1110010101 ]"
b1110010101 O#
b1010010100 8
b1010010100 b
b1010010100 F"
b1010010100 M"
b1010010100 N#
b1000000011 9
b1000000011 c
b1000000011 6"
b1000000011 ="
b1000000011 M#
b10010001 :
b10010001 d
b10010001 &"
b10010001 -"
b10010001 L#
1,"
1<"
1L"
1\"
1<
1=
1>
1?
1!
b0 y
1/
#5
0/
#6
1:#
1+#
1z"
1k"
b1 Y"
b1 `"
b1 I"
b1 P"
b1 9"
b1 @"
b1 )"
b1 0"
b10 ,
b10 E
b10 k
b10 R#
b1110011010 7
b1110011010 a
b1110011010 V"
b1110011010 ]"
b1110011010 O#
b1010011000 8
b1010011000 b
b1010011000 F"
b1010011000 M"
b1010011000 N#
b1000000110 9
b1000000110 c
b1000000110 6"
b1000000110 ="
b1000000110 M#
b10010010 :
b10010010 d
b10010010 &"
b10010010 -"
b10010010 L#
1/
#7
0/
#8
b11110000 -
b11110000 e
b11110000 K#
b11 ,
b11 E
b11 k
b11 R#
b1110011111 7
b1110011111 a
b1110011111 V"
b1110011111 ]"
b1110011111 O#
b1010011100 8
b1010011100 b
b1010011100 F"
b1010011100 M"
b1010011100 N#
b1000001001 9
b1000001001 c
b1000001001 6"
b1000001001 ="
b1000001001 M#
b10010011 :
b10010011 d
b10010011 &"
b10010011 -"
b10010011 L#
b10 0"
b10 )"
1'"
0M
b10 @"
b10 9"
17"
0L
b10 P"
b10 I"
1G"
0K
b10 `"
b10 Y"
1W"
0J
b1 o"
b1 h"
b1 ~"
b1 w"
b1 /#
b1 (#
b1 >#
b1 7#
1/
#9
0/
#10
b0 -
b0 e
b0 K#
1C
16#
0F
b10 7#
b10 >#
1'#
0G
b10 (#
b10 /#
1v"
0H
b10 w"
b10 ~"
1g"
0I
b10 h"
b10 o"
0W"
b11 Y"
b11 `"
0G"
b11 I"
b11 P"
07"
b11 9"
b11 @"
0'"
b11 )"
b11 0"
b0 ,
b0 E
b0 k
b0 R#
b1110100100 7
b1110100100 a
b1110100100 V"
b1110100100 ]"
b1110100100 O#
b1010100000 8
b1010100000 b
b1010100000 F"
b1010100000 M"
b1010100000 N#
b1000001100 9
b1000001100 c
b1000001100 6"
b1000001100 ="
b1000001100 M#
b10010100 :
b10010100 d
b10010100 &"
b10010100 -"
b10010100 L#
1/
#11
0/
#12
b1 ,
b1 E
b1 k
b1 R#
b1110101001 7
b1110101001 a
b1110101001 V"
b1110101001 ]"
b1110101001 O#
b1010100100 8
b1010100100 b
b1010100100 F"
b1010100100 M"
b1010100100 N#
b1000001111 9
b1000001111 c
b1000001111 6"
b1000001111 ="
b1000001111 M#
b10010101 :
b10010101 d
b10010101 &"
b10010101 -"
b10010101 L#
b100 0"
1+"
b100 )"
b100 @"
b100 9"
b100 P"
b100 I"
b100 `"
b100 Y"
b11 o"
b11 h"
0g"
b11 ~"
b11 w"
0v"
b11 /#
b11 (#
0'#
b11 >#
b11 7#
06#
1/
#13
0/
#14
b100 7#
b100 >#
b100 (#
b100 /#
b100 w"
b100 ~"
b100 h"
b100 o"
b101 Y"
b101 `"
b101 I"
b101 P"
b101 9"
b101 @"
b1 /"
b10010001 \
b10010001 %"
b10010001 ."
b10010001 @#
b101 0"
b10 ,
b10 E
b10 k
b10 R#
b1110101110 7
b1110101110 a
b1110101110 V"
b1110101110 ]"
b1110101110 O#
b1010101000 8
b1010101000 b
b1010101000 F"
b1010101000 M"
b1010101000 N#
b1000010010 9
b1000010010 c
b1000010010 6"
b1000010010 ="
b1000010010 M#
b10010110 :
b10010110 d
b10010110 &"
b10010110 -"
b10010110 L#
1/
#15
0/
#16
b11 ,
b11 E
b11 k
b11 R#
b1110110011 7
b1110110011 a
b1110110011 V"
b1110110011 ]"
b1110110011 O#
b1010101100 8
b1010101100 b
b1010101100 F"
b1010101100 M"
b1010101100 N#
b1000010101 9
b1000010101 c
b1000010101 6"
b1000010101 ="
b1000010101 M#
b10010111 :
b10010111 d
b10010111 &"
b10010111 -"
b10010111 L#
b110 0"
b10 /"
b10010010 \
b10010010 %"
b10010010 ."
b10010010 @#
b110 @"
b110 9"
b110 P"
b110 I"
b110 `"
b110 Y"
b10010001 D
b10010001 {
b10010001 E#
b101 o"
b101 h"
b101 ~"
b101 w"
b101 /#
b101 (#
b101 >#
b101 7#
1/
#17
0/
#18
b110 7#
b110 >#
b110 (#
b110 /#
b110 w"
b110 ~"
b110 h"
b110 o"
b10010001 `
b10010001 |
b10010001 b"
b10010001 l"
b10010010 D
b10010010 {
b10010010 E#
1X"
b111 Y"
b111 `"
1H"
b111 I"
b111 P"
18"
b111 9"
b111 @"
b11 /"
b10010011 \
b10010011 %"
b10010011 ."
b10010011 @#
b111 0"
b0 ,
b0 E
b0 k
b0 R#
b1110111000 7
b1110111000 a
b1110111000 V"
b1110111000 ]"
b1110111000 O#
b1010110000 8
b1010110000 b
b1010110000 F"
b1010110000 M"
b1010110000 N#
b1000011000 9
b1000011000 c
b1000011000 6"
b1000011000 ="
b1000011000 M#
b10011000 :
b10011000 d
b10011000 &"
b10011000 -"
b10011000 L#
1/
#19
0/
#20
b1 ,
b1 E
b1 k
b1 R#
b1110111101 7
b1110111101 a
b1110111101 V"
b1110111101 ]"
b1110111101 O#
b1010110100 8
b1010110100 b
b1010110100 F"
b1010110100 M"
b1010110100 N#
b1000011011 9
b1000011011 c
b1000011011 6"
b1000011011 ="
b1000011011 M#
b10011001 :
b10011001 d
b10011001 &"
b10011001 -"
b10011001 L#
b0 0"
b100 /"
b10010100 \
b10010100 %"
b10010100 ."
b10010100 @#
b0 @"
b111 9"
08"
1:"
b0 P"
b111 I"
0H"
1J"
b0 `"
b111 Y"
0X"
1Z"
b10010011 D
b10010011 {
b10010011 E#
b10010010 `
b10010010 |
b10010010 b"
b10010010 l"
b111 o"
b111 h"
1T
b111 ~"
b111 w"
1S
b111 /#
b111 (#
1R
b111 >#
b111 7#
1Q
1/
#21
0/
#22
0<
0=
0>
0?
0Q
18#
b111 7#
b0 >#
0R
1)#
b111 (#
b0 /#
0S
1x"
b111 w"
b0 ~"
0T
1i"
b111 h"
b0 o"
b10010011 `
b10010011 |
b10010011 b"
b10010011 l"
b10010100 D
b10010100 {
b10010100 E#
b111 Y"
b1 `"
b111 I"
b1 P"
b111 9"
b1 @"
b101 /"
b10010101 \
b10010101 %"
b10010101 ."
b10010101 @#
b1 0"
1(
1)
1*
1+
0$
0%
0&
0'
b10 ,
b10 E
b10 k
b10 R#
b1111000010 7
b1111000010 a
b1111000010 V"
b1111000010 ]"
b1111000010 O#
b1010111000 8
b1010111000 b
b1010111000 F"
b1010111000 M"
b1010111000 N#
b1000011110 9
b1000011110 c
b1000011110 6"
b1000011110 ="
b1000011110 M#
b10011010 :
b10011010 d
b10011010 &"
b10011010 -"
b10011010 L#
1/
#23
0/
#24
b11 ,
b11 E
b11 k
b11 R#
b1111000111 7
b1111000111 a
b1111000111 V"
b1111000111 ]"
b1111000111 O#
b1010111100 8
b1010111100 b
b1010111100 F"
b1010111100 M"
b1010111100 N#
b1000100001 9
b1000100001 c
b1000100001 6"
b1000100001 ="
b1000100001 M#
b10011011 :
b10011011 d
b10011011 &"
b10011011 -"
b10011011 L#
b10 0"
b110 /"
b10010110 \
b10010110 %"
b10010110 ."
b10010110 @#
0,"
b10 @"
0<"
b111 9"
b10 P"
0L"
b111 I"
b10 `"
0\"
b111 Y"
b10010101 D
b10010101 {
b10010101 E#
b10010100 `
b10010100 |
b10010100 b"
b10010100 l"
b1 o"
1j"
0k"
b111 h"
b1 ~"
1y"
0z"
b111 w"
b1 /#
1*#
0+#
b111 (#
b1 >#
19#
0:#
b111 7#
1<
1=
1>
1?
1/
#25
0/
#26
b110 7#
1:#
b1 =#
b110 (#
1+#
b1 .#
b110 w"
1z"
b1 }"
b110 h"
1k"
b1 n"
b10010011 6
b10010011 X
b10010011 o
b10010011 f"
b10010011 m"
b10010011 F#
b10010101 `
b10010101 |
b10010101 b"
b10010101 l"
b10010110 D
b10010110 {
b10010110 E#
b11 )"
b111 /"
b10010111 \
b10010111 %"
b10010111 ."
b10010111 @#
b0 ,
b0 E
b0 k
b0 R#
b1111001100 7
b1111001100 a
b1111001100 V"
b1111001100 ]"
b1111001100 O#
b1011000000 8
b1011000000 b
b1011000000 F"
b1011000000 M"
b1011000000 N#
b1000100100 9
b1000100100 c
b1000100100 6"
b1000100100 ="
b1000100100 M#
b10011100 :
b10011100 d
b10011100 &"
b10011100 -"
b10011100 L#
1/
#27
0/
#28
b1 ,
b1 E
b1 k
b1 R#
b1111010001 7
b1111010001 a
b1111010001 V"
b1111010001 ]"
b1111010001 O#
b1011000100 8
b1011000100 b
b1011000100 F"
b1011000100 M"
b1011000100 N#
b1000100111 9
b1000100111 c
b1000100111 6"
b1000100111 ="
b1000100111 M#
b10011101 :
b10011101 d
b10011101 &"
b10011101 -"
b10011101 L#
b0 /"
b10011000 \
b10011000 %"
b10011000 ."
b10011000 @#
b10 )"
b10010111 D
b10010111 {
b10010111 E#
b10010110 `
b10010110 |
b10010110 b"
b10010110 l"
b10 o"
b10 n"
b0 6
b0 X
b0 o
b0 f"
b0 m"
b0 F#
1T
0i"
b10 ~"
b10 }"
1S
0x"
b10 /#
b10 .#
1R
0)#
b10 >#
b10 =#
1Q
08#
b1 p
b10010011 u
1/
#29
0/
#30
0<
0=
0>
0?
b11 =#
b11 >#
b11 .#
b11 /#
b11 }"
b11 ~"
b11 n"
b11 o"
b10010111 `
b10010111 |
b10010111 b"
b10010111 l"
b10011000 D
b10011000 {
b10011000 E#
b1 )"
b1 /"
b10011001 \
b10011001 %"
b10011001 ."
b10011001 @#
b10 ,
b10 E
b10 k
b10 R#
b1111010110 7
b1111010110 a
b1111010110 V"
b1111010110 ]"
b1111010110 O#
b1011001000 8
b1011001000 b
b1011001000 F"
b1011001000 M"
b1011001000 N#
b1000101010 9
b1000101010 c
b1000101010 6"
b1000101010 ="
b1000101010 M#
b10011110 :
b10011110 d
b10011110 &"
b10011110 -"
b10011110 L#
1/
#31
0/
#32
b11 ,
b11 E
b11 k
b11 R#
b1111011011 7
b1111011011 a
b1111011011 V"
b1111011011 ]"
b1111011011 O#
b1011001100 8
b1011001100 b
b1011001100 F"
b1011001100 M"
b1011001100 N#
b1000101101 9
b1000101101 c
b1000101101 6"
b1000101101 ="
b1000101101 M#
b10011111 :
b10011111 d
b10011111 &"
b10011111 -"
b10011111 L#
b10 /"
b10011010 \
b10011010 %"
b10011010 ."
b10011010 @#
b0 )"
1'"
b10011001 D
b10011001 {
b10011001 E#
b10011000 `
b10011000 |
b10011000 b"
b10011000 l"
b100 o"
b100 n"
0k"
b100 ~"
b100 }"
0z"
b100 /#
b100 .#
0+#
b100 >#
b100 =#
0:#
1/
#33
0/
#34
b1 -
b1 e
b1 K#
b101 7#
b101 =#
b101 (#
b101 .#
b101 w"
b101 }"
b101 h"
b101 n"
b10011001 `
b10011001 |
b10011001 b"
b10011001 l"
b10011010 D
b10011010 {
b10011010 E#
0'"
1M
b11 /"
b0 \
b0 %"
b0 ."
b0 @#
b0 ,
b0 E
b0 k
b0 R#
b1111100000 7
b1111100000 a
b1111100000 V"
b1111100000 ]"
b1111100000 O#
b1011010000 8
b1011010000 b
b1011010000 F"
b1011010000 M"
b1011010000 N#
b1000110000 9
b1000110000 c
b1000110000 6"
b1000110000 ="
b1000110000 M#
b10100000 :
b10100000 d
b10100000 &"
b10100000 -"
b10100000 L#
1/
#35
0/
#36
b1 ,
b1 E
b1 k
b1 R#
b1111100101 7
b1111100101 a
b1111100101 V"
b1111100101 ]"
b1111100101 O#
b1011010100 8
b1011010100 b
b1011010100 F"
b1011010100 M"
b1011010100 N#
b1000110011 9
b1000110011 c
b1000110011 6"
b1000110011 ="
b1000110011 M#
b10100001 :
b10100001 d
b10100001 &"
b10100001 -"
b10100001 L#
b100 /"
b0 D
b0 {
b0 E#
b10011010 `
b10011010 |
b10011010 b"
b10011010 l"
b110 n"
b100 h"
0T
b110 }"
b100 w"
0S
b110 .#
b100 (#
0R
b110 =#
b100 7#
0Q
b1 .
b1 N
b1 t
b1 J#
1/
#37
0/
#38
b0 .
b0 N
b0 t
b0 J#
1<
1=
1>
1?
b1 ;
b1 j
b1 D#
1B
0C
b11 7#
b111 =#
b11 (#
b111 .#
b11 w"
b111 }"
b11 h"
b111 n"
b10010001 6
b10010001 X
b10010001 o
b10010001 f"
b10010001 m"
b10010001 F#
b0 `
b0 |
b0 b"
b0 l"
b101 /"
b10 ,
b10 E
b10 k
b10 R#
b1111101010 7
b1111101010 a
b1111101010 V"
b1111101010 ]"
b1111101010 O#
b1011011000 8
b1011011000 b
b1011011000 F"
b1011011000 M"
b1011011000 N#
b1000110110 9
b1000110110 c
b1000110110 6"
b1000110110 ="
b1000110110 M#
b10100010 :
b10100010 d
b10100010 &"
b10100010 -"
b10100010 L#
1/
#39
0/
#40
b11 ,
b11 E
b11 k
b11 R#
b1111101111 7
b1111101111 a
b1111101111 V"
b1111101111 ]"
b1111101111 O#
b1011011100 8
b1011011100 b
b1011011100 F"
b1011011100 M"
b1011011100 N#
b1000111001 9
b1000111001 c
b1000111001 6"
b1000111001 ="
b1000111001 M#
b10100011 :
b10100011 d
b10100011 &"
b10100011 -"
b10100011 L#
b110 /"
0+"
1;"
b0 n"
b10010010 6
b10010010 X
b10010010 o
b10010010 f"
b10010010 m"
b10010010 F#
1k"
b10 h"
b0 }"
1z"
b10 w"
b0 .#
1+#
b10 (#
b0 =#
1:#
b10 7#
b10 p
b10010001 u
1/
#41
0/
#42
b11 p
b10010010 u
b1 =#
b101 >#
b1 .#
b101 /#
b1 }"
b101 ~"
b1 n"
b0 6
b0 X
b0 o
b0 f"
b0 m"
b0 F#
b101 o"
b110 9"
b1 ?"
b1000011011 [
b1000011011 5"
b1000011011 >"
b1000011011 A#
b0 ,
b0 E
b0 k
b0 R#
b1111110100 7
b1111110100 a
b1111110100 V"
b1111110100 ]"
b1111110100 O#
b1011100000 8
b1011100000 b
b1011100000 F"
b1011100000 M"
b1011100000 N#
b1000111100 9
b1000111100 c
b1000111100 6"
b1000111100 ="
b1000111100 M#
b10100100 :
b10100100 d
b10100100 &"
b10100100 -"
b10100100 L#
1/
#43
0/
#44
b10 z
b1 ,
b1 E
b1 k
b1 R#
b10 ?"
b1000011110 [
b1000011110 5"
b1000011110 >"
b1000011110 A#
b101 9"
18"
0:"
b1000011011 D
b1000011011 {
b1000011011 E#
b110 o"
b10 n"
b10010101 6
b10010101 X
b10010101 o
b10010101 f"
b10010101 m"
b10010101 F#
b110 ~"
b10 }"
b110 /#
b10 .#
b110 >#
b10 =#
b11 .
b11 N
b11 t
b11 J#
1/
#45
0/
#46
b0 .
b0 N
b0 t
b0 J#
b100 p
b10010101 u
b11 =#
b111 >#
b11 .#
b111 /#
b11 }"
b111 ~"
b11 n"
b0 6
b0 X
b0 o
b0 f"
b0 m"
b0 F#
b111 o"
b1000011011 ^
b1000011011 ~
b1000011011 "#
b1000011011 ,#
b1000011110 D
b1000011110 {
b1000011110 E#
08"
b100 9"
b11 ?"
b1000001001 [
b1000001001 5"
b1000001001 >"
b1000001001 A#
b10 ,
b10 E
b10 k
b10 R#
1/
#47
0/
#48
b11 ,
b11 E
b11 k
b11 R#
b100 ?"
b1000001100 [
b1000001100 5"
b1000001100 >"
b1000001100 A#
b11 9"
b1000001001 D
b1000001001 {
b1000001001 E#
b1000011110 ^
b1000011110 ~
b1000011110 "#
b1000011110 ,#
b0 o"
b100 n"
b10010111 6
b10010111 X
b10010111 o
b10010111 f"
b10010111 m"
b10010111 F#
b0 ~"
b100 }"
b0 /#
b100 .#
b0 >#
b100 =#
1/
#49
0/
#50
b101 p
b10010111 u
b101 =#
b1 >#
b101 .#
b1 /#
b101 }"
b1 ~"
b101 n"
b0 6
b0 X
b0 o
b0 f"
b0 m"
b0 F#
b1 o"
b1000001001 ^
b1000001001 ~
b1000001001 "#
b1000001001 ,#
b1000001100 D
b1000001100 {
b1000001100 E#
b10 9"
b101 ?"
b1000001111 [
b1000001111 5"
b1000001111 >"
b1000001111 A#
b0 ,
b0 E
b0 k
b0 R#
1/
#51
0/
#52
b1 ,
b1 E
b1 k
b1 R#
b110 ?"
b1000010010 [
b1000010010 5"
b1000010010 >"
b1000010010 A#
b1 9"
b1000001111 D
b1000001111 {
b1000001111 E#
b1000001100 ^
b1000001100 ~
b1000001100 "#
b1000001100 ,#
b10 o"
b110 n"
b10 ~"
b110 }"
b10 /#
b110 .#
b10 >#
b110 =#
b101 .
b101 N
b101 t
b101 J#
1/
#53
0/
#54
b0 .
b0 N
b0 t
b0 J#
b111 =#
b11 >#
b111 .#
b11 /#
b111 }"
b11 ~"
b111 n"
b11 o"
b1000001111 ^
b1000001111 ~
b1000001111 "#
b1000001111 ,#
b1000010010 D
b1000010010 {
b1000010010 E#
17"
b0 9"
b111 ?"
b1000010101 [
b1000010101 5"
b1000010101 >"
b1000010101 A#
b10 ,
b10 E
b10 k
b10 R#
1/
#55
0/
#56
b11 -
b11 e
b11 K#
b11 ,
b11 E
b11 k
b11 R#
b0 ?"
b1000011000 [
b1000011000 5"
b1000011000 >"
b1000011000 A#
07"
1L
b1000010101 D
b1000010101 {
b1000010101 E#
b1000010010 ^
b1000010010 ~
b1000010010 "#
b1000010010 ,#
b100 o"
b0 n"
b100 ~"
b0 }"
b100 /#
b0 .#
b1000011011 4
b1000011011 V
b1000011011 m
b1000011011 &#
b1000011011 -#
b1000011011 H#
b100 >#
b0 =#
1/
#57
0/
#58
b1 r
b1000011011 w
b10 ;
b10 j
b10 D#
1A
0B
b1 =#
b101 >#
b1 .#
b1000011110 4
b1000011110 V
b1000011110 m
b1000011110 &#
b1000011110 -#
b1000011110 H#
b101 /#
b1 }"
b101 ~"
b1 n"
b101 o"
b1000010101 ^
b1000010101 ~
b1000010101 "#
b1000010101 ,#
b1000011000 D
b1000011000 {
b1000011000 E#
b1 ?"
b0 [
b0 5"
b0 >"
b0 A#
b0 ,
b0 E
b0 k
b0 R#
1/
#59
0/
#60
b0 z
b10 ?"
0;"
1K"
b0 D
b0 {
b0 E#
b1000011000 ^
b1000011000 ~
b1000011000 "#
b1000011000 ,#
b110 o"
b10 n"
b110 ~"
b10 }"
b110 /#
b10 .#
b1000001001 4
b1000001001 V
b1000001001 m
b1000001001 &#
b1000001001 -#
b1000001001 H#
b110 >#
b10 =#
b101 .
b101 N
b101 t
b101 J#
b10 r
b1000011110 w
1/
#61
0/
#62
b11 r
b1000001001 w
b11 =#
b111 >#
b11 .#
b1000001100 4
b1000001100 V
b1000001100 m
b1000001100 &#
b1000001100 -#
b1000001100 H#
b111 /#
b11 }"
b111 ~"
b11 n"
b111 o"
b110 I"
b1 O"
b1010110100 Z
b1010110100 E"
b1010110100 N"
b1010110100 B#
1/
#63
0/
#64
b10 z
b10 O"
b1010111000 Z
b1010111000 E"
b1010111000 N"
b1010111000 B#
b101 I"
1H"
0J"
b1010110100 D
b1010110100 {
b1010110100 E#
b0 o"
b100 n"
b0 ~"
b100 }"
b0 /#
b100 .#
b1000001111 4
b1000001111 V
b1000001111 m
b1000001111 &#
b1000001111 -#
b1000001111 H#
b0 >#
b100 =#
b100 r
b1000001100 w
1/
#65
0/
#66
b101 r
b1000001111 w
b101 =#
b1 >#
b101 .#
b1000010010 4
b1000010010 V
b1000010010 m
b1000010010 &#
b1000010010 -#
b1000010010 H#
b1 /#
b101 }"
b1 ~"
b101 n"
b1 o"
b1010110100 ^
b1010110100 ~
b1010110100 "#
b1010110100 ,#
b1010111000 D
b1010111000 {
b1010111000 E#
0H"
b100 I"
b11 O"
b1010011100 Z
b1010011100 E"
b1010011100 N"
b1010011100 B#
1/
#67
0/
#68
b100 O"
b1010100000 Z
b1010100000 E"
b1010100000 N"
b1010100000 B#
b11 I"
b1010011100 D
b1010011100 {
b1010011100 E#
b1010111000 ^
b1010111000 ~
b1010111000 "#
b1010111000 ,#
b10 o"
b110 n"
b10 ~"
b110 }"
b10 /#
b110 .#
b1000010101 4
b1000010101 V
b1000010101 m
b1000010101 &#
b1000010101 -#
b1000010101 H#
b10 >#
b110 =#
b110 r
b1000010010 w
1/
#69
0/
#70
b111 r
b1000010101 w
b111 =#
b11 >#
b111 .#
b1000011000 4
b1000011000 V
b1000011000 m
b1000011000 &#
b1000011000 -#
b1000011000 H#
b11 /#
b111 }"
b11 ~"
b111 n"
b11 o"
b1010011100 ^
b1010011100 ~
b1010011100 "#
b1010011100 ,#
b1010100000 D
b1010100000 {
b1010100000 E#
b10 I"
b101 O"
b1010100100 Z
b1010100100 E"
b1010100100 N"
b1010100100 B#
1/
#71
0/
#72
b110 O"
b1010101000 Z
b1010101000 E"
b1010101000 N"
b1010101000 B#
b1 I"
b1010100100 D
b1010100100 {
b1010100100 E#
b1010100000 ^
b1010100000 ~
b1010100000 "#
b1010100000 ,#
b100 o"
b0 n"
b100 ~"
b0 }"
b100 /#
b0 .#
b1000011000 4
b1000011000 V
b1000011000 m
b1000011000 &#
b1000011000 -#
b1000011000 H#
b100 >#
b0 =#
b1000 r
b1000011000 w
1/
#73
0/
#74
b1001 r
b1 =#
b101 >#
b1 .#
b1000011000 4
b1000011000 V
b1000011000 m
b1000011000 &#
b1000011000 -#
b1000011000 H#
b101 /#
b1 }"
b101 ~"
b1 n"
b101 o"
b1010100100 ^
b1010100100 ~
b1010100100 "#
b1010100100 ,#
b1010101000 D
b1010101000 {
b1010101000 E#
1G"
b0 I"
b111 O"
b1010101100 Z
b1010101100 E"
b1010101100 N"
b1010101100 B#
1/
#75
0/
#76
b111 -
b111 e
b111 K#
b0 O"
b1010110000 Z
b1010110000 E"
b1010110000 N"
b1010110000 B#
0G"
1K
b1010101100 D
b1010101100 {
b1010101100 E#
b1010101000 ^
b1010101000 ~
b1010101000 "#
b1010101000 ,#
b110 o"
b10 n"
b110 ~"
b10 }"
b110 /#
b10 .#
b1010110100 4
b1010110100 V
b1010110100 m
b1010110100 &#
b1010110100 -#
b1010110100 H#
b110 >#
b10 =#
b1010 r
1/
#77
0/
#78
b1011 r
b1010110100 w
b11 ;
b11 j
b11 D#
1@
0A
b11 =#
b111 >#
b11 .#
b1010111000 4
b1010111000 V
b1010111000 m
b1010111000 &#
b1010111000 -#
b1010111000 H#
b111 /#
b11 }"
b111 ~"
b11 n"
b111 o"
b1010101100 ^
b1010101100 ~
b1010101100 "#
b1010101100 ,#
b1010110000 D
b1010110000 {
b1010110000 E#
b1 O"
b0 Z
b0 E"
b0 N"
b0 B#
1/
#79
0/
#80
b0 z
b10 O"
0K"
1["
b0 D
b0 {
b0 E#
b1010110000 ^
b1010110000 ~
b1010110000 "#
b1010110000 ,#
b0 o"
b100 n"
b0 ~"
b100 }"
b0 /#
b100 .#
b1010011100 4
b1010011100 V
b1010011100 m
b1010011100 &#
b1010011100 -#
b1010011100 H#
b0 >#
b100 =#
b1100 r
b1010111000 w
1/
#81
0/
#82
b1101 r
b1010011100 w
b101 =#
b1 >#
b101 .#
b1010100000 4
b1010100000 V
b1010100000 m
b1010100000 &#
b1010100000 -#
b1010100000 H#
b1 /#
b101 }"
b1 ~"
b101 n"
b1 o"
b110 Y"
b1 _"
b1110111101 Y
b1110111101 U"
b1110111101 ^"
b1110111101 C#
1/
#83
0/
#84
b11 z
b10 _"
b1111000010 Y
b1111000010 U"
b1111000010 ^"
b1111000010 C#
b101 Y"
1X"
0Z"
b1110111101 D
b1110111101 {
b1110111101 E#
b10 o"
b110 n"
b10 ~"
b110 }"
b10 /#
b110 .#
b1010100100 4
b1010100100 V
b1010100100 m
b1010100100 &#
b1010100100 -#
b1010100100 H#
b10 >#
b110 =#
b1110 r
b1010100000 w
1/
#85
0/
#86
b1111 r
b1010100100 w
b111 =#
b11 >#
b111 .#
b1010101000 4
b1010101000 V
b1010101000 m
b1010101000 &#
b1010101000 -#
b1010101000 H#
b11 /#
b111 }"
b11 ~"
b111 n"
b11 o"
b1110111101 ]
b1110111101 !"
b1110111101 1#
b1110111101 ;#
b1111000010 D
b1111000010 {
b1111000010 E#
0X"
b100 Y"
b11 _"
b1110011111 Y
b1110011111 U"
b1110011111 ^"
b1110011111 C#
1/
#87
0/
#88
b100 _"
b1110100100 Y
b1110100100 U"
b1110100100 ^"
b1110100100 C#
b11 Y"
b1110011111 D
b1110011111 {
b1110011111 E#
b1111000010 ]
b1111000010 !"
b1111000010 1#
b1111000010 ;#
b100 o"
b0 n"
b100 ~"
b0 }"
b100 /#
b0 .#
b1010101100 4
b1010101100 V
b1010101100 m
b1010101100 &#
b1010101100 -#
b1010101100 H#
b100 >#
b0 =#
b10000 r
b1010101000 w
1/
#89
0/
#90
b10001 r
b1010101100 w
b1 =#
b101 >#
b1 .#
b1010110000 4
b1010110000 V
b1010110000 m
b1010110000 &#
b1010110000 -#
b1010110000 H#
b101 /#
b1 }"
b101 ~"
b1 n"
b101 o"
b1110011111 ]
b1110011111 !"
b1110011111 1#
b1110011111 ;#
b1110100100 D
b1110100100 {
b1110100100 E#
b10 Y"
b101 _"
b1110101001 Y
b1110101001 U"
b1110101001 ^"
b1110101001 C#
1/
#91
0/
#92
b110 _"
b1110101110 Y
b1110101110 U"
b1110101110 ^"
b1110101110 C#
b1 Y"
b1110101001 D
b1110101001 {
b1110101001 E#
b1110100100 ]
b1110100100 !"
b1110100100 1#
b1110100100 ;#
b110 o"
b10 n"
b110 ~"
b10 }"
b110 /#
b10 .#
b1010110000 4
b1010110000 V
b1010110000 m
b1010110000 &#
b1010110000 -#
b1010110000 H#
b110 >#
b10 =#
b10010 r
b1010110000 w
1/
#93
0/
#94
b10011 r
b11 =#
b111 >#
b11 .#
b1010110000 4
b1010110000 V
b1010110000 m
b1010110000 &#
b1010110000 -#
b1010110000 H#
b111 /#
b11 }"
b111 ~"
b11 n"
b111 o"
b1110101001 ]
b1110101001 !"
b1110101001 1#
b1110101001 ;#
b1110101110 D
b1110101110 {
b1110101110 E#
1W"
b0 Y"
b111 _"
b1110110011 Y
b1110110011 U"
b1110110011 ^"
b1110110011 C#
1/
#95
0/
#96
b1111 -
b1111 e
b1111 K#
b0 _"
b1110111000 Y
b1110111000 U"
b1110111000 ^"
b1110111000 C#
0W"
1J
b1110110011 D
b1110110011 {
b1110110011 E#
b1110101110 ]
b1110101110 !"
b1110101110 1#
b1110101110 ;#
b0 o"
b100 n"
b0 ~"
b100 }"
b0 /#
b100 .#
b1010110000 4
b1010110000 V
b1010110000 m
b1010110000 &#
b1010110000 -#
b1010110000 H#
b0 >#
b100 =#
b1110111101 3
b1110111101 U
b1110111101 l
b1110111101 5#
b1110111101 <#
b1110111101 I#
b10100 r
1/
#97
0/
#98
b1 s
b1110111101 x
b10101 r
b101 =#
b1111000010 3
b1111000010 U
b1111000010 l
b1111000010 5#
b1111000010 <#
b1111000010 I#
b1 >#
b101 .#
b1010110000 4
b1010110000 V
b1010110000 m
b1010110000 &#
b1010110000 -#
b1010110000 H#
b1 /#
b101 }"
b1 ~"
b101 n"
b1 o"
b1110110011 ]
b1110110011 !"
b1110110011 1#
b1110110011 ;#
b1110111000 D
b1110111000 {
b1110111000 E#
b1 _"
b0 Y
b0 U"
b0 ^"
b0 C#
1/
#99
0/
#100
b0 z
b10 _"
b0 D
b0 {
b0 E#
b1110111000 ]
b1110111000 !"
b1110111000 1#
b1110111000 ;#
b10 o"
b110 n"
b10 ~"
b110 }"
b10 /#
b110 .#
b1010110000 4
b1010110000 V
b1010110000 m
b1010110000 &#
b1010110000 -#
b1010110000 H#
b10 >#
b110 =#
b1110011111 3
b1110011111 U
b1110011111 l
b1110011111 5#
b1110011111 <#
b1110011111 I#
b10 s
b1111000010 x
b10110 r
1/
#101
0/
#102
b11 s
b1110011111 x
b10111 r
b111 =#
b1110100100 3
b1110100100 U
b1110100100 l
b1110100100 5#
b1110100100 <#
b1110100100 I#
b11 >#
b111 .#
b1010110000 4
b1010110000 V
b1010110000 m
b1010110000 &#
b1010110000 -#
b1010110000 H#
b11 /#
b111 }"
b11 ~"
b111 n"
b11 o"
b11 _"
1/
#103
0/
#104
b100 _"
b100 o"
b0 n"
b100 ~"
b0 }"
b100 /#
b0 .#
b1010110000 4
b1010110000 V
b1010110000 m
b1010110000 &#
b1010110000 -#
b1010110000 H#
b100 >#
b0 =#
b1110101001 3
b1110101001 U
b1110101001 l
b1110101001 5#
b1110101001 <#
b1110101001 I#
b100 s
b1110100100 x
b11000 r
1/
#105
0/
#106
b101 s
b1110101001 x
b11001 r
b1 =#
b1110101110 3
b1110101110 U
b1110101110 l
b1110101110 5#
b1110101110 <#
b1110101110 I#
b101 >#
b1 .#
b1010110000 4
b1010110000 V
b1010110000 m
b1010110000 &#
b1010110000 -#
b1010110000 H#
b101 /#
b1 }"
b101 ~"
b1 n"
b101 o"
b101 _"
1/
#107
0/
#108
b110 _"
b110 o"
b10 n"
b110 ~"
b10 }"
b110 /#
b10 .#
b1010110000 4
b1010110000 V
b1010110000 m
b1010110000 &#
b1010110000 -#
b1010110000 H#
b110 >#
b10 =#
b1110110011 3
b1110110011 U
b1110110011 l
b1110110011 5#
b1110110011 <#
b1110110011 I#
b110 s
b1110101110 x
b11010 r
1/
#109
0/
#110
b111 s
b1110110011 x
b11011 r
b11 =#
b1110111000 3
b1110111000 U
b1110111000 l
b1110111000 5#
b1110111000 <#
b1110111000 I#
b111 >#
b11 .#
b1010110000 4
b1010110000 V
b1010110000 m
b1010110000 &#
b1010110000 -#
b1010110000 H#
b111 /#
b11 }"
b111 ~"
b11 n"
b111 o"
b111 _"
1/
#111
0/
#112
b0 _"
b0 o"
b100 n"
b0 ~"
b100 }"
b0 /#
b100 .#
b1010110000 4
b1010110000 V
b1010110000 m
b1010110000 &#
b1010110000 -#
b1010110000 H#
b0 >#
b100 =#
b1110111000 3
b1110111000 U
b1110111000 l
b1110111000 5#
b1110111000 <#
b1110111000 I#
b1000 s
b1110111000 x
b11100 r
1/
#113
0/
#114
b1001 s
b11101 r
b101 =#
b1110111000 3
b1110111000 U
b1110111000 l
b1110111000 5#
b1110111000 <#
b1110111000 I#
b1 >#
b101 .#
b1010110000 4
b1010110000 V
b1010110000 m
b1010110000 &#
b1010110000 -#
b1010110000 H#
b1 /#
b101 }"
b1 ~"
b101 n"
b1 o"
b1 _"
1/
#115
0/
#116
b10 _"
b10 o"
b110 n"
b10 ~"
b110 }"
b10 /#
b110 .#
b1010110000 4
b1010110000 V
b1010110000 m
b1010110000 &#
b1010110000 -#
b1010110000 H#
b10 >#
b110 =#
b1110111000 3
b1110111000 U
b1110111000 l
b1110111000 5#
b1110111000 <#
b1110111000 I#
b1010 s
b11110 r
1/
#117
0/
#118
b1011 s
b11111 r
b111 =#
b1110111000 3
b1110111000 U
b1110111000 l
b1110111000 5#
b1110111000 <#
b1110111000 I#
b11 >#
b111 .#
b1010110000 4
b1010110000 V
b1010110000 m
b1010110000 &#
b1010110000 -#
b1010110000 H#
b11 /#
b111 }"
b11 ~"
b111 n"
b11 o"
b11 _"
1/
#119
0/
#120
b100 _"
b100 o"
b0 n"
b100 ~"
b0 }"
b100 /#
b0 .#
b1010110000 4
b1010110000 V
b1010110000 m
b1010110000 &#
b1010110000 -#
b1010110000 H#
b100 >#
b0 =#
b1110111000 3
b1110111000 U
b1110111000 l
b1110111000 5#
b1110111000 <#
b1110111000 I#
b1100 s
b100000 r
1/
#121
0/
#122
b1101 s
b100001 r
b1 =#
b1110111000 3
b1110111000 U
b1110111000 l
b1110111000 5#
b1110111000 <#
b1110111000 I#
b101 >#
b1 .#
b1010110000 4
b1010110000 V
b1010110000 m
b1010110000 &#
b1010110000 -#
b1010110000 H#
b101 /#
b1 }"
b101 ~"
b1 n"
b101 o"
b101 _"
1/
#123
0/
#124
b110 _"
b110 o"
b10 n"
b110 ~"
b10 }"
b110 /#
b10 .#
b1010110000 4
b1010110000 V
b1010110000 m
b1010110000 &#
b1010110000 -#
b1010110000 H#
b110 >#
b10 =#
b1110111000 3
b1110111000 U
b1110111000 l
b1110111000 5#
b1110111000 <#
b1110111000 I#
b1110 s
b100010 r
1/
