$date
	Wed Nov 20 00:57:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! f $end
$var wire 1 " e $end
$var wire 1 # d $end
$var wire 1 $ c $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' x $end
$scope module m1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 $ c $end
$var wire 1 # d $end
$var wire 1 " e $end
$var wire 1 ! f $end
$var wire 1 ' x $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1'
#20
0!
1"
1&
#30
1#
0"
0&
1%
#40
0#
1$
1&
#50
