vendor_name = ModelSim
source_file = 1, /home/juniorcampos/VHDL/Aula6Exercicio1/Aula6Exercicio3/Estrutural/circuito.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/juniorcampos/VHDL/Aula6Exercicio1/Aula6Exercicio3/Estrutural/db/circuito.cbx.xml
design_name = hard_block
design_name = circuito
instance = comp, \x~output\, x~output, circuito, 1
instance = comp, \a~input\, a~input, circuito, 1
instance = comp, \b~input\, b~input, circuito, 1
instance = comp, \c~input\, c~input, circuito, 1
instance = comp, \d~input\, d~input, circuito, 1
