{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "d3035b41",
   "metadata": {},
   "source": [
    "### Chapter 26: SystemVerilog for Synthesis"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e9b1add0",
   "metadata": {},
   "source": [
    "#### Introduction\n",
    "\n",
    "Synthesis is the process of converting RTL (Register Transfer Level) code into a gate-level netlist that can be implemented in hardware. Understanding which SystemVerilog constructs are synthesizable and how to write efficient RTL code is crucial for successful digital design. This chapter covers the essential aspects of writing synthesizable SystemVerilog code."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "62b7b229",
   "metadata": {},
   "source": [
    "#### Synthesizable vs. Non-Synthesizable Constructs"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2cb38bc3",
   "metadata": {},
   "source": [
    "##### Synthesizable Constructs\n",
    "\n",
    "**Basic Data Types:**\n",
    "```systemverilog\n",
    "// Synthesizable data types\n",
    "logic [31:0] data_reg;\n",
    "logic        enable;\n",
    "logic [7:0]  counter;\n",
    "bit   [15:0] address;\n",
    "\n",
    "// Arrays (with limitations)\n",
    "logic [7:0] memory [0:255];  // Small memories\n",
    "logic [3:0] lookup_table [0:15];\n",
    "```\n",
    "\n",
    "**Always Blocks:**\n",
    "```systemverilog\n",
    "// Synthesizable always blocks\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        counter <= 8'b0;\n",
    "    else if (enable)\n",
    "        counter <= counter + 1;\n",
    "end\n",
    "\n",
    "always_comb begin\n",
    "    sum = a + b;\n",
    "    carry_out = (a & b) | ((a ^ b) & carry_in);\n",
    "end\n",
    "```\n",
    "\n",
    "**Control Structures:**\n",
    "```systemverilog\n",
    "// If-else statements\n",
    "always_comb begin\n",
    "    if (select == 2'b00)\n",
    "        mux_out = input_a;\n",
    "    else if (select == 2'b01)\n",
    "        mux_out = input_b;\n",
    "    else if (select == 2'b10)\n",
    "        mux_out = input_c;\n",
    "    else\n",
    "        mux_out = input_d;\n",
    "end\n",
    "\n",
    "// Case statements\n",
    "always_comb begin\n",
    "    case (opcode)\n",
    "        3'b000: alu_out = a + b;\n",
    "        3'b001: alu_out = a - b;\n",
    "        3'b010: alu_out = a & b;\n",
    "        3'b011: alu_out = a | b;\n",
    "        default: alu_out = 32'b0;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// For loops (with constant bounds)\n",
    "always_comb begin\n",
    "    parity = 1'b0;\n",
    "    for (int i = 0; i < 32; i++) begin\n",
    "        parity = parity ^ data[i];\n",
    "    end\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a6101749",
   "metadata": {},
   "source": [
    "##### Non-Synthesizable Constructs\n",
    "\n",
    "**Timing Control:**\n",
    "```systemverilog\n",
    "// Non-synthesizable - delays\n",
    "#10 data = new_value;\n",
    "data <= #5 new_value;\n",
    "\n",
    "// Non-synthesizable - wait statements\n",
    "wait (ready == 1'b1);\n",
    "@(posedge clk);  // Outside of always blocks\n",
    "```\n",
    "\n",
    "**System Tasks and Functions:**\n",
    "```systemverilog\n",
    "// Non-synthesizable system tasks\n",
    "$display(\"Value = %d\", data);\n",
    "$monitor(\"clock = %b\", clk);\n",
    "$random();\n",
    "$time;\n",
    "$finish;\n",
    "```\n",
    "\n",
    "**Advanced Data Types:**\n",
    "```systemverilog\n",
    "// Non-synthesizable constructs\n",
    "real    floating_point;\n",
    "string  text_data;\n",
    "class   my_class;\n",
    "mailbox data_mailbox;\n",
    "semaphore resource_sem;\n",
    "\n",
    "// Dynamic arrays\n",
    "int dynamic_array[];\n",
    "```\n",
    "\n",
    "**File I/O:**\n",
    "```systemverilog\n",
    "// Non-synthesizable file operations\n",
    "int file_handle;\n",
    "file_handle = $fopen(\"data.txt\", \"r\");\n",
    "$fread(data, file_handle);\n",
    "$fclose(file_handle);\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "633e9d71",
   "metadata": {},
   "source": [
    "#### RTL Coding Guidelines"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c743c0ca",
   "metadata": {},
   "source": [
    "##### Clock and Reset Guidelines\n",
    "\n",
    "**Single Clock Domain:**\n",
    "```systemverilog\n",
    "// Good practice - single clock domain\n",
    "module counter (\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    input  logic        enable,\n",
    "    output logic [7:0]  count\n",
    ");\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        count <= 8'b0;\n",
    "    else if (enable)\n",
    "        count <= count + 1;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "**Proper Reset Usage:**\n",
    "```systemverilog\n",
    "// Asynchronous reset, synchronous deassertion\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        // Reset all registers\n",
    "        state <= IDLE;\n",
    "        counter <= 8'b0;\n",
    "        data_valid <= 1'b0;\n",
    "    end else begin\n",
    "        // Normal operation\n",
    "        case (state)\n",
    "            IDLE: if (start) state <= ACTIVE;\n",
    "            ACTIVE: begin\n",
    "                counter <= counter + 1;\n",
    "                if (counter == 8'hFF)\n",
    "                    state <= DONE;\n",
    "            end\n",
    "            DONE: if (ack) state <= IDLE;\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6f467c69",
   "metadata": {},
   "source": [
    "##### Combinational Logic Guidelines\n",
    "\n",
    "**Avoid Latches:**\n",
    "```systemverilog\n",
    "// Bad - creates latches\n",
    "always_comb begin\n",
    "    if (enable)\n",
    "        output_data = input_data;\n",
    "    // Missing else clause creates latch\n",
    "end\n",
    "\n",
    "// Good - no latches\n",
    "always_comb begin\n",
    "    if (enable)\n",
    "        output_data = input_data;\n",
    "    else\n",
    "        output_data = previous_data;\n",
    "end\n",
    "\n",
    "// Better - default assignment\n",
    "always_comb begin\n",
    "    output_data = previous_data;  // Default\n",
    "    if (enable)\n",
    "        output_data = input_data;\n",
    "end\n",
    "```\n",
    "\n",
    "**Complete Case Statements:**\n",
    "```systemverilog\n",
    "// Good practice with default\n",
    "always_comb begin\n",
    "    case (state)\n",
    "        2'b00: next_state = 2'b01;\n",
    "        2'b01: next_state = 2'b10;\n",
    "        2'b10: next_state = 2'b11;\n",
    "        2'b11: next_state = 2'b00;\n",
    "        default: next_state = 2'b00;  // Prevents latches\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Using unique case for synthesis optimization\n",
    "always_comb begin\n",
    "    unique case (state)\n",
    "        2'b00: next_state = 2'b01;\n",
    "        2'b01: next_state = 2'b10;\n",
    "        2'b10: next_state = 2'b11;\n",
    "        2'b11: next_state = 2'b00;\n",
    "    endcase\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a1286ba7",
   "metadata": {},
   "source": [
    "##### State Machine Coding\n",
    "\n",
    "**Template for FSM:**\n",
    "```systemverilog\n",
    "typedef enum logic [2:0] {\n",
    "    IDLE    = 3'b000,\n",
    "    START   = 3'b001,\n",
    "    PROCESS = 3'b010,\n",
    "    WAIT    = 3'b011,\n",
    "    DONE    = 3'b100\n",
    "} state_t;\n",
    "\n",
    "module fsm_example (\n",
    "    input  logic    clk,\n",
    "    input  logic    rst_n,\n",
    "    input  logic    start,\n",
    "    input  logic    data_ready,\n",
    "    output logic    busy,\n",
    "    output logic    complete\n",
    ");\n",
    "\n",
    "state_t current_state, next_state;\n",
    "\n",
    "// State register\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        current_state <= IDLE;\n",
    "    else\n",
    "        current_state <= next_state;\n",
    "end\n",
    "\n",
    "// Next state logic\n",
    "always_comb begin\n",
    "    next_state = current_state;  // Default assignment\n",
    "    case (current_state)\n",
    "        IDLE: \n",
    "            if (start) next_state = START;\n",
    "        START: \n",
    "            next_state = PROCESS;\n",
    "        PROCESS: \n",
    "            if (data_ready) next_state = WAIT;\n",
    "        WAIT: \n",
    "            next_state = DONE;\n",
    "        DONE: \n",
    "            next_state = IDLE;\n",
    "        default: \n",
    "            next_state = IDLE;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Output logic\n",
    "always_comb begin\n",
    "    busy = (current_state != IDLE) && (current_state != DONE);\n",
    "    complete = (current_state == DONE);\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "35274aa4",
   "metadata": {},
   "source": [
    "#### Timing and Area Considerations"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bf1e33e4",
   "metadata": {},
   "source": [
    "##### Critical Path Optimization\n",
    "\n",
    "**Pipeline Insertion:**\n",
    "```systemverilog\n",
    "// Non-pipelined - long critical path\n",
    "module multiplier_comb (\n",
    "    input  logic [15:0] a, b,\n",
    "    output logic [31:0] product\n",
    ");\n",
    "\n",
    "always_comb begin\n",
    "    product = a * b;  // Long combinational path\n",
    "end\n",
    "\n",
    "endmodule\n",
    "\n",
    "// Pipelined version - shorter critical path\n",
    "module multiplier_pipe (\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    input  logic [15:0] a, b,\n",
    "    output logic [31:0] product\n",
    ");\n",
    "\n",
    "logic [15:0] a_reg, b_reg;\n",
    "logic [31:0] mult_result;\n",
    "\n",
    "// Input registers\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        a_reg <= 16'b0;\n",
    "        b_reg <= 16'b0;\n",
    "    end else begin\n",
    "        a_reg <= a;\n",
    "        b_reg <= b;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Multiplication\n",
    "always_comb begin\n",
    "    mult_result = a_reg * b_reg;\n",
    "end\n",
    "\n",
    "// Output register\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        product <= 32'b0;\n",
    "    else\n",
    "        product <= mult_result;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "**Operator Inference:**\n",
    "```systemverilog\n",
    "// Synthesis tools infer appropriate operators\n",
    "module arithmetic_units (\n",
    "    input  logic        clk,\n",
    "    input  logic [31:0] a, b,\n",
    "    output logic [31:0] sum,\n",
    "    output logic [31:0] difference,\n",
    "    output logic [63:0] product,\n",
    "    output logic [31:0] quotient\n",
    ");\n",
    "\n",
    "always_ff @(posedge clk) begin\n",
    "    sum <= a + b;        // Adder\n",
    "    difference <= a - b;  // Subtractor\n",
    "    product <= a * b;    // Multiplier\n",
    "    quotient <= a / b;   // Divider (use carefully)\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "31dc7f50",
   "metadata": {},
   "source": [
    "##### Resource Sharing\n",
    "\n",
    "**Manual Resource Sharing:**\n",
    "```systemverilog\n",
    "module shared_adder (\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    input  logic        sel,\n",
    "    input  logic [31:0] a, b, c, d,\n",
    "    output logic [31:0] result\n",
    ");\n",
    "\n",
    "logic [31:0] operand1, operand2;\n",
    "\n",
    "// Multiplexer for resource sharing\n",
    "always_comb begin\n",
    "    if (sel) begin\n",
    "        operand1 = a;\n",
    "        operand2 = b;\n",
    "    end else begin\n",
    "        operand1 = c;\n",
    "        operand2 = d;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Shared adder\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        result <= 32'b0;\n",
    "    else\n",
    "        result <= operand1 + operand2;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a5733843",
   "metadata": {},
   "source": [
    "##### Memory Inference\n",
    "\n",
    "**BRAM Inference:**\n",
    "```systemverilog\n",
    "module inferred_bram (\n",
    "    input  logic        clk,\n",
    "    input  logic        we,\n",
    "    input  logic [9:0]  addr,\n",
    "    input  logic [31:0] din,\n",
    "    output logic [31:0] dout\n",
    ");\n",
    "\n",
    "logic [31:0] memory [0:1023];\n",
    "\n",
    "always_ff @(posedge clk) begin\n",
    "    if (we)\n",
    "        memory[addr] <= din;\n",
    "    dout <= memory[addr];\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "**Distributed RAM Inference:**\n",
    "```systemverilog\n",
    "module inferred_dist_ram (\n",
    "    input  logic       clk,\n",
    "    input  logic       we,\n",
    "    input  logic [7:0] addr,\n",
    "    input  logic [7:0] din,\n",
    "    output logic [7:0] dout\n",
    ");\n",
    "\n",
    "logic [7:0] memory [0:255];\n",
    "\n",
    "always_ff @(posedge clk) begin\n",
    "    if (we)\n",
    "        memory[addr] <= din;\n",
    "end\n",
    "\n",
    "assign dout = memory[addr];  // Asynchronous read\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d299cc4e",
   "metadata": {},
   "source": [
    "#### Synthesis Tool Considerations"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1b454737",
   "metadata": {},
   "source": [
    "##### Synthesis Directives\n",
    "\n",
    "**Synthesis Attributes:**\n",
    "```systemverilog\n",
    "module synthesis_attributes (\n",
    "    input  logic        clk,\n",
    "    input  logic [31:0] data_in,\n",
    "    output logic [31:0] data_out\n",
    ");\n",
    "\n",
    "// Keep intermediate signals for debugging\n",
    "(* keep = \"true\" *) logic [31:0] intermediate;\n",
    "\n",
    "// Don't touch this logic during optimization\n",
    "(* dont_touch = \"true\" *) logic important_signal;\n",
    "\n",
    "// RAM style specification\n",
    "(* ram_style = \"block\" *) logic [31:0] block_ram [0:1023];\n",
    "(* ram_style = \"distributed\" *) logic [7:0] dist_ram [0:255];\n",
    "\n",
    "// FSM encoding\n",
    "typedef enum logic [2:0] {\n",
    "    STATE_A = 3'b001,\n",
    "    STATE_B = 3'b010,\n",
    "    STATE_C = 3'b100\n",
    "} (* fsm_encoding = \"one_hot\" *) state_enum_t;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "284b010c",
   "metadata": {},
   "source": [
    "##### Synthesis Pragmas\n",
    "\n",
    "**Tool-Specific Directives:**\n",
    "```systemverilog\n",
    "module pragma_examples (\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    input  logic [31:0] a, b,\n",
    "    output logic [31:0] result\n",
    ");\n",
    "\n",
    "// Xilinx-specific pragmas\n",
    "// synthesis translate_off\n",
    "initial begin\n",
    "    $display(\"This code is ignored during synthesis\");\n",
    "end\n",
    "// synthesis translate_on\n",
    "\n",
    "// Parallel case directive\n",
    "always_comb begin\n",
    "    // synthesis parallel_case\n",
    "    case (select)\n",
    "        2'b00: result = a;\n",
    "        2'b01: result = b;\n",
    "        2'b10: result = a + b;\n",
    "        2'b11: result = a - b;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Full case directive\n",
    "always_comb begin\n",
    "    // synthesis full_case\n",
    "    case (mode)\n",
    "        2'b00: operation = ADD;\n",
    "        2'b01: operation = SUB;\n",
    "        2'b10: operation = AND;\n",
    "        2'b11: operation = OR;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9607b52d",
   "metadata": {},
   "source": [
    "##### Design for Testability\n",
    "\n",
    "**Scan Chain Insertion:**\n",
    "```systemverilog\n",
    "module testable_design (\n",
    "    input  logic       clk,\n",
    "    input  logic       rst_n,\n",
    "    input  logic       scan_enable,\n",
    "    input  logic       scan_in,\n",
    "    output logic       scan_out,\n",
    "    input  logic [7:0] data_in,\n",
    "    output logic [7:0] data_out\n",
    ");\n",
    "\n",
    "logic [7:0] reg_chain [0:3];\n",
    "\n",
    "genvar i;\n",
    "generate\n",
    "    for (i = 0; i < 4; i++) begin : reg_gen\n",
    "        always_ff @(posedge clk or negedge rst_n) begin\n",
    "            if (!rst_n)\n",
    "                reg_chain[i] <= 8'b0;\n",
    "            else if (scan_enable)\n",
    "                reg_chain[i] <= (i == 0) ? {7'b0, scan_in} : \n",
    "                                reg_chain[i-1];\n",
    "            else\n",
    "                reg_chain[i] <= (i == 0) ? data_in : \n",
    "                                reg_chain[i-1];\n",
    "        end\n",
    "    end\n",
    "endgenerate\n",
    "\n",
    "assign data_out = reg_chain[3];\n",
    "assign scan_out = reg_chain[3][7];\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "72ab2d0a",
   "metadata": {},
   "source": [
    "#### Best Practices for Synthesis"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "29ea56e7",
   "metadata": {},
   "source": [
    "##### Code Structure\n",
    "\n",
    "**Hierarchical Design:**\n",
    "```systemverilog\n",
    "// Top-level module\n",
    "module processor_top (\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    input  logic [31:0] instruction,\n",
    "    output logic [31:0] result\n",
    ");\n",
    "\n",
    "// Instantiate submodules\n",
    "alu u_alu (\n",
    "    .clk(clk),\n",
    "    .rst_n(rst_n),\n",
    "    .a(operand_a),\n",
    "    .b(operand_b),\n",
    "    .op(alu_op),\n",
    "    .result(alu_result)\n",
    ");\n",
    "\n",
    "register_file u_regfile (\n",
    "    .clk(clk),\n",
    "    .rst_n(rst_n),\n",
    "    .read_addr1(rs1),\n",
    "    .read_addr2(rs2),\n",
    "    .write_addr(rd),\n",
    "    .write_data(write_data),\n",
    "    .write_enable(reg_we),\n",
    "    .read_data1(operand_a),\n",
    "    .read_data2(operand_b)\n",
    ");\n",
    "\n",
    "control_unit u_control (\n",
    "    .instruction(instruction),\n",
    "    .alu_op(alu_op),\n",
    "    .reg_we(reg_we),\n",
    "    .rs1(rs1),\n",
    "    .rs2(rs2),\n",
    "    .rd(rd)\n",
    ");\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3605480b",
   "metadata": {},
   "source": [
    "##### Naming Conventions\n",
    "\n",
    "```systemverilog\n",
    "module naming_example (\n",
    "    // Clock and reset\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,     // Active low reset\n",
    "    \n",
    "    // Control signals\n",
    "    input  logic        enable_i,  // Input enable\n",
    "    output logic        valid_o,   // Output valid\n",
    "    output logic        ready_o,   // Output ready\n",
    "    \n",
    "    // Data signals\n",
    "    input  logic [31:0] data_i,    // Input data\n",
    "    output logic [31:0] data_o,    // Output data\n",
    "    \n",
    "    // Internal signals use descriptive names\n",
    "    logic [31:0] processed_data;\n",
    "    logic        processing_complete;\n",
    "    logic [3:0]  state_counter;\n",
    ");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e8b2698d",
   "metadata": {},
   "source": [
    "##### Performance Optimization\n",
    "\n",
    "**Clock Gating:**\n",
    "```systemverilog\n",
    "module clock_gated_register (\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    input  logic        enable,\n",
    "    input  logic [31:0] data_in,\n",
    "    output logic [31:0] data_out\n",
    ");\n",
    "\n",
    "logic gated_clk;\n",
    "\n",
    "// Clock gating cell (tool-specific)\n",
    "// Usually inferred by synthesis tools\n",
    "assign gated_clk = clk & enable;\n",
    "\n",
    "always_ff @(posedge gated_clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        data_out <= 32'b0;\n",
    "    else\n",
    "        data_out <= data_in;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6f61d864",
   "metadata": {},
   "source": [
    "#### Common Synthesis Issues and Solutions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "de7def15",
   "metadata": {},
   "source": [
    "##### Timing Issues\n",
    "\n",
    "**Setup Time Violations:**\n",
    "```systemverilog\n",
    "// Problem: Long combinational path\n",
    "always_ff @(posedge clk) begin\n",
    "    result <= ((a + b) * c) - (d & e);  // Long path\n",
    "end\n",
    "\n",
    "// Solution: Pipeline the operation\n",
    "logic [31:0] stage1_add, stage1_and;\n",
    "logic [31:0] stage2_mult;\n",
    "\n",
    "always_ff @(posedge clk) begin\n",
    "    // Stage 1\n",
    "    stage1_add <= a + b;\n",
    "    stage1_and <= d & e;\n",
    "    \n",
    "    // Stage 2\n",
    "    stage2_mult <= stage1_add * c;\n",
    "    \n",
    "    // Stage 3\n",
    "    result <= stage2_mult - stage1_and;\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8cb3f5fe",
   "metadata": {},
   "source": [
    "##### Area Issues\n",
    "\n",
    "**Reducing Logic Usage:**\n",
    "```systemverilog\n",
    "// Inefficient: Multiple comparators\n",
    "always_comb begin\n",
    "    if (data == 8'h00 || data == 8'h01 || data == 8'h02 || data == 8'h03)\n",
    "        category = 2'b00;\n",
    "    else if (data == 8'h04 || data == 8'h05 || data == 8'h06 || data == 8'h07)\n",
    "        category = 2'b01;\n",
    "    // ... more conditions\n",
    "end\n",
    "\n",
    "// Efficient: Use bit slicing\n",
    "always_comb begin\n",
    "    case (data[7:2])\n",
    "        6'b000000: category = 2'b00;  // 0x00-0x03\n",
    "        6'b000001: category = 2'b01;  // 0x04-0x07\n",
    "        6'b000010: category = 2'b10;  // 0x08-0x0B\n",
    "        default:   category = 2'b11;\n",
    "    endcase\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1307b9cd",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "Writing synthesizable SystemVerilog code requires understanding the distinction between behavioral and structural descriptions. Key guidelines include using proper clocking and reset strategies, avoiding latches through complete case coverage, implementing efficient state machines, and considering timing and area constraints. Synthesis tools provide various optimization opportunities through proper coding practices and strategic use of synthesis directives. Following these guidelines ensures that your SystemVerilog designs can be successfully synthesized into efficient hardware implementations."
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
