
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                   Premise(F2)
	S3= ICache[addr]={0,rS,cc,0,0,rD,0,1}                       Premise(F3)
	S4= GPR[rS]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F8)
	S16= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={0,rS,cc,0,0,rD,0,1}                        ICache-Search(S18,S3)
	S21= ICache.Out=>IR_IMMU.In                                 Premise(F10)
	S22= IR_IMMU.In={0,rS,cc,0,0,rD,0,1}                        Path(S20,S21)
	S23= ICache.Out=>ICacheReg.In                               Premise(F11)
	S24= ICacheReg.In={0,rS,cc,0,0,rD,0,1}                      Path(S20,S23)
	S25= ICache.Hit=>CU_IF.ICacheHit                            Premise(F12)
	S26= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S19,S25)
	S27= ICache.Out=>IR_ID.In                                   Premise(F13)
	S28= IR_ID.In={0,rS,cc,0,0,rD,0,1}                          Path(S20,S27)
	S29= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S30= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F15)
	S31= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F16)
	S32= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F17)
	S33= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S34= FU.ICacheHit=ICacheHit(addr)                           Path(S19,S33)
	S35= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S36= FU.Bub_IF=>CU_IF.Bub                                   Premise(F20)
	S37= CtrlASIDIn=0                                           Premise(F21)
	S38= CtrlCP0=0                                              Premise(F22)
	S39= CP0[ASID]=pid                                          CP0-Hold(S0,S38)
	S40= CtrlEPCIn=0                                            Premise(F23)
	S41= CtrlExCodeIn=0                                         Premise(F24)
	S42= CtrlIMMU=0                                             Premise(F25)
	S43= CtrlPC=0                                               Premise(F26)
	S44= CtrlPCInc=1                                            Premise(F27)
	S45= PC[Out]=addr+4                                         PC-Inc(S1,S43,S44)
	S46= PC[CIA]=addr                                           PC-Inc(S1,S43,S44)
	S47= CtrlIAddrReg=0                                         Premise(F28)
	S48= CtrlICache=0                                           Premise(F29)
	S49= ICache[addr]={0,rS,cc,0,0,rD,0,1}                      ICache-Hold(S3,S48)
	S50= CtrlIR_IMMU=0                                          Premise(F30)
	S51= CtrlICacheReg=0                                        Premise(F31)
	S52= CtrlIR_ID=1                                            Premise(F32)
	S53= [IR_ID]={0,rS,cc,0,0,rD,0,1}                           IR_ID-Write(S28,S52)
	S54= CtrlIMem=0                                             Premise(F33)
	S55= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                  IMem-Hold(S2,S54)
	S56= CtrlIRMux=0                                            Premise(F34)
	S57= CtrlGPR=0                                              Premise(F35)
	S58= GPR[rS]=a                                              GPR-Hold(S4,S57)
	S59= CtrlA_EX=0                                             Premise(F36)
	S60= CtrlIR_EX=0                                            Premise(F37)
	S61= CtrlCP1=0                                              Premise(F38)
	S62= CtrlConditionReg_MEM=0                                 Premise(F39)
	S63= CtrlIR_MEM=0                                           Premise(F40)
	S64= CtrlA_MEM=0                                            Premise(F41)
	S65= CtrlIR_DMMU1=0                                         Premise(F42)
	S66= CtrlIR_WB=0                                            Premise(F43)
	S67= CtrlA_DMMU1=0                                          Premise(F44)
	S68= CtrlA_WB=0                                             Premise(F45)
	S69= CtrlConditionReg_DMMU1=0                               Premise(F46)
	S70= CtrlConditionReg_WB=0                                  Premise(F47)
	S71= CtrlIR_DMMU2=0                                         Premise(F48)
	S72= CtrlA_DMMU2=0                                          Premise(F49)
	S73= CtrlConditionReg_DMMU2=0                               Premise(F50)

ID	S74= CP0.ASID=pid                                           CP0-Read-ASID(S39)
	S75= PC.Out=addr+4                                          PC-Out(S45)
	S76= PC.CIA=addr                                            PC-Out(S46)
	S77= PC.CIA31_28=addr[31:28]                                PC-Out(S46)
	S78= IR_ID.Out={0,rS,cc,0,0,rD,0,1}                         IR-Out(S53)
	S79= IR_ID.Out31_26=0                                       IR-Out(S53)
	S80= IR_ID.Out25_21=rS                                      IR-Out(S53)
	S81= IR_ID.Out20_18=cc                                      IR-Out(S53)
	S82= IR_ID.Out17=0                                          IR-Out(S53)
	S83= IR_ID.Out16=0                                          IR-Out(S53)
	S84= IR_ID.Out15_11=rD                                      IR-Out(S53)
	S85= IR_ID.Out10_6=0                                        IR-Out(S53)
	S86= IR_ID.Out5_0=1                                         IR-Out(S53)
	S87= IR_ID.Out=>FU.IR_ID                                    Premise(F81)
	S88= FU.IR_ID={0,rS,cc,0,0,rD,0,1}                          Path(S78,S87)
	S89= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F82)
	S90= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F83)
	S91= IR_ID.Out31_26=>CU_ID.Op                               Premise(F84)
	S92= CU_ID.Op=0                                             Path(S79,S91)
	S93= IR_ID.Out25_21=>GPR.RReg1                              Premise(F85)
	S94= GPR.RReg1=rS                                           Path(S80,S93)
	S95= GPR.Rdata1=a                                           GPR-Read(S94,S58)
	S96= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F86)
	S97= CU_ID.IRFunc=1                                         Path(S86,S96)
	S98= GPR.Rdata1=>FU.InID1                                   Premise(F87)
	S99= FU.InID1=a                                             Path(S95,S98)
	S100= FU.OutID1=FU(a)                                       FU-Forward(S99)
	S101= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F88)
	S102= FU.InID1_RReg=rS                                      Path(S80,S101)
	S103= FU.OutID1=>A_EX.In                                    Premise(F89)
	S104= A_EX.In=FU(a)                                         Path(S100,S103)
	S105= IR_ID.Out=>IR_EX.In                                   Premise(F90)
	S106= IR_EX.In={0,rS,cc,0,0,rD,0,1}                         Path(S78,S105)
	S107= FU.Halt_ID=>CU_ID.Halt                                Premise(F91)
	S108= FU.Bub_ID=>CU_ID.Bub                                  Premise(F92)
	S109= FU.InID2_RReg=5'b00000                                Premise(F93)
	S110= CtrlASIDIn=0                                          Premise(F94)
	S111= CtrlCP0=0                                             Premise(F95)
	S112= CP0[ASID]=pid                                         CP0-Hold(S39,S111)
	S113= CtrlEPCIn=0                                           Premise(F96)
	S114= CtrlExCodeIn=0                                        Premise(F97)
	S115= CtrlIMMU=0                                            Premise(F98)
	S116= CtrlPC=0                                              Premise(F99)
	S117= CtrlPCInc=0                                           Premise(F100)
	S118= PC[CIA]=addr                                          PC-Hold(S46,S117)
	S119= PC[Out]=addr+4                                        PC-Hold(S45,S116,S117)
	S120= CtrlIAddrReg=0                                        Premise(F101)
	S121= CtrlICache=0                                          Premise(F102)
	S122= ICache[addr]={0,rS,cc,0,0,rD,0,1}                     ICache-Hold(S49,S121)
	S123= CtrlIR_IMMU=0                                         Premise(F103)
	S124= CtrlICacheReg=0                                       Premise(F104)
	S125= CtrlIR_ID=0                                           Premise(F105)
	S126= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Hold(S53,S125)
	S127= CtrlIMem=0                                            Premise(F106)
	S128= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S55,S127)
	S129= CtrlIRMux=0                                           Premise(F107)
	S130= CtrlGPR=0                                             Premise(F108)
	S131= GPR[rS]=a                                             GPR-Hold(S58,S130)
	S132= CtrlA_EX=1                                            Premise(F109)
	S133= [A_EX]=FU(a)                                          A_EX-Write(S104,S132)
	S134= CtrlIR_EX=1                                           Premise(F110)
	S135= [IR_EX]={0,rS,cc,0,0,rD,0,1}                          IR_EX-Write(S106,S134)
	S136= CtrlCP1=0                                             Premise(F111)
	S137= CtrlConditionReg_MEM=0                                Premise(F112)
	S138= CtrlIR_MEM=0                                          Premise(F113)
	S139= CtrlA_MEM=0                                           Premise(F114)
	S140= CtrlIR_DMMU1=0                                        Premise(F115)
	S141= CtrlIR_WB=0                                           Premise(F116)
	S142= CtrlA_DMMU1=0                                         Premise(F117)
	S143= CtrlA_WB=0                                            Premise(F118)
	S144= CtrlConditionReg_DMMU1=0                              Premise(F119)
	S145= CtrlConditionReg_WB=0                                 Premise(F120)
	S146= CtrlIR_DMMU2=0                                        Premise(F121)
	S147= CtrlA_DMMU2=0                                         Premise(F122)
	S148= CtrlConditionReg_DMMU2=0                              Premise(F123)

EX	S149= CP0.ASID=pid                                          CP0-Read-ASID(S112)
	S150= PC.CIA=addr                                           PC-Out(S118)
	S151= PC.CIA31_28=addr[31:28]                               PC-Out(S118)
	S152= PC.Out=addr+4                                         PC-Out(S119)
	S153= IR_ID.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S126)
	S154= IR_ID.Out31_26=0                                      IR-Out(S126)
	S155= IR_ID.Out25_21=rS                                     IR-Out(S126)
	S156= IR_ID.Out20_18=cc                                     IR-Out(S126)
	S157= IR_ID.Out17=0                                         IR-Out(S126)
	S158= IR_ID.Out16=0                                         IR-Out(S126)
	S159= IR_ID.Out15_11=rD                                     IR-Out(S126)
	S160= IR_ID.Out10_6=0                                       IR-Out(S126)
	S161= IR_ID.Out5_0=1                                        IR-Out(S126)
	S162= A_EX.Out=FU(a)                                        A_EX-Out(S133)
	S163= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S133)
	S164= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S133)
	S165= IR_EX.Out={0,rS,cc,0,0,rD,0,1}                        IR_EX-Out(S135)
	S166= IR_EX.Out31_26=0                                      IR_EX-Out(S135)
	S167= IR_EX.Out25_21=rS                                     IR_EX-Out(S135)
	S168= IR_EX.Out20_18=cc                                     IR_EX-Out(S135)
	S169= IR_EX.Out17=0                                         IR_EX-Out(S135)
	S170= IR_EX.Out16=0                                         IR_EX-Out(S135)
	S171= IR_EX.Out15_11=rD                                     IR_EX-Out(S135)
	S172= IR_EX.Out10_6=0                                       IR_EX-Out(S135)
	S173= IR_EX.Out5_0=1                                        IR_EX-Out(S135)
	S174= IR_EX.Out=>FU.IR_EX                                   Premise(F124)
	S175= FU.IR_EX={0,rS,cc,0,0,rD,0,1}                         Path(S165,S174)
	S176= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F125)
	S177= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F126)
	S178= IR_EX.Out31_26=>CU_EX.Op                              Premise(F127)
	S179= CU_EX.Op=0                                            Path(S166,S178)
	S180= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F128)
	S181= CU_EX.IRFunc=1                                        Path(S173,S180)
	S182= IR_EX.Out20_18=>CP1.cc                                Premise(F129)
	S183= CP1.cc=cc                                             Path(S168,S182)
	S184= IR_EX.Out16=>CP1.tf                                   Premise(F130)
	S185= CP1.tf=0                                              Path(S170,S184)
	S186= CP1.fp=FPConditionCode(cc,0)                          FP-PRODUCT(S183,S185)
	S187= CP1.fp=>ConditionReg_MEM.In                           Premise(F131)
	S188= ConditionReg_MEM.In=FPConditionCode(cc,0)             Path(S186,S187)
	S189= IR_EX.Out=>IR_MEM.In                                  Premise(F132)
	S190= IR_MEM.In={0,rS,cc,0,0,rD,0,1}                        Path(S165,S189)
	S191= A_EX.Out=>A_MEM.In                                    Premise(F133)
	S192= A_MEM.In=FU(a)                                        Path(S162,S191)
	S193= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F134)
	S194= FU.InEX_WReg=rD                                       Path(S171,S193)
	S195= CtrlASIDIn=0                                          Premise(F135)
	S196= CtrlCP0=0                                             Premise(F136)
	S197= CP0[ASID]=pid                                         CP0-Hold(S112,S196)
	S198= CtrlEPCIn=0                                           Premise(F137)
	S199= CtrlExCodeIn=0                                        Premise(F138)
	S200= CtrlIMMU=0                                            Premise(F139)
	S201= CtrlPC=0                                              Premise(F140)
	S202= CtrlPCInc=0                                           Premise(F141)
	S203= PC[CIA]=addr                                          PC-Hold(S118,S202)
	S204= PC[Out]=addr+4                                        PC-Hold(S119,S201,S202)
	S205= CtrlIAddrReg=0                                        Premise(F142)
	S206= CtrlICache=0                                          Premise(F143)
	S207= ICache[addr]={0,rS,cc,0,0,rD,0,1}                     ICache-Hold(S122,S206)
	S208= CtrlIR_IMMU=0                                         Premise(F144)
	S209= CtrlICacheReg=0                                       Premise(F145)
	S210= CtrlIR_ID=0                                           Premise(F146)
	S211= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Hold(S126,S210)
	S212= CtrlIMem=0                                            Premise(F147)
	S213= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S128,S212)
	S214= CtrlIRMux=0                                           Premise(F148)
	S215= CtrlGPR=0                                             Premise(F149)
	S216= GPR[rS]=a                                             GPR-Hold(S131,S215)
	S217= CtrlA_EX=0                                            Premise(F150)
	S218= [A_EX]=FU(a)                                          A_EX-Hold(S133,S217)
	S219= CtrlIR_EX=0                                           Premise(F151)
	S220= [IR_EX]={0,rS,cc,0,0,rD,0,1}                          IR_EX-Hold(S135,S219)
	S221= CtrlCP1=0                                             Premise(F152)
	S222= CtrlConditionReg_MEM=1                                Premise(F153)
	S223= [ConditionReg_MEM]=FPConditionCode(cc,0)              ConditionReg_MEM-Write(S188,S222)
	S224= CtrlIR_MEM=1                                          Premise(F154)
	S225= [IR_MEM]={0,rS,cc,0,0,rD,0,1}                         IR_MEM-Write(S190,S224)
	S226= CtrlA_MEM=1                                           Premise(F155)
	S227= [A_MEM]=FU(a)                                         A_MEM-Write(S192,S226)
	S228= CtrlIR_DMMU1=0                                        Premise(F156)
	S229= CtrlIR_WB=0                                           Premise(F157)
	S230= CtrlA_DMMU1=0                                         Premise(F158)
	S231= CtrlA_WB=0                                            Premise(F159)
	S232= CtrlConditionReg_DMMU1=0                              Premise(F160)
	S233= CtrlConditionReg_WB=0                                 Premise(F161)
	S234= CtrlIR_DMMU2=0                                        Premise(F162)
	S235= CtrlA_DMMU2=0                                         Premise(F163)
	S236= CtrlConditionReg_DMMU2=0                              Premise(F164)

MEM	S237= CP0.ASID=pid                                          CP0-Read-ASID(S197)
	S238= PC.CIA=addr                                           PC-Out(S203)
	S239= PC.CIA31_28=addr[31:28]                               PC-Out(S203)
	S240= PC.Out=addr+4                                         PC-Out(S204)
	S241= IR_ID.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S211)
	S242= IR_ID.Out31_26=0                                      IR-Out(S211)
	S243= IR_ID.Out25_21=rS                                     IR-Out(S211)
	S244= IR_ID.Out20_18=cc                                     IR-Out(S211)
	S245= IR_ID.Out17=0                                         IR-Out(S211)
	S246= IR_ID.Out16=0                                         IR-Out(S211)
	S247= IR_ID.Out15_11=rD                                     IR-Out(S211)
	S248= IR_ID.Out10_6=0                                       IR-Out(S211)
	S249= IR_ID.Out5_0=1                                        IR-Out(S211)
	S250= A_EX.Out=FU(a)                                        A_EX-Out(S218)
	S251= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S218)
	S252= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S218)
	S253= IR_EX.Out={0,rS,cc,0,0,rD,0,1}                        IR_EX-Out(S220)
	S254= IR_EX.Out31_26=0                                      IR_EX-Out(S220)
	S255= IR_EX.Out25_21=rS                                     IR_EX-Out(S220)
	S256= IR_EX.Out20_18=cc                                     IR_EX-Out(S220)
	S257= IR_EX.Out17=0                                         IR_EX-Out(S220)
	S258= IR_EX.Out16=0                                         IR_EX-Out(S220)
	S259= IR_EX.Out15_11=rD                                     IR_EX-Out(S220)
	S260= IR_EX.Out10_6=0                                       IR_EX-Out(S220)
	S261= IR_EX.Out5_0=1                                        IR_EX-Out(S220)
	S262= ConditionReg_MEM.Out=FPConditionCode(cc,0)            ConditionReg_MEM-Out(S223)
	S263= ConditionReg_MEM.Out1_0={FPConditionCode(cc,0)}[1:0]  ConditionReg_MEM-Out(S223)
	S264= ConditionReg_MEM.Out4_0={FPConditionCode(cc,0)}[4:0]  ConditionReg_MEM-Out(S223)
	S265= IR_MEM.Out={0,rS,cc,0,0,rD,0,1}                       IR_MEM-Out(S225)
	S266= IR_MEM.Out31_26=0                                     IR_MEM-Out(S225)
	S267= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S225)
	S268= IR_MEM.Out20_18=cc                                    IR_MEM-Out(S225)
	S269= IR_MEM.Out17=0                                        IR_MEM-Out(S225)
	S270= IR_MEM.Out16=0                                        IR_MEM-Out(S225)
	S271= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S225)
	S272= IR_MEM.Out10_6=0                                      IR_MEM-Out(S225)
	S273= IR_MEM.Out5_0=1                                       IR_MEM-Out(S225)
	S274= A_MEM.Out=FU(a)                                       A_MEM-Out(S227)
	S275= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S227)
	S276= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S227)
	S277= IR_MEM.Out=>FU.IR_MEM                                 Premise(F165)
	S278= FU.IR_MEM={0,rS,cc,0,0,rD,0,1}                        Path(S265,S277)
	S279= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F166)
	S280= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F167)
	S281= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F168)
	S282= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F169)
	S283= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F170)
	S284= CU_MEM.Op=0                                           Path(S266,S283)
	S285= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F171)
	S286= CU_MEM.IRFunc=1                                       Path(S273,S285)
	S287= IR_MEM.Out=>IR_DMMU1.In                               Premise(F172)
	S288= IR_DMMU1.In={0,rS,cc,0,0,rD,0,1}                      Path(S265,S287)
	S289= IR_MEM.Out=>IR_WB.In                                  Premise(F173)
	S290= IR_WB.In={0,rS,cc,0,0,rD,0,1}                         Path(S265,S289)
	S291= A_MEM.Out=>A_DMMU1.In                                 Premise(F174)
	S292= A_DMMU1.In=FU(a)                                      Path(S274,S291)
	S293= A_MEM.Out=>A_WB.In                                    Premise(F175)
	S294= A_WB.In=FU(a)                                         Path(S274,S293)
	S295= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F176)
	S296= ConditionReg_DMMU1.In=FPConditionCode(cc,0)           Path(S262,S295)
	S297= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F177)
	S298= ConditionReg_WB.In=FPConditionCode(cc,0)              Path(S262,S297)
	S299= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F178)
	S300= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F179)
	S301= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F180)
	S302= FU.InMEM_WReg=rD                                      Path(S271,S301)
	S303= CtrlASIDIn=0                                          Premise(F181)
	S304= CtrlCP0=0                                             Premise(F182)
	S305= CP0[ASID]=pid                                         CP0-Hold(S197,S304)
	S306= CtrlEPCIn=0                                           Premise(F183)
	S307= CtrlExCodeIn=0                                        Premise(F184)
	S308= CtrlIMMU=0                                            Premise(F185)
	S309= CtrlPC=0                                              Premise(F186)
	S310= CtrlPCInc=0                                           Premise(F187)
	S311= PC[CIA]=addr                                          PC-Hold(S203,S310)
	S312= PC[Out]=addr+4                                        PC-Hold(S204,S309,S310)
	S313= CtrlIAddrReg=0                                        Premise(F188)
	S314= CtrlICache=0                                          Premise(F189)
	S315= ICache[addr]={0,rS,cc,0,0,rD,0,1}                     ICache-Hold(S207,S314)
	S316= CtrlIR_IMMU=0                                         Premise(F190)
	S317= CtrlICacheReg=0                                       Premise(F191)
	S318= CtrlIR_ID=0                                           Premise(F192)
	S319= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Hold(S211,S318)
	S320= CtrlIMem=0                                            Premise(F193)
	S321= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S213,S320)
	S322= CtrlIRMux=0                                           Premise(F194)
	S323= CtrlGPR=0                                             Premise(F195)
	S324= GPR[rS]=a                                             GPR-Hold(S216,S323)
	S325= CtrlA_EX=0                                            Premise(F196)
	S326= [A_EX]=FU(a)                                          A_EX-Hold(S218,S325)
	S327= CtrlIR_EX=0                                           Premise(F197)
	S328= [IR_EX]={0,rS,cc,0,0,rD,0,1}                          IR_EX-Hold(S220,S327)
	S329= CtrlCP1=0                                             Premise(F198)
	S330= CtrlConditionReg_MEM=0                                Premise(F199)
	S331= [ConditionReg_MEM]=FPConditionCode(cc,0)              ConditionReg_MEM-Hold(S223,S330)
	S332= CtrlIR_MEM=0                                          Premise(F200)
	S333= [IR_MEM]={0,rS,cc,0,0,rD,0,1}                         IR_MEM-Hold(S225,S332)
	S334= CtrlA_MEM=0                                           Premise(F201)
	S335= [A_MEM]=FU(a)                                         A_MEM-Hold(S227,S334)
	S336= CtrlIR_DMMU1=1                                        Premise(F202)
	S337= [IR_DMMU1]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU1-Write(S288,S336)
	S338= CtrlIR_WB=1                                           Premise(F203)
	S339= [IR_WB]={0,rS,cc,0,0,rD,0,1}                          IR_WB-Write(S290,S338)
	S340= CtrlA_DMMU1=1                                         Premise(F204)
	S341= [A_DMMU1]=FU(a)                                       A_DMMU1-Write(S292,S340)
	S342= CtrlA_WB=1                                            Premise(F205)
	S343= [A_WB]=FU(a)                                          A_WB-Write(S294,S342)
	S344= CtrlConditionReg_DMMU1=1                              Premise(F206)
	S345= [ConditionReg_DMMU1]=FPConditionCode(cc,0)            ConditionReg_DMMU1-Write(S296,S344)
	S346= CtrlConditionReg_WB=1                                 Premise(F207)
	S347= [ConditionReg_WB]=FPConditionCode(cc,0)               ConditionReg_WB-Write(S298,S346)
	S348= CtrlIR_DMMU2=0                                        Premise(F208)
	S349= CtrlA_DMMU2=0                                         Premise(F209)
	S350= CtrlConditionReg_DMMU2=0                              Premise(F210)

MEM(DMMU1)	S351= CP0.ASID=pid                                          CP0-Read-ASID(S305)
	S352= PC.CIA=addr                                           PC-Out(S311)
	S353= PC.CIA31_28=addr[31:28]                               PC-Out(S311)
	S354= PC.Out=addr+4                                         PC-Out(S312)
	S355= IR_ID.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S319)
	S356= IR_ID.Out31_26=0                                      IR-Out(S319)
	S357= IR_ID.Out25_21=rS                                     IR-Out(S319)
	S358= IR_ID.Out20_18=cc                                     IR-Out(S319)
	S359= IR_ID.Out17=0                                         IR-Out(S319)
	S360= IR_ID.Out16=0                                         IR-Out(S319)
	S361= IR_ID.Out15_11=rD                                     IR-Out(S319)
	S362= IR_ID.Out10_6=0                                       IR-Out(S319)
	S363= IR_ID.Out5_0=1                                        IR-Out(S319)
	S364= A_EX.Out=FU(a)                                        A_EX-Out(S326)
	S365= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S326)
	S366= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S326)
	S367= IR_EX.Out={0,rS,cc,0,0,rD,0,1}                        IR_EX-Out(S328)
	S368= IR_EX.Out31_26=0                                      IR_EX-Out(S328)
	S369= IR_EX.Out25_21=rS                                     IR_EX-Out(S328)
	S370= IR_EX.Out20_18=cc                                     IR_EX-Out(S328)
	S371= IR_EX.Out17=0                                         IR_EX-Out(S328)
	S372= IR_EX.Out16=0                                         IR_EX-Out(S328)
	S373= IR_EX.Out15_11=rD                                     IR_EX-Out(S328)
	S374= IR_EX.Out10_6=0                                       IR_EX-Out(S328)
	S375= IR_EX.Out5_0=1                                        IR_EX-Out(S328)
	S376= ConditionReg_MEM.Out=FPConditionCode(cc,0)            ConditionReg_MEM-Out(S331)
	S377= ConditionReg_MEM.Out1_0={FPConditionCode(cc,0)}[1:0]  ConditionReg_MEM-Out(S331)
	S378= ConditionReg_MEM.Out4_0={FPConditionCode(cc,0)}[4:0]  ConditionReg_MEM-Out(S331)
	S379= IR_MEM.Out={0,rS,cc,0,0,rD,0,1}                       IR_MEM-Out(S333)
	S380= IR_MEM.Out31_26=0                                     IR_MEM-Out(S333)
	S381= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S333)
	S382= IR_MEM.Out20_18=cc                                    IR_MEM-Out(S333)
	S383= IR_MEM.Out17=0                                        IR_MEM-Out(S333)
	S384= IR_MEM.Out16=0                                        IR_MEM-Out(S333)
	S385= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S333)
	S386= IR_MEM.Out10_6=0                                      IR_MEM-Out(S333)
	S387= IR_MEM.Out5_0=1                                       IR_MEM-Out(S333)
	S388= A_MEM.Out=FU(a)                                       A_MEM-Out(S335)
	S389= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S335)
	S390= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S335)
	S391= IR_DMMU1.Out={0,rS,cc,0,0,rD,0,1}                     IR_DMMU1-Out(S337)
	S392= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S337)
	S393= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S337)
	S394= IR_DMMU1.Out20_18=cc                                  IR_DMMU1-Out(S337)
	S395= IR_DMMU1.Out17=0                                      IR_DMMU1-Out(S337)
	S396= IR_DMMU1.Out16=0                                      IR_DMMU1-Out(S337)
	S397= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S337)
	S398= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S337)
	S399= IR_DMMU1.Out5_0=1                                     IR_DMMU1-Out(S337)
	S400= IR_WB.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S339)
	S401= IR_WB.Out31_26=0                                      IR-Out(S339)
	S402= IR_WB.Out25_21=rS                                     IR-Out(S339)
	S403= IR_WB.Out20_18=cc                                     IR-Out(S339)
	S404= IR_WB.Out17=0                                         IR-Out(S339)
	S405= IR_WB.Out16=0                                         IR-Out(S339)
	S406= IR_WB.Out15_11=rD                                     IR-Out(S339)
	S407= IR_WB.Out10_6=0                                       IR-Out(S339)
	S408= IR_WB.Out5_0=1                                        IR-Out(S339)
	S409= A_DMMU1.Out=FU(a)                                     A_DMMU1-Out(S341)
	S410= A_DMMU1.Out1_0={FU(a)}[1:0]                           A_DMMU1-Out(S341)
	S411= A_DMMU1.Out4_0={FU(a)}[4:0]                           A_DMMU1-Out(S341)
	S412= A_WB.Out=FU(a)                                        A_WB-Out(S343)
	S413= A_WB.Out1_0={FU(a)}[1:0]                              A_WB-Out(S343)
	S414= A_WB.Out4_0={FU(a)}[4:0]                              A_WB-Out(S343)
	S415= ConditionReg_DMMU1.Out=FPConditionCode(cc,0)          ConditionReg_DMMU1-Out(S345)
	S416= ConditionReg_DMMU1.Out1_0={FPConditionCode(cc,0)}[1:0]ConditionReg_DMMU1-Out(S345)
	S417= ConditionReg_DMMU1.Out4_0={FPConditionCode(cc,0)}[4:0]ConditionReg_DMMU1-Out(S345)
	S418= ConditionReg_WB.Out=FPConditionCode(cc,0)             ConditionReg_WB-Out(S347)
	S419= ConditionReg_WB.Out1_0={FPConditionCode(cc,0)}[1:0]   ConditionReg_WB-Out(S347)
	S420= ConditionReg_WB.Out4_0={FPConditionCode(cc,0)}[4:0]   ConditionReg_WB-Out(S347)
	S421= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F211)
	S422= FU.IR_DMMU1={0,rS,cc,0,0,rD,0,1}                      Path(S391,S421)
	S423= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F212)
	S424= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F213)
	S425= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F214)
	S426= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F215)
	S427= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F216)
	S428= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F217)
	S429= CU_DMMU1.Op=0                                         Path(S392,S428)
	S430= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F218)
	S431= CU_DMMU1.IRFunc=1                                     Path(S399,S430)
	S432= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F219)
	S433= IR_DMMU2.In={0,rS,cc,0,0,rD,0,1}                      Path(S391,S432)
	S434= A_DMMU1.Out=>A_DMMU2.In                               Premise(F220)
	S435= A_DMMU2.In=FU(a)                                      Path(S409,S434)
	S436= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F221)
	S437= ConditionReg_DMMU2.In=FPConditionCode(cc,0)           Path(S415,S436)
	S438= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F222)
	S439= FU.InDMMU1_WReg=rD                                    Path(S397,S438)
	S440= CtrlASIDIn=0                                          Premise(F223)
	S441= CtrlCP0=0                                             Premise(F224)
	S442= CP0[ASID]=pid                                         CP0-Hold(S305,S441)
	S443= CtrlEPCIn=0                                           Premise(F225)
	S444= CtrlExCodeIn=0                                        Premise(F226)
	S445= CtrlIMMU=0                                            Premise(F227)
	S446= CtrlPC=0                                              Premise(F228)
	S447= CtrlPCInc=0                                           Premise(F229)
	S448= PC[CIA]=addr                                          PC-Hold(S311,S447)
	S449= PC[Out]=addr+4                                        PC-Hold(S312,S446,S447)
	S450= CtrlIAddrReg=0                                        Premise(F230)
	S451= CtrlICache=0                                          Premise(F231)
	S452= ICache[addr]={0,rS,cc,0,0,rD,0,1}                     ICache-Hold(S315,S451)
	S453= CtrlIR_IMMU=0                                         Premise(F232)
	S454= CtrlICacheReg=0                                       Premise(F233)
	S455= CtrlIR_ID=0                                           Premise(F234)
	S456= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Hold(S319,S455)
	S457= CtrlIMem=0                                            Premise(F235)
	S458= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S321,S457)
	S459= CtrlIRMux=0                                           Premise(F236)
	S460= CtrlGPR=0                                             Premise(F237)
	S461= GPR[rS]=a                                             GPR-Hold(S324,S460)
	S462= CtrlA_EX=0                                            Premise(F238)
	S463= [A_EX]=FU(a)                                          A_EX-Hold(S326,S462)
	S464= CtrlIR_EX=0                                           Premise(F239)
	S465= [IR_EX]={0,rS,cc,0,0,rD,0,1}                          IR_EX-Hold(S328,S464)
	S466= CtrlCP1=0                                             Premise(F240)
	S467= CtrlConditionReg_MEM=0                                Premise(F241)
	S468= [ConditionReg_MEM]=FPConditionCode(cc,0)              ConditionReg_MEM-Hold(S331,S467)
	S469= CtrlIR_MEM=0                                          Premise(F242)
	S470= [IR_MEM]={0,rS,cc,0,0,rD,0,1}                         IR_MEM-Hold(S333,S469)
	S471= CtrlA_MEM=0                                           Premise(F243)
	S472= [A_MEM]=FU(a)                                         A_MEM-Hold(S335,S471)
	S473= CtrlIR_DMMU1=0                                        Premise(F244)
	S474= [IR_DMMU1]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU1-Hold(S337,S473)
	S475= CtrlIR_WB=0                                           Premise(F245)
	S476= [IR_WB]={0,rS,cc,0,0,rD,0,1}                          IR_WB-Hold(S339,S475)
	S477= CtrlA_DMMU1=0                                         Premise(F246)
	S478= [A_DMMU1]=FU(a)                                       A_DMMU1-Hold(S341,S477)
	S479= CtrlA_WB=0                                            Premise(F247)
	S480= [A_WB]=FU(a)                                          A_WB-Hold(S343,S479)
	S481= CtrlConditionReg_DMMU1=0                              Premise(F248)
	S482= [ConditionReg_DMMU1]=FPConditionCode(cc,0)            ConditionReg_DMMU1-Hold(S345,S481)
	S483= CtrlConditionReg_WB=0                                 Premise(F249)
	S484= [ConditionReg_WB]=FPConditionCode(cc,0)               ConditionReg_WB-Hold(S347,S483)
	S485= CtrlIR_DMMU2=1                                        Premise(F250)
	S486= [IR_DMMU2]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU2-Write(S433,S485)
	S487= CtrlA_DMMU2=1                                         Premise(F251)
	S488= [A_DMMU2]=FU(a)                                       A_DMMU2-Write(S435,S487)
	S489= CtrlConditionReg_DMMU2=1                              Premise(F252)
	S490= [ConditionReg_DMMU2]=FPConditionCode(cc,0)            ConditionReg_DMMU2-Write(S437,S489)

MEM(DMMU2)	S491= CP0.ASID=pid                                          CP0-Read-ASID(S442)
	S492= PC.CIA=addr                                           PC-Out(S448)
	S493= PC.CIA31_28=addr[31:28]                               PC-Out(S448)
	S494= PC.Out=addr+4                                         PC-Out(S449)
	S495= IR_ID.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S456)
	S496= IR_ID.Out31_26=0                                      IR-Out(S456)
	S497= IR_ID.Out25_21=rS                                     IR-Out(S456)
	S498= IR_ID.Out20_18=cc                                     IR-Out(S456)
	S499= IR_ID.Out17=0                                         IR-Out(S456)
	S500= IR_ID.Out16=0                                         IR-Out(S456)
	S501= IR_ID.Out15_11=rD                                     IR-Out(S456)
	S502= IR_ID.Out10_6=0                                       IR-Out(S456)
	S503= IR_ID.Out5_0=1                                        IR-Out(S456)
	S504= A_EX.Out=FU(a)                                        A_EX-Out(S463)
	S505= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S463)
	S506= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S463)
	S507= IR_EX.Out={0,rS,cc,0,0,rD,0,1}                        IR_EX-Out(S465)
	S508= IR_EX.Out31_26=0                                      IR_EX-Out(S465)
	S509= IR_EX.Out25_21=rS                                     IR_EX-Out(S465)
	S510= IR_EX.Out20_18=cc                                     IR_EX-Out(S465)
	S511= IR_EX.Out17=0                                         IR_EX-Out(S465)
	S512= IR_EX.Out16=0                                         IR_EX-Out(S465)
	S513= IR_EX.Out15_11=rD                                     IR_EX-Out(S465)
	S514= IR_EX.Out10_6=0                                       IR_EX-Out(S465)
	S515= IR_EX.Out5_0=1                                        IR_EX-Out(S465)
	S516= ConditionReg_MEM.Out=FPConditionCode(cc,0)            ConditionReg_MEM-Out(S468)
	S517= ConditionReg_MEM.Out1_0={FPConditionCode(cc,0)}[1:0]  ConditionReg_MEM-Out(S468)
	S518= ConditionReg_MEM.Out4_0={FPConditionCode(cc,0)}[4:0]  ConditionReg_MEM-Out(S468)
	S519= IR_MEM.Out={0,rS,cc,0,0,rD,0,1}                       IR_MEM-Out(S470)
	S520= IR_MEM.Out31_26=0                                     IR_MEM-Out(S470)
	S521= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S470)
	S522= IR_MEM.Out20_18=cc                                    IR_MEM-Out(S470)
	S523= IR_MEM.Out17=0                                        IR_MEM-Out(S470)
	S524= IR_MEM.Out16=0                                        IR_MEM-Out(S470)
	S525= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S470)
	S526= IR_MEM.Out10_6=0                                      IR_MEM-Out(S470)
	S527= IR_MEM.Out5_0=1                                       IR_MEM-Out(S470)
	S528= A_MEM.Out=FU(a)                                       A_MEM-Out(S472)
	S529= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S472)
	S530= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S472)
	S531= IR_DMMU1.Out={0,rS,cc,0,0,rD,0,1}                     IR_DMMU1-Out(S474)
	S532= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S474)
	S533= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S474)
	S534= IR_DMMU1.Out20_18=cc                                  IR_DMMU1-Out(S474)
	S535= IR_DMMU1.Out17=0                                      IR_DMMU1-Out(S474)
	S536= IR_DMMU1.Out16=0                                      IR_DMMU1-Out(S474)
	S537= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S474)
	S538= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S474)
	S539= IR_DMMU1.Out5_0=1                                     IR_DMMU1-Out(S474)
	S540= IR_WB.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S476)
	S541= IR_WB.Out31_26=0                                      IR-Out(S476)
	S542= IR_WB.Out25_21=rS                                     IR-Out(S476)
	S543= IR_WB.Out20_18=cc                                     IR-Out(S476)
	S544= IR_WB.Out17=0                                         IR-Out(S476)
	S545= IR_WB.Out16=0                                         IR-Out(S476)
	S546= IR_WB.Out15_11=rD                                     IR-Out(S476)
	S547= IR_WB.Out10_6=0                                       IR-Out(S476)
	S548= IR_WB.Out5_0=1                                        IR-Out(S476)
	S549= A_DMMU1.Out=FU(a)                                     A_DMMU1-Out(S478)
	S550= A_DMMU1.Out1_0={FU(a)}[1:0]                           A_DMMU1-Out(S478)
	S551= A_DMMU1.Out4_0={FU(a)}[4:0]                           A_DMMU1-Out(S478)
	S552= A_WB.Out=FU(a)                                        A_WB-Out(S480)
	S553= A_WB.Out1_0={FU(a)}[1:0]                              A_WB-Out(S480)
	S554= A_WB.Out4_0={FU(a)}[4:0]                              A_WB-Out(S480)
	S555= ConditionReg_DMMU1.Out=FPConditionCode(cc,0)          ConditionReg_DMMU1-Out(S482)
	S556= ConditionReg_DMMU1.Out1_0={FPConditionCode(cc,0)}[1:0]ConditionReg_DMMU1-Out(S482)
	S557= ConditionReg_DMMU1.Out4_0={FPConditionCode(cc,0)}[4:0]ConditionReg_DMMU1-Out(S482)
	S558= ConditionReg_WB.Out=FPConditionCode(cc,0)             ConditionReg_WB-Out(S484)
	S559= ConditionReg_WB.Out1_0={FPConditionCode(cc,0)}[1:0]   ConditionReg_WB-Out(S484)
	S560= ConditionReg_WB.Out4_0={FPConditionCode(cc,0)}[4:0]   ConditionReg_WB-Out(S484)
	S561= IR_DMMU2.Out={0,rS,cc,0,0,rD,0,1}                     IR_DMMU2-Out(S486)
	S562= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S486)
	S563= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S486)
	S564= IR_DMMU2.Out20_18=cc                                  IR_DMMU2-Out(S486)
	S565= IR_DMMU2.Out17=0                                      IR_DMMU2-Out(S486)
	S566= IR_DMMU2.Out16=0                                      IR_DMMU2-Out(S486)
	S567= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S486)
	S568= IR_DMMU2.Out10_6=0                                    IR_DMMU2-Out(S486)
	S569= IR_DMMU2.Out5_0=1                                     IR_DMMU2-Out(S486)
	S570= A_DMMU2.Out=FU(a)                                     A_DMMU2-Out(S488)
	S571= A_DMMU2.Out1_0={FU(a)}[1:0]                           A_DMMU2-Out(S488)
	S572= A_DMMU2.Out4_0={FU(a)}[4:0]                           A_DMMU2-Out(S488)
	S573= ConditionReg_DMMU2.Out=FPConditionCode(cc,0)          ConditionReg_DMMU2-Out(S490)
	S574= ConditionReg_DMMU2.Out1_0={FPConditionCode(cc,0)}[1:0]ConditionReg_DMMU2-Out(S490)
	S575= ConditionReg_DMMU2.Out4_0={FPConditionCode(cc,0)}[4:0]ConditionReg_DMMU2-Out(S490)
	S576= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F253)
	S577= FU.IR_DMMU2={0,rS,cc,0,0,rD,0,1}                      Path(S561,S576)
	S578= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F254)
	S579= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F255)
	S580= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F256)
	S581= CU_DMMU2.Op=0                                         Path(S562,S580)
	S582= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F257)
	S583= CU_DMMU2.IRFunc=1                                     Path(S569,S582)
	S584= IR_DMMU2.Out=>IR_WB.In                                Premise(F258)
	S585= IR_WB.In={0,rS,cc,0,0,rD,0,1}                         Path(S561,S584)
	S586= A_DMMU2.Out=>A_WB.In                                  Premise(F259)
	S587= A_WB.In=FU(a)                                         Path(S570,S586)
	S588= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F260)
	S589= ConditionReg_WB.In=FPConditionCode(cc,0)              Path(S573,S588)
	S590= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F261)
	S591= FU.InDMMU2_WReg=rD                                    Path(S567,S590)
	S592= CtrlASIDIn=0                                          Premise(F262)
	S593= CtrlCP0=0                                             Premise(F263)
	S594= CP0[ASID]=pid                                         CP0-Hold(S442,S593)
	S595= CtrlEPCIn=0                                           Premise(F264)
	S596= CtrlExCodeIn=0                                        Premise(F265)
	S597= CtrlIMMU=0                                            Premise(F266)
	S598= CtrlPC=0                                              Premise(F267)
	S599= CtrlPCInc=0                                           Premise(F268)
	S600= PC[CIA]=addr                                          PC-Hold(S448,S599)
	S601= PC[Out]=addr+4                                        PC-Hold(S449,S598,S599)
	S602= CtrlIAddrReg=0                                        Premise(F269)
	S603= CtrlICache=0                                          Premise(F270)
	S604= ICache[addr]={0,rS,cc,0,0,rD,0,1}                     ICache-Hold(S452,S603)
	S605= CtrlIR_IMMU=0                                         Premise(F271)
	S606= CtrlICacheReg=0                                       Premise(F272)
	S607= CtrlIR_ID=0                                           Premise(F273)
	S608= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Hold(S456,S607)
	S609= CtrlIMem=0                                            Premise(F274)
	S610= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S458,S609)
	S611= CtrlIRMux=0                                           Premise(F275)
	S612= CtrlGPR=0                                             Premise(F276)
	S613= GPR[rS]=a                                             GPR-Hold(S461,S612)
	S614= CtrlA_EX=0                                            Premise(F277)
	S615= [A_EX]=FU(a)                                          A_EX-Hold(S463,S614)
	S616= CtrlIR_EX=0                                           Premise(F278)
	S617= [IR_EX]={0,rS,cc,0,0,rD,0,1}                          IR_EX-Hold(S465,S616)
	S618= CtrlCP1=0                                             Premise(F279)
	S619= CtrlConditionReg_MEM=0                                Premise(F280)
	S620= [ConditionReg_MEM]=FPConditionCode(cc,0)              ConditionReg_MEM-Hold(S468,S619)
	S621= CtrlIR_MEM=0                                          Premise(F281)
	S622= [IR_MEM]={0,rS,cc,0,0,rD,0,1}                         IR_MEM-Hold(S470,S621)
	S623= CtrlA_MEM=0                                           Premise(F282)
	S624= [A_MEM]=FU(a)                                         A_MEM-Hold(S472,S623)
	S625= CtrlIR_DMMU1=0                                        Premise(F283)
	S626= [IR_DMMU1]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU1-Hold(S474,S625)
	S627= CtrlIR_WB=1                                           Premise(F284)
	S628= [IR_WB]={0,rS,cc,0,0,rD,0,1}                          IR_WB-Write(S585,S627)
	S629= CtrlA_DMMU1=0                                         Premise(F285)
	S630= [A_DMMU1]=FU(a)                                       A_DMMU1-Hold(S478,S629)
	S631= CtrlA_WB=1                                            Premise(F286)
	S632= [A_WB]=FU(a)                                          A_WB-Write(S587,S631)
	S633= CtrlConditionReg_DMMU1=0                              Premise(F287)
	S634= [ConditionReg_DMMU1]=FPConditionCode(cc,0)            ConditionReg_DMMU1-Hold(S482,S633)
	S635= CtrlConditionReg_WB=1                                 Premise(F288)
	S636= [ConditionReg_WB]=FPConditionCode(cc,0)               ConditionReg_WB-Write(S589,S635)
	S637= CtrlIR_DMMU2=0                                        Premise(F289)
	S638= [IR_DMMU2]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU2-Hold(S486,S637)
	S639= CtrlA_DMMU2=0                                         Premise(F290)
	S640= [A_DMMU2]=FU(a)                                       A_DMMU2-Hold(S488,S639)
	S641= CtrlConditionReg_DMMU2=0                              Premise(F291)
	S642= [ConditionReg_DMMU2]=FPConditionCode(cc,0)            ConditionReg_DMMU2-Hold(S490,S641)

WB	S643= CP0.ASID=pid                                          CP0-Read-ASID(S594)
	S644= PC.CIA=addr                                           PC-Out(S600)
	S645= PC.CIA31_28=addr[31:28]                               PC-Out(S600)
	S646= PC.Out=addr+4                                         PC-Out(S601)
	S647= IR_ID.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S608)
	S648= IR_ID.Out31_26=0                                      IR-Out(S608)
	S649= IR_ID.Out25_21=rS                                     IR-Out(S608)
	S650= IR_ID.Out20_18=cc                                     IR-Out(S608)
	S651= IR_ID.Out17=0                                         IR-Out(S608)
	S652= IR_ID.Out16=0                                         IR-Out(S608)
	S653= IR_ID.Out15_11=rD                                     IR-Out(S608)
	S654= IR_ID.Out10_6=0                                       IR-Out(S608)
	S655= IR_ID.Out5_0=1                                        IR-Out(S608)
	S656= A_EX.Out=FU(a)                                        A_EX-Out(S615)
	S657= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S615)
	S658= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S615)
	S659= IR_EX.Out={0,rS,cc,0,0,rD,0,1}                        IR_EX-Out(S617)
	S660= IR_EX.Out31_26=0                                      IR_EX-Out(S617)
	S661= IR_EX.Out25_21=rS                                     IR_EX-Out(S617)
	S662= IR_EX.Out20_18=cc                                     IR_EX-Out(S617)
	S663= IR_EX.Out17=0                                         IR_EX-Out(S617)
	S664= IR_EX.Out16=0                                         IR_EX-Out(S617)
	S665= IR_EX.Out15_11=rD                                     IR_EX-Out(S617)
	S666= IR_EX.Out10_6=0                                       IR_EX-Out(S617)
	S667= IR_EX.Out5_0=1                                        IR_EX-Out(S617)
	S668= ConditionReg_MEM.Out=FPConditionCode(cc,0)            ConditionReg_MEM-Out(S620)
	S669= ConditionReg_MEM.Out1_0={FPConditionCode(cc,0)}[1:0]  ConditionReg_MEM-Out(S620)
	S670= ConditionReg_MEM.Out4_0={FPConditionCode(cc,0)}[4:0]  ConditionReg_MEM-Out(S620)
	S671= IR_MEM.Out={0,rS,cc,0,0,rD,0,1}                       IR_MEM-Out(S622)
	S672= IR_MEM.Out31_26=0                                     IR_MEM-Out(S622)
	S673= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S622)
	S674= IR_MEM.Out20_18=cc                                    IR_MEM-Out(S622)
	S675= IR_MEM.Out17=0                                        IR_MEM-Out(S622)
	S676= IR_MEM.Out16=0                                        IR_MEM-Out(S622)
	S677= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S622)
	S678= IR_MEM.Out10_6=0                                      IR_MEM-Out(S622)
	S679= IR_MEM.Out5_0=1                                       IR_MEM-Out(S622)
	S680= A_MEM.Out=FU(a)                                       A_MEM-Out(S624)
	S681= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S624)
	S682= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S624)
	S683= IR_DMMU1.Out={0,rS,cc,0,0,rD,0,1}                     IR_DMMU1-Out(S626)
	S684= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S626)
	S685= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S626)
	S686= IR_DMMU1.Out20_18=cc                                  IR_DMMU1-Out(S626)
	S687= IR_DMMU1.Out17=0                                      IR_DMMU1-Out(S626)
	S688= IR_DMMU1.Out16=0                                      IR_DMMU1-Out(S626)
	S689= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S626)
	S690= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S626)
	S691= IR_DMMU1.Out5_0=1                                     IR_DMMU1-Out(S626)
	S692= IR_WB.Out={0,rS,cc,0,0,rD,0,1}                        IR-Out(S628)
	S693= IR_WB.Out31_26=0                                      IR-Out(S628)
	S694= IR_WB.Out25_21=rS                                     IR-Out(S628)
	S695= IR_WB.Out20_18=cc                                     IR-Out(S628)
	S696= IR_WB.Out17=0                                         IR-Out(S628)
	S697= IR_WB.Out16=0                                         IR-Out(S628)
	S698= IR_WB.Out15_11=rD                                     IR-Out(S628)
	S699= IR_WB.Out10_6=0                                       IR-Out(S628)
	S700= IR_WB.Out5_0=1                                        IR-Out(S628)
	S701= A_DMMU1.Out=FU(a)                                     A_DMMU1-Out(S630)
	S702= A_DMMU1.Out1_0={FU(a)}[1:0]                           A_DMMU1-Out(S630)
	S703= A_DMMU1.Out4_0={FU(a)}[4:0]                           A_DMMU1-Out(S630)
	S704= A_WB.Out=FU(a)                                        A_WB-Out(S632)
	S705= A_WB.Out1_0={FU(a)}[1:0]                              A_WB-Out(S632)
	S706= A_WB.Out4_0={FU(a)}[4:0]                              A_WB-Out(S632)
	S707= ConditionReg_DMMU1.Out=FPConditionCode(cc,0)          ConditionReg_DMMU1-Out(S634)
	S708= ConditionReg_DMMU1.Out1_0={FPConditionCode(cc,0)}[1:0]ConditionReg_DMMU1-Out(S634)
	S709= ConditionReg_DMMU1.Out4_0={FPConditionCode(cc,0)}[4:0]ConditionReg_DMMU1-Out(S634)
	S710= ConditionReg_WB.Out=FPConditionCode(cc,0)             ConditionReg_WB-Out(S636)
	S711= ConditionReg_WB.Out1_0={FPConditionCode(cc,0)}[1:0]   ConditionReg_WB-Out(S636)
	S712= ConditionReg_WB.Out4_0={FPConditionCode(cc,0)}[4:0]   ConditionReg_WB-Out(S636)
	S713= IR_DMMU2.Out={0,rS,cc,0,0,rD,0,1}                     IR_DMMU2-Out(S638)
	S714= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S638)
	S715= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S638)
	S716= IR_DMMU2.Out20_18=cc                                  IR_DMMU2-Out(S638)
	S717= IR_DMMU2.Out17=0                                      IR_DMMU2-Out(S638)
	S718= IR_DMMU2.Out16=0                                      IR_DMMU2-Out(S638)
	S719= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S638)
	S720= IR_DMMU2.Out10_6=0                                    IR_DMMU2-Out(S638)
	S721= IR_DMMU2.Out5_0=1                                     IR_DMMU2-Out(S638)
	S722= A_DMMU2.Out=FU(a)                                     A_DMMU2-Out(S640)
	S723= A_DMMU2.Out1_0={FU(a)}[1:0]                           A_DMMU2-Out(S640)
	S724= A_DMMU2.Out4_0={FU(a)}[4:0]                           A_DMMU2-Out(S640)
	S725= ConditionReg_DMMU2.Out=FPConditionCode(cc,0)          ConditionReg_DMMU2-Out(S642)
	S726= ConditionReg_DMMU2.Out1_0={FPConditionCode(cc,0)}[1:0]ConditionReg_DMMU2-Out(S642)
	S727= ConditionReg_DMMU2.Out4_0={FPConditionCode(cc,0)}[4:0]ConditionReg_DMMU2-Out(S642)
	S728= IR_WB.Out=>FU.IR_WB                                   Premise(F292)
	S729= FU.IR_WB={0,rS,cc,0,0,rD,0,1}                         Path(S692,S728)
	S730= IR_WB.Out31_26=>CU_WB.Op                              Premise(F293)
	S731= CU_WB.Op=0                                            Path(S693,S730)
	S732= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F294)
	S733= CU_WB.IRFunc=1                                        Path(S700,S732)
	S734= IR_WB.Out15_11=>GPR.WReg                              Premise(F295)
	S735= GPR.WReg=rD                                           Path(S698,S734)
	S736= A_WB.Out=>GPR.WData                                   Premise(F296)
	S737= GPR.WData=FU(a)                                       Path(S704,S736)
	S738= A_WB.Out=>FU.InWB                                     Premise(F297)
	S739= FU.InWB=FU(a)                                         Path(S704,S738)
	S740= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F298)
	S741= FU.InWB_WReg=rD                                       Path(S698,S740)
	S742= ConditionReg_WB.Out=>CU_WB.fp                         Premise(F299)
	S743= CU_WB.fp=FPConditionCode(cc,0)                        Path(S710,S742)
	S744= CtrlASIDIn=0                                          Premise(F300)
	S745= CtrlCP0=0                                             Premise(F301)
	S746= CP0[ASID]=pid                                         CP0-Hold(S594,S745)
	S747= CtrlEPCIn=0                                           Premise(F302)
	S748= CtrlExCodeIn=0                                        Premise(F303)
	S749= CtrlIMMU=0                                            Premise(F304)
	S750= CtrlPC=0                                              Premise(F305)
	S751= CtrlPCInc=0                                           Premise(F306)
	S752= PC[CIA]=addr                                          PC-Hold(S600,S751)
	S753= PC[Out]=addr+4                                        PC-Hold(S601,S750,S751)
	S754= CtrlIAddrReg=0                                        Premise(F307)
	S755= CtrlICache=0                                          Premise(F308)
	S756= ICache[addr]={0,rS,cc,0,0,rD,0,1}                     ICache-Hold(S604,S755)
	S757= CtrlIR_IMMU=0                                         Premise(F309)
	S758= CtrlICacheReg=0                                       Premise(F310)
	S759= CtrlIR_ID=0                                           Premise(F311)
	S760= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Hold(S608,S759)
	S761= CtrlIMem=0                                            Premise(F312)
	S762= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S610,S761)
	S763= CtrlIRMux=0                                           Premise(F313)
	S764= CtrlGPR=0                                             Premise(F314)
	S765= GPR[rS]=a                                             GPR-Hold(S613,S764)
	S766= CtrlA_EX=0                                            Premise(F315)
	S767= [A_EX]=FU(a)                                          A_EX-Hold(S615,S766)
	S768= CtrlIR_EX=0                                           Premise(F316)
	S769= [IR_EX]={0,rS,cc,0,0,rD,0,1}                          IR_EX-Hold(S617,S768)
	S770= CtrlCP1=0                                             Premise(F317)
	S771= CtrlConditionReg_MEM=0                                Premise(F318)
	S772= [ConditionReg_MEM]=FPConditionCode(cc,0)              ConditionReg_MEM-Hold(S620,S771)
	S773= CtrlIR_MEM=0                                          Premise(F319)
	S774= [IR_MEM]={0,rS,cc,0,0,rD,0,1}                         IR_MEM-Hold(S622,S773)
	S775= CtrlA_MEM=0                                           Premise(F320)
	S776= [A_MEM]=FU(a)                                         A_MEM-Hold(S624,S775)
	S777= CtrlIR_DMMU1=0                                        Premise(F321)
	S778= [IR_DMMU1]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU1-Hold(S626,S777)
	S779= CtrlIR_WB=0                                           Premise(F322)
	S780= [IR_WB]={0,rS,cc,0,0,rD,0,1}                          IR_WB-Hold(S628,S779)
	S781= CtrlA_DMMU1=0                                         Premise(F323)
	S782= [A_DMMU1]=FU(a)                                       A_DMMU1-Hold(S630,S781)
	S783= CtrlA_WB=0                                            Premise(F324)
	S784= [A_WB]=FU(a)                                          A_WB-Hold(S632,S783)
	S785= CtrlConditionReg_DMMU1=0                              Premise(F325)
	S786= [ConditionReg_DMMU1]=FPConditionCode(cc,0)            ConditionReg_DMMU1-Hold(S634,S785)
	S787= CtrlConditionReg_WB=0                                 Premise(F326)
	S788= [ConditionReg_WB]=FPConditionCode(cc,0)               ConditionReg_WB-Hold(S636,S787)
	S789= CtrlIR_DMMU2=0                                        Premise(F327)
	S790= [IR_DMMU2]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU2-Hold(S638,S789)
	S791= CtrlA_DMMU2=0                                         Premise(F328)
	S792= [A_DMMU2]=FU(a)                                       A_DMMU2-Hold(S640,S791)
	S793= CtrlConditionReg_DMMU2=0                              Premise(F329)
	S794= [ConditionReg_DMMU2]=FPConditionCode(cc,0)            ConditionReg_DMMU2-Hold(S642,S793)

POST	S746= CP0[ASID]=pid                                         CP0-Hold(S594,S745)
	S752= PC[CIA]=addr                                          PC-Hold(S600,S751)
	S753= PC[Out]=addr+4                                        PC-Hold(S601,S750,S751)
	S756= ICache[addr]={0,rS,cc,0,0,rD,0,1}                     ICache-Hold(S604,S755)
	S760= [IR_ID]={0,rS,cc,0,0,rD,0,1}                          IR_ID-Hold(S608,S759)
	S762= IMem[{pid,addr}]={0,rS,cc,0,0,rD,0,1}                 IMem-Hold(S610,S761)
	S765= GPR[rS]=a                                             GPR-Hold(S613,S764)
	S767= [A_EX]=FU(a)                                          A_EX-Hold(S615,S766)
	S769= [IR_EX]={0,rS,cc,0,0,rD,0,1}                          IR_EX-Hold(S617,S768)
	S772= [ConditionReg_MEM]=FPConditionCode(cc,0)              ConditionReg_MEM-Hold(S620,S771)
	S774= [IR_MEM]={0,rS,cc,0,0,rD,0,1}                         IR_MEM-Hold(S622,S773)
	S776= [A_MEM]=FU(a)                                         A_MEM-Hold(S624,S775)
	S778= [IR_DMMU1]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU1-Hold(S626,S777)
	S780= [IR_WB]={0,rS,cc,0,0,rD,0,1}                          IR_WB-Hold(S628,S779)
	S782= [A_DMMU1]=FU(a)                                       A_DMMU1-Hold(S630,S781)
	S784= [A_WB]=FU(a)                                          A_WB-Hold(S632,S783)
	S786= [ConditionReg_DMMU1]=FPConditionCode(cc,0)            ConditionReg_DMMU1-Hold(S634,S785)
	S788= [ConditionReg_WB]=FPConditionCode(cc,0)               ConditionReg_WB-Hold(S636,S787)
	S790= [IR_DMMU2]={0,rS,cc,0,0,rD,0,1}                       IR_DMMU2-Hold(S638,S789)
	S792= [A_DMMU2]=FU(a)                                       A_DMMU2-Hold(S640,S791)
	S794= [ConditionReg_DMMU2]=FPConditionCode(cc,0)            ConditionReg_DMMU2-Hold(S642,S793)

