
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v
# synth_design -part xc7z020clg484-3 -top crc_unit -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top crc_unit -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10836 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.539 ; gain = 25.895 ; free physical = 247358 ; free virtual = 315100
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'crc_unit' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'crc_datapath' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v:361]
	Parameter RESET_BUFFER bound to: -1 - type: integer 
	Parameter RESET_BYTE bound to: -1 - type: integer 
	Parameter RESET_BF_SIZE bound to: 2'b10 
	Parameter RESET_SIZE bound to: 2'b10 
	Parameter RESET_CRC_INIT_SEL bound to: 1'b0 
	Parameter RESET_CRC_INIT bound to: -1 - type: integer 
	Parameter RESET_CRC_OUT bound to: 0 - type: integer 
	Parameter RESET_CRC_IDR bound to: 8'b00000000 
	Parameter RESET_CRC_POLY bound to: 79764919 - type: integer 
	Parameter BYTE_0 bound to: 2'b00 
	Parameter BYTE_1 bound to: 2'b01 
	Parameter BYTE_2 bound to: 2'b10 
	Parameter BYTE_3 bound to: 2'b11 
	Parameter POLY_SIZE_32 bound to: 2'b00 
	Parameter POLY_SIZE_16 bound to: 2'b01 
	Parameter POLY_SIZE_8 bound to: 2'b10 
	Parameter POLY_SIZE_7 bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'bit_reversal' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v:742]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter NO_REVERSE bound to: 2'b00 
	Parameter BYTE bound to: 2'b01 
	Parameter HALF_WORD bound to: 2'b10 
	Parameter WORD bound to: 2'b11 
	Parameter TYPES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bit_reversal' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v:742]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v:512]
INFO: [Synth 8-6157] synthesizing module 'crc_parallel' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v:634]
	Parameter CRC_SIZE bound to: 32 - type: integer 
	Parameter FRAME_SIZE bound to: 8 - type: integer 
	Parameter ENABLE bound to: -1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'crc_comb' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v:709]
	Parameter CRC_SIZE bound to: 32 - type: integer 
	Parameter MASK bound to: -1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'crc_comb' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v:709]
INFO: [Synth 8-6155] done synthesizing module 'crc_parallel' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v:634]
INFO: [Synth 8-6155] done synthesizing module 'crc_datapath' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v:361]
INFO: [Synth 8-6157] synthesizing module 'crc_control_unit' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v:91]
	Parameter EMPTY bound to: 2'b00 
	Parameter WRITE_1 bound to: 2'b01 
	Parameter WRITE_2 bound to: 2'b10 
	Parameter BYPASS bound to: 2'b11 
	Parameter IDLE bound to: 3'b100 
	Parameter BYTE_0 bound to: 3'b000 
	Parameter BYTE_1 bound to: 3'b001 
	Parameter BYTE_2 bound to: 3'b010 
	Parameter BYTE_3 bound to: 3'b011 
	Parameter NO_RESET bound to: 3'b000 
	Parameter RESET bound to: 3'b001 
	Parameter WAIT bound to: 3'b010 
	Parameter WRITE bound to: 3'b011 
	Parameter RESET_2 bound to: 3'b100 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF_WORD bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v:227]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v:273]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v:307]
INFO: [Synth 8-6155] done synthesizing module 'crc_control_unit' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v:91]
INFO: [Synth 8-6155] done synthesizing module 'crc_unit' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 70.660 ; free physical = 247265 ; free virtual = 315007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 70.660 ; free physical = 247279 ; free virtual = 315021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.305 ; gain = 78.660 ; free physical = 247279 ; free virtual = 315021
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'state_full_reg' in module 'crc_control_unit'
INFO: [Synth 8-802] inferred FSM for state register 'state_byte_reg' in module 'crc_control_unit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reset_reg' in module 'crc_control_unit'
INFO: [Synth 8-5544] ROM "next_state_full0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_reset0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_byte0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_byte" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_byte" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_byte" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_reset" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_reset0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_reset0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_reset0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_reset0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_reset0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               11 |                               00
                 WRITE_1 |                               01 |                               01
                 WRITE_2 |                               10 |                               10
                  BYPASS |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_full_reg' using encoding 'sequential' in module 'crc_control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00100 |                              100
                  BYTE_0 |                            00010 |                              000
                  BYTE_1 |                            10000 |                              001
                  BYTE_2 |                            01000 |                              010
                  BYTE_3 |                            00001 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_byte_reg' using encoding 'one-hot' in module 'crc_control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                NO_RESET |                              000 |                              000
                    WAIT |                              001 |                              010
                   RESET |                              010 |                              001
                   WRITE |                              011 |                              011
                 RESET_2 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reset_reg' using encoding 'sequential' in module 'crc_control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1572.559 ; gain = 96.914 ; free physical = 247181 ; free virtual = 314923
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     31 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bit_reversal 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module crc_comb 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     31 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
Module crc_datapath 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module crc_control_unit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1756.199 ; gain = 280.555 ; free physical = 247664 ; free virtual = 315407
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1756.199 ; gain = 280.555 ; free physical = 247651 ; free virtual = 315393
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1756.199 ; gain = 280.555 ; free physical = 247618 ; free virtual = 315361
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1756.199 ; gain = 280.555 ; free physical = 247587 ; free virtual = 315330
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1756.199 ; gain = 280.555 ; free physical = 247586 ; free virtual = 315329
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1756.199 ; gain = 280.555 ; free physical = 247583 ; free virtual = 315326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1756.199 ; gain = 280.555 ; free physical = 247583 ; free virtual = 315326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1756.199 ; gain = 280.555 ; free physical = 247582 ; free virtual = 315325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1756.199 ; gain = 280.555 ; free physical = 247581 ; free virtual = 315324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     7|
|3     |LUT3 |   104|
|4     |LUT4 |    18|
|5     |LUT5 |    74|
|6     |LUT6 |   194|
|7     |FDRE |    71|
|8     |FDSE |   115|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-----------------+------+
|      |Instance       |Module           |Cells |
+------+---------------+-----------------+------+
|1     |top            |                 |   585|
|2     |  CONTROL_UNIT |crc_control_unit |    88|
|3     |  DATAPATH     |crc_datapath     |   497|
+------+---------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1756.199 ; gain = 280.555 ; free physical = 247581 ; free virtual = 315324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1756.199 ; gain = 280.555 ; free physical = 247578 ; free virtual = 315321
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1756.199 ; gain = 280.555 ; free physical = 247581 ; free virtual = 315324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1855.355 ; gain = 0.000 ; free physical = 247320 ; free virtual = 315064
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1855.355 ; gain = 379.809 ; free physical = 247364 ; free virtual = 315108
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2415.012 ; gain = 559.656 ; free physical = 246414 ; free virtual = 314165
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.012 ; gain = 0.000 ; free physical = 246415 ; free virtual = 314166
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.020 ; gain = 0.000 ; free physical = 246407 ; free virtual = 314158
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2549.301 ; gain = 0.004 ; free physical = 246875 ; free virtual = 314623

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 12a4f04ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2549.301 ; gain = 0.000 ; free physical = 246875 ; free virtual = 314623

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12a4f04ef

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2549.301 ; gain = 0.000 ; free physical = 246852 ; free virtual = 314600
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12a4f04ef

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2549.301 ; gain = 0.000 ; free physical = 246851 ; free virtual = 314599
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12a4f04ef

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2549.301 ; gain = 0.000 ; free physical = 246850 ; free virtual = 314598
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12a4f04ef

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2549.301 ; gain = 0.000 ; free physical = 246850 ; free virtual = 314598
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12a4f04ef

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2549.301 ; gain = 0.000 ; free physical = 246847 ; free virtual = 314595
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12a4f04ef

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2549.301 ; gain = 0.000 ; free physical = 246847 ; free virtual = 314595
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2549.301 ; gain = 0.000 ; free physical = 246847 ; free virtual = 314595
Ending Logic Optimization Task | Checksum: 12a4f04ef

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2549.301 ; gain = 0.000 ; free physical = 246847 ; free virtual = 314595

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12a4f04ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2549.301 ; gain = 0.000 ; free physical = 246843 ; free virtual = 314591

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12a4f04ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2549.301 ; gain = 0.000 ; free physical = 246842 ; free virtual = 314590

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2549.301 ; gain = 0.000 ; free physical = 246842 ; free virtual = 314590
Ending Netlist Obfuscation Task | Checksum: 12a4f04ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2549.301 ; gain = 0.000 ; free physical = 246842 ; free virtual = 314590
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2549.301 ; gain = 0.004 ; free physical = 246842 ; free virtual = 314590
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 12a4f04ef
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module crc_unit ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2581.285 ; gain = 0.000 ; free physical = 246819 ; free virtual = 314567
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.360 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2581.285 ; gain = 0.000 ; free physical = 246804 ; free virtual = 314552
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2752.410 ; gain = 171.125 ; free physical = 246728 ; free virtual = 314476
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2771.430 ; gain = 19.020 ; free physical = 246796 ; free virtual = 314544
Power optimization passes: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2771.430 ; gain = 190.145 ; free physical = 246796 ; free virtual = 314544

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246811 ; free virtual = 314559


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design crc_unit ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 186
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 12a4f04ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246811 ; free virtual = 314559
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 12a4f04ef
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2771.430 ; gain = 222.129 ; free physical = 246815 ; free virtual = 314564
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28034880 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12a4f04ef

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246848 ; free virtual = 314596
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 12a4f04ef

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246848 ; free virtual = 314596
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 12a4f04ef

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246845 ; free virtual = 314594
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 12a4f04ef

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246845 ; free virtual = 314594
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12a4f04ef

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246845 ; free virtual = 314594

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246845 ; free virtual = 314594
Ending Netlist Obfuscation Task | Checksum: 12a4f04ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246845 ; free virtual = 314594
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246655 ; free virtual = 314403
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: efbb0edb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246655 ; free virtual = 314403
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246655 ; free virtual = 314403

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d6b3bfd1

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246640 ; free virtual = 314389

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14d9cec45

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246626 ; free virtual = 314375

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14d9cec45

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246626 ; free virtual = 314375
Phase 1 Placer Initialization | Checksum: 14d9cec45

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246626 ; free virtual = 314374

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1347b624c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246603 ; free virtual = 314351

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246534 ; free virtual = 314282

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 121731822

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246529 ; free virtual = 314278
Phase 2 Global Placement | Checksum: 1cba02b61

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246547 ; free virtual = 314295

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cba02b61

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246548 ; free virtual = 314296

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17f6ba415

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246540 ; free virtual = 314288

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b93634e1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246539 ; free virtual = 314287

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: de32307d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246539 ; free virtual = 314287

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a51aa9c3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246506 ; free virtual = 314254

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19d06af7e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246502 ; free virtual = 314251

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 278b2ad3a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246501 ; free virtual = 314249
Phase 3 Detail Placement | Checksum: 278b2ad3a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246503 ; free virtual = 314251

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1da8152e4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1da8152e4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246489 ; free virtual = 314237
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.457. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1897141f2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246502 ; free virtual = 314251
Phase 4.1 Post Commit Optimization | Checksum: 1897141f2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246502 ; free virtual = 314250

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1897141f2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246503 ; free virtual = 314251

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1897141f2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246504 ; free virtual = 314252

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246504 ; free virtual = 314252
Phase 4.4 Final Placement Cleanup | Checksum: 1edd7811b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246503 ; free virtual = 314251
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1edd7811b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246503 ; free virtual = 314251
Ending Placer Task | Checksum: 15abf4bbb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246515 ; free virtual = 314263
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246515 ; free virtual = 314263
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246459 ; free virtual = 314207
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246467 ; free virtual = 314215
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 246459 ; free virtual = 314208
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b727f36b ConstDB: 0 ShapeSum: a3975850 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "crc_poly_size[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_size[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_size[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_size[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "crc_poly_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rev_out_type" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rev_out_type". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "buffer_write_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "buffer_write_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_size[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_size[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_size[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_size[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rev_in_type[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rev_in_type[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rev_in_type[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rev_in_type[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_idr_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_idr_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset_chain" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset_chain". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 12bf70ae4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244905 ; free virtual = 312655
Post Restoration Checksum: NetGraph: ff0947a1 NumContArr: 2cedc343 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12bf70ae4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244904 ; free virtual = 312654

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12bf70ae4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244871 ; free virtual = 312622

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12bf70ae4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244871 ; free virtual = 312621
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15c16b305

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244860 ; free virtual = 312618
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.768  | TNS=0.000  | WHS=0.113  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1d218076a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244852 ; free virtual = 312610

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1763c0b97

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244839 ; free virtual = 312598

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.781  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: c2bba5cb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244846 ; free virtual = 312604
Phase 4 Rip-up And Reroute | Checksum: c2bba5cb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244846 ; free virtual = 312604

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: c2bba5cb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244844 ; free virtual = 312603

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c2bba5cb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244844 ; free virtual = 312602
Phase 5 Delay and Skew Optimization | Checksum: c2bba5cb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244844 ; free virtual = 312602

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1365b1079

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244842 ; free virtual = 312601
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.781  | TNS=0.000  | WHS=0.154  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1365b1079

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244842 ; free virtual = 312601
Phase 6 Post Hold Fix | Checksum: 1365b1079

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244842 ; free virtual = 312601

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0662214 %
  Global Horizontal Routing Utilization  = 0.0860379 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13900f01e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244840 ; free virtual = 312598

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13900f01e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244838 ; free virtual = 312597

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 155c3fac9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244831 ; free virtual = 312589

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.781  | TNS=0.000  | WHS=0.154  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 155c3fac9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244844 ; free virtual = 312602
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244880 ; free virtual = 312639

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244882 ; free virtual = 312640
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244881 ; free virtual = 312639
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244868 ; free virtual = 312628
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.430 ; gain = 0.000 ; free physical = 244872 ; free virtual = 312632
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2787.516 ; gain = 0.000 ; free physical = 244680 ; free virtual = 312430
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 20:54:27 2022...
