# The section numbers and titles in this file come from "PowerPC User
# Instruction Set Architecture Book I" Version 2.02, January 28, 2005.

# This file contains only those instructions that exist in the PowerPC-64
# ISA but not the PowerPC-32 ISA. Since PowerPC-64 is backward compatible with
# PowerPC-32, the instructions listed in testDisassembler-ppc32.txt can be
# tested in 64-bit mode as well as 32-bit mode, although the answer files
# will differ due to different operand types.

va 0x1000

#-------------------------------------------------------------------------------
# 3.3.2 Fixed-Point Load Instructions
#-------------------------------------------------------------------------------

# ld r1, u64 [r2 - 4]
0xe8 0x22 0xff 0xfc

# ldx r1, r2, r3
0x7c 0x22 0x18 0x2a

# ldu r1, u64 [r2 - 4]
0xe8 0x22 0xff 0xfd

# ldux r1, r2, r3
0x7c 0x22 0x18 0x6a

#-------------------------------------------------------------------------------
# 3.3.3 Fixed-Point Store Instructions
#-------------------------------------------------------------------------------

# std r1, u64 [r2 - 4]
0xf8 0x22 0xff 0xfc

# stdu r1, u64 [r2 - 4]
0xf8 0x22 0xff 0xfd

# stdx r1, r2, r3
0x7c 0x22 0x19 0x2a

# stdux r1, r2, r3
0x7c 0x22 0x19 0x6a

#-------------------------------------------------------------------------------
# 3.3.8 Fixed-Point Arithmetic Instructions
#-------------------------------------------------------------------------------

# mulhd r1, r2, r3
0x7c 0x22 0x18 0x92

# mulhd. r1, r2, r3
0x7c 0x22 0x18 0x93

# mulhdu r1, r2, r3
0x7c 0x22 0x18 0x12

# mulhdu. r1, r2, r3
0x7c 0x22 0x18 0x13

# divd r1, r2, r3
0x7c 0x22 0x1b 0xd2

# divd. r1, r2, r3
0x7c 0x22 0x1b 0xd3

# divdo r1, r2, r3
0x7c 0x22 0x1f 0xd2

# divdo. r1, r2, r3
0x7c 0x22 0x1f 0xd3

# divdu r1, r2, r3
0x7c 0x22 0x1b 0x92

# divdu. r1, r2, r3
0x7c 0x22 0x1b 0x93

# divduo r1, r2, r3
0x7c 0x22 0x1f 0x92

# divduo. r1, r2, r3
0x7c 0x22 0x1f 0x93

#-------------------------------------------------------------------------------
# 3.3.10 Fixed-Point Trap Instructions
#-------------------------------------------------------------------------------

# tdi 0x15, r1, -4
0x0a 0xa1 0xff 0xfc

# td 0x15, r1, r2
0x7e 0xa1 0x10 0x88

#-------------------------------------------------------------------------------
# 3.3.11 Fixed-Point Logical Instructions
#-------------------------------------------------------------------------------

# cntlzd r1, r2
0x7c 0x41 0x00 0x74

# cntlzd. r1, r2
0x7c 0x41 0x00 0x75

#-------------------------------------------------------------------------------
# 3.3.12.1 Fixed-Point Rotate Instructions
#-------------------------------------------------------------------------------

# rldicl r1, r2, 3, 4
0x78 0x41 0x19 0x00

# rldicl. r1, r2, 3, 4
0x78 0x41 0x19 0x01

# rldicr r1, r2, 3, 4
0x78 0x41 0x19 0x04

# rldicr. r1, r2, 3, 4
0x78 0x41 0x19 0x05

# rldic r1, r2, 3, 4
0x78 0x41 0x19 0x08

# rldic. r1, r2, 3, 4
0x78 0x41 0x19 0x09

# rldcl r1, r2, r3, 4
0x78 0x41 0x19 0x10

# rldcl. r1, r2, r3, 4
0x78 0x41 0x19 0x11

# rldcr r1, r2, r3, 4
0x78 0x41 0x19 0x12

# rldcr. r1, r2, r3, 4
0x78 0x41 0x19 0x13

# rldimi r1, r2, 3, 4
0x78 0x41 0x19 0x0c

# rldimi. r1, r2, 3, 4
0x78 0x41 0x19 0x0d

#-------------------------------------------------------------------------------
# 3.3.12.2 Fixed-Point Shift Instructions
#-------------------------------------------------------------------------------

# sld r1, r2, r3
0x7c 0x41 0x18 0x36

# sld. r1, r2, r3
0x7c 0x41 0x18 0x37

# srd r1, r2, r3
0x7c 0x41 0x1c 0x36

# srd. r1, r2, r3
0x7c 0x41 0x1c 0x37

# sradi r1, r2, 3
0x7c 0x41 0x1e 0x74

# sradi. r1, r2, 3
0x7c 0x41 0x1e 0x75

# srad r1, r2, r3
0x7c 0x41 0x1e 0x34

# srad. r1, r2, r3
0x7c 0x41 0x1e 0x35

# extsw r1, r2
0x7c 0x41 0x07 0xb4

# extsw. r1, r2
0x7c 0x41 0x07 0xb5
