if {![file exists "C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTestbench/busControllerTestbench.mpf"]} { 
	project new "C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTestbench" busControllerTestbench
	project addfile "C:/Users/Duncan/git/ForthCPU/busController/source/busController.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/constants.v"
	vlib  work
	vdel -lib work -all 
	vlib work
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/busController/source  -work work  "C:/Users/Duncan/git/ForthCPU/busController/source/busController.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source  -work work  "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU/busController/test  -work work  "C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTests.v"
	vlog  +incdir+C:/Users/Duncan/git/ForthCPU  -work work  "C:/Users/Duncan/git/ForthCPU/constants.v"
} else {
	project open "C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTestbench/busControllerTestbench"
	project compileoutofdate
}
vsim -L work -L pmi_work -L ovi_machxo3l  busControllerTests
view wave
add wave /*
run 1000ns
