// Seed: 3588338110
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output supply1 id_2
);
  assign id_2 = 1 | 1'h0;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd57,
    parameter id_16 = 32'd24
) (
    input wor _id_0,
    output wor id_1,
    output tri0 id_2,
    output wire id_3,
    input supply1 id_4,
    output logic id_5,
    input wand id_6
    , id_14,
    input wor id_7,
    output wor id_8,
    input tri0 id_9,
    input supply1 id_10,
    input uwire id_11,
    input wire id_12
);
  bit id_15;
  logic _id_16, id_17;
  assign id_1 = -1;
  logic [7:0][1 : -1] id_18, id_19;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_3
  );
  assign id_2 = 1;
  localparam id_20[1 'b0 ==  1 'b0 : 1] = -1'b0;
  initial id_15 <= 1;
  logic id_21 = id_9;
  logic id_22;
  ;
  xnor primCall (
      id_3, id_15, id_6, id_4, id_11, id_17, id_14, id_10, id_19, id_12, id_9, id_7, id_18
  );
  wire  id_23;
  logic id_24;
  always id_5 <= -1;
endmodule
