INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:27:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.265ns period=4.530ns})
  Destination:            addf0/operator/fracAdder/X_c4_reg[20]_srl4_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.265ns period=4.530ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.530ns  (clk rise@4.530ns - clk rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 1.347ns (30.052%)  route 3.135ns (69.948%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.013 - 4.530 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1255, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X13Y120        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=13, routed)          0.392     1.116    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_0[1]
    SLICE_X13Y121        LUT3 (Prop_lut3_I2_O)        0.043     1.159 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_4/O
                         net (fo=1, routed)           0.000     1.159    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_4_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.410 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry/CO[3]
                         net (fo=1, routed)           0.000     1.410    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.514 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0/O[0]
                         net (fo=34, routed)          0.479     1.993    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0_n_7
    SLICE_X14Y119        LUT4 (Prop_lut4_I3_O)        0.120     2.113 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/dataReg[6]_i_2/O
                         net (fo=2, routed)           0.345     2.458    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/dataReg[6]_i_2_n_0
    SLICE_X16Y120        LUT6 (Prop_lut6_I2_O)        0.043     2.501 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/data_tehb/ltOp_carry_i_10/O
                         net (fo=5, routed)           0.473     2.974    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/load2_dataOut[6]
    SLICE_X17Y124        LUT6 (Prop_lut6_I3_O)        0.043     3.017 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/sXsYExnXY_c1[2]_i_10/O
                         net (fo=1, routed)           0.336     3.353    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/sXsYExnXY_c1[2]_i_10_n_0
    SLICE_X17Y125        LUT6 (Prop_lut6_I4_O)        0.043     3.396 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/sXsYExnXY_c1[2]_i_3/O
                         net (fo=4, routed)           0.221     3.617    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/addf0/ieee2nfloat_0/eqOp__21
    SLICE_X17Y125        LUT6 (Prop_lut6_I2_O)        0.043     3.660 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.182     3.842    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X15Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.026 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.026    addf0/operator/ltOp_carry__2_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.153 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.414     4.567    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X20Y125        LUT5 (Prop_lut5_I4_O)        0.130     4.697 r  mem_controller2/read_arbiter/data/X_c4_reg[20]_srl4_i_1/O
                         net (fo=1, routed)           0.293     4.990    addf0/operator/fracAdder/X_c5_reg[20]_0
    SLICE_X20Y125        FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[20]_srl4_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.530     4.530 r  
                                                      0.000     4.530 r  clk (IN)
                         net (fo=1255, unset)         0.483     5.013    addf0/operator/fracAdder/clk
    SLICE_X20Y125        FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[20]_srl4_srlopt/C
                         clock pessimism              0.000     5.013    
                         clock uncertainty           -0.035     4.977    
    SLICE_X20Y125        FDRE (Setup_fdre_C_D)       -0.009     4.968    addf0/operator/fracAdder/X_c4_reg[20]_srl4_srlopt
  -------------------------------------------------------------------
                         required time                          4.968    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                 -0.022    




