==39228== Cachegrind, a cache and branch-prediction profiler
==39228== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39228== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39228== Command: ./sift .
==39228== 
--39228-- warning: L3 cache found, using its data for the LL simulation.
--39228-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39228-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39228== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39228== (see section Limitations in user manual)
==39228== NOTE: further instances of this message will not be shown
==39228== 
==39228== I   refs:      3,167,698,658
==39228== I1  misses:            1,822
==39228== LLi misses:            1,817
==39228== I1  miss rate:          0.00%
==39228== LLi miss rate:          0.00%
==39228== 
==39228== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39228== D1  misses:        4,935,378  (  2,880,740 rd   +   2,054,638 wr)
==39228== LLd misses:        4,128,638  (  2,215,242 rd   +   1,913,396 wr)
==39228== D1  miss rate:           0.5% (        0.4%     +         0.7%  )
==39228== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39228== 
==39228== LL refs:           4,937,200  (  2,882,562 rd   +   2,054,638 wr)
==39228== LL misses:         4,130,455  (  2,217,059 rd   +   1,913,396 wr)
==39228== LL miss rate:            0.1% (        0.1%     +         0.6%  )
